Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Mon Oct 16 16:17:39 2023


Cell Usage:
GTP_DFF_C                    55 uses
GTP_DFF_CE                   13 uses
GTP_DFF_P                     6 uses
GTP_GRS                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                     34 uses
GTP_LUT3                     20 uses
GTP_LUT4                     27 uses
GTP_LUT5                     23 uses
GTP_LUT5CARRY                59 uses
GTP_LUT5M                     2 uses
GTP_PLL_E3                    1 use
GTP_ROM256X1                 16 uses

I/O ports: 23
GTP_INBUF                  13 uses
GTP_OUTBUF                 10 uses

Mapping Summary:
Total LUTs: 296 of 22560 (1.31%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 296
Total Registers: 74 of 33840 (0.22%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 23 of 226 (10.18%)


Overview of Control Sets:

Number of unique control sets : 4

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 2        | 0                 2
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 61
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                61
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                13
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file dds_controlsets.txt.


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                         | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dds                                      | 296     | 74     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 23     | 0           | 0           | 0            | 0        | 59            | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_da_wave_send                         | 63      | 28     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_freq_debounce                    | 48      | 23     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_wave_debounce                    | 49      | 23     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_clk                              | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rom_400x8b                           | 136     | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipm_distributed_rom_rom_400x8b     | 136     | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                        
*******************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                               
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                      
-------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           2  {sys_clk}                    
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  10.0000      {0.0000 5.0000}     Generated (sys_clk)      74           1  {u_pll_clk/u_pll_e3/CLKOUT0} 
=======================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                           100.0000 MHz    168.0390 MHz        10.0000         5.9510          4.049
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     4.049       0.000              0             85
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.829       0.000              0             85
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         4.380       0.000              0             74
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[4]/CLK (GTP_DFF_CE)
Endpoint    : u_da_wave_send/rd_addr[8]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.243
  Launch Clock Delay      :  3.243
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=75)       0.847       3.243         clk_100m         
                                                                           r       u_da_wave_send/rd_addr[4]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.572 r       u_da_wave_send/rd_addr[4]/Q (GTP_DFF_CE)
                                   net (fanout=26)       0.908       4.480         rd_addr[4]       
                                                                                   u_da_wave_send/N112_mux5/I2 (GTP_LUT4)
                                   td                    0.284       4.764 f       u_da_wave_send/N112_mux5/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       5.317         u_da_wave_send/_N81
                                                                                   u_da_wave_send/N235_2/I2 (GTP_LUT3)
                                   td                    0.185       5.502 r       u_da_wave_send/N235_2/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.055         u_da_wave_send/_N389
                                                                                   u_da_wave_send/N167_27/I3 (GTP_LUT5)
                                   td                    0.258       6.313 f       u_da_wave_send/N167_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.777         u_da_wave_send/_N245
                                                                                   u_da_wave_send/N167_20_4/I0 (GTP_LUT4)
                                   td                    0.258       7.035 f       u_da_wave_send/N167_20_4/Z (GTP_LUT4)
                                   net (fanout=9)        0.745       7.780         u_da_wave_send/_N247
                                                                                   u_da_wave_send/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.013 f       u_da_wave_send/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.013         u_da_wave_send/_N229
                                                                                   u_da_wave_send/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.043 r       u_da_wave_send/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.043         u_da_wave_send/_N230
                                                                                   u_da_wave_send/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.073 r       u_da_wave_send/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.073         u_da_wave_send/_N231
                                                                                   u_da_wave_send/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.103 r       u_da_wave_send/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.103         u_da_wave_send/_N232
                                                                                   u_da_wave_send/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.133 r       u_da_wave_send/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.133         u_da_wave_send/_N233
                                                                                   u_da_wave_send/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.163 r       u_da_wave_send/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.163         u_da_wave_send/_N234
                                                                                   u_da_wave_send/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.193 r       u_da_wave_send/N84_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.193         u_da_wave_send/_N235
                                                                                   u_da_wave_send/N84_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.429 r       u_da_wave_send/N84_1_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.893         u_da_wave_send/_N373
                                                                                   u_da_wave_send/N167_17_or[8]/I1 (GTP_LUT2)
                                   td                    0.185       9.078 r       u_da_wave_send/N167_17_or[8]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       9.078         u_da_wave_send/N167 [8]
                                                                           r       u_da_wave_send/rd_addr[8]/D (GTP_DFF_CE)

 Data arrival time                                                   9.078         Logic Levels: 7  
                                                                                   Logic: 2.148ns(36.812%), Route: 3.687ns(63.188%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=75)       0.847      13.243         clk_100m         
                                                                           r       u_da_wave_send/rd_addr[8]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.243                          
 clock uncertainty                                      -0.150      13.093                          

 Setup time                                              0.034      13.127                          

 Data required time                                                 13.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.127                          
 Data arrival time                                                   9.078                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.049                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[4]/CLK (GTP_DFF_CE)
Endpoint    : u_da_wave_send/rd_addr[7]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.243
  Launch Clock Delay      :  3.243
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=75)       0.847       3.243         clk_100m         
                                                                           r       u_da_wave_send/rd_addr[4]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.572 r       u_da_wave_send/rd_addr[4]/Q (GTP_DFF_CE)
                                   net (fanout=26)       0.908       4.480         rd_addr[4]       
                                                                                   u_da_wave_send/N112_mux5/I2 (GTP_LUT4)
                                   td                    0.284       4.764 f       u_da_wave_send/N112_mux5/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       5.317         u_da_wave_send/_N81
                                                                                   u_da_wave_send/N235_2/I2 (GTP_LUT3)
                                   td                    0.185       5.502 r       u_da_wave_send/N235_2/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.055         u_da_wave_send/_N389
                                                                                   u_da_wave_send/N167_27/I3 (GTP_LUT5)
                                   td                    0.258       6.313 f       u_da_wave_send/N167_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.777         u_da_wave_send/_N245
                                                                                   u_da_wave_send/N167_20_4/I0 (GTP_LUT4)
                                   td                    0.258       7.035 f       u_da_wave_send/N167_20_4/Z (GTP_LUT4)
                                   net (fanout=9)        0.745       7.780         u_da_wave_send/_N247
                                                                                   u_da_wave_send/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.013 f       u_da_wave_send/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.013         u_da_wave_send/_N229
                                                                                   u_da_wave_send/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.043 r       u_da_wave_send/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.043         u_da_wave_send/_N230
                                                                                   u_da_wave_send/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.073 r       u_da_wave_send/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.073         u_da_wave_send/_N231
                                                                                   u_da_wave_send/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.103 r       u_da_wave_send/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.103         u_da_wave_send/_N232
                                                                                   u_da_wave_send/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.133 r       u_da_wave_send/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.133         u_da_wave_send/_N233
                                                                                   u_da_wave_send/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.163 r       u_da_wave_send/N84_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.163         u_da_wave_send/_N234
                                                                                   u_da_wave_send/N84_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.399 r       u_da_wave_send/N84_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.863         u_da_wave_send/_N368
                                                                                   u_da_wave_send/N167_17_or[7]/I1 (GTP_LUT2)
                                   td                    0.185       9.048 r       u_da_wave_send/N167_17_or[7]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       9.048         u_da_wave_send/N167 [7]
                                                                           r       u_da_wave_send/rd_addr[7]/D (GTP_DFF_CE)

 Data arrival time                                                   9.048         Logic Levels: 7  
                                                                                   Logic: 2.118ns(36.486%), Route: 3.687ns(63.514%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=75)       0.847      13.243         clk_100m         
                                                                           r       u_da_wave_send/rd_addr[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.243                          
 clock uncertainty                                      -0.150      13.093                          

 Setup time                                              0.034      13.127                          

 Data required time                                                 13.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.127                          
 Data arrival time                                                   9.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.079                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[4]/CLK (GTP_DFF_CE)
Endpoint    : u_da_wave_send/rd_addr[6]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.243
  Launch Clock Delay      :  3.243
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=75)       0.847       3.243         clk_100m         
                                                                           r       u_da_wave_send/rd_addr[4]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.572 r       u_da_wave_send/rd_addr[4]/Q (GTP_DFF_CE)
                                   net (fanout=26)       0.908       4.480         rd_addr[4]       
                                                                                   u_da_wave_send/N112_mux5/I2 (GTP_LUT4)
                                   td                    0.284       4.764 f       u_da_wave_send/N112_mux5/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       5.317         u_da_wave_send/_N81
                                                                                   u_da_wave_send/N235_2/I2 (GTP_LUT3)
                                   td                    0.185       5.502 r       u_da_wave_send/N235_2/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.055         u_da_wave_send/_N389
                                                                                   u_da_wave_send/N167_27/I3 (GTP_LUT5)
                                   td                    0.258       6.313 f       u_da_wave_send/N167_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.777         u_da_wave_send/_N245
                                                                                   u_da_wave_send/N167_20_4/I0 (GTP_LUT4)
                                   td                    0.258       7.035 f       u_da_wave_send/N167_20_4/Z (GTP_LUT4)
                                   net (fanout=9)        0.745       7.780         u_da_wave_send/_N247
                                                                                   u_da_wave_send/N84_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.013 f       u_da_wave_send/N84_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.013         u_da_wave_send/_N229
                                                                                   u_da_wave_send/N84_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.043 r       u_da_wave_send/N84_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.043         u_da_wave_send/_N230
                                                                                   u_da_wave_send/N84_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.073 r       u_da_wave_send/N84_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.073         u_da_wave_send/_N231
                                                                                   u_da_wave_send/N84_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.103 r       u_da_wave_send/N84_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.103         u_da_wave_send/_N232
                                                                                   u_da_wave_send/N84_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.133 r       u_da_wave_send/N84_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.133         u_da_wave_send/_N233
                                                                                   u_da_wave_send/N84_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.369 r       u_da_wave_send/N84_1_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.833         u_da_wave_send/_N363
                                                                                   u_da_wave_send/N167_17_or[6]_3/I2 (GTP_LUT3)
                                   td                    0.185       9.018 r       u_da_wave_send/N167_17_or[6]_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       9.018         u_da_wave_send/N167 [6]
                                                                           r       u_da_wave_send/rd_addr[6]/D (GTP_DFF_CE)

 Data arrival time                                                   9.018         Logic Levels: 7  
                                                                                   Logic: 2.088ns(36.156%), Route: 3.687ns(63.844%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=75)       0.847      13.243         clk_100m         
                                                                           r       u_da_wave_send/rd_addr[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.243                          
 clock uncertainty                                      -0.150      13.093                          

 Setup time                                              0.034      13.127                          

 Data required time                                                 13.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.127                          
 Data arrival time                                                   9.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_freq_debounce/key_filter/CLK (GTP_DFF_P)
Endpoint    : u_da_wave_send/key_freq_filter_d0/D (GTP_DFF_P)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.243
  Launch Clock Delay      :  3.243
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=75)       0.847       3.243         clk_100m         
                                                                           r       u_key_freq_debounce/key_filter/CLK (GTP_DFF_P)

                                   tco                   0.323       3.566 f       u_key_freq_debounce/key_filter/Q (GTP_DFF_P)
                                   net (fanout=2)        0.553       4.119         key_freq_filter  
                                                                           f       u_da_wave_send/key_freq_filter_d0/D (GTP_DFF_P)

 Data arrival time                                                   4.119         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=75)       0.847       3.243         clk_100m         
                                                                           r       u_da_wave_send/key_freq_filter_d0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       3.243                          
 clock uncertainty                                       0.000       3.243                          

 Hold time                                               0.047       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                   4.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/key_freq_filter_d0/CLK (GTP_DFF_P)
Endpoint    : u_da_wave_send/key_freq_filter_d1/D (GTP_DFF_P)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.243
  Launch Clock Delay      :  3.243
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=75)       0.847       3.243         clk_100m         
                                                                           r       u_da_wave_send/key_freq_filter_d0/CLK (GTP_DFF_P)

                                   tco                   0.323       3.566 f       u_da_wave_send/key_freq_filter_d0/Q (GTP_DFF_P)
                                   net (fanout=2)        0.553       4.119         u_da_wave_send/key_freq_filter_d0
                                                                           f       u_da_wave_send/key_freq_filter_d1/D (GTP_DFF_P)

 Data arrival time                                                   4.119         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=75)       0.847       3.243         clk_100m         
                                                                           r       u_da_wave_send/key_freq_filter_d1/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       3.243                          
 clock uncertainty                                       0.000       3.243                          

 Hold time                                               0.047       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                   4.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_wave_debounce/key_filter/CLK (GTP_DFF_P)
Endpoint    : u_da_wave_send/key_wave_filter_d0/D (GTP_DFF_P)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.243
  Launch Clock Delay      :  3.243
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=75)       0.847       3.243         clk_100m         
                                                                           r       u_key_wave_debounce/key_filter/CLK (GTP_DFF_P)

                                   tco                   0.323       3.566 f       u_key_wave_debounce/key_filter/Q (GTP_DFF_P)
                                   net (fanout=2)        0.553       4.119         key_wave_filter  
                                                                           f       u_da_wave_send/key_wave_filter_d0/D (GTP_DFF_P)

 Data arrival time                                                   4.119         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=75)       0.847       3.243         clk_100m         
                                                                           r       u_da_wave_send/key_wave_filter_d0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       3.243                          
 clock uncertainty                                       0.000       3.243                          

 Hold time                                               0.047       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                   4.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[4]/CLK (GTP_DFF_CE)
Endpoint    : da_data[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=75)       0.847       3.243         clk_100m         
                                                                           r       u_da_wave_send/rd_addr[4]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.572 r       u_da_wave_send/rd_addr[4]/Q (GTP_DFF_CE)
                                   net (fanout=26)       0.908       4.480         rd_addr[4]       
                                                                                   u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_0_0/I4 (GTP_ROM256X1)
                                   td                    0.399       4.879 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_0_0/Z (GTP_ROM256X1)
                                   net (fanout=1)        0.464       5.343         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/_N204
                                                                                   u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_mux_a_1[0]/I1 (GTP_LUT3)
                                   td                    0.215       5.558 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_mux_a_1[0]/Z (GTP_LUT3)
                                   net (fanout=1)        1.091       6.649         rd_data[0]       
                                                                                   da_data_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803       9.452 f       da_data_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.452         da_data[0]       
 da_data[0]                                                                f       da_data[0] (port)

 Data arrival time                                                   9.452         Logic Levels: 3  
                                                                                   Logic: 3.746ns(60.332%), Route: 2.463ns(39.668%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[4]/CLK (GTP_DFF_CE)
Endpoint    : da_data[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=75)       0.847       3.243         clk_100m         
                                                                           r       u_da_wave_send/rd_addr[4]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.572 r       u_da_wave_send/rd_addr[4]/Q (GTP_DFF_CE)
                                   net (fanout=26)       0.908       4.480         rd_addr[4]       
                                                                                   u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_0_1/I4 (GTP_ROM256X1)
                                   td                    0.399       4.879 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_0_1/Z (GTP_ROM256X1)
                                   net (fanout=1)        0.464       5.343         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/_N205
                                                                                   u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_mux_a_1[1]/I1 (GTP_LUT3)
                                   td                    0.215       5.558 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_mux_a_1[1]/Z (GTP_LUT3)
                                   net (fanout=1)        1.091       6.649         rd_data[1]       
                                                                                   da_data_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.803       9.452 f       da_data_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.452         da_data[1]       
 da_data[1]                                                                f       da_data[1] (port)

 Data arrival time                                                   9.452         Logic Levels: 3  
                                                                                   Logic: 3.746ns(60.332%), Route: 2.463ns(39.668%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[4]/CLK (GTP_DFF_CE)
Endpoint    : da_data[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=75)       0.847       3.243         clk_100m         
                                                                           r       u_da_wave_send/rd_addr[4]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.572 r       u_da_wave_send/rd_addr[4]/Q (GTP_DFF_CE)
                                   net (fanout=26)       0.908       4.480         rd_addr[4]       
                                                                                   u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_0_2/I4 (GTP_ROM256X1)
                                   td                    0.399       4.879 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_0_2/Z (GTP_ROM256X1)
                                   net (fanout=1)        0.464       5.343         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/_N206
                                                                                   u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_mux_a_1[2]/I1 (GTP_LUT3)
                                   td                    0.215       5.558 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_mux_a_1[2]/Z (GTP_LUT3)
                                   net (fanout=1)        1.091       6.649         rd_data[2]       
                                                                                   da_data_obuf[2]/I (GTP_OUTBUF)
                                   td                    2.803       9.452 f       da_data_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.452         da_data[2]       
 da_data[2]                                                                f       da_data[2] (port)

 Data arrival time                                                   9.452         Logic Levels: 3  
                                                                                   Logic: 3.746ns(60.332%), Route: 2.463ns(39.668%)
====================================================================================================

====================================================================================================

Startpoint  : key_freq (port)
Endpoint    : u_key_freq_debounce/key_d0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_freq                                                0.000       0.000 r       key_freq (port)  
                                   net (fanout=1)        0.000       0.000         key_freq         
                                                                                   key_freq_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_freq_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_key_freq      
                                                                           r       u_key_freq_debounce/key_d0/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : key_wave (port)
Endpoint    : u_key_wave_debounce/key_d0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_wave                                                0.000       0.000 r       key_wave (port)  
                                   net (fanout=1)        0.000       0.000         key_wave         
                                                                                   key_wave_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_wave_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_key_wave      
                                                                           r       u_key_wave_debounce/key_d0/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_da_wave_send/freq_adj[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_rst_n     
                                                                                   u_da_wave_send/N5/I1 (GTP_LUT2)
                                   td                    0.172       2.474 f       u_da_wave_send/N5/Z (GTP_LUT2)
                                   net (fanout=74)       0.841       3.315         u_da_wave_send/N5
                                                                           f       u_da_wave_send/freq_adj[0]/C (GTP_DFF_C)

 Data arrival time                                                   3.315         Logic Levels: 2  
                                                                                   Logic: 1.383ns(41.719%), Route: 1.932ns(58.281%)
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          u_da_wave_send/freq_adj[0]/CLK
 4.380       5.000           0.620           Low Pulse Width                           u_da_wave_send/freq_adj[0]/CLK
 4.380       5.000           0.620           High Pulse Width                          u_da_wave_send/freq_adj[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------+
| Type       | File Name                                                    
+----------------------------------------------------------------------------+
| Input      | D:/Desktop/25G/32_dds/prj/compile/dds_comp.adf               
|            | D:/Desktop/25G/32_dds/prj/dds.fdc                            
| Output     | D:/Desktop/25G/32_dds/prj/synthesize/dds_syn.adf             
|            | D:/Desktop/25G/32_dds/prj/synthesize/dds_syn.vm              
|            | D:/Desktop/25G/32_dds/prj/synthesize/dds_controlsets.txt     
|            | D:/Desktop/25G/32_dds/prj/synthesize/snr.db                  
|            | D:/Desktop/25G/32_dds/prj/synthesize/dds.snr                 
+----------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 258 MB
Total CPU time to synthesize completion : 0h:0m:2s
Process Total CPU time to synthesize completion : 0h:0m:2s
Total real time to synthesize completion : 0h:0m:4s
