comment #

40 frames/s

4K x 16bit words.

Cycles: fetch, defer, and/or execute.

Fetch: PC -> MA.  Core -> MB.  Bit 0 -> ID.  Bits 1-4 OR'ed -> IR.
ID=1 -> defer cycle.
ID=0 -> execute cycle.

Indirect addressing: MB bits 5-15 + PC bits 3-4.  -> MA.

Auto-index registers: 10-17, 4010-4017, etc.  Pre-incremented.

004000 law
104000 lwc
010000 jmp
020 dac
024 xam
030 isz
034 jms
044 and
050 ior
054 xor
060 lac
064 add
070 sub
075 sam

000xxx hlt
100000 nop
100001 cla
100002 cma
100003 sta
100004 iac
100005 coa
100006 cia
100010 cll
100011 cal
100020 cml
100030 stl
100040 oda
100041 lda

00300N ral n
00302N rar n
00304N sal n
00306N sar n
003100 don

002001 asz
102001 asn
002002 asp
102002 asm
002004 lsz
102004 lsn
002010 dsf
102010 dsn
002020 ksf
102020 ksn
002040 rsf
102040 rsn
002100 tsf
102100 tsn
002200 ssf
102200 ssn
002400 hsf
102400 hsn




#
