Analysis & Synthesis report for vgadisplay_demo
Sun Sep 01 19:56:13 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated
 13. Source assignments for green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated
 14. Source assignments for blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated
 15. Parameter Settings for User Entity Instance: pll_module:U1|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: red_rom_module:U3|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: green_rom_module:U4|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: blue_rom_module:U5|altsyncram:altsyncram_component
 19. altpll Parameter Settings by Entity Instance
 20. altsyncram Parameter Settings by Entity Instance
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Sep 01 19:56:13 2019           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                      ; vgadisplay_demo                                 ;
; Top-level Entity Name              ; vga_module                                      ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 225                                             ;
;     Total combinational functions  ; 225                                             ;
;     Dedicated logic registers      ; 35                                              ;
; Total registers                    ; 35                                              ;
; Total pins                         ; 7                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 12,288                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE15F17C8       ;                    ;
; Top-level entity name                                                      ; vga_module         ; vgadisplay_demo    ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                   ; Library ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; ../src/vga_module.v                                                                                                  ; yes             ; User Verilog HDL File                  ; F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/vga_module.v           ;         ;
; ../src/vga_control_module.v                                                                                          ; yes             ; User Verilog HDL File                  ; F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/vga_control_module.v   ;         ;
; ../src/sync_module.v                                                                                                 ; yes             ; User Verilog HDL File                  ; F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/sync_module.v          ;         ;
; ../src/red_rom_module.v                                                                                              ; yes             ; User Wizard-Generated File             ; F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/red_rom_module.v       ;         ;
; ../src/pll_module.v                                                                                                  ; yes             ; User Wizard-Generated File             ; F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/pll_module.v           ;         ;
; ../src/green_rom_module.v                                                                                            ; yes             ; User Wizard-Generated File             ; F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/green_rom_module.v     ;         ;
; ../src/blue_rom_module.v                                                                                             ; yes             ; User Wizard-Generated File             ; F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/blue_rom_module.v      ;         ;
; altpll.tdf                                                                                                           ; yes             ; Megafunction                           ; e:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf                                                                   ;         ;
; aglobal170.inc                                                                                                       ; yes             ; Megafunction                           ; e:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                               ;         ;
; stratix_pll.inc                                                                                                      ; yes             ; Megafunction                           ; e:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_pll.inc                                                              ;         ;
; stratixii_pll.inc                                                                                                    ; yes             ; Megafunction                           ; e:/intelfpga/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                            ;         ;
; cycloneii_pll.inc                                                                                                    ; yes             ; Megafunction                           ; e:/intelfpga/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                            ;         ;
; db/pll_module_altpll.v                                                                                               ; yes             ; Auto-Generated Megafunction            ; F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/dev/db/pll_module_altpll.v ;         ;
; altsyncram.tdf                                                                                                       ; yes             ; Megafunction                           ; e:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                               ;         ;
; stratix_ram_block.inc                                                                                                ; yes             ; Megafunction                           ; e:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                        ;         ;
; lpm_mux.inc                                                                                                          ; yes             ; Megafunction                           ; e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                  ;         ;
; lpm_decode.inc                                                                                                       ; yes             ; Megafunction                           ; e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                               ;         ;
; a_rdenreg.inc                                                                                                        ; yes             ; Megafunction                           ; e:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                ;         ;
; altrom.inc                                                                                                           ; yes             ; Megafunction                           ; e:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                                                                   ;         ;
; altram.inc                                                                                                           ; yes             ; Megafunction                           ; e:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                                                                   ;         ;
; altdpram.inc                                                                                                         ; yes             ; Megafunction                           ; e:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                                                                 ;         ;
; db/altsyncram_rpb1.tdf                                                                                               ; yes             ; Auto-Generated Megafunction            ; F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/dev/db/altsyncram_rpb1.tdf ;         ;
; /file/fpga/fpga_interface/06_display/12_vgadisplay/src/simple_vga_display/04-vga_module_pic_color/src/pika_red.mif   ; yes             ; Auto-Found Memory Initialization File  ; /file/fpga/fpga_interface/06_display/12_vgadisplay/src/simple_vga_display/04-vga_module_pic_color/src/pika_red.mif             ;         ;
; db/altsyncram_h0c1.tdf                                                                                               ; yes             ; Auto-Generated Megafunction            ; F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/dev/db/altsyncram_h0c1.tdf ;         ;
; /file/fpga/fpga_interface/06_display/12_vgadisplay/src/simple_vga_display/04-vga_module_pic_color/src/pika_green.mif ; yes             ; Auto-Found Memory Initialization File  ; /file/fpga/fpga_interface/06_display/12_vgadisplay/src/simple_vga_display/04-vga_module_pic_color/src/pika_green.mif           ;         ;
; db/altsyncram_ctb1.tdf                                                                                               ; yes             ; Auto-Generated Megafunction            ; F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/dev/db/altsyncram_ctb1.tdf ;         ;
; /file/fpga/fpga_interface/06_display/12_vgadisplay/src/simple_vga_display/04-vga_module_pic_color/src/pike_blue.mif  ; yes             ; Auto-Found Memory Initialization File  ; /file/fpga/fpga_interface/06_display/12_vgadisplay/src/simple_vga_display/04-vga_module_pic_color/src/pike_blue.mif            ;         ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 225                                                                                     ;
;                                             ;                                                                                         ;
; Total combinational functions               ; 225                                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                                         ;
;     -- 4 input functions                    ; 174                                                                                     ;
;     -- 3 input functions                    ; 5                                                                                       ;
;     -- <=2 input functions                  ; 46                                                                                      ;
;                                             ;                                                                                         ;
; Logic elements by mode                      ;                                                                                         ;
;     -- normal mode                          ; 188                                                                                     ;
;     -- arithmetic mode                      ; 37                                                                                      ;
;                                             ;                                                                                         ;
; Total registers                             ; 35                                                                                      ;
;     -- Dedicated logic registers            ; 35                                                                                      ;
;     -- I/O registers                        ; 0                                                                                       ;
;                                             ;                                                                                         ;
; I/O pins                                    ; 7                                                                                       ;
; Total memory bits                           ; 12288                                                                                   ;
;                                             ;                                                                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                       ;
;                                             ;                                                                                         ;
; Total PLLs                                  ; 1                                                                                       ;
;     -- PLLs                                 ; 1                                                                                       ;
;                                             ;                                                                                         ;
; Maximum fan-out node                        ; pll_module:U1|altpll:altpll_component|pll_module_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 228                                                                                     ;
; Total fan-out                               ; 2262                                                                                    ;
; Average fan-out                             ; 4.84                                                                                    ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                            ; Entity Name        ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------------+--------------+
; |vga_module                                 ; 225 (0)             ; 35 (0)                    ; 12288       ; 0            ; 0       ; 0         ; 7    ; 0            ; |vga_module                                                                                    ; vga_module         ; work         ;
;    |blue_rom_module:U5|                     ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_module|blue_rom_module:U5                                                                 ; blue_rom_module    ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_module|blue_rom_module:U5|altsyncram:altsyncram_component                                 ; altsyncram         ; work         ;
;          |altsyncram_ctb1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_module|blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated  ; altsyncram_ctb1    ; work         ;
;    |green_rom_module:U4|                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_module|green_rom_module:U4                                                                ; green_rom_module   ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_module|green_rom_module:U4|altsyncram:altsyncram_component                                ; altsyncram         ; work         ;
;          |altsyncram_h0c1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_module|green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated ; altsyncram_h0c1    ; work         ;
;    |pll_module:U1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_module|pll_module:U1                                                                      ; pll_module         ; work         ;
;       |altpll:altpll_component|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_module|pll_module:U1|altpll:altpll_component                                              ; altpll             ; work         ;
;          |pll_module_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_module|pll_module:U1|altpll:altpll_component|pll_module_altpll:auto_generated             ; pll_module_altpll  ; work         ;
;    |red_rom_module:U3|                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_module|red_rom_module:U3                                                                  ; red_rom_module     ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_module|red_rom_module:U3|altsyncram:altsyncram_component                                  ; altsyncram         ; work         ;
;          |altsyncram_rpb1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_module|red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated   ; altsyncram_rpb1    ; work         ;
;    |sync_module:U2|                         ; 81 (81)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_module|sync_module:U2                                                                     ; sync_module        ; work         ;
;    |vga_control_module:U6|                  ; 144 (144)           ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_module|vga_control_module:U6                                                              ; vga_control_module ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------+
; Name                                                                                          ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                   ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------+
; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ALTSYNCRAM  ; M9K  ; ROM  ; 64           ; 64           ; --           ; --           ; 4096 ; ../src/pike_blue.mif  ;
; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ALTSYNCRAM ; M9K  ; ROM  ; 64           ; 64           ; --           ; --           ; 4096 ; ../src/pika_green.mif ;
; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated|ALTSYNCRAM   ; M9K  ; ROM  ; 64           ; 64           ; --           ; --           ; 4096 ; ../src/pika_red.mif   ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------+---------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File           ;
+--------+--------------+---------+--------------+--------------+---------------------------------+---------------------------+
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |vga_module|red_rom_module:U3   ; ../src/red_rom_module.v   ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |vga_module|green_rom_module:U4 ; ../src/green_rom_module.v ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |vga_module|blue_rom_module:U5  ; ../src/blue_rom_module.v  ;
+--------+--------------+---------+--------------+--------------+---------------------------------+---------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 35    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 35    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vga_module|vga_control_module:U6|n[0]      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vga_module|vga_control_module:U6|m[5]      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |vga_module|sync_module:U2|Count_V[8]       ;
; 65:1               ; 3 bits    ; 129 LEs       ; 129 LEs              ; 0 LEs                  ; No         ; |vga_module|vga_control_module:U6|Green_Sig ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_module:U1|altpll:altpll_component ;
+-------------------------------+------------------------------+---------------------+
; Parameter Name                ; Value                        ; Type                ;
+-------------------------------+------------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped             ;
; PLL_TYPE                      ; AUTO                         ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_module ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped             ;
; SCAN_CHAIN                    ; LONG                         ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped             ;
; LOCK_HIGH                     ; 1                            ; Untyped             ;
; LOCK_LOW                      ; 1                            ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped             ;
; SKIP_VCO                      ; OFF                          ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped             ;
; BANDWIDTH                     ; 0                            ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped             ;
; DOWN_SPREAD                   ; 0                            ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 4                            ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK0_DIVIDE_BY                ; 5                            ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped             ;
; DPA_DIVIDER                   ; 0                            ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped             ;
; VCO_MIN                       ; 0                            ; Untyped             ;
; VCO_MAX                       ; 0                            ; Untyped             ;
; VCO_CENTER                    ; 0                            ; Untyped             ;
; PFD_MIN                       ; 0                            ; Untyped             ;
; PFD_MAX                       ; 0                            ; Untyped             ;
; M_INITIAL                     ; 0                            ; Untyped             ;
; M                             ; 0                            ; Untyped             ;
; N                             ; 1                            ; Untyped             ;
; M2                            ; 1                            ; Untyped             ;
; N2                            ; 1                            ; Untyped             ;
; SS                            ; 1                            ; Untyped             ;
; C0_HIGH                       ; 0                            ; Untyped             ;
; C1_HIGH                       ; 0                            ; Untyped             ;
; C2_HIGH                       ; 0                            ; Untyped             ;
; C3_HIGH                       ; 0                            ; Untyped             ;
; C4_HIGH                       ; 0                            ; Untyped             ;
; C5_HIGH                       ; 0                            ; Untyped             ;
; C6_HIGH                       ; 0                            ; Untyped             ;
; C7_HIGH                       ; 0                            ; Untyped             ;
; C8_HIGH                       ; 0                            ; Untyped             ;
; C9_HIGH                       ; 0                            ; Untyped             ;
; C0_LOW                        ; 0                            ; Untyped             ;
; C1_LOW                        ; 0                            ; Untyped             ;
; C2_LOW                        ; 0                            ; Untyped             ;
; C3_LOW                        ; 0                            ; Untyped             ;
; C4_LOW                        ; 0                            ; Untyped             ;
; C5_LOW                        ; 0                            ; Untyped             ;
; C6_LOW                        ; 0                            ; Untyped             ;
; C7_LOW                        ; 0                            ; Untyped             ;
; C8_LOW                        ; 0                            ; Untyped             ;
; C9_LOW                        ; 0                            ; Untyped             ;
; C0_INITIAL                    ; 0                            ; Untyped             ;
; C1_INITIAL                    ; 0                            ; Untyped             ;
; C2_INITIAL                    ; 0                            ; Untyped             ;
; C3_INITIAL                    ; 0                            ; Untyped             ;
; C4_INITIAL                    ; 0                            ; Untyped             ;
; C5_INITIAL                    ; 0                            ; Untyped             ;
; C6_INITIAL                    ; 0                            ; Untyped             ;
; C7_INITIAL                    ; 0                            ; Untyped             ;
; C8_INITIAL                    ; 0                            ; Untyped             ;
; C9_INITIAL                    ; 0                            ; Untyped             ;
; C0_MODE                       ; BYPASS                       ; Untyped             ;
; C1_MODE                       ; BYPASS                       ; Untyped             ;
; C2_MODE                       ; BYPASS                       ; Untyped             ;
; C3_MODE                       ; BYPASS                       ; Untyped             ;
; C4_MODE                       ; BYPASS                       ; Untyped             ;
; C5_MODE                       ; BYPASS                       ; Untyped             ;
; C6_MODE                       ; BYPASS                       ; Untyped             ;
; C7_MODE                       ; BYPASS                       ; Untyped             ;
; C8_MODE                       ; BYPASS                       ; Untyped             ;
; C9_MODE                       ; BYPASS                       ; Untyped             ;
; C0_PH                         ; 0                            ; Untyped             ;
; C1_PH                         ; 0                            ; Untyped             ;
; C2_PH                         ; 0                            ; Untyped             ;
; C3_PH                         ; 0                            ; Untyped             ;
; C4_PH                         ; 0                            ; Untyped             ;
; C5_PH                         ; 0                            ; Untyped             ;
; C6_PH                         ; 0                            ; Untyped             ;
; C7_PH                         ; 0                            ; Untyped             ;
; C8_PH                         ; 0                            ; Untyped             ;
; C9_PH                         ; 0                            ; Untyped             ;
; L0_HIGH                       ; 1                            ; Untyped             ;
; L1_HIGH                       ; 1                            ; Untyped             ;
; G0_HIGH                       ; 1                            ; Untyped             ;
; G1_HIGH                       ; 1                            ; Untyped             ;
; G2_HIGH                       ; 1                            ; Untyped             ;
; G3_HIGH                       ; 1                            ; Untyped             ;
; E0_HIGH                       ; 1                            ; Untyped             ;
; E1_HIGH                       ; 1                            ; Untyped             ;
; E2_HIGH                       ; 1                            ; Untyped             ;
; E3_HIGH                       ; 1                            ; Untyped             ;
; L0_LOW                        ; 1                            ; Untyped             ;
; L1_LOW                        ; 1                            ; Untyped             ;
; G0_LOW                        ; 1                            ; Untyped             ;
; G1_LOW                        ; 1                            ; Untyped             ;
; G2_LOW                        ; 1                            ; Untyped             ;
; G3_LOW                        ; 1                            ; Untyped             ;
; E0_LOW                        ; 1                            ; Untyped             ;
; E1_LOW                        ; 1                            ; Untyped             ;
; E2_LOW                        ; 1                            ; Untyped             ;
; E3_LOW                        ; 1                            ; Untyped             ;
; L0_INITIAL                    ; 1                            ; Untyped             ;
; L1_INITIAL                    ; 1                            ; Untyped             ;
; G0_INITIAL                    ; 1                            ; Untyped             ;
; G1_INITIAL                    ; 1                            ; Untyped             ;
; G2_INITIAL                    ; 1                            ; Untyped             ;
; G3_INITIAL                    ; 1                            ; Untyped             ;
; E0_INITIAL                    ; 1                            ; Untyped             ;
; E1_INITIAL                    ; 1                            ; Untyped             ;
; E2_INITIAL                    ; 1                            ; Untyped             ;
; E3_INITIAL                    ; 1                            ; Untyped             ;
; L0_MODE                       ; BYPASS                       ; Untyped             ;
; L1_MODE                       ; BYPASS                       ; Untyped             ;
; G0_MODE                       ; BYPASS                       ; Untyped             ;
; G1_MODE                       ; BYPASS                       ; Untyped             ;
; G2_MODE                       ; BYPASS                       ; Untyped             ;
; G3_MODE                       ; BYPASS                       ; Untyped             ;
; E0_MODE                       ; BYPASS                       ; Untyped             ;
; E1_MODE                       ; BYPASS                       ; Untyped             ;
; E2_MODE                       ; BYPASS                       ; Untyped             ;
; E3_MODE                       ; BYPASS                       ; Untyped             ;
; L0_PH                         ; 0                            ; Untyped             ;
; L1_PH                         ; 0                            ; Untyped             ;
; G0_PH                         ; 0                            ; Untyped             ;
; G1_PH                         ; 0                            ; Untyped             ;
; G2_PH                         ; 0                            ; Untyped             ;
; G3_PH                         ; 0                            ; Untyped             ;
; E0_PH                         ; 0                            ; Untyped             ;
; E1_PH                         ; 0                            ; Untyped             ;
; E2_PH                         ; 0                            ; Untyped             ;
; E3_PH                         ; 0                            ; Untyped             ;
; M_PH                          ; 0                            ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped             ;
; CLK0_COUNTER                  ; G0                           ; Untyped             ;
; CLK1_COUNTER                  ; G0                           ; Untyped             ;
; CLK2_COUNTER                  ; G0                           ; Untyped             ;
; CLK3_COUNTER                  ; G0                           ; Untyped             ;
; CLK4_COUNTER                  ; G0                           ; Untyped             ;
; CLK5_COUNTER                  ; G0                           ; Untyped             ;
; CLK6_COUNTER                  ; E0                           ; Untyped             ;
; CLK7_COUNTER                  ; E1                           ; Untyped             ;
; CLK8_COUNTER                  ; E2                           ; Untyped             ;
; CLK9_COUNTER                  ; E3                           ; Untyped             ;
; L0_TIME_DELAY                 ; 0                            ; Untyped             ;
; L1_TIME_DELAY                 ; 0                            ; Untyped             ;
; G0_TIME_DELAY                 ; 0                            ; Untyped             ;
; G1_TIME_DELAY                 ; 0                            ; Untyped             ;
; G2_TIME_DELAY                 ; 0                            ; Untyped             ;
; G3_TIME_DELAY                 ; 0                            ; Untyped             ;
; E0_TIME_DELAY                 ; 0                            ; Untyped             ;
; E1_TIME_DELAY                 ; 0                            ; Untyped             ;
; E2_TIME_DELAY                 ; 0                            ; Untyped             ;
; E3_TIME_DELAY                 ; 0                            ; Untyped             ;
; M_TIME_DELAY                  ; 0                            ; Untyped             ;
; N_TIME_DELAY                  ; 0                            ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped             ;
; ENABLE0_COUNTER               ; L0                           ; Untyped             ;
; ENABLE1_COUNTER               ; L0                           ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped             ;
; LOOP_FILTER_C                 ; 5                            ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped             ;
; VCO_POST_SCALE                ; 0                            ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped             ;
; M_TEST_SOURCE                 ; 5                            ; Untyped             ;
; C0_TEST_SOURCE                ; 5                            ; Untyped             ;
; C1_TEST_SOURCE                ; 5                            ; Untyped             ;
; C2_TEST_SOURCE                ; 5                            ; Untyped             ;
; C3_TEST_SOURCE                ; 5                            ; Untyped             ;
; C4_TEST_SOURCE                ; 5                            ; Untyped             ;
; C5_TEST_SOURCE                ; 5                            ; Untyped             ;
; C6_TEST_SOURCE                ; 5                            ; Untyped             ;
; C7_TEST_SOURCE                ; 5                            ; Untyped             ;
; C8_TEST_SOURCE                ; 5                            ; Untyped             ;
; C9_TEST_SOURCE                ; 5                            ; Untyped             ;
; CBXI_PARAMETER                ; pll_module_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped             ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE      ;
+-------------------------------+------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: red_rom_module:U3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 64                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                     ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; ../src/pika_red.mif  ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_rpb1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: green_rom_module:U4|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-------------------------------------+
; Parameter Name                     ; Value                 ; Type                                ;
+------------------------------------+-----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                             ;
; OPERATION_MODE                     ; ROM                   ; Untyped                             ;
; WIDTH_A                            ; 64                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 6                     ; Signed Integer                      ;
; NUMWORDS_A                         ; 64                    ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                             ;
; WIDTH_B                            ; 1                     ; Untyped                             ;
; WIDTHAD_B                          ; 1                     ; Untyped                             ;
; NUMWORDS_B                         ; 1                     ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; M9K                   ; Untyped                             ;
; BYTE_SIZE                          ; 8                     ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                             ;
; INIT_FILE                          ; ../src/pika_green.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_h0c1       ; Untyped                             ;
+------------------------------------+-----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: blue_rom_module:U5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 64                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                      ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; ../src/pike_blue.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_ctb1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; pll_module:U1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 3                                                   ;
; Entity Instance                           ; red_rom_module:U3|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                 ;
;     -- WIDTH_A                            ; 64                                                  ;
;     -- NUMWORDS_A                         ; 64                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                              ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; green_rom_module:U4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                 ;
;     -- WIDTH_A                            ; 64                                                  ;
;     -- NUMWORDS_A                         ; 64                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                              ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; blue_rom_module:U5|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                 ;
;     -- WIDTH_A                            ; 64                                                  ;
;     -- NUMWORDS_A                         ; 64                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                              ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 7                           ;
; cycloneiii_ff         ; 35                          ;
;     CLR               ; 35                          ;
; cycloneiii_lcell_comb ; 225                         ;
;     arith             ; 37                          ;
;         2 data inputs ; 37                          ;
;     normal            ; 188                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 174                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 192                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 4.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Sun Sep 01 19:56:02 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vgadisplay_demo -c vgadisplay_demo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/06_display/12_vgadisplay/src/simple_vga_display/04-vga_module_pic_color/src/vga_module.v
    Info (12023): Found entity 1: vga_module File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/vga_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/06_display/12_vgadisplay/src/simple_vga_display/04-vga_module_pic_color/src/vga_control_module.v
    Info (12023): Found entity 1: vga_control_module File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/vga_control_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/06_display/12_vgadisplay/src/simple_vga_display/04-vga_module_pic_color/src/sync_module.v
    Info (12023): Found entity 1: sync_module File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/sync_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/06_display/12_vgadisplay/src/simple_vga_display/04-vga_module_pic_color/src/rom_module.v
    Info (12023): Found entity 1: rom_module File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/rom_module.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/06_display/12_vgadisplay/src/simple_vga_display/04-vga_module_pic_color/src/red_rom_module.v
    Info (12023): Found entity 1: red_rom_module File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/red_rom_module.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/06_display/12_vgadisplay/src/simple_vga_display/04-vga_module_pic_color/src/pll_module.v
    Info (12023): Found entity 1: pll_module File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/pll_module.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/06_display/12_vgadisplay/src/simple_vga_display/04-vga_module_pic_color/src/green_rom_module.v
    Info (12023): Found entity 1: green_rom_module File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/green_rom_module.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/06_display/12_vgadisplay/src/simple_vga_display/04-vga_module_pic_color/src/blue_rom_module.v
    Info (12023): Found entity 1: blue_rom_module File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/blue_rom_module.v Line: 40
Info (12127): Elaborating entity "vga_module" for the top level hierarchy
Info (12128): Elaborating entity "pll_module" for hierarchy "pll_module:U1" File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/vga_module.v Line: 24
Info (12128): Elaborating entity "altpll" for hierarchy "pll_module:U1|altpll:altpll_component" File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/pll_module.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll_module:U1|altpll:altpll_component" File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/pll_module.v Line: 90
Info (12133): Instantiated megafunction "pll_module:U1|altpll:altpll_component" with the following parameter: File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/pll_module.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_module"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_module_altpll.v
    Info (12023): Found entity 1: pll_module_altpll File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/dev/db/pll_module_altpll.v Line: 30
Info (12128): Elaborating entity "pll_module_altpll" for hierarchy "pll_module:U1|altpll:altpll_component|pll_module_altpll:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "sync_module" for hierarchy "sync_module:U2" File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/vga_module.v Line: 41
Info (12128): Elaborating entity "red_rom_module" for hierarchy "red_rom_module:U3" File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/vga_module.v Line: 52
Info (12128): Elaborating entity "altsyncram" for hierarchy "red_rom_module:U3|altsyncram:altsyncram_component" File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/red_rom_module.v Line: 82
Info (12130): Elaborated megafunction instantiation "red_rom_module:U3|altsyncram:altsyncram_component" File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/red_rom_module.v Line: 82
Info (12133): Instantiated megafunction "red_rom_module:U3|altsyncram:altsyncram_component" with the following parameter: File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/red_rom_module.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../src/pika_red.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rpb1.tdf
    Info (12023): Found entity 1: altsyncram_rpb1 File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/dev/db/altsyncram_rpb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rpb1" for hierarchy "red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "green_rom_module" for hierarchy "green_rom_module:U4" File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/vga_module.v Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "green_rom_module:U4|altsyncram:altsyncram_component" File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/green_rom_module.v Line: 82
Info (12130): Elaborated megafunction instantiation "green_rom_module:U4|altsyncram:altsyncram_component" File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/green_rom_module.v Line: 82
Info (12133): Instantiated megafunction "green_rom_module:U4|altsyncram:altsyncram_component" with the following parameter: File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/green_rom_module.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../src/pika_green.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h0c1.tdf
    Info (12023): Found entity 1: altsyncram_h0c1 File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/dev/db/altsyncram_h0c1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_h0c1" for hierarchy "green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "blue_rom_module" for hierarchy "blue_rom_module:U5" File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/vga_module.v Line: 74
Info (12128): Elaborating entity "altsyncram" for hierarchy "blue_rom_module:U5|altsyncram:altsyncram_component" File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/blue_rom_module.v Line: 82
Info (12130): Elaborated megafunction instantiation "blue_rom_module:U5|altsyncram:altsyncram_component" File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/blue_rom_module.v Line: 82
Info (12133): Instantiated megafunction "blue_rom_module:U5|altsyncram:altsyncram_component" with the following parameter: File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/blue_rom_module.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../src/pike_blue.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ctb1.tdf
    Info (12023): Found entity 1: altsyncram_ctb1 File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/dev/db/altsyncram_ctb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ctb1" for hierarchy "blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "vga_control_module" for hierarchy "vga_control_module:U6" File: F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/Simple_VGA_Display/04-vga_module_pic_color/src/vga_module.v Line: 94
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 425 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 225 logic cells
    Info (21064): Implemented 192 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4810 megabytes
    Info: Processing ended: Sun Sep 01 19:56:13 2019
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:20


