[0m[[0minfo[0m] [0mLoading project definition from /local/ssd/home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/project[0m
[0m[[0minfo[0m] [0mSet current project to plasticine (in build file:/local/ssd/home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/)[0m
[0m[[0minfo[0m] [0mRunning plasticine.templates.MemoryUnitTest end --targetDir /home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/generated/MemoryUnitTest/ --test --backend v[0m
[[35minfo[0m] [1.028] // COMPILING < (class plasticine.templates.MemoryTester)>(2)
[[35minfo[0m] [1.333] giving names
[[35minfo[0m] [1.487] executing custom transforms
[[35minfo[0m] [1.488] convert masked writes of inline mems
[[35minfo[0m] [1.518] adding clocks and resets
[[35minfo[0m] [1.574] inferring widths
[[35minfo[0m] [1.667] checking widths
[[35minfo[0m] [1.715] lowering complex nodes to primitives
[[35minfo[0m] [1.752] removing type nodes
[[35minfo[0m] [1.781] compiling 3996 nodes
[[35minfo[0m] [1.781] computing memory ports
[[35minfo[0m] [1.806] resolving nodes to the components
[[35minfo[0m] [1.998] creating clock domains
[[35minfo[0m] [2.013] pruning unconnected IOs
[[35minfo[0m] [2.021] checking for combinational loops
[[35minfo[0m] [2.053] NO COMBINATIONAL LOOP FOUND
[[35minfo[0m] [2.123] COMPILING <DRAMSimulator (class plasticine.templates.DRAMSimulator)> 0 CHILDREN (0,1)
[[35minfo[0m] [2.126] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.126] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.126] 	2 components
[[35minfo[0m] [2.126] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.126] 	3 components
[[35minfo[0m] [2.126] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.126] 	4 components
[[35minfo[0m] [2.127] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.127] 	5 components
[[35minfo[0m] [2.127] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.127] 	6 components
[[35minfo[0m] [2.127] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.127] 	7 components
[[35minfo[0m] [2.127] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.127] 	8 components
[[35minfo[0m] [2.127] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.128] 	9 components
[[35minfo[0m] [2.128] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.128] 	10 components
[[35minfo[0m] [2.128] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.128] 	11 components
[[35minfo[0m] [2.128] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.128] 	12 components
[[35minfo[0m] [2.128] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.129] 	13 components
[[35minfo[0m] [2.129] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.129] 	14 components
[[35minfo[0m] [2.129] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.129] 	15 components
[[35minfo[0m] [2.129] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.129] 	16 components
[[35minfo[0m] [2.129] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.143] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.145] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.145] 	17 components
[[35minfo[0m] [2.145] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.146] 	18 components
[[35minfo[0m] [2.146] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.146] 	19 components
[[35minfo[0m] [2.146] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.146] 	20 components
[[35minfo[0m] [2.146] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.146] 	21 components
[[35minfo[0m] [2.146] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.147] 	22 components
[[35minfo[0m] [2.147] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.147] 	23 components
[[35minfo[0m] [2.147] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.147] 	24 components
[[35minfo[0m] [2.147] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.147] 	25 components
[[35minfo[0m] [2.147] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.147] 	26 components
[[35minfo[0m] [2.148] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.148] 	27 components
[[35minfo[0m] [2.148] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.148] 	28 components
[[35minfo[0m] [2.148] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.148] 	29 components
[[35minfo[0m] [2.148] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.148] 	30 components
[[35minfo[0m] [2.149] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.149] 	31 components
[[35minfo[0m] [2.149] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.149] 	32 components
[[35minfo[0m] [2.149] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.157] 	2 components
[[35minfo[0m] [2.157] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.159] 	2 components
[[35minfo[0m] [2.159] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.159] 	33 components
[[35minfo[0m] [2.159] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.159] 	34 components
[[35minfo[0m] [2.159] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.159] 	35 components
[[35minfo[0m] [2.160] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.160] 	36 components
[[35minfo[0m] [2.160] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.160] 	37 components
[[35minfo[0m] [2.160] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.160] 	38 components
[[35minfo[0m] [2.160] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.160] 	39 components
[[35minfo[0m] [2.161] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.161] 	40 components
[[35minfo[0m] [2.161] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.161] 	41 components
[[35minfo[0m] [2.161] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.161] 	42 components
[[35minfo[0m] [2.161] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.161] 	43 components
[[35minfo[0m] [2.162] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.162] 	44 components
[[35minfo[0m] [2.162] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.162] 	45 components
[[35minfo[0m] [2.162] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.162] 	46 components
[[35minfo[0m] [2.162] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.162] 	47 components
[[35minfo[0m] [2.162] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.163] 	48 components
[[35minfo[0m] [2.163] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.167] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.168] 	3 components
[[35minfo[0m] [2.168] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.168] 	49 components
[[35minfo[0m] [2.168] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.168] 	50 components
[[35minfo[0m] [2.168] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.168] 	51 components
[[35minfo[0m] [2.168] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.169] 	52 components
[[35minfo[0m] [2.169] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.169] 	53 components
[[35minfo[0m] [2.169] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.169] 	54 components
[[35minfo[0m] [2.169] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.169] 	55 components
[[35minfo[0m] [2.169] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.170] 	56 components
[[35minfo[0m] [2.170] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.170] 	57 components
[[35minfo[0m] [2.170] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.170] 	58 components
[[35minfo[0m] [2.170] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.170] 	59 components
[[35minfo[0m] [2.170] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.171] 	60 components
[[35minfo[0m] [2.171] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.171] 	61 components
[[35minfo[0m] [2.171] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.171] 	62 components
[[35minfo[0m] [2.172] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.172] 	63 components
[[35minfo[0m] [2.172] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.172] 	64 components
[[35minfo[0m] [2.172] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.176] 	3 components
[[35minfo[0m] [2.176] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.177] 	4 components
[[35minfo[0m] [2.177] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.178] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.178] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [2.179] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [2.180] 	2 components
[[35minfo[0m] [2.180] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [2.181] 	3 components
[[35minfo[0m] [2.181] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [2.181] 	4 components
[[35minfo[0m] [2.181] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.182] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.183] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.184] 	2 components
[[35minfo[0m] [2.184] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.184] 	2 components
[[35minfo[0m] [2.184] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.185] 	3 components
[[35minfo[0m] [2.185] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.186] 	3 components
[[35minfo[0m] [2.186] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.187] 	4 components
[[35minfo[0m] [2.187] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.188] 	4 components
[[35minfo[0m] [2.188] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.189] 	5 components
[[35minfo[0m] [2.189] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.190] 	5 components
[[35minfo[0m] [2.190] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.191] 	6 components
[[35minfo[0m] [2.191] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.191] 	6 components
[[35minfo[0m] [2.192] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.192] 	7 components
[[35minfo[0m] [2.193] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.193] 	7 components
[[35minfo[0m] [2.193] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.194] 	8 components
[[35minfo[0m] [2.194] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.195] 	8 components
[[35minfo[0m] [2.195] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.196] 	9 components
[[35minfo[0m] [2.196] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.197] 	9 components
[[35minfo[0m] [2.197] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.198] 	10 components
[[35minfo[0m] [2.198] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.199] 	10 components
[[35minfo[0m] [2.199] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.199] 	11 components
[[35minfo[0m] [2.200] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.200] 	11 components
[[35minfo[0m] [2.200] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.201] 	12 components
[[35minfo[0m] [2.201] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.202] 	12 components
[[35minfo[0m] [2.202] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.203] 	13 components
[[35minfo[0m] [2.203] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.204] 	13 components
[[35minfo[0m] [2.204] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.205] 	14 components
[[35minfo[0m] [2.205] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.205] 	14 components
[[35minfo[0m] [2.206] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.206] 	15 components
[[35minfo[0m] [2.206] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.208] 	15 components
[[35minfo[0m] [2.208] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.209] 	16 components
[[35minfo[0m] [2.209] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.209] 	16 components
[[35minfo[0m] [2.209] COMPILING <burstCounter (class plasticine.templates.Counter)> 1 CHILDREN (1,2)
[[35minfo[0m] [2.215] COMPILING <burstTagCounter (class plasticine.templates.Counter)> 1 CHILDREN (1,2)
[[35minfo[0m] [2.217] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [2.218] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [2.219] 	2 components
[[35minfo[0m] [2.219] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [2.220] 	3 components
[[35minfo[0m] [2.220] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [2.221] 	4 components
[[35minfo[0m] [2.221] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.222] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.223] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.224] 	2 components
[[35minfo[0m] [2.224] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.224] 	2 components
[[35minfo[0m] [2.225] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.226] 	3 components
[[35minfo[0m] [2.226] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.226] 	3 components
[[35minfo[0m] [2.227] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.228] 	4 components
[[35minfo[0m] [2.228] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.228] 	4 components
[[35minfo[0m] [2.228] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.230] 	5 components
[[35minfo[0m] [2.230] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.230] 	5 components
[[35minfo[0m] [2.230] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.232] 	6 components
[[35minfo[0m] [2.232] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.232] 	6 components
[[35minfo[0m] [2.232] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.233] 	7 components
[[35minfo[0m] [2.234] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.234] 	7 components
[[35minfo[0m] [2.234] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.236] 	8 components
[[35minfo[0m] [2.237] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.237] 	8 components
[[35minfo[0m] [2.237] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.238] 	9 components
[[35minfo[0m] [2.238] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.239] 	9 components
[[35minfo[0m] [2.239] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.240] 	10 components
[[35minfo[0m] [2.240] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.241] 	10 components
[[35minfo[0m] [2.241] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.242] 	11 components
[[35minfo[0m] [2.242] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.243] 	11 components
[[35minfo[0m] [2.243] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.244] 	12 components
[[35minfo[0m] [2.244] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.245] 	12 components
[[35minfo[0m] [2.245] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.246] 	13 components
[[35minfo[0m] [2.246] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.246] 	13 components
[[35minfo[0m] [2.247] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.248] 	14 components
[[35minfo[0m] [2.248] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.248] 	14 components
[[35minfo[0m] [2.248] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.250] 	15 components
[[35minfo[0m] [2.250] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.250] 	15 components
[[35minfo[0m] [2.250] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.251] 	16 components
[[35minfo[0m] [2.252] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.252] 	16 components
[[35minfo[0m] [2.252] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.253] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.254] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.255] 	2 components
[[35minfo[0m] [2.255] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.256] 	2 components
[[35minfo[0m] [2.256] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.257] 	3 components
[[35minfo[0m] [2.257] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.258] 	3 components
[[35minfo[0m] [2.258] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.259] 	4 components
[[35minfo[0m] [2.259] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.261] 	4 components
[[35minfo[0m] [2.261] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.262] 	5 components
[[35minfo[0m] [2.263] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.263] 	5 components
[[35minfo[0m] [2.264] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.264] 	6 components
[[35minfo[0m] [2.265] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.266] 	6 components
[[35minfo[0m] [2.266] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.267] 	7 components
[[35minfo[0m] [2.267] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.268] 	7 components
[[35minfo[0m] [2.268] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.269] 	8 components
[[35minfo[0m] [2.269] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.270] 	8 components
[[35minfo[0m] [2.270] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [2.271] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [2.272] 	2 components
[[35minfo[0m] [2.272] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [2.273] 	3 components
[[35minfo[0m] [2.273] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [2.275] 	4 components
[[35minfo[0m] [2.275] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [2.276] 	5 components
[[35minfo[0m] [2.276] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [2.277] 	6 components
[[35minfo[0m] [2.277] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [2.278] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [2.279] 	2 components
[[35minfo[0m] [2.279] COMPILING <addrFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [2.291] COMPILING <sizeFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [2.303] 	2 components
[[35minfo[0m] [2.303] COMPILING <rwFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [2.314] COMPILING <dataFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [2.325] COMPILING <mu (class plasticine.templates.MemoryUnit)> 6 CHILDREN (5,1)
[[35minfo[0m] [2.331] COMPILING <MemoryTester (class plasticine.templates.MemoryTester)> 2 CHILDREN (6,0)
[[33mwarn[0m] MemoryUnit.scala:460: 'end' is an unknown argument. in class plasticine.templates.MemoryUnitTest$
[clockDomainCrosser]: clock1 = 666666666, clock2 = 622222222
== Loading device model file '../ini/DDR3_micron_64M_8B_x4_sg15.ini' == 
== Loading system model file '../system.ini' == 
===== MemorySystem 0 =====
CH. 0 TOTAL_STORAGE : 65536MB | 16 Ranks | 16 Devices per rank
sim start on london at Mon Oct 31 04:31:46 2016
inChannelName: 00113569.in
outChannelName: 00113569.out
cmdChannelName: 00113569.cmd
SEED 1477913503802
STARTING /home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/generated/MemoryUnitTest//MemoryTester -q +vcs+initreg+0  
  EXPECT MemoryTester.io_interconnect_rdyOut -> 0x1 == 0x1 PASS
  POKE MemoryTester.io_dram_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0x2000
  POKE MemoryTester.io_interconnect_size <- 0x40
  POKE MemoryTester.io_interconnect_isWr <- 0x1
  POKE MemoryTester.io_interconnect_wdata_0 <- 0xcafe
  POKE MemoryTester.io_interconnect_wdata_1 <- 0xcaff
  POKE MemoryTester.io_interconnect_wdata_2 <- 0xcb00
  POKE MemoryTester.io_interconnect_wdata_3 <- 0xcb01
  POKE MemoryTester.io_interconnect_wdata_4 <- 0xcb02
  POKE MemoryTester.io_interconnect_wdata_5 <- 0xcb03
  POKE MemoryTester.io_interconnect_wdata_6 <- 0xcb04
  POKE MemoryTester.io_interconnect_wdata_7 <- 0xcb05
  POKE MemoryTester.io_interconnect_wdata_8 <- 0xcb06
  POKE MemoryTester.io_interconnect_wdata_9 <- 0xcb07
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xcb08
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xcb09
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xcb0a
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xcb0b
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xcb0c
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xcb0d
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 1
[MultiChannelMemorySystem] currentClockCycle = 0
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 128
current clock cycle = 2
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 128 size of data  = 16
writing vis file to ../results/MemoryTester/DDR3_micron_64M_8B_x4_sg15/64GB.1Ch.16R.scheme2.open_page.32TQ.32CQ.RtB.pRank.vis
DRAMSim2 Clock Frequency =666666666Hz, CPU Clock Frequency=622222222Hz
current clock cycle = 2
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x80
  PEEK MemoryTester.io_dram_wdata_0 <- 0xcafe
  PEEK MemoryTester.io_dram_wdata_1 <- 0xcaff
  PEEK MemoryTester.io_dram_wdata_2 <- 0xcb00
  PEEK MemoryTester.io_dram_wdata_3 <- 0xcb01
  PEEK MemoryTester.io_dram_wdata_4 <- 0xcb02
  PEEK MemoryTester.io_dram_wdata_5 <- 0xcb03
  PEEK MemoryTester.io_dram_wdata_6 <- 0xcb04
  PEEK MemoryTester.io_dram_wdata_7 <- 0xcb05
  PEEK MemoryTester.io_dram_wdata_8 <- 0xcb06
  PEEK MemoryTester.io_dram_wdata_9 <- 0xcb07
  PEEK MemoryTester.io_dram_wdata_10 <- 0xcb08
  PEEK MemoryTester.io_dram_wdata_11 <- 0xcb09
  PEEK MemoryTester.io_dram_wdata_12 <- 0xcb0a
  PEEK MemoryTester.io_dram_wdata_13 <- 0xcb0b
  PEEK MemoryTester.io_dram_wdata_14 <- 0xcb0c
  PEEK MemoryTester.io_dram_wdata_15 <- 0xcb0d
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x0
STEP 1 -> 2
[MultiChannelMemorySystem] currentClockCycle = 2
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
STEP 1 -> 3
[MultiChannelMemorySystem] currentClockCycle = 3
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[30m[42mPASS: Single burst write[0m
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0x1000
  POKE MemoryTester.io_interconnect_size <- 0x40
  POKE MemoryTester.io_interconnect_isWr <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 4
[MultiChannelMemorySystem] currentClockCycle = 4
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 64
current clock cycle = 5
current clock cycle = 5
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x40
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x1
STEP 1 -> 5
[MultiChannelMemorySystem] currentClockCycle = 5
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
STEP 1 -> 6
[MultiChannelMemorySystem] currentClockCycle = 6
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[30m[42mPASS: Single burst read[0m
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0x2000
  POKE MemoryTester.io_interconnect_size <- 0x280
  POKE MemoryTester.io_interconnect_isWr <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 7
[MultiChannelMemorySystem] currentClockCycle = 7
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 128
current clock cycle = 8
current clock cycle = 8
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x80
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x2
STEP 1 -> 8
[MultiChannelMemorySystem] currentClockCycle = 8
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 129
current clock cycle = 9
current clock cycle = 9
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x81
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x3
STEP 1 -> 9
[MultiChannelMemorySystem] currentClockCycle = 9
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 130
current clock cycle = 10
WARNING: address 0x81 is not aligned to the request size of 64
current clock cycle = 10
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x82
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x4
STEP 1 -> 10
[MultiChannelMemorySystem] currentClockCycle = 10
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 131
current clock cycle = 11
WARNING: address 0x82 is not aligned to the request size of 64
current clock cycle = 11
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x83
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x5
STEP 1 -> 11
[MultiChannelMemorySystem] currentClockCycle = 11
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 132
current clock cycle = 12
WARNING: address 0x83 is not aligned to the request size of 64
current clock cycle = 12
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x84
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x6
STEP 1 -> 12
[MultiChannelMemorySystem] currentClockCycle = 12
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 133
current clock cycle = 13
WARNING: address 0x84 is not aligned to the request size of 64
current clock cycle = 13
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x85
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x7
STEP 1 -> 13
[MultiChannelMemorySystem] currentClockCycle = 13
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 134
current clock cycle = 14
WARNING: address 0x85 is not aligned to the request size of 64
current clock cycle = 14
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x86
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x8
STEP 1 -> 14
[MultiChannelMemorySystem] currentClockCycle = 14
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 135
current clock cycle = 15
WARNING: address 0x86 is not aligned to the request size of 64
current clock cycle = 15
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x87
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x9
STEP 1 -> 15
[MultiChannelMemorySystem] currentClockCycle = 15
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 136
current clock cycle = 17
WARNING: address 0x87 is not aligned to the request size of 64
current clock cycle = 17
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x88
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xa
STEP 1 -> 16
[MultiChannelMemorySystem] currentClockCycle = 17
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 137
current clock cycle = 18
WARNING: address 0x88 is not aligned to the request size of 64
current clock cycle = 18
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x89
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xb
STEP 1 -> 17
[MultiChannelMemorySystem] currentClockCycle = 18
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
WARNING: address 0x89 is not aligned to the request size of 64
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 18
[MultiChannelMemorySystem] currentClockCycle = 19
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 19
[MultiChannelMemorySystem] currentClockCycle = 20
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 20
[MultiChannelMemorySystem] currentClockCycle = 21
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 21
[MultiChannelMemorySystem] currentClockCycle = 22
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 22
[MultiChannelMemorySystem] currentClockCycle = 23
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 23
[MultiChannelMemorySystem] currentClockCycle = 24
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 24
[MultiChannelMemorySystem] currentClockCycle = 25
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 25
[MultiChannelMemorySystem] currentClockCycle = 26
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
STEP 50 -> 75
[MultiChannelMemorySystem] currentClockCycle = 27
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 28
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 29
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 30
[Callback] write complete: 0 0x80 cycle=31
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 32
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 33
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 34
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 35
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 36
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 37
checking keys stored in dataMap
requested address = 64
key = 128 size of data  = 16
[Callback] read complete: 0 0x40 cycle=37
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 38
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 39
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 40
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 41
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 42
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 43
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 44
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 45
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 47
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 48
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 49
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 50
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 51
checking keys stored in dataMap
requested address = 128
key = 64 size of data  = 0
key = 128 size of data  = 16
[Callback] read complete: 0 0x80 cycle=51
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 16 
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 52
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 53
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 54
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 55
checking keys stored in dataMap
requested address = 129
key = 64 size of data  = 0
key = 128 size of data  = 16
[Callback] read complete: 0 0x81 cycle=55
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
WARNING: address 0x81 is not aligned to the request size of 64
[MultiChannelMemorySystem] currentClockCycle = 56
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 57
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 58
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 59
checking keys stored in dataMap
requested address = 130
key = 64 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 0
[Callback] read complete: 0 0x82 cycle=59
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x82 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 60
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 62
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 63
checking keys stored in dataMap
requested address = 131
key = 64 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 0
key = 130 size of data  = 0
[Callback] read complete: 0 0x83 cycle=63
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x83 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 64
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 65
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 66
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 67
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 68
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 69
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 70
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 71
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 72
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 73
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 74
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 75
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 77
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 78
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 79
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 80
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[30m[42mPASS: Single Multi-burst read[0m
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0x2000
  POKE MemoryTester.io_interconnect_size <- 0x280
  POKE MemoryTester.io_interconnect_isWr <- 0x1
  POKE MemoryTester.io_interconnect_wdata_0 <- 0xf00d
  POKE MemoryTester.io_interconnect_wdata_1 <- 0xf00e
  POKE MemoryTester.io_interconnect_wdata_2 <- 0xf00f
  POKE MemoryTester.io_interconnect_wdata_3 <- 0xf010
  POKE MemoryTester.io_interconnect_wdata_4 <- 0xf011
  POKE MemoryTester.io_interconnect_wdata_5 <- 0xf012
  POKE MemoryTester.io_interconnect_wdata_6 <- 0xf013
  POKE MemoryTester.io_interconnect_wdata_7 <- 0xf014
  POKE MemoryTester.io_interconnect_wdata_8 <- 0xf015
  POKE MemoryTester.io_interconnect_wdata_9 <- 0xf016
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xf017
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xf018
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xf019
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xf01a
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xf01b
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf01c
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 76
[MultiChannelMemorySystem] currentClockCycle = 81
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 128
current clock cycle = 82
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 0
current clock cycle = 82
key = 130 size of data  = 0
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
key = 131 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0xf01d
  POKE MemoryTester.io_interconnect_wdata_1 <- 0xf01e
  POKE MemoryTester.io_interconnect_wdata_2 <- 0xf01f
  POKE MemoryTester.io_interconnect_wdata_3 <- 0xf020
  POKE MemoryTester.io_interconnect_wdata_4 <- 0xf021
  POKE MemoryTester.io_interconnect_wdata_5 <- 0xf022
  POKE MemoryTester.io_interconnect_wdata_6 <- 0xf023
  POKE MemoryTester.io_interconnect_wdata_7 <- 0xf024
  POKE MemoryTester.io_interconnect_wdata_8 <- 0xf025
  POKE MemoryTester.io_interconnect_wdata_9 <- 0xf026
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xf027
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xf028
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xf029
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xf02a
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xf02b
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf02c
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x80
  PEEK MemoryTester.io_dram_wdata_0 <- 0xf00d
  PEEK MemoryTester.io_dram_wdata_1 <- 0xf00e
  PEEK MemoryTester.io_dram_wdata_2 <- 0xf00f
  PEEK MemoryTester.io_dram_wdata_3 <- 0xf010
  PEEK MemoryTester.io_dram_wdata_4 <- 0xf011
  PEEK MemoryTester.io_dram_wdata_5 <- 0xf012
  PEEK MemoryTester.io_dram_wdata_6 <- 0xf013
  PEEK MemoryTester.io_dram_wdata_7 <- 0xf014
  PEEK MemoryTester.io_dram_wdata_8 <- 0xf015
  PEEK MemoryTester.io_dram_wdata_9 <- 0xf016
  PEEK MemoryTester.io_dram_wdata_10 <- 0xf017
  PEEK MemoryTester.io_dram_wdata_11 <- 0xf018
  PEEK MemoryTester.io_dram_wdata_12 <- 0xf019
  PEEK MemoryTester.io_dram_wdata_13 <- 0xf01a
  PEEK MemoryTester.io_dram_wdata_14 <- 0xf01b
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf01c
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xc
STEP 1 -> 77
[MultiChannelMemorySystem] currentClockCycle = 82
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 129
current clock cycle = 83
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 0
key = 128 size of data  = 16
current clock cycle = 83
key = 129 size of data  = 16
key = 130 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0xf02d
key = 131 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0xf02e
  POKE MemoryTester.io_interconnect_wdata_2 <- 0xf02f
  POKE MemoryTester.io_interconnect_wdata_3 <- 0xf030
  POKE MemoryTester.io_interconnect_wdata_4 <- 0xf031
  POKE MemoryTester.io_interconnect_wdata_5 <- 0xf032
  POKE MemoryTester.io_interconnect_wdata_6 <- 0xf033
  POKE MemoryTester.io_interconnect_wdata_7 <- 0xf034
  POKE MemoryTester.io_interconnect_wdata_8 <- 0xf035
  POKE MemoryTester.io_interconnect_wdata_9 <- 0xf036
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xf037
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xf038
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xf039
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xf03a
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xf03b
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf03c
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x81
  PEEK MemoryTester.io_dram_wdata_0 <- 0xf01d
  PEEK MemoryTester.io_dram_wdata_1 <- 0xf01e
  PEEK MemoryTester.io_dram_wdata_2 <- 0xf01f
  PEEK MemoryTester.io_dram_wdata_3 <- 0xf020
  PEEK MemoryTester.io_dram_wdata_4 <- 0xf021
  PEEK MemoryTester.io_dram_wdata_5 <- 0xf022
  PEEK MemoryTester.io_dram_wdata_6 <- 0xf023
  PEEK MemoryTester.io_dram_wdata_7 <- 0xf024
  PEEK MemoryTester.io_dram_wdata_8 <- 0xf025
  PEEK MemoryTester.io_dram_wdata_9 <- 0xf026
  PEEK MemoryTester.io_dram_wdata_10 <- 0xf027
  PEEK MemoryTester.io_dram_wdata_11 <- 0xf028
  PEEK MemoryTester.io_dram_wdata_12 <- 0xf029
  PEEK MemoryTester.io_dram_wdata_13 <- 0xf02a
  PEEK MemoryTester.io_dram_wdata_14 <- 0xf02b
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf02c
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xd
STEP 1 -> 78
[MultiChannelMemorySystem] currentClockCycle = 83
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 130
current clock cycle = 84
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
WARNING: address 0x81 is not aligned to the request size of 64
current clock cycle = 84
key = 64 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0xf03d
key = 128 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_1 <- 0xf03e
key = 129 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_2 <- 0xf03f
key = 130 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_3 <- 0xf040
key = 131 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_4 <- 0xf041
  POKE MemoryTester.io_interconnect_wdata_5 <- 0xf042
  POKE MemoryTester.io_interconnect_wdata_6 <- 0xf043
  POKE MemoryTester.io_interconnect_wdata_7 <- 0xf044
  POKE MemoryTester.io_interconnect_wdata_8 <- 0xf045
  POKE MemoryTester.io_interconnect_wdata_9 <- 0xf046
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xf047
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xf048
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xf049
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xf04a
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xf04b
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf04c
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x82
  PEEK MemoryTester.io_dram_wdata_0 <- 0xf02d
  PEEK MemoryTester.io_dram_wdata_1 <- 0xf02e
  PEEK MemoryTester.io_dram_wdata_2 <- 0xf02f
  PEEK MemoryTester.io_dram_wdata_3 <- 0xf030
  PEEK MemoryTester.io_dram_wdata_4 <- 0xf031
  PEEK MemoryTester.io_dram_wdata_5 <- 0xf032
  PEEK MemoryTester.io_dram_wdata_6 <- 0xf033
  PEEK MemoryTester.io_dram_wdata_7 <- 0xf034
  PEEK MemoryTester.io_dram_wdata_8 <- 0xf035
  PEEK MemoryTester.io_dram_wdata_9 <- 0xf036
  PEEK MemoryTester.io_dram_wdata_10 <- 0xf037
  PEEK MemoryTester.io_dram_wdata_11 <- 0xf038
  PEEK MemoryTester.io_dram_wdata_12 <- 0xf039
  PEEK MemoryTester.io_dram_wdata_13 <- 0xf03a
  PEEK MemoryTester.io_dram_wdata_14 <- 0xf03b
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf03c
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xe
STEP 1 -> 79
[MultiChannelMemorySystem] currentClockCycle = 84
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 131
current clock cycle = 85
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 0
key = 128 size of data  = 16
WARNING: address 0x82 is not aligned to the request size of 64
current clock cycle = 85
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0xf04d
  POKE MemoryTester.io_interconnect_wdata_1 <- 0xf04e
  POKE MemoryTester.io_interconnect_wdata_2 <- 0xf04f
  POKE MemoryTester.io_interconnect_wdata_3 <- 0xf050
  POKE MemoryTester.io_interconnect_wdata_4 <- 0xf051
  POKE MemoryTester.io_interconnect_wdata_5 <- 0xf052
  POKE MemoryTester.io_interconnect_wdata_6 <- 0xf053
  POKE MemoryTester.io_interconnect_wdata_7 <- 0xf054
  POKE MemoryTester.io_interconnect_wdata_8 <- 0xf055
  POKE MemoryTester.io_interconnect_wdata_9 <- 0xf056
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xf057
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xf058
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xf059
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xf05a
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xf05b
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf05c
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x83
  PEEK MemoryTester.io_dram_wdata_0 <- 0xf03d
  PEEK MemoryTester.io_dram_wdata_1 <- 0xf03e
  PEEK MemoryTester.io_dram_wdata_2 <- 0xf03f
  PEEK MemoryTester.io_dram_wdata_3 <- 0xf040
  PEEK MemoryTester.io_dram_wdata_4 <- 0xf041
  PEEK MemoryTester.io_dram_wdata_5 <- 0xf042
  PEEK MemoryTester.io_dram_wdata_6 <- 0xf043
  PEEK MemoryTester.io_dram_wdata_7 <- 0xf044
  PEEK MemoryTester.io_dram_wdata_8 <- 0xf045
  PEEK MemoryTester.io_dram_wdata_9 <- 0xf046
  PEEK MemoryTester.io_dram_wdata_10 <- 0xf047
  PEEK MemoryTester.io_dram_wdata_11 <- 0xf048
  PEEK MemoryTester.io_dram_wdata_12 <- 0xf049
  PEEK MemoryTester.io_dram_wdata_13 <- 0xf04a
  PEEK MemoryTester.io_dram_wdata_14 <- 0xf04b
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf04c
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xf
STEP 1 -> 80
[MultiChannelMemorySystem] currentClockCycle = 85
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 132
current clock cycle = 86
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
WARNING: address 0x83 is not aligned to the request size of 64
current clock cycle = 86
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0xf05d
  POKE MemoryTester.io_interconnect_wdata_1 <- 0xf05e
  POKE MemoryTester.io_interconnect_wdata_2 <- 0xf05f
  POKE MemoryTester.io_interconnect_wdata_3 <- 0xf060
  POKE MemoryTester.io_interconnect_wdata_4 <- 0xf061
  POKE MemoryTester.io_interconnect_wdata_5 <- 0xf062
  POKE MemoryTester.io_interconnect_wdata_6 <- 0xf063
  POKE MemoryTester.io_interconnect_wdata_7 <- 0xf064
  POKE MemoryTester.io_interconnect_wdata_8 <- 0xf065
  POKE MemoryTester.io_interconnect_wdata_9 <- 0xf066
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xf067
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xf068
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xf069
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xf06a
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xf06b
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf06c
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x84
  PEEK MemoryTester.io_dram_wdata_0 <- 0xf04d
  PEEK MemoryTester.io_dram_wdata_1 <- 0xf04e
  PEEK MemoryTester.io_dram_wdata_2 <- 0xf04f
  PEEK MemoryTester.io_dram_wdata_3 <- 0xf050
  PEEK MemoryTester.io_dram_wdata_4 <- 0xf051
  PEEK MemoryTester.io_dram_wdata_5 <- 0xf052
  PEEK MemoryTester.io_dram_wdata_6 <- 0xf053
  PEEK MemoryTester.io_dram_wdata_7 <- 0xf054
  PEEK MemoryTester.io_dram_wdata_8 <- 0xf055
  PEEK MemoryTester.io_dram_wdata_9 <- 0xf056
  PEEK MemoryTester.io_dram_wdata_10 <- 0xf057
  PEEK MemoryTester.io_dram_wdata_11 <- 0xf058
  PEEK MemoryTester.io_dram_wdata_12 <- 0xf059
  PEEK MemoryTester.io_dram_wdata_13 <- 0xf05a
  PEEK MemoryTester.io_dram_wdata_14 <- 0xf05b
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf05c
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x0
STEP 1 -> 81
[MultiChannelMemorySystem] currentClockCycle = 86
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 133
current clock cycle = 87
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 0
WARNING: address 0x84 is not aligned to the request size of 64
current clock cycle = 87
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0xf06d
key = 131 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_1 <- 0xf06e
key = 132 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_2 <- 0xf06f
key = 133 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_3 <- 0xf070
  POKE MemoryTester.io_interconnect_wdata_4 <- 0xf071
  POKE MemoryTester.io_interconnect_wdata_5 <- 0xf072
  POKE MemoryTester.io_interconnect_wdata_6 <- 0xf073
  POKE MemoryTester.io_interconnect_wdata_7 <- 0xf074
  POKE MemoryTester.io_interconnect_wdata_8 <- 0xf075
  POKE MemoryTester.io_interconnect_wdata_9 <- 0xf076
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xf077
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xf078
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xf079
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xf07a
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xf07b
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf07c
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x85
  PEEK MemoryTester.io_dram_wdata_0 <- 0xf05d
  PEEK MemoryTester.io_dram_wdata_1 <- 0xf05e
  PEEK MemoryTester.io_dram_wdata_2 <- 0xf05f
  PEEK MemoryTester.io_dram_wdata_3 <- 0xf060
  PEEK MemoryTester.io_dram_wdata_4 <- 0xf061
  PEEK MemoryTester.io_dram_wdata_5 <- 0xf062
  PEEK MemoryTester.io_dram_wdata_6 <- 0xf063
  PEEK MemoryTester.io_dram_wdata_7 <- 0xf064
  PEEK MemoryTester.io_dram_wdata_8 <- 0xf065
  PEEK MemoryTester.io_dram_wdata_9 <- 0xf066
  PEEK MemoryTester.io_dram_wdata_10 <- 0xf067
  PEEK MemoryTester.io_dram_wdata_11 <- 0xf068
  PEEK MemoryTester.io_dram_wdata_12 <- 0xf069
  PEEK MemoryTester.io_dram_wdata_13 <- 0xf06a
  PEEK MemoryTester.io_dram_wdata_14 <- 0xf06b
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf06c
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x1
STEP 1 -> 82
[MultiChannelMemorySystem] currentClockCycle = 87
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 134
current clock cycle = 88
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
WARNING: address 0x85 is not aligned to the request size of 64
current clock cycle = 88
key = 64 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0xf07d
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_1 <- 0xf07e
key = 132 size of data  = 16
key = 133 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_2 <- 0xf07f
key = 134 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_3 <- 0xf080
  POKE MemoryTester.io_interconnect_wdata_4 <- 0xf081
  POKE MemoryTester.io_interconnect_wdata_5 <- 0xf082
  POKE MemoryTester.io_interconnect_wdata_6 <- 0xf083
  POKE MemoryTester.io_interconnect_wdata_7 <- 0xf084
  POKE MemoryTester.io_interconnect_wdata_8 <- 0xf085
  POKE MemoryTester.io_interconnect_wdata_9 <- 0xf086
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xf087
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xf088
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xf089
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xf08a
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xf08b
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf08c
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x86
  PEEK MemoryTester.io_dram_wdata_0 <- 0xf06d
  PEEK MemoryTester.io_dram_wdata_1 <- 0xf06e
  PEEK MemoryTester.io_dram_wdata_2 <- 0xf06f
  PEEK MemoryTester.io_dram_wdata_3 <- 0xf070
  PEEK MemoryTester.io_dram_wdata_4 <- 0xf071
  PEEK MemoryTester.io_dram_wdata_5 <- 0xf072
  PEEK MemoryTester.io_dram_wdata_6 <- 0xf073
  PEEK MemoryTester.io_dram_wdata_7 <- 0xf074
  PEEK MemoryTester.io_dram_wdata_8 <- 0xf075
  PEEK MemoryTester.io_dram_wdata_9 <- 0xf076
  PEEK MemoryTester.io_dram_wdata_10 <- 0xf077
  PEEK MemoryTester.io_dram_wdata_11 <- 0xf078
  PEEK MemoryTester.io_dram_wdata_12 <- 0xf079
  PEEK MemoryTester.io_dram_wdata_13 <- 0xf07a
  PEEK MemoryTester.io_dram_wdata_14 <- 0xf07b
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf07c
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x2
STEP 1 -> 83
[MultiChannelMemorySystem] currentClockCycle = 88
checking keys stored in dataMap
requested address = 132
key = 64 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
[Callback] read complete: 0 0x84 cycle=88
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 16 
WARNING: address 0x86 is not aligned to the request size of 64
WARNING: address 0x84 is not aligned to the request size of 64
current clock cycle = 89
before clock, DRAMSimulator_vldOut = 1
  POKE MemoryTester.io_interconnect_wdata_0 <- 0xf08d
after clock, DRAMSimulator_vldOut = 1
  POKE MemoryTester.io_interconnect_wdata_1 <- 0xf08e
isWr: writing to addr = 135
  POKE MemoryTester.io_interconnect_wdata_2 <- 0xf08f
current clock cycle = 89
>>>>>>>>>> isWR <<<<<<<<<<
  POKE MemoryTester.io_interconnect_wdata_3 <- 0xf090
checking keys stored in dataMap
key = 64 size of data  = 0
key = 128 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_4 <- 0xf091
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_5 <- 0xf092
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_6 <- 0xf093
  POKE MemoryTester.io_interconnect_wdata_7 <- 0xf094
  POKE MemoryTester.io_interconnect_wdata_8 <- 0xf095
  POKE MemoryTester.io_interconnect_wdata_9 <- 0xf096
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xf097
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xf098
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xf099
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xf09a
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xf09b
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf09c
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x87
  PEEK MemoryTester.io_dram_wdata_0 <- 0xf07d
  PEEK MemoryTester.io_dram_wdata_1 <- 0xf07e
  PEEK MemoryTester.io_dram_wdata_2 <- 0xf07f
  PEEK MemoryTester.io_dram_wdata_3 <- 0xf080
  PEEK MemoryTester.io_dram_wdata_4 <- 0xf081
  PEEK MemoryTester.io_dram_wdata_5 <- 0xf082
  PEEK MemoryTester.io_dram_wdata_6 <- 0xf083
  PEEK MemoryTester.io_dram_wdata_7 <- 0xf084
  PEEK MemoryTester.io_dram_wdata_8 <- 0xf085
  PEEK MemoryTester.io_dram_wdata_9 <- 0xf086
  PEEK MemoryTester.io_dram_wdata_10 <- 0xf087
  PEEK MemoryTester.io_dram_wdata_11 <- 0xf088
  PEEK MemoryTester.io_dram_wdata_12 <- 0xf089
  PEEK MemoryTester.io_dram_wdata_13 <- 0xf08a
  PEEK MemoryTester.io_dram_wdata_14 <- 0xf08b
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf08c
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x3
STEP 1 -> 84
[MultiChannelMemorySystem] currentClockCycle = 89
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 136
current clock cycle = 90
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 0
key = 128 size of data  = 16
WARNING: address 0x87 is not aligned to the request size of 64
current clock cycle = 90
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0xf09d
key = 135 size of data  = 16
key = 136 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_1 <- 0xf09e
  POKE MemoryTester.io_interconnect_wdata_2 <- 0xf09f
  POKE MemoryTester.io_interconnect_wdata_3 <- 0xf0a0
  POKE MemoryTester.io_interconnect_wdata_4 <- 0xf0a1
  POKE MemoryTester.io_interconnect_wdata_5 <- 0xf0a2
  POKE MemoryTester.io_interconnect_wdata_6 <- 0xf0a3
  POKE MemoryTester.io_interconnect_wdata_7 <- 0xf0a4
  POKE MemoryTester.io_interconnect_wdata_8 <- 0xf0a5
  POKE MemoryTester.io_interconnect_wdata_9 <- 0xf0a6
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xf0a7
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xf0a8
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xf0a9
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xf0aa
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xf0ab
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf0ac
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x88
  PEEK MemoryTester.io_dram_wdata_0 <- 0xf08d
  PEEK MemoryTester.io_dram_wdata_1 <- 0xf08e
  PEEK MemoryTester.io_dram_wdata_2 <- 0xf08f
  PEEK MemoryTester.io_dram_wdata_3 <- 0xf090
  PEEK MemoryTester.io_dram_wdata_4 <- 0xf091
  PEEK MemoryTester.io_dram_wdata_5 <- 0xf092
  PEEK MemoryTester.io_dram_wdata_6 <- 0xf093
  PEEK MemoryTester.io_dram_wdata_7 <- 0xf094
  PEEK MemoryTester.io_dram_wdata_8 <- 0xf095
  PEEK MemoryTester.io_dram_wdata_9 <- 0xf096
  PEEK MemoryTester.io_dram_wdata_10 <- 0xf097
  PEEK MemoryTester.io_dram_wdata_11 <- 0xf098
  PEEK MemoryTester.io_dram_wdata_12 <- 0xf099
  PEEK MemoryTester.io_dram_wdata_13 <- 0xf09a
  PEEK MemoryTester.io_dram_wdata_14 <- 0xf09b
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf09c
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x4
STEP 1 -> 85
[MultiChannelMemorySystem] currentClockCycle = 90
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 137
current clock cycle = 92
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
WARNING: address 0x88 is not aligned to the request size of 64
current clock cycle = 92
key = 64 size of data  = 0
key = 128 size of data  = 16
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x89
  PEEK MemoryTester.io_dram_wdata_0 <- 0xf09d
  PEEK MemoryTester.io_dram_wdata_1 <- 0xf09e
  PEEK MemoryTester.io_dram_wdata_2 <- 0xf09f
  PEEK MemoryTester.io_dram_wdata_3 <- 0xf0a0
  PEEK MemoryTester.io_dram_wdata_4 <- 0xf0a1
  PEEK MemoryTester.io_dram_wdata_5 <- 0xf0a2
  PEEK MemoryTester.io_dram_wdata_6 <- 0xf0a3
  PEEK MemoryTester.io_dram_wdata_7 <- 0xf0a4
  PEEK MemoryTester.io_dram_wdata_8 <- 0xf0a5
  PEEK MemoryTester.io_dram_wdata_9 <- 0xf0a6
  PEEK MemoryTester.io_dram_wdata_10 <- 0xf0a7
  PEEK MemoryTester.io_dram_wdata_11 <- 0xf0a8
  PEEK MemoryTester.io_dram_wdata_12 <- 0xf0a9
  PEEK MemoryTester.io_dram_wdata_13 <- 0xf0aa
  PEEK MemoryTester.io_dram_wdata_14 <- 0xf0ab
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf0ac
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x5
STEP 1 -> 86
[MultiChannelMemorySystem] currentClockCycle = 92
checking keys stored in dataMap
requested address = 133
key = 64 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
[Callback] read complete: 0 0x85 cycle=92
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 16 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x89 is not aligned to the request size of 64
WARNING: address 0x85 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 87
[MultiChannelMemorySystem] currentClockCycle = 93
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 88
[MultiChannelMemorySystem] currentClockCycle = 94
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 89
[MultiChannelMemorySystem] currentClockCycle = 95
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 90
[MultiChannelMemorySystem] currentClockCycle = 96
checking keys stored in dataMap
requested address = 134
key = 64 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
[Callback] read complete: 0 0x86 cycle=96
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 16 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x86 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 91
[MultiChannelMemorySystem] currentClockCycle = 97
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 92
[MultiChannelMemorySystem] currentClockCycle = 98
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 93
[MultiChannelMemorySystem] currentClockCycle = 99
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 94
[MultiChannelMemorySystem] currentClockCycle = 100
checking keys stored in dataMap
requested address = 135
key = 64 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
[Callback] read complete: 0 0x87 cycle=100
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 16 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x87 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 95
[MultiChannelMemorySystem] currentClockCycle = 101
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 96
[MultiChannelMemorySystem] currentClockCycle = 102
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 97
[MultiChannelMemorySystem] currentClockCycle = 103
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 98
[MultiChannelMemorySystem] currentClockCycle = 104
checking keys stored in dataMap
requested address = 136
key = 64 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
[Callback] read complete: 0 0x88 cycle=104
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 16 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x88 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 99
[MultiChannelMemorySystem] currentClockCycle = 105
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 100
[MultiChannelMemorySystem] currentClockCycle = 107
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[30m[42mPASS: Single Multi-burst write[0m
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0x1000
  POKE MemoryTester.io_interconnect_size <- 0x140
  POKE MemoryTester.io_interconnect_isWr <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 101
[MultiChannelMemorySystem] currentClockCycle = 108
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 64
current clock cycle = 109
current clock cycle = 109
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0x2000
  POKE MemoryTester.io_interconnect_size <- 0xc0
  POKE MemoryTester.io_interconnect_isWr <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x40
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x6
STEP 1 -> 102
[MultiChannelMemorySystem] currentClockCycle = 109
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 65
current clock cycle = 110
current clock cycle = 110
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0x3000
  POKE MemoryTester.io_interconnect_size <- 0x180
  POKE MemoryTester.io_interconnect_isWr <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x41
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x7
STEP 1 -> 103
[MultiChannelMemorySystem] currentClockCycle = 110
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 66
current clock cycle = 111
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 111
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0x4000
  POKE MemoryTester.io_interconnect_size <- 0xc0
  POKE MemoryTester.io_interconnect_isWr <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x42
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x8
STEP 1 -> 104
[MultiChannelMemorySystem] currentClockCycle = 111
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 67
current clock cycle = 112
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 112
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0x5000
  POKE MemoryTester.io_interconnect_size <- 0x200
  POKE MemoryTester.io_interconnect_isWr <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x43
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x9
STEP 1 -> 105
[MultiChannelMemorySystem] currentClockCycle = 112
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 68
current clock cycle = 113
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 113
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0x6000
  POKE MemoryTester.io_interconnect_size <- 0x1c0
  POKE MemoryTester.io_interconnect_isWr <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x44
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xa
STEP 1 -> 106
[MultiChannelMemorySystem] currentClockCycle = 113
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 128
current clock cycle = 114
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 114
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0x7000
  POKE MemoryTester.io_interconnect_size <- 0x80
  POKE MemoryTester.io_interconnect_isWr <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x80
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xb
STEP 1 -> 107
[MultiChannelMemorySystem] currentClockCycle = 114
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 129
current clock cycle = 115
current clock cycle = 115
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0x8000
  POKE MemoryTester.io_interconnect_size <- 0x180
  POKE MemoryTester.io_interconnect_isWr <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x81
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xc
STEP 1 -> 108
[MultiChannelMemorySystem] currentClockCycle = 115
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 130
current clock cycle = 116
WARNING: address 0x81 is not aligned to the request size of 64
current clock cycle = 116
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0x9000
  POKE MemoryTester.io_interconnect_size <- 0x180
  POKE MemoryTester.io_interconnect_isWr <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x82
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xd
STEP 1 -> 109
[MultiChannelMemorySystem] currentClockCycle = 116
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
WARNING: address 0x82 is not aligned to the request size of 64
current clock cycle = 117
isWr: writing to addr = 192
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
current clock cycle = 117
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0xa000
  POKE MemoryTester.io_interconnect_size <- 0x180
  POKE MemoryTester.io_interconnect_isWr <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0xc0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xe
STEP 1 -> 110
[MultiChannelMemorySystem] currentClockCycle = 117
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 193
current clock cycle = 118
current clock cycle = 118
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0xb000
  POKE MemoryTester.io_interconnect_size <- 0x1c0
  POKE MemoryTester.io_interconnect_isWr <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0xc1
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xf
STEP 1 -> 111
[MultiChannelMemorySystem] currentClockCycle = 118
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 194
current clock cycle = 119
WARNING: address 0xc1 is not aligned to the request size of 64
current clock cycle = 119
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0xc000
  POKE MemoryTester.io_interconnect_size <- 0x200
  POKE MemoryTester.io_interconnect_isWr <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0xc2
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x0
STEP 1 -> 112
[MultiChannelMemorySystem] currentClockCycle = 119
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
WARNING: address 0xc2 is not aligned to the request size of 64
current clock cycle = 120
isWr: writing to addr = 195
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
current clock cycle = 120
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0xd000
  POKE MemoryTester.io_interconnect_size <- 0x200
  POKE MemoryTester.io_interconnect_isWr <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0xc3
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x1
STEP 1 -> 113
[MultiChannelMemorySystem] currentClockCycle = 120
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 196
current clock cycle = 122
WARNING: address 0xc3 is not aligned to the request size of 64
current clock cycle = 122
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0xe000
  POKE MemoryTester.io_interconnect_size <- 0x1c0
  POKE MemoryTester.io_interconnect_isWr <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0xc4
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x2
STEP 1 -> 114
[MultiChannelMemorySystem] currentClockCycle = 122
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 197
current clock cycle = 123
WARNING: address 0xc4 is not aligned to the request size of 64
current clock cycle = 123
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0xf000
  POKE MemoryTester.io_interconnect_size <- 0xc0
  POKE MemoryTester.io_interconnect_isWr <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0xc5
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x3
STEP 1 -> 115
[MultiChannelMemorySystem] currentClockCycle = 123
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 256
current clock cycle = 124
WARNING: address 0xc5 is not aligned to the request size of 64
current clock cycle = 124
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0x10000
  POKE MemoryTester.io_interconnect_size <- 0x140
  POKE MemoryTester.io_interconnect_isWr <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x100
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x4
STEP 1 -> 116
[MultiChannelMemorySystem] currentClockCycle = 124
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 257
current clock cycle = 125
current clock cycle = 125
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x101
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x5
STEP 1 -> 117
[MultiChannelMemorySystem] currentClockCycle = 125
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 258
current clock cycle = 126
WARNING: address 0x101 is not aligned to the request size of 64
current clock cycle = 126
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x102
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x6
STEP 1 -> 118
[MultiChannelMemorySystem] currentClockCycle = 126
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 320
current clock cycle = 127
WARNING: address 0x102 is not aligned to the request size of 64
current clock cycle = 127
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x140
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x7
STEP 1 -> 119
[MultiChannelMemorySystem] currentClockCycle = 127
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 321
current clock cycle = 128
current clock cycle = 128
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x141
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x8
STEP 1 -> 120
[MultiChannelMemorySystem] currentClockCycle = 128
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 322
current clock cycle = 129
WARNING: address 0x141 is not aligned to the request size of 64
current clock cycle = 129
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x142
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x9
STEP 1 -> 121
[MultiChannelMemorySystem] currentClockCycle = 129
checking keys stored in dataMap
requested address = 137
key = 64 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
[Callback] read complete: 0 0x89 cycle=129
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 16 
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 323
current clock cycle = 130
WARNING: address 0x142 is not aligned to the request size of 64
WARNING: address 0x89 is not aligned to the request size of 64
current clock cycle = 130
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x143
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xa
STEP 1 -> 122
[MultiChannelMemorySystem] currentClockCycle = 130
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 324
current clock cycle = 131
WARNING: address 0x143 is not aligned to the request size of 64
current clock cycle = 131
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x144
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xb
STEP 1 -> 123
[MultiChannelMemorySystem] currentClockCycle = 131
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 325
current clock cycle = 132
WARNING: address 0x144 is not aligned to the request size of 64
current clock cycle = 132
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x145
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xc
STEP 1 -> 124
[MultiChannelMemorySystem] currentClockCycle = 132
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 326
current clock cycle = 133
WARNING: address 0x145 is not aligned to the request size of 64
current clock cycle = 133
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x146
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xd
STEP 1 -> 125
[MultiChannelMemorySystem] currentClockCycle = 133
[Callback] write complete: 0 0x80 cycle=133
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 327
current clock cycle = 134
WARNING: address 0x146 is not aligned to the request size of 64
current clock cycle = 134
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x147
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xe
STEP 1 -> 126
[MultiChannelMemorySystem] currentClockCycle = 134
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 384
current clock cycle = 135
WARNING: address 0x147 is not aligned to the request size of 64
current clock cycle = 135
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x180
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xf
STEP 1 -> 127
[MultiChannelMemorySystem] currentClockCycle = 135
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 385
current clock cycle = 137
current clock cycle = 137
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x181
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x0
STEP 1 -> 128
[MultiChannelMemorySystem] currentClockCycle = 137
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 386
current clock cycle = 138
WARNING: address 0x181 is not aligned to the request size of 64
current clock cycle = 138
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x182
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x1
STEP 1 -> 129
[MultiChannelMemorySystem] currentClockCycle = 138
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 387
current clock cycle = 139
WARNING: address 0x182 is not aligned to the request size of 64
current clock cycle = 139
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x183
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x2
STEP 1 -> 130
[MultiChannelMemorySystem] currentClockCycle = 139
checking keys stored in dataMap
requested address = 64
key = 64 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
[Callback] read complete: 0 0x40 cycle=139
starting getting tags 
WARNING: address 0x183 is not aligned to the request size of 64
current clock cycle = 140
starting getting rdataVec from dataMap 
size of rdataVec is 0 
  PEEK MemoryTester.io_dram_vldOut <- 0x1
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_addr <- 0x184
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
isWr: writing to addr = 388
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
current clock cycle = 140
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x3
STEP 1 -> 131
[MultiChannelMemorySystem] currentClockCycle = 140
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 389
current clock cycle = 141
WARNING: address 0x184 is not aligned to the request size of 64
current clock cycle = 141
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x185
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x4
STEP 1 -> 132
[MultiChannelMemorySystem] currentClockCycle = 141
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 390
current clock cycle = 142
WARNING: address 0x185 is not aligned to the request size of 64
current clock cycle = 142
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x186
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x5
STEP 1 -> 133
[MultiChannelMemorySystem] currentClockCycle = 142
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 448
current clock cycle = 143
WARNING: address 0x186 is not aligned to the request size of 64
current clock cycle = 143
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x1c0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x6
STEP 1 -> 134
[MultiChannelMemorySystem] currentClockCycle = 143
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 449
current clock cycle = 144
current clock cycle = 144
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x1c1
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x7
STEP 1 -> 135
[MultiChannelMemorySystem] currentClockCycle = 144
checking keys stored in dataMap
requested address = 65
key = 64 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
WARNING: address 0x1c1 is not aligned to the request size of 64
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 145
key = 134 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 135 size of data  = 16
key = 136 size of data  = 16
  PEEK MemoryTester.io_dram_addr <- 0x200
key = 137 size of data  = 16
[Callback] read complete: 0 0x41 cycle=144
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
starting getting tags 
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
starting getting rdataVec from dataMap 
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
size of rdataVec is 0 
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
isWr: writing to addr = 512
current clock cycle = 145
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x8
STEP 1 -> 136
[MultiChannelMemorySystem] currentClockCycle = 145
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 513
current clock cycle = 146
current clock cycle = 146
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x201
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x9
STEP 1 -> 137
[MultiChannelMemorySystem] currentClockCycle = 146
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 514
current clock cycle = 147
WARNING: address 0x201 is not aligned to the request size of 64
current clock cycle = 147
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x202
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xa
STEP 1 -> 138
[MultiChannelMemorySystem] currentClockCycle = 147
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 515
current clock cycle = 148
WARNING: address 0x202 is not aligned to the request size of 64
current clock cycle = 148
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x203
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xb
STEP 1 -> 139
[MultiChannelMemorySystem] currentClockCycle = 148
checking keys stored in dataMap
requested address = 66
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
WARNING: address 0x203 is not aligned to the request size of 64
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 149
key = 134 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 135 size of data  = 16
  PEEK MemoryTester.io_dram_addr <- 0x204
key = 136 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
key = 137 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
[Callback] read complete: 0 0x42 cycle=148
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
starting getting tags 
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
starting getting rdataVec from dataMap 
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
isWr: writing to addr = 516
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
current clock cycle = 149
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xc
STEP 1 -> 140
[MultiChannelMemorySystem] currentClockCycle = 149
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 517
current clock cycle = 150
WARNING: address 0x204 is not aligned to the request size of 64
current clock cycle = 150
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x205
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xd
STEP 1 -> 141
[MultiChannelMemorySystem] currentClockCycle = 150
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 576
current clock cycle = 152
WARNING: address 0x205 is not aligned to the request size of 64
current clock cycle = 152
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x240
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xe
STEP 1 -> 142
[MultiChannelMemorySystem] currentClockCycle = 152
checking keys stored in dataMap
requested address = 67
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 128 size of data  = 16
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 153
key = 129 size of data  = 16
key = 130 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 131 size of data  = 16
key = 132 size of data  = 16
  PEEK MemoryTester.io_dram_addr <- 0x241
key = 133 size of data  = 16
key = 134 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
key = 135 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
key = 136 size of data  = 16
key = 137 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
[Callback] read complete: 0 0x43 cycle=152
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
starting getting tags 
starting getting rdataVec from dataMap 
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
size of rdataVec is 0 
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 577
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
current clock cycle = 153
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xf
STEP 1 -> 143
[MultiChannelMemorySystem] currentClockCycle = 153
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 578
current clock cycle = 154
WARNING: address 0x241 is not aligned to the request size of 64
current clock cycle = 154
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x242
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x0
STEP 1 -> 144
[MultiChannelMemorySystem] currentClockCycle = 154
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 579
current clock cycle = 155
WARNING: address 0x242 is not aligned to the request size of 64
current clock cycle = 155
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x243
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x1
STEP 1 -> 145
[MultiChannelMemorySystem] currentClockCycle = 155
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 580
current clock cycle = 156
WARNING: address 0x243 is not aligned to the request size of 64
current clock cycle = 156
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x244
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x2
STEP 1 -> 146
[MultiChannelMemorySystem] currentClockCycle = 156
checking keys stored in dataMap
requested address = 68
key = 64 size of data  = 0
WARNING: address 0x244 is not aligned to the request size of 64
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 157
key = 65 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 66 size of data  = 0
key = 67 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x245
key = 128 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
key = 132 size of data  = 16
key = 133 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
key = 134 size of data  = 16
key = 135 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
key = 136 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
key = 137 size of data  = 16
[Callback] read complete: 0 0x44 cycle=156
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
starting getting tags 
starting getting rdataVec from dataMap 
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
size of rdataVec is 0 
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
isWr: writing to addr = 581
current clock cycle = 157
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x3
STEP 1 -> 147
[MultiChannelMemorySystem] currentClockCycle = 157
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 640
current clock cycle = 158
WARNING: address 0x245 is not aligned to the request size of 64
current clock cycle = 158
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x280
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x4
STEP 1 -> 148
[MultiChannelMemorySystem] currentClockCycle = 158
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 641
current clock cycle = 159
current clock cycle = 159
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x281
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x5
STEP 1 -> 149
[MultiChannelMemorySystem] currentClockCycle = 159
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 642
current clock cycle = 160
WARNING: address 0x281 is not aligned to the request size of 64
current clock cycle = 160
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x282
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x6
STEP 1 -> 150
[MultiChannelMemorySystem] currentClockCycle = 160
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 643
current clock cycle = 161
WARNING: address 0x282 is not aligned to the request size of 64
current clock cycle = 161
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x283
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x7
STEP 1 -> 151
[MultiChannelMemorySystem] currentClockCycle = 161
checking keys stored in dataMap
requested address = 192
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
WARNING: address 0x283 is not aligned to the request size of 64
current clock cycle = 162
key = 135 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 136 size of data  = 16
key = 137 size of data  = 16
  PEEK MemoryTester.io_dram_addr <- 0x284
[Callback] read complete: 0 0xc0 cycle=161
starting getting tags 
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
starting getting rdataVec from dataMap 
size of rdataVec is 0 
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
isWr: writing to addr = 644
current clock cycle = 162
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x8
STEP 1 -> 152
[MultiChannelMemorySystem] currentClockCycle = 162
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 645
current clock cycle = 163
WARNING: address 0x284 is not aligned to the request size of 64
current clock cycle = 163
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x285
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x9
STEP 1 -> 153
[MultiChannelMemorySystem] currentClockCycle = 163
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 704
current clock cycle = 164
WARNING: address 0x285 is not aligned to the request size of 64
current clock cycle = 164
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x2c0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xa
STEP 1 -> 154
[MultiChannelMemorySystem] currentClockCycle = 164
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 705
current clock cycle = 165
current clock cycle = 165
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x2c1
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xb
STEP 1 -> 155
[MultiChannelMemorySystem] currentClockCycle = 165
checking keys stored in dataMap
requested address = 193
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
WARNING: address 0x2c1 is not aligned to the request size of 64
WARNING: address 0xc1 is not aligned to the request size of 64
current clock cycle = 167
key = 67 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 68 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x2c2
key = 128 size of data  = 16
key = 129 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
key = 130 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
key = 131 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
key = 132 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
key = 133 size of data  = 16
key = 134 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
key = 135 size of data  = 16
key = 136 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
key = 137 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
key = 192 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
[Callback] read complete: 0 0xc1 cycle=165
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
starting getting tags 
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
starting getting rdataVec from dataMap 
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
size of rdataVec is 0 
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
isWr: writing to addr = 706
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
current clock cycle = 167
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xc
STEP 1 -> 156
[MultiChannelMemorySystem] currentClockCycle = 167
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 707
WARNING: address 0x2c2 is not aligned to the request size of 64
current clock cycle = 168
current clock cycle = 168
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x2c3
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xd
STEP 1 -> 157
[MultiChannelMemorySystem] currentClockCycle = 168
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 708
current clock cycle = 169
WARNING: address 0x2c3 is not aligned to the request size of 64
current clock cycle = 169
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x2c4
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xe
STEP 1 -> 158
[MultiChannelMemorySystem] currentClockCycle = 169
checking keys stored in dataMap
requested address = 194
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
WARNING: address 0x2c4 is not aligned to the request size of 64
WARNING: address 0xc2 is not aligned to the request size of 64
current clock cycle = 170
key = 67 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 68 size of data  = 0
key = 128 size of data  = 16
  PEEK MemoryTester.io_dram_addr <- 0x2c5
key = 129 size of data  = 16
key = 130 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
key = 131 size of data  = 16
key = 132 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
key = 133 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
key = 134 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
key = 135 size of data  = 16
key = 136 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
key = 137 size of data  = 16
key = 192 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
key = 193 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
[Callback] read complete: 0 0xc2 cycle=169
starting getting tags 
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
starting getting rdataVec from dataMap 
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
size of rdataVec is 0 
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
isWr: writing to addr = 709
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
current clock cycle = 170
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xf
STEP 1 -> 159
[MultiChannelMemorySystem] currentClockCycle = 170
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 710
current clock cycle = 171
WARNING: address 0x2c5 is not aligned to the request size of 64
current clock cycle = 171
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x2c6
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x0
STEP 1 -> 160
[MultiChannelMemorySystem] currentClockCycle = 171
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 768
current clock cycle = 172
WARNING: address 0x2c6 is not aligned to the request size of 64
current clock cycle = 172
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x300
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x1
STEP 1 -> 161
[MultiChannelMemorySystem] currentClockCycle = 172
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 769
current clock cycle = 173
current clock cycle = 173
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x301
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x2
STEP 1 -> 162
[MultiChannelMemorySystem] currentClockCycle = 173
checking keys stored in dataMap
requested address = 195
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
[Callback] read complete: 0 0xc3 cycle=173
starting getting tags 
starting getting rdataVec from dataMap 
WARNING: address 0x301 is not aligned to the request size of 64
WARNING: address 0xc3 is not aligned to the request size of 64
current clock cycle = 174
size of rdataVec is 0 
  PEEK MemoryTester.io_dram_vldOut <- 0x1
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_addr <- 0x302
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
isWr: writing to addr = 770
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
current clock cycle = 174
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x3
STEP 1 -> 163
[MultiChannelMemorySystem] currentClockCycle = 174
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 771
WARNING: address 0x302 is not aligned to the request size of 64
current clock cycle = 175
current clock cycle = 175
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x303
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x4
STEP 1 -> 164
[MultiChannelMemorySystem] currentClockCycle = 175
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 772
current clock cycle = 176
WARNING: address 0x303 is not aligned to the request size of 64
current clock cycle = 176
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x304
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x5
STEP 1 -> 165
[MultiChannelMemorySystem] currentClockCycle = 176
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 773
current clock cycle = 177
WARNING: address 0x304 is not aligned to the request size of 64
current clock cycle = 177
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x305
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x6
STEP 1 -> 166
[MultiChannelMemorySystem] currentClockCycle = 177
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 774
current clock cycle = 178
WARNING: address 0x305 is not aligned to the request size of 64
current clock cycle = 178
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x306
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x7
STEP 1 -> 167
[MultiChannelMemorySystem] currentClockCycle = 178
checking keys stored in dataMap
requested address = 196
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
WARNING: address 0x306 is not aligned to the request size of 64
WARNING: address 0xc4 is not aligned to the request size of 64
current clock cycle = 179
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
[Callback] read complete: 0 0xc4 cycle=178
  PEEK MemoryTester.io_dram_vldOut <- 0x1
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
  PEEK MemoryTester.io_dram_addr <- 0x307
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 775
current clock cycle = 179
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x8
STEP 1 -> 168
[MultiChannelMemorySystem] currentClockCycle = 179
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 832
current clock cycle = 180
WARNING: address 0x307 is not aligned to the request size of 64
current clock cycle = 180
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x340
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x9
STEP 1 -> 169
[MultiChannelMemorySystem] currentClockCycle = 180
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 833
current clock cycle = 182
current clock cycle = 182
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x341
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xa
STEP 1 -> 170
[MultiChannelMemorySystem] currentClockCycle = 182
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 834
current clock cycle = 183
WARNING: address 0x341 is not aligned to the request size of 64
current clock cycle = 183
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x342
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xb
STEP 1 -> 171
[MultiChannelMemorySystem] currentClockCycle = 183
checking keys stored in dataMap
requested address = 256
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
WARNING: address 0x342 is not aligned to the request size of 64
current clock cycle = 184
key = 192 size of data  = 0
key = 193 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 194 size of data  = 0
key = 195 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x343
key = 196 size of data  = 0
[Callback] read complete: 0 0x100 cycle=183
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
starting getting tags 
starting getting rdataVec from dataMap 
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 835
current clock cycle = 184
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xc
STEP 1 -> 172
[MultiChannelMemorySystem] currentClockCycle = 184
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 836
current clock cycle = 185
WARNING: address 0x343 is not aligned to the request size of 64
current clock cycle = 185
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x344
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xd
STEP 1 -> 173
[MultiChannelMemorySystem] currentClockCycle = 185
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 837
WARNING: address 0x344 is not aligned to the request size of 64
current clock cycle = 186
current clock cycle = 186
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x345
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xe
STEP 1 -> 174
[MultiChannelMemorySystem] currentClockCycle = 186
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 838
current clock cycle = 187
WARNING: address 0x345 is not aligned to the request size of 64
current clock cycle = 187
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x346
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xf
STEP 1 -> 175
[MultiChannelMemorySystem] currentClockCycle = 187
checking keys stored in dataMap
requested address = 257
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
WARNING: address 0x346 is not aligned to the request size of 64
WARNING: address 0x101 is not aligned to the request size of 64
current clock cycle = 188
key = 195 size of data  = 0
key = 196 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 256 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x347
[Callback] read complete: 0 0x101 cycle=187
starting getting tags 
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
starting getting rdataVec from dataMap 
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
size of rdataVec is 0 
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
isWr: writing to addr = 839
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
current clock cycle = 188
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x0
STEP 1 -> 176
[MultiChannelMemorySystem] currentClockCycle = 188
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 896
current clock cycle = 189
WARNING: address 0x347 is not aligned to the request size of 64
current clock cycle = 189
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x380
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x1
STEP 1 -> 177
[MultiChannelMemorySystem] currentClockCycle = 189
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 897
current clock cycle = 190
current clock cycle = 190
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x381
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x2
STEP 1 -> 178
[MultiChannelMemorySystem] currentClockCycle = 190
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 898
current clock cycle = 191
WARNING: address 0x381 is not aligned to the request size of 64
current clock cycle = 191
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x382
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x3
STEP 1 -> 179
[MultiChannelMemorySystem] currentClockCycle = 191
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 899
current clock cycle = 192
WARNING: address 0x382 is not aligned to the request size of 64
current clock cycle = 192
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x383
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x4
STEP 1 -> 180
[MultiChannelMemorySystem] currentClockCycle = 192
checking keys stored in dataMap
requested address = 258
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
WARNING: address 0x383 is not aligned to the request size of 64
WARNING: address 0x102 is not aligned to the request size of 64
current clock cycle = 193
key = 128 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 129 size of data  = 16
key = 130 size of data  = 16
  PEEK MemoryTester.io_dram_addr <- 0x384
key = 131 size of data  = 16
key = 132 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
key = 133 size of data  = 16
key = 134 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
key = 135 size of data  = 16
key = 136 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
key = 137 size of data  = 16
key = 192 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
key = 193 size of data  = 0
key = 194 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
key = 195 size of data  = 0
key = 196 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
key = 256 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
key = 257 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
[Callback] read complete: 0 0x102 cycle=192
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
starting getting tags 
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
starting getting rdataVec from dataMap 
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
size of rdataVec is 0 
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
isWr: writing to addr = 900
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
current clock cycle = 193
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x5
STEP 1 -> 181
[MultiChannelMemorySystem] currentClockCycle = 193
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 901
current clock cycle = 194
WARNING: address 0x384 is not aligned to the request size of 64
current clock cycle = 194
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x385
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x6
STEP 1 -> 182
[MultiChannelMemorySystem] currentClockCycle = 194
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 902
current clock cycle = 195
WARNING: address 0x385 is not aligned to the request size of 64
current clock cycle = 195
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x386
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x7
STEP 1 -> 183
[MultiChannelMemorySystem] currentClockCycle = 195
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 960
current clock cycle = 197
WARNING: address 0x386 is not aligned to the request size of 64
current clock cycle = 197
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x3c0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x8
STEP 1 -> 184
[MultiChannelMemorySystem] currentClockCycle = 197
checking keys stored in dataMap
requested address = 320
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
current clock cycle = 198
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 193 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x3c1
key = 194 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
key = 195 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
key = 196 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
key = 256 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
key = 257 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
key = 258 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
[Callback] read complete: 0 0x140 cycle=197
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
starting getting tags 
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
starting getting rdataVec from dataMap 
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
size of rdataVec is 0 
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
isWr: writing to addr = 961
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
current clock cycle = 198
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0x9
STEP 1 -> 185
[MultiChannelMemorySystem] currentClockCycle = 198
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 962
current clock cycle = 199
WARNING: address 0x3c1 is not aligned to the request size of 64
current clock cycle = 199
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x3c2
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xa
STEP 1 -> 186
[MultiChannelMemorySystem] currentClockCycle = 199
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 1024
current clock cycle = 200
WARNING: address 0x3c2 is not aligned to the request size of 64
current clock cycle = 200
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x400
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xb
STEP 1 -> 187
[MultiChannelMemorySystem] currentClockCycle = 200
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 1025
current clock cycle = 201
current clock cycle = 201
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x401
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xc
STEP 1 -> 188
[MultiChannelMemorySystem] currentClockCycle = 201
checking keys stored in dataMap
requested address = 321
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
WARNING: address 0x401 is not aligned to the request size of 64
WARNING: address 0x141 is not aligned to the request size of 64
current clock cycle = 202
key = 256 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 257 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x402
key = 258 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
key = 320 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
[Callback] read complete: 0 0x141 cycle=201
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
starting getting tags 
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
starting getting rdataVec from dataMap 
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
size of rdataVec is 0 
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
isWr: writing to addr = 1026
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
current clock cycle = 202
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xd
STEP 1 -> 189
[MultiChannelMemorySystem] currentClockCycle = 202
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 1027
current clock cycle = 203
WARNING: address 0x402 is not aligned to the request size of 64
current clock cycle = 203
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x403
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xe
STEP 1 -> 190
[MultiChannelMemorySystem] currentClockCycle = 203
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 1028
current clock cycle = 204
WARNING: address 0x403 is not aligned to the request size of 64
current clock cycle = 204
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x404
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x0
  PEEK MemoryTester.io_dram_isWr <- 0x0
  PEEK MemoryTester.io_dram_tagOut <- 0xf
STEP 1 -> 191
[MultiChannelMemorySystem] currentClockCycle = 204
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
WARNING: address 0x404 is not aligned to the request size of 64
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 192
[MultiChannelMemorySystem] currentClockCycle = 205
checking keys stored in dataMap
requested address = 322
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
WARNING: address 0x142 is not aligned to the request size of 64
key = 128 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 129 size of data  = 16
key = 130 size of data  = 16
STEP 1 -> 193
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 195 size of data  = 0
STEP 1 -> 194
key = 196 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
[Callback] read complete: 0 0x142 cycle=205
starting getting tags 
starting getting rdataVec from dataMap 
  PEEK MemoryTester.io_dram_vldOut <- 0x0
size of rdataVec is 0 
STEP 1 -> 195
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 206
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 207
before clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 0
STEP 1 -> 196
[MultiChannelMemorySystem] currentClockCycle = 208
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 209
checking keys stored in dataMap
requested address = 323
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
WARNING: address 0x143 is not aligned to the request size of 64
key = 67 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 68 size of data  = 0
STEP 1 -> 197
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 137 size of data  = 16
STEP 1 -> 198
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 321 size of data  = 0
STEP 1 -> 199
key = 322 size of data  = 0
[Callback] read complete: 0 0x143 cycle=209
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 210
WARNING: address 0x144 is not aligned to the request size of 64
before clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 0
STEP 1 -> 200
[MultiChannelMemorySystem] currentClockCycle = 212
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 213
checking keys stored in dataMap
requested address = 324
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 67 size of data  = 0
STEP 1 -> 201
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 135 size of data  = 16
STEP 1 -> 202
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 258 size of data  = 0
STEP 1 -> 203
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
[Callback] read complete: 0 0x144 cycle=213
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 204
[MultiChannelMemorySystem] currentClockCycle = 214
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 215
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 216
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 217
before clock, DRAMSimulator_vldOut = 0
WARNING: address 0xc5 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
[MultiChannelMemorySystem] currentClockCycle = 218
STEP 1 -> 205
checking keys stored in dataMap
requested address = 197
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 130 size of data  = 16
STEP 1 -> 206
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 194 size of data  = 0
STEP 1 -> 207
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
[Callback] read complete: 0 0xc5 cycle=218
  PEEK MemoryTester.io_dram_vldOut <- 0x0
starting getting tags 
STEP 1 -> 208
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 219
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 220
  PEEK MemoryTester.io_dram_vldOut <- 0x0
before clock, DRAMSimulator_vldOut = 0
STEP 1 -> 209
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 221
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 222
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 223
  PEEK MemoryTester.io_dram_vldOut <- 0x0
checking keys stored in dataMap
STEP 1 -> 210
requested address = 384
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 131 size of data  = 16
STEP 1 -> 211
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 196 size of data  = 0
STEP 1 -> 212
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
[Callback] read complete: 0 0x180 cycle=223
starting getting tags 
WARNING: address 0x181 is not aligned to the request size of 64
starting getting rdataVec from dataMap 
  PEEK MemoryTester.io_dram_vldOut <- 0x0
size of rdataVec is 0 
STEP 1 -> 213
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 224
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 225
before clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 0
STEP 1 -> 214
[MultiChannelMemorySystem] currentClockCycle = 227
checking keys stored in dataMap
requested address = 385
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 131 size of data  = 16
STEP 1 -> 215
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 195 size of data  = 0
STEP 1 -> 216
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
WARNING: address 0x182 is not aligned to the request size of 64
key = 323 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 324 size of data  = 0
STEP 1 -> 217
key = 384 size of data  = 0
[Callback] read complete: 0 0x181 cycle=227
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 228
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
[MultiChannelMemorySystem] currentClockCycle = 229
STEP 1 -> 218
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 230
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 231
checking keys stored in dataMap
requested address = 386
key = 64 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 65 size of data  = 0
STEP 1 -> 219
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 128 size of data  = 16
STEP 1 -> 220
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
WARNING: address 0x183 is not aligned to the request size of 64
key = 137 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 192 size of data  = 0
STEP 1 -> 221
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 321 size of data  = 0
STEP 1 -> 222
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
[Callback] read complete: 0 0x182 cycle=231
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 232
before clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 0
STEP 1 -> 223
[MultiChannelMemorySystem] currentClockCycle = 233
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 234
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 235
checking keys stored in dataMap
requested address = 387
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
[Callback] read complete: 0 0x183 cycle=235
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 236
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 237
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
STEP 1 -> 224
[MultiChannelMemorySystem] currentClockCycle = 238
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 239
checking keys stored in dataMap
requested address = 388
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
WARNING: address 0x184 is not aligned to the request size of 64
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
[Callback] read complete: 0 0x184 cycle=239
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 225
[MultiChannelMemorySystem] currentClockCycle = 240
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 226
[MultiChannelMemorySystem] currentClockCycle = 242
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 227
[MultiChannelMemorySystem] currentClockCycle = 243
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 228
[MultiChannelMemorySystem] currentClockCycle = 244
checking keys stored in dataMap
requested address = 448
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
[Callback] read complete: 0 0x1c0 cycle=244
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 229
[MultiChannelMemorySystem] currentClockCycle = 245
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 230
[MultiChannelMemorySystem] currentClockCycle = 246
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 231
[MultiChannelMemorySystem] currentClockCycle = 247
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 232
[MultiChannelMemorySystem] currentClockCycle = 248
checking keys stored in dataMap
requested address = 449
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
[Callback] read complete: 0 0x1c1 cycle=248
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
WARNING: address 0x1c1 is not aligned to the request size of 64
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 233
[MultiChannelMemorySystem] currentClockCycle = 249
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 234
[MultiChannelMemorySystem] currentClockCycle = 250
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 235
[MultiChannelMemorySystem] currentClockCycle = 251
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 236
[MultiChannelMemorySystem] currentClockCycle = 252
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 237
[MultiChannelMemorySystem] currentClockCycle = 253
checking keys stored in dataMap
requested address = 512
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
[Callback] read complete: 0 0x200 cycle=253
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 238
[MultiChannelMemorySystem] currentClockCycle = 254
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 239
[MultiChannelMemorySystem] currentClockCycle = 255
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 240
[MultiChannelMemorySystem] currentClockCycle = 257
checking keys stored in dataMap
requested address = 513
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
[Callback] read complete: 0 0x201 cycle=257
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x201 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 241
[MultiChannelMemorySystem] currentClockCycle = 258
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 242
[MultiChannelMemorySystem] currentClockCycle = 259
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 243
[MultiChannelMemorySystem] currentClockCycle = 260
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 244
[MultiChannelMemorySystem] currentClockCycle = 261
checking keys stored in dataMap
requested address = 514
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
[Callback] read complete: 0 0x202 cycle=261
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x202 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 245
[MultiChannelMemorySystem] currentClockCycle = 262
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 246
[MultiChannelMemorySystem] currentClockCycle = 263
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 247
[MultiChannelMemorySystem] currentClockCycle = 264
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 248
[MultiChannelMemorySystem] currentClockCycle = 265
checking keys stored in dataMap
requested address = 515
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
[Callback] read complete: 0 0x203 cycle=265
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x203 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 249
[MultiChannelMemorySystem] currentClockCycle = 266
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 250
[MultiChannelMemorySystem] currentClockCycle = 267
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 251
[MultiChannelMemorySystem] currentClockCycle = 268
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 252
[MultiChannelMemorySystem] currentClockCycle = 269
checking keys stored in dataMap
requested address = 516
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
WARNING: address 0x204 is not aligned to the request size of 64
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
[Callback] read complete: 0 0x204 cycle=269
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 253
[MultiChannelMemorySystem] currentClockCycle = 270
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 254
[MultiChannelMemorySystem] currentClockCycle = 272
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 255
[MultiChannelMemorySystem] currentClockCycle = 273
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 256
[MultiChannelMemorySystem] currentClockCycle = 274
checking keys stored in dataMap
requested address = 576
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
[Callback] read complete: 0 0x240 cycle=274
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 257
[MultiChannelMemorySystem] currentClockCycle = 275
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 258
[MultiChannelMemorySystem] currentClockCycle = 276
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 259
[MultiChannelMemorySystem] currentClockCycle = 277
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 260
[MultiChannelMemorySystem] currentClockCycle = 278
checking keys stored in dataMap
requested address = 577
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
[Callback] read complete: 0 0x241 cycle=278
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x241 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 261
[MultiChannelMemorySystem] currentClockCycle = 279
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 262
[MultiChannelMemorySystem] currentClockCycle = 280
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 263
[MultiChannelMemorySystem] currentClockCycle = 281
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 264
[MultiChannelMemorySystem] currentClockCycle = 282
checking keys stored in dataMap
requested address = 578
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
WARNING: address 0x242 is not aligned to the request size of 64
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
[Callback] read complete: 0 0x242 cycle=282
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 265
[MultiChannelMemorySystem] currentClockCycle = 283
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 266
[MultiChannelMemorySystem] currentClockCycle = 284
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 267
[MultiChannelMemorySystem] currentClockCycle = 285
checking keys stored in dataMap
requested address = 579
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
[Callback] read complete: 0 0x243 cycle=286
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x243 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 268
[MultiChannelMemorySystem] currentClockCycle = 287
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 269
[MultiChannelMemorySystem] currentClockCycle = 288
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 270
[MultiChannelMemorySystem] currentClockCycle = 289
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 271
[MultiChannelMemorySystem] currentClockCycle = 290
checking keys stored in dataMap
requested address = 580
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
[Callback] read complete: 0 0x244 cycle=290
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x244 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 272
[MultiChannelMemorySystem] currentClockCycle = 291
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 273
[MultiChannelMemorySystem] currentClockCycle = 292
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 274
[MultiChannelMemorySystem] currentClockCycle = 293
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 275
[MultiChannelMemorySystem] currentClockCycle = 294
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 276
[MultiChannelMemorySystem] currentClockCycle = 295
checking keys stored in dataMap
requested address = 640
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
[Callback] read complete: 0 0x280 cycle=295
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 277
[MultiChannelMemorySystem] currentClockCycle = 296
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 278
[MultiChannelMemorySystem] currentClockCycle = 297
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 279
[MultiChannelMemorySystem] currentClockCycle = 298
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 280
[MultiChannelMemorySystem] currentClockCycle = 299
checking keys stored in dataMap
requested address = 641
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
[Callback] read complete: 0 0x281 cycle=299
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x281 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 281
[MultiChannelMemorySystem] currentClockCycle = 300
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 282
[MultiChannelMemorySystem] currentClockCycle = 302
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 283
[MultiChannelMemorySystem] currentClockCycle = 303
checking keys stored in dataMap
requested address = 642
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
[Callback] read complete: 0 0x282 cycle=303
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x282 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 284
[MultiChannelMemorySystem] currentClockCycle = 304
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 285
[MultiChannelMemorySystem] currentClockCycle = 305
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 286
[MultiChannelMemorySystem] currentClockCycle = 306
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 287
[MultiChannelMemorySystem] currentClockCycle = 307
checking keys stored in dataMap
requested address = 643
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
WARNING: address 0x283 is not aligned to the request size of 64
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
[Callback] read complete: 0 0x283 cycle=307
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 288
[MultiChannelMemorySystem] currentClockCycle = 308
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 289
[MultiChannelMemorySystem] currentClockCycle = 309
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 290
[MultiChannelMemorySystem] currentClockCycle = 310
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 291
[MultiChannelMemorySystem] currentClockCycle = 311
checking keys stored in dataMap
requested address = 644
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
WARNING: address 0x284 is not aligned to the request size of 64
[Callback] read complete: 0 0x284 cycle=311
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 292
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 312
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 293
[MultiChannelMemorySystem] currentClockCycle = 313
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 294
[MultiChannelMemorySystem] currentClockCycle = 314
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 295
[MultiChannelMemorySystem] currentClockCycle = 315
checking keys stored in dataMap
requested address = 704
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
STEP 1 -> 296
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
[Callback] read complete: 0 0x2c0 cycle=316
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 297
[MultiChannelMemorySystem] currentClockCycle = 317
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 318
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 298
[MultiChannelMemorySystem] currentClockCycle = 319
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 299
[MultiChannelMemorySystem] currentClockCycle = 320
checking keys stored in dataMap
requested address = 705
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
WARNING: address 0x2c1 is not aligned to the request size of 64
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
STEP 1 -> 300
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 704 size of data  = 0
[Callback] read complete: 0 0x2c1 cycle=320
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 321
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
STEP 1 -> 301
[MultiChannelMemorySystem] currentClockCycle = 322
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 302
[MultiChannelMemorySystem] currentClockCycle = 323
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 303
[MultiChannelMemorySystem] currentClockCycle = 324
checking keys stored in dataMap
requested address = 706
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
WARNING: address 0x2c2 is not aligned to the request size of 64
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
[Callback] read complete: 0 0x2c2 cycle=324
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 304
[MultiChannelMemorySystem] currentClockCycle = 325
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 305
[MultiChannelMemorySystem] currentClockCycle = 326
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 306
[MultiChannelMemorySystem] currentClockCycle = 327
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 307
[MultiChannelMemorySystem] currentClockCycle = 328
checking keys stored in dataMap
requested address = 707
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
WARNING: address 0x2c3 is not aligned to the request size of 64
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
[Callback] read complete: 0 0x2c3 cycle=328
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 308
[MultiChannelMemorySystem] currentClockCycle = 329
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 309
[MultiChannelMemorySystem] currentClockCycle = 330
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 310
[MultiChannelMemorySystem] currentClockCycle = 332
checking keys stored in dataMap
requested address = 708
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
WARNING: address 0x2c4 is not aligned to the request size of 64
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
[Callback] read complete: 0 0x2c4 cycle=332
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 311
[MultiChannelMemorySystem] currentClockCycle = 333
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 312
[MultiChannelMemorySystem] currentClockCycle = 334
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 313
[MultiChannelMemorySystem] currentClockCycle = 335
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 314
[MultiChannelMemorySystem] currentClockCycle = 336
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 315
[MultiChannelMemorySystem] currentClockCycle = 337
checking keys stored in dataMap
requested address = 768
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
[Callback] read complete: 0 0x300 cycle=337
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
STEP 1 -> 316
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 338
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 317
[MultiChannelMemorySystem] currentClockCycle = 339
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 318
[MultiChannelMemorySystem] currentClockCycle = 340
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 319
[MultiChannelMemorySystem] currentClockCycle = 341
checking keys stored in dataMap
requested address = 769
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
WARNING: address 0x301 is not aligned to the request size of 64
key = 129 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
STEP 1 -> 320
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
[Callback] read complete: 0 0x301 cycle=341
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 342
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
STEP 1 -> 321
[MultiChannelMemorySystem] currentClockCycle = 343
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 322
[MultiChannelMemorySystem] currentClockCycle = 344
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 323
[MultiChannelMemorySystem] currentClockCycle = 345
checking keys stored in dataMap
requested address = 770
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
[Callback] read complete: 0 0x302 cycle=345
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x302 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 324
[MultiChannelMemorySystem] currentClockCycle = 347
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 325
[MultiChannelMemorySystem] currentClockCycle = 348
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 326
[MultiChannelMemorySystem] currentClockCycle = 349
checking keys stored in dataMap
requested address = 771
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
WARNING: address 0x303 is not aligned to the request size of 64
key = 128 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
[Callback] read complete: 0 0x303 cycle=349
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
STEP 1 -> 327
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 350
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 328
[MultiChannelMemorySystem] currentClockCycle = 351
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 329
[MultiChannelMemorySystem] currentClockCycle = 352
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 330
[MultiChannelMemorySystem] currentClockCycle = 353
checking keys stored in dataMap
requested address = 772
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
WARNING: address 0x304 is not aligned to the request size of 64
key = 130 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
[Callback] read complete: 0 0x304 cycle=353
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
STEP 1 -> 331
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 354
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 332
[MultiChannelMemorySystem] currentClockCycle = 355
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 333
[MultiChannelMemorySystem] currentClockCycle = 356
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 334
[MultiChannelMemorySystem] currentClockCycle = 357
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 335
[MultiChannelMemorySystem] currentClockCycle = 358
checking keys stored in dataMap
requested address = 1024
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
[Callback] read complete: 0 0x400 cycle=358
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
STEP 1 -> 336
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 359
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 337
[MultiChannelMemorySystem] currentClockCycle = 360
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 338
[MultiChannelMemorySystem] currentClockCycle = 362
[Callback] write complete: 0 0x81 cycle=362
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 339
[MultiChannelMemorySystem] currentClockCycle = 363
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 340
[MultiChannelMemorySystem] currentClockCycle = 364
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 341
[MultiChannelMemorySystem] currentClockCycle = 365
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 342
[MultiChannelMemorySystem] currentClockCycle = 366
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 343
[MultiChannelMemorySystem] currentClockCycle = 367
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 344
[MultiChannelMemorySystem] currentClockCycle = 368
checking keys stored in dataMap
requested address = 325
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
WARNING: address 0x145 is not aligned to the request size of 64
key = 130 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x145 cycle=368
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
STEP 1 -> 345
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 369
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 346
[MultiChannelMemorySystem] currentClockCycle = 370
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 347
[MultiChannelMemorySystem] currentClockCycle = 371
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 348
[MultiChannelMemorySystem] currentClockCycle = 372
checking keys stored in dataMap
requested address = 326
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
WARNING: address 0x146 is not aligned to the request size of 64
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x146 cycle=372
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 349
[MultiChannelMemorySystem] currentClockCycle = 373
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 350
[MultiChannelMemorySystem] currentClockCycle = 374
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 351
[MultiChannelMemorySystem] currentClockCycle = 375
checking keys stored in dataMap
requested address = 327
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x147 cycle=376
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x147 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 352
[MultiChannelMemorySystem] currentClockCycle = 377
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 353
[MultiChannelMemorySystem] currentClockCycle = 378
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 354
[MultiChannelMemorySystem] currentClockCycle = 379
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 355
[MultiChannelMemorySystem] currentClockCycle = 380
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 356
[MultiChannelMemorySystem] currentClockCycle = 381
checking keys stored in dataMap
requested address = 389
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
WARNING: address 0x185 is not aligned to the request size of 64
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x185 cycle=381
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 357
[MultiChannelMemorySystem] currentClockCycle = 382
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 358
[MultiChannelMemorySystem] currentClockCycle = 383
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 359
[MultiChannelMemorySystem] currentClockCycle = 384
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 360
[MultiChannelMemorySystem] currentClockCycle = 385
checking keys stored in dataMap
requested address = 390
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
WARNING: address 0x186 is not aligned to the request size of 64
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x186 cycle=385
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 361
[MultiChannelMemorySystem] currentClockCycle = 386
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 362
[MultiChannelMemorySystem] currentClockCycle = 387
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 363
[MultiChannelMemorySystem] currentClockCycle = 388
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 364
[MultiChannelMemorySystem] currentClockCycle = 389
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 365
[MultiChannelMemorySystem] currentClockCycle = 390
checking keys stored in dataMap
requested address = 517
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
WARNING: address 0x205 is not aligned to the request size of 64
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x205 cycle=390
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 366
[MultiChannelMemorySystem] currentClockCycle = 392
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 367
[MultiChannelMemorySystem] currentClockCycle = 393
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 368
[MultiChannelMemorySystem] currentClockCycle = 394
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 369
[MultiChannelMemorySystem] currentClockCycle = 395
checking keys stored in dataMap
requested address = 645
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
WARNING: address 0x285 is not aligned to the request size of 64
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x285 cycle=395
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 370
[MultiChannelMemorySystem] currentClockCycle = 396
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 371
[MultiChannelMemorySystem] currentClockCycle = 397
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 372
[MultiChannelMemorySystem] currentClockCycle = 398
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 373
[MultiChannelMemorySystem] currentClockCycle = 399
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 374
[MultiChannelMemorySystem] currentClockCycle = 400
checking keys stored in dataMap
requested address = 773
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
WARNING: address 0x305 is not aligned to the request size of 64
key = 129 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
STEP 1 -> 375
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x305 cycle=400
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
STEP 1 -> 376
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 401
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[MultiChannelMemorySystem] currentClockCycle = 402
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 377
[MultiChannelMemorySystem] currentClockCycle = 403
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 378
[MultiChannelMemorySystem] currentClockCycle = 404
checking keys stored in dataMap
requested address = 774
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x306 cycle=404
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x306 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 379
[MultiChannelMemorySystem] currentClockCycle = 405
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 380
[MultiChannelMemorySystem] currentClockCycle = 407
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 381
[MultiChannelMemorySystem] currentClockCycle = 408
checking keys stored in dataMap
requested address = 775
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x307 cycle=408
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x307 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 382
[MultiChannelMemorySystem] currentClockCycle = 409
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 383
[MultiChannelMemorySystem] currentClockCycle = 410
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 384
[MultiChannelMemorySystem] currentClockCycle = 411
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 385
[MultiChannelMemorySystem] currentClockCycle = 412
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 386
[MultiChannelMemorySystem] currentClockCycle = 413
checking keys stored in dataMap
requested address = 832
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 1024 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
[Callback] read complete: 0 0x340 cycle=413
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 387
[MultiChannelMemorySystem] currentClockCycle = 414
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 388
[MultiChannelMemorySystem] currentClockCycle = 415
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 389
[MultiChannelMemorySystem] currentClockCycle = 416
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 390
[MultiChannelMemorySystem] currentClockCycle = 417
checking keys stored in dataMap
requested address = 833
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x341 cycle=417
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x341 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 391
[MultiChannelMemorySystem] currentClockCycle = 418
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 392
[MultiChannelMemorySystem] currentClockCycle = 419
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 393
[MultiChannelMemorySystem] currentClockCycle = 420
checking keys stored in dataMap
requested address = 834
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
WARNING: address 0x342 is not aligned to the request size of 64
key = 130 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x342 cycle=421
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
STEP 1 -> 394
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 422
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 395
[MultiChannelMemorySystem] currentClockCycle = 423
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 396
[MultiChannelMemorySystem] currentClockCycle = 424
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 397
[MultiChannelMemorySystem] currentClockCycle = 425
checking keys stored in dataMap
requested address = 835
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
WARNING: address 0x343 is not aligned to the request size of 64
key = 130 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x343 cycle=425
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
STEP 1 -> 398
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 426
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 399
[MultiChannelMemorySystem] currentClockCycle = 427
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 400
[MultiChannelMemorySystem] currentClockCycle = 428
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 401
[MultiChannelMemorySystem] currentClockCycle = 429
checking keys stored in dataMap
requested address = 836
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
WARNING: address 0x344 is not aligned to the request size of 64
key = 130 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x344 cycle=429
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
STEP 1 -> 402
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 430
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 403
[MultiChannelMemorySystem] currentClockCycle = 431
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 404
[MultiChannelMemorySystem] currentClockCycle = 432
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 405
[MultiChannelMemorySystem] currentClockCycle = 433
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 406
[MultiChannelMemorySystem] currentClockCycle = 434
checking keys stored in dataMap
requested address = 896
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x380 cycle=434
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
STEP 1 -> 407
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 435
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 408
[MultiChannelMemorySystem] currentClockCycle = 437
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 409
[MultiChannelMemorySystem] currentClockCycle = 438
checking keys stored in dataMap
requested address = 897
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 896 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x381 cycle=438
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x381 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 410
[MultiChannelMemorySystem] currentClockCycle = 439
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 411
[MultiChannelMemorySystem] currentClockCycle = 440
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 412
[MultiChannelMemorySystem] currentClockCycle = 441
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 413
[MultiChannelMemorySystem] currentClockCycle = 442
checking keys stored in dataMap
requested address = 898
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x382 cycle=442
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x382 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 414
[MultiChannelMemorySystem] currentClockCycle = 443
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 415
[MultiChannelMemorySystem] currentClockCycle = 444
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 416
[MultiChannelMemorySystem] currentClockCycle = 445
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 417
[MultiChannelMemorySystem] currentClockCycle = 446
checking keys stored in dataMap
requested address = 899
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
WARNING: address 0x383 is not aligned to the request size of 64
key = 130 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x383 cycle=446
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
STEP 1 -> 418
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 447
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 419
[MultiChannelMemorySystem] currentClockCycle = 448
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 420
[MultiChannelMemorySystem] currentClockCycle = 449
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 421
[MultiChannelMemorySystem] currentClockCycle = 450
checking keys stored in dataMap
requested address = 900
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
WARNING: address 0x384 is not aligned to the request size of 64
key = 130 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x384 cycle=450
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
STEP 1 -> 422
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 452
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 423
[MultiChannelMemorySystem] currentClockCycle = 453
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 424
[MultiChannelMemorySystem] currentClockCycle = 454
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 425
[MultiChannelMemorySystem] currentClockCycle = 455
checking keys stored in dataMap
requested address = 960
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x3c0 cycle=455
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 426
[MultiChannelMemorySystem] currentClockCycle = 456
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 427
[MultiChannelMemorySystem] currentClockCycle = 457
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 428
[MultiChannelMemorySystem] currentClockCycle = 458
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 429
[MultiChannelMemorySystem] currentClockCycle = 459
checking keys stored in dataMap
requested address = 961
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 960 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x3c1 cycle=459
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x3c1 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 430
[MultiChannelMemorySystem] currentClockCycle = 460
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 431
[MultiChannelMemorySystem] currentClockCycle = 461
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 432
[MultiChannelMemorySystem] currentClockCycle = 462
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 433
[MultiChannelMemorySystem] currentClockCycle = 463
checking keys stored in dataMap
requested address = 962
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
WARNING: address 0x3c2 is not aligned to the request size of 64
key = 129 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x3c2 cycle=463
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
STEP 1 -> 434
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 464
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 435
[MultiChannelMemorySystem] currentClockCycle = 465
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 436
[MultiChannelMemorySystem] currentClockCycle = 467
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 437
[MultiChannelMemorySystem] currentClockCycle = 468
checking keys stored in dataMap
requested address = 581
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x245 cycle=468
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x245 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 438
[MultiChannelMemorySystem] currentClockCycle = 469
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 439
[MultiChannelMemorySystem] currentClockCycle = 470
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 440
[MultiChannelMemorySystem] currentClockCycle = 471
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 441
[MultiChannelMemorySystem] currentClockCycle = 472
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 442
[MultiChannelMemorySystem] currentClockCycle = 473
checking keys stored in dataMap
requested address = 709
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x2c5 cycle=473
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x2c5 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 443
[MultiChannelMemorySystem] currentClockCycle = 474
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 444
[MultiChannelMemorySystem] currentClockCycle = 475
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 445
[MultiChannelMemorySystem] currentClockCycle = 476
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 446
[MultiChannelMemorySystem] currentClockCycle = 477
checking keys stored in dataMap
requested address = 710
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
WARNING: address 0x2c6 is not aligned to the request size of 64
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x2c6 cycle=477
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
after clock, DRAMSimulator_vldOut = 1
STEP 1 -> 447
[MultiChannelMemorySystem] currentClockCycle = 478
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 448
[MultiChannelMemorySystem] currentClockCycle = 479
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 449
[MultiChannelMemorySystem] currentClockCycle = 480
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 450
[MultiChannelMemorySystem] currentClockCycle = 482
checking keys stored in dataMap
requested address = 837
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
WARNING: address 0x345 is not aligned to the request size of 64
key = 130 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x345 cycle=482
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
STEP 1 -> 451
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 483
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 452
[MultiChannelMemorySystem] currentClockCycle = 484
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 453
[MultiChannelMemorySystem] currentClockCycle = 485
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 454
[MultiChannelMemorySystem] currentClockCycle = 486
checking keys stored in dataMap
requested address = 838
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x346 cycle=486
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x346 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 455
[MultiChannelMemorySystem] currentClockCycle = 487
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 456
[MultiChannelMemorySystem] currentClockCycle = 488
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 457
[MultiChannelMemorySystem] currentClockCycle = 489
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 458
[MultiChannelMemorySystem] currentClockCycle = 490
checking keys stored in dataMap
requested address = 839
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
WARNING: address 0x347 is not aligned to the request size of 64
key = 131 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x347 cycle=490
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
STEP 1 -> 459
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 491
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 460
[MultiChannelMemorySystem] currentClockCycle = 492
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 461
[MultiChannelMemorySystem] currentClockCycle = 493
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 462
[MultiChannelMemorySystem] currentClockCycle = 494
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 463
[MultiChannelMemorySystem] currentClockCycle = 495
checking keys stored in dataMap
requested address = 901
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
WARNING: address 0x385 is not aligned to the request size of 64
key = 131 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x0
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x385 cycle=495
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
STEP 1 -> 464
after clock, DRAMSimulator_vldOut = 1
[MultiChannelMemorySystem] currentClockCycle = 497
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 465
[MultiChannelMemorySystem] currentClockCycle = 498
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 466
[MultiChannelMemorySystem] currentClockCycle = 499
checking keys stored in dataMap
requested address = 902
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x386 cycle=499
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x386 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 467
[MultiChannelMemorySystem] currentClockCycle = 500
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 468
[MultiChannelMemorySystem] currentClockCycle = 501
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 469
[MultiChannelMemorySystem] currentClockCycle = 502
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 470
[MultiChannelMemorySystem] currentClockCycle = 503
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 471
[MultiChannelMemorySystem] currentClockCycle = 504
checking keys stored in dataMap
requested address = 1025
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
[Callback] read complete: 0 0x401 cycle=504
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x401 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 472
[MultiChannelMemorySystem] currentClockCycle = 505
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 473
[MultiChannelMemorySystem] currentClockCycle = 506
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 474
[MultiChannelMemorySystem] currentClockCycle = 507
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 475
[MultiChannelMemorySystem] currentClockCycle = 508
checking keys stored in dataMap
requested address = 1026
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
[Callback] read complete: 0 0x402 cycle=508
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x402 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 476
[MultiChannelMemorySystem] currentClockCycle = 509
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 477
[MultiChannelMemorySystem] currentClockCycle = 510
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 478
[MultiChannelMemorySystem] currentClockCycle = 512
checking keys stored in dataMap
requested address = 1027
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
[Callback] read complete: 0 0x403 cycle=512
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x403 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 479
[MultiChannelMemorySystem] currentClockCycle = 513
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 480
[MultiChannelMemorySystem] currentClockCycle = 514
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 481
[MultiChannelMemorySystem] currentClockCycle = 515
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 482
[MultiChannelMemorySystem] currentClockCycle = 516
checking keys stored in dataMap
requested address = 1028
key = 64 size of data  = 0
key = 65 size of data  = 0
key = 66 size of data  = 0
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
[Callback] read complete: 0 0x404 cycle=516
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x404 is not aligned to the request size of 64
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 483
[MultiChannelMemorySystem] currentClockCycle = 517
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 484
[MultiChannelMemorySystem] currentClockCycle = 518
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 485
[MultiChannelMemorySystem] currentClockCycle = 519
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 486
[MultiChannelMemorySystem] currentClockCycle = 520
[Callback] write complete: 0 0x82 cycle=520
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 487
[MultiChannelMemorySystem] currentClockCycle = 521
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 488
[MultiChannelMemorySystem] currentClockCycle = 522
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 489
[MultiChannelMemorySystem] currentClockCycle = 523
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 490
[MultiChannelMemorySystem] currentClockCycle = 524
[Callback] write complete: 0 0x83 cycle=524
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 491
[MultiChannelMemorySystem] currentClockCycle = 525
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 492
[MultiChannelMemorySystem] currentClockCycle = 527
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 493
[MultiChannelMemorySystem] currentClockCycle = 528
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 494
[MultiChannelMemorySystem] currentClockCycle = 529
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 495
[MultiChannelMemorySystem] currentClockCycle = 530
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 496
[MultiChannelMemorySystem] currentClockCycle = 531
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 497
[MultiChannelMemorySystem] currentClockCycle = 532
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 498
[MultiChannelMemorySystem] currentClockCycle = 533
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 499
[MultiChannelMemorySystem] currentClockCycle = 534
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 500
[MultiChannelMemorySystem] currentClockCycle = 535
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 501
[MultiChannelMemorySystem] currentClockCycle = 536
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 502
[MultiChannelMemorySystem] currentClockCycle = 537
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 503
[MultiChannelMemorySystem] currentClockCycle = 538
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 504
[MultiChannelMemorySystem] currentClockCycle = 539
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 505
[MultiChannelMemorySystem] currentClockCycle = 540
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 506
[MultiChannelMemorySystem] currentClockCycle = 542
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 507
[MultiChannelMemorySystem] currentClockCycle = 543
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 508
[MultiChannelMemorySystem] currentClockCycle = 544
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 509
[MultiChannelMemorySystem] currentClockCycle = 545
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 510
[MultiChannelMemorySystem] currentClockCycle = 546
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 511
[MultiChannelMemorySystem] currentClockCycle = 547
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 512
[MultiChannelMemorySystem] currentClockCycle = 548
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 513
[MultiChannelMemorySystem] currentClockCycle = 549
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 514
[MultiChannelMemorySystem] currentClockCycle = 550
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 515
[MultiChannelMemorySystem] currentClockCycle = 551
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 516
[MultiChannelMemorySystem] currentClockCycle = 552
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 517
[MultiChannelMemorySystem] currentClockCycle = 553
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 518
[MultiChannelMemorySystem] currentClockCycle = 554
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 519
[MultiChannelMemorySystem] currentClockCycle = 555
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 520
[MultiChannelMemorySystem] currentClockCycle = 557
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 521
[MultiChannelMemorySystem] currentClockCycle = 558
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 522
[MultiChannelMemorySystem] currentClockCycle = 559
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 523
[MultiChannelMemorySystem] currentClockCycle = 560
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 524
[MultiChannelMemorySystem] currentClockCycle = 561
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 525
[MultiChannelMemorySystem] currentClockCycle = 562
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 526
[MultiChannelMemorySystem] currentClockCycle = 563
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 527
[MultiChannelMemorySystem] currentClockCycle = 564
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 528
[MultiChannelMemorySystem] currentClockCycle = 565
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 529
[MultiChannelMemorySystem] currentClockCycle = 566
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 530
[MultiChannelMemorySystem] currentClockCycle = 567
[Callback] write complete: 0 0x84 cycle=567
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 531
[MultiChannelMemorySystem] currentClockCycle = 568
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 532
[MultiChannelMemorySystem] currentClockCycle = 569
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 533
[MultiChannelMemorySystem] currentClockCycle = 570
[Callback] write complete: 0 0x85 cycle=571
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 534
[MultiChannelMemorySystem] currentClockCycle = 572
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 535
[MultiChannelMemorySystem] currentClockCycle = 573
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 536
[MultiChannelMemorySystem] currentClockCycle = 574
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 537
[MultiChannelMemorySystem] currentClockCycle = 575
[Callback] write complete: 0 0x86 cycle=575
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 538
[MultiChannelMemorySystem] currentClockCycle = 576
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 539
[MultiChannelMemorySystem] currentClockCycle = 577
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 540
[MultiChannelMemorySystem] currentClockCycle = 578
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 541
[MultiChannelMemorySystem] currentClockCycle = 579
[Callback] write complete: 0 0x87 cycle=579
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 542
[MultiChannelMemorySystem] currentClockCycle = 580
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 543
[MultiChannelMemorySystem] currentClockCycle = 581
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 544
[MultiChannelMemorySystem] currentClockCycle = 582
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 545
[MultiChannelMemorySystem] currentClockCycle = 583
[Callback] write complete: 0 0x88 cycle=583
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 546
[MultiChannelMemorySystem] currentClockCycle = 584
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 547
[MultiChannelMemorySystem] currentClockCycle = 585
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 548
[MultiChannelMemorySystem] currentClockCycle = 587
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 549
[MultiChannelMemorySystem] currentClockCycle = 588
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 550
[MultiChannelMemorySystem] currentClockCycle = 589
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 551
[MultiChannelMemorySystem] currentClockCycle = 590
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 552
[MultiChannelMemorySystem] currentClockCycle = 591
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 553
[MultiChannelMemorySystem] currentClockCycle = 592
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 554
[MultiChannelMemorySystem] currentClockCycle = 593
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 555
[MultiChannelMemorySystem] currentClockCycle = 594
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 556
[MultiChannelMemorySystem] currentClockCycle = 595
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 557
[MultiChannelMemorySystem] currentClockCycle = 596
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 558
[MultiChannelMemorySystem] currentClockCycle = 597
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 559
[MultiChannelMemorySystem] currentClockCycle = 598
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 560
[MultiChannelMemorySystem] currentClockCycle = 599
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 561
[MultiChannelMemorySystem] currentClockCycle = 600
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 562
[MultiChannelMemorySystem] currentClockCycle = 602
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 563
[MultiChannelMemorySystem] currentClockCycle = 603
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 564
[MultiChannelMemorySystem] currentClockCycle = 604
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 565
[MultiChannelMemorySystem] currentClockCycle = 605
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 566
[MultiChannelMemorySystem] currentClockCycle = 606
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[30m[42mPASS: Multiple multi-burst read[0m
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0x1000
  POKE MemoryTester.io_interconnect_size <- 0x140
  POKE MemoryTester.io_interconnect_isWr <- 0x1
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x1
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x2
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x3
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x4
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x5
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x6
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x7
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x8
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x9
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xa
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xb
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xc
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xd
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xe
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 567
[MultiChannelMemorySystem] currentClockCycle = 607
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 64
current clock cycle = 608
current clock cycle = 608
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
>>>>>>>>>> isWR <<<<<<<<<<
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x10
checking keys stored in dataMap
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x11
key = 64 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x12
key = 65 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x13
key = 66 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x14
key = 67 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x15
key = 68 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x16
key = 128 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x17
key = 129 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x18
key = 130 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x19
key = 131 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x1a
key = 132 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x1b
key = 133 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x1c
key = 134 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x1d
key = 135 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x1e
key = 136 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x1f
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 197 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x40
key = 256 size of data  = 0
key = 257 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
key = 258 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x1
key = 320 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x2
key = 321 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x3
key = 322 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x4
key = 323 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x5
key = 324 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x6
key = 325 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x7
key = 326 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x8
key = 327 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x9
key = 384 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_10 <- 0xa
key = 385 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_11 <- 0xb
key = 386 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_12 <- 0xc
key = 387 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_13 <- 0xd
key = 388 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_14 <- 0xe
key = 389 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf
key = 390 size of data  = 0
key = 448 size of data  = 0
  PEEK MemoryTester.io_dram_isWr <- 0x1
key = 449 size of data  = 0
  PEEK MemoryTester.io_dram_tagOut <- 0x0
key = 512 size of data  = 0
STEP 1 -> 568
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
current clock cycle = 609
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x20
key = 832 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x21
key = 833 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x22
key = 834 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x23
key = 835 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x24
key = 836 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x25
key = 837 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x26
key = 838 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x27
key = 839 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x28
key = 896 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x29
key = 897 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x2a
key = 898 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x2b
key = 899 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x2c
key = 900 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x2d
key = 901 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x2e
key = 902 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x2f
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 1027 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x41
key = 1028 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x10
  PEEK MemoryTester.io_dram_wdata_1 <- 0x11
[MultiChannelMemorySystem] currentClockCycle = 608
  PEEK MemoryTester.io_dram_wdata_2 <- 0x12
before clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x13
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x14
isWr: writing to addr = 65
  PEEK MemoryTester.io_dram_wdata_5 <- 0x15
current clock cycle = 609
  PEEK MemoryTester.io_dram_wdata_6 <- 0x16
>>>>>>>>>> isWR <<<<<<<<<<
  PEEK MemoryTester.io_dram_wdata_7 <- 0x17
checking keys stored in dataMap
  PEEK MemoryTester.io_dram_wdata_8 <- 0x18
key = 64 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_9 <- 0x19
key = 65 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_10 <- 0x1a
key = 66 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x1b
key = 67 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x1c
key = 68 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x1d
key = 128 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_14 <- 0x1e
key = 129 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_15 <- 0x1f
key = 130 size of data  = 16
key = 131 size of data  = 16
  PEEK MemoryTester.io_dram_isWr <- 0x1
key = 132 size of data  = 16
  PEEK MemoryTester.io_dram_tagOut <- 0x1
key = 133 size of data  = 16
STEP 1 -> 569
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 610
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x30
key = 514 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x31
key = 515 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x32
key = 516 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x33
key = 517 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x34
key = 576 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x35
key = 577 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x36
key = 578 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x37
key = 579 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x38
key = 580 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x39
key = 581 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x3a
key = 640 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x3b
key = 641 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x3c
key = 642 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x3d
key = 643 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x3e
key = 644 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x3f
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 709 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x42
key = 710 size of data  = 0
key = 768 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x20
key = 769 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x21
key = 770 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x22
key = 771 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x23
key = 772 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x24
key = 773 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x25
key = 774 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x26
key = 775 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x27
key = 832 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x28
key = 833 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x29
key = 834 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x2a
key = 835 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x2b
key = 836 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x2c
key = 837 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x2d
key = 838 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x2e
key = 839 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x2f
key = 896 size of data  = 0
key = 897 size of data  = 0
  PEEK MemoryTester.io_dram_isWr <- 0x1
key = 898 size of data  = 0
  PEEK MemoryTester.io_dram_tagOut <- 0x2
key = 899 size of data  = 0
STEP 1 -> 570
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
[MultiChannelMemorySystem] currentClockCycle = 609
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 66
current clock cycle = 610
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 0
key = 68 size of data  = 0
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 611
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x40
key = 135 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x41
key = 136 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x42
key = 137 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x43
key = 192 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x44
key = 193 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x45
key = 194 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x46
key = 195 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x47
key = 196 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x48
key = 197 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x49
key = 256 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x4a
key = 257 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x4b
key = 258 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x4c
key = 320 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x4d
key = 321 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x4e
key = 322 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x4f
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 384 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x43
key = 385 size of data  = 0
key = 386 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x30
key = 387 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x31
key = 388 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x32
key = 389 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x33
key = 390 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x34
key = 448 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x35
key = 449 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x36
key = 512 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x37
key = 513 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x38
key = 514 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x39
key = 515 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x3a
key = 516 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x3b
key = 517 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x3c
key = 576 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x3d
key = 577 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x3e
key = 578 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x3f
key = 579 size of data  = 0
key = 580 size of data  = 0
  PEEK MemoryTester.io_dram_isWr <- 0x1
key = 581 size of data  = 0
  PEEK MemoryTester.io_dram_tagOut <- 0x3
key = 640 size of data  = 0
STEP 1 -> 571
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 612
key = 896 size of data  = 0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
key = 961 size of data  = 0
key = 962 size of data  = 0
  POKE MemoryTester.io_interconnect_addr_0 <- 0x2000
key = 1024 size of data  = 0
  POKE MemoryTester.io_interconnect_size <- 0xc0
key = 1025 size of data  = 0
  POKE MemoryTester.io_interconnect_isWr <- 0x1
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
[MultiChannelMemorySystem] currentClockCycle = 610
before clock, DRAMSimulator_vldOut = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x1
after clock, DRAMSimulator_vldOut = 0
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x2
isWr: writing to addr = 67
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x3
current clock cycle = 611
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x4
>>>>>>>>>> isWR <<<<<<<<<<
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x5
checking keys stored in dataMap
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x6
key = 64 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x7
key = 65 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x8
key = 66 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x9
key = 67 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xa
key = 68 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xb
key = 128 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xc
key = 129 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xd
key = 130 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xe
key = 131 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf
key = 132 size of data  = 16
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x1
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 193 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x44
key = 194 size of data  = 0
key = 195 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x40
key = 196 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x41
key = 197 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x42
key = 256 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x43
key = 257 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x44
key = 258 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x45
key = 320 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x46
key = 321 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x47
key = 322 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x48
key = 323 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x49
key = 324 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x4a
key = 325 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x4b
key = 326 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x4c
key = 327 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x4d
key = 384 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x4e
key = 385 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x4f
key = 386 size of data  = 0
key = 387 size of data  = 0
  PEEK MemoryTester.io_dram_isWr <- 0x1
key = 388 size of data  = 0
  PEEK MemoryTester.io_dram_tagOut <- 0x4
key = 389 size of data  = 0
STEP 1 -> 572
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 613
key = 771 size of data  = 0
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x10
key = 832 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x11
key = 833 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x12
key = 834 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x13
key = 835 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x14
key = 836 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x15
key = 837 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x16
key = 838 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x17
key = 839 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x18
key = 896 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x19
key = 897 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x1a
key = 898 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x1b
key = 899 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x1c
key = 900 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x1d
key = 901 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x1e
key = 902 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x1f
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 1027 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x80
key = 1028 size of data  = 0
[MultiChannelMemorySystem] currentClockCycle = 611
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
before clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x1
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x2
isWr: writing to addr = 68
  PEEK MemoryTester.io_dram_wdata_3 <- 0x3
current clock cycle = 612
  PEEK MemoryTester.io_dram_wdata_4 <- 0x4
>>>>>>>>>> isWR <<<<<<<<<<
  PEEK MemoryTester.io_dram_wdata_5 <- 0x5
checking keys stored in dataMap
  PEEK MemoryTester.io_dram_wdata_6 <- 0x6
key = 64 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_7 <- 0x7
key = 65 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_8 <- 0x8
key = 66 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_9 <- 0x9
key = 67 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_10 <- 0xa
key = 68 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_11 <- 0xb
key = 128 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_12 <- 0xc
key = 129 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_13 <- 0xd
key = 130 size of data  = 16
key = 131 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_14 <- 0xe
key = 132 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf
key = 133 size of data  = 16
key = 134 size of data  = 16
  PEEK MemoryTester.io_dram_isWr <- 0x1
key = 135 size of data  = 16
  PEEK MemoryTester.io_dram_tagOut <- 0x5
key = 136 size of data  = 16
STEP 1 -> 573
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
current clock cycle = 614
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x20
key = 576 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x21
key = 577 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x22
key = 578 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x23
key = 579 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x24
key = 580 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x25
key = 581 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x26
key = 640 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x27
key = 641 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x28
key = 642 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x29
key = 643 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x2a
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x2b
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x2c
key = 897 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x2d
key = 898 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x2e
key = 899 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x2f
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
[MultiChannelMemorySystem] currentClockCycle = 612
before clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_addr <- 0x81
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 128
current clock cycle = 613
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_0 <- 0x10
key = 132 size of data  = 16
key = 133 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_1 <- 0x11
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x12
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x13
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x14
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x15
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
[MultiChannelMemorySystem] currentClockCycle = 613
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 129
current clock cycle = 614
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_6 <- 0x16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_7 <- 0x17
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
  PEEK MemoryTester.io_dram_wdata_8 <- 0x18
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x19
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x1a
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x1b
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x1c
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x1d
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x1e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x6
STEP 1 -> 574
[MultiChannelMemorySystem] currentClockCycle = 614
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 130
current clock cycle = 615
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
WARNING: address 0x81 is not aligned to the request size of 64
current clock cycle = 615
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 0
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
  POKE MemoryTester.io_interconnect_addr_0 <- 0x3000
key = 517 size of data  = 0
key = 576 size of data  = 0
  POKE MemoryTester.io_interconnect_size <- 0x180
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
  POKE MemoryTester.io_interconnect_isWr <- 0x1
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x0
key = 834 size of data  = 0
key = 835 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x1
key = 836 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x2
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x3
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x4
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x5
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x6
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x7
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x8
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x9
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xa
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xb
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xc
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xd
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xe
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x1
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x82
  PEEK MemoryTester.io_dram_wdata_0 <- 0x20
  PEEK MemoryTester.io_dram_wdata_1 <- 0x21
  PEEK MemoryTester.io_dram_wdata_2 <- 0x22
  PEEK MemoryTester.io_dram_wdata_3 <- 0x23
  PEEK MemoryTester.io_dram_wdata_4 <- 0x24
  PEEK MemoryTester.io_dram_wdata_5 <- 0x25
  PEEK MemoryTester.io_dram_wdata_6 <- 0x26
  PEEK MemoryTester.io_dram_wdata_7 <- 0x27
  PEEK MemoryTester.io_dram_wdata_8 <- 0x28
  PEEK MemoryTester.io_dram_wdata_9 <- 0x29
  PEEK MemoryTester.io_dram_wdata_10 <- 0x2a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x2b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x2c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x2d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x2e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x7
STEP 1 -> 575
[MultiChannelMemorySystem] currentClockCycle = 615
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 192
current clock cycle = 617
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
WARNING: address 0x82 is not aligned to the request size of 64
current clock cycle = 617
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 0
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x10
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x11
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x12
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x13
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x14
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x15
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x17
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x18
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x19
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x1a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x1b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x1c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x1d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x1e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0xc0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x1
  PEEK MemoryTester.io_dram_wdata_2 <- 0x2
  PEEK MemoryTester.io_dram_wdata_3 <- 0x3
  PEEK MemoryTester.io_dram_wdata_4 <- 0x4
  PEEK MemoryTester.io_dram_wdata_5 <- 0x5
  PEEK MemoryTester.io_dram_wdata_6 <- 0x6
  PEEK MemoryTester.io_dram_wdata_7 <- 0x7
  PEEK MemoryTester.io_dram_wdata_8 <- 0x8
  PEEK MemoryTester.io_dram_wdata_9 <- 0x9
  PEEK MemoryTester.io_dram_wdata_10 <- 0xa
  PEEK MemoryTester.io_dram_wdata_11 <- 0xb
  PEEK MemoryTester.io_dram_wdata_12 <- 0xc
  PEEK MemoryTester.io_dram_wdata_13 <- 0xd
  PEEK MemoryTester.io_dram_wdata_14 <- 0xe
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x8
STEP 1 -> 576
[MultiChannelMemorySystem] currentClockCycle = 617
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 193
current clock cycle = 618
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 0
key = 195 size of data  = 0
key = 196 size of data  = 0
key = 197 size of data  = 0
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
current clock cycle = 618
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x20
key = 1024 size of data  = 0
key = 1025 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x21
key = 1026 size of data  = 0
key = 1027 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x22
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x23
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x24
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x25
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x26
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x27
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x28
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x29
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x2a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x2b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x2c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x2d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x2e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0xc1
  PEEK MemoryTester.io_dram_wdata_0 <- 0x10
  PEEK MemoryTester.io_dram_wdata_1 <- 0x11
  PEEK MemoryTester.io_dram_wdata_2 <- 0x12
  PEEK MemoryTester.io_dram_wdata_3 <- 0x13
  PEEK MemoryTester.io_dram_wdata_4 <- 0x14
  PEEK MemoryTester.io_dram_wdata_5 <- 0x15
  PEEK MemoryTester.io_dram_wdata_6 <- 0x16
  PEEK MemoryTester.io_dram_wdata_7 <- 0x17
  PEEK MemoryTester.io_dram_wdata_8 <- 0x18
  PEEK MemoryTester.io_dram_wdata_9 <- 0x19
  PEEK MemoryTester.io_dram_wdata_10 <- 0x1a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x1b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x1c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x1d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x1e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x9
STEP 1 -> 577
[MultiChannelMemorySystem] currentClockCycle = 618
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 194
current clock cycle = 619
WARNING: address 0xc1 is not aligned to the request size of 64
current clock cycle = 619
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x30
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x31
key = 130 size of data  = 16
key = 131 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x32
key = 132 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x33
key = 133 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x34
key = 134 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x35
key = 135 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x36
key = 136 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x37
key = 137 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x38
key = 192 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x39
key = 193 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x3a
key = 194 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x3b
key = 195 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x3c
key = 196 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x3d
key = 197 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x3e
key = 256 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x3f
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0xc2
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x20
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x21
key = 448 size of data  = 0
key = 449 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x22
key = 512 size of data  = 0
key = 513 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x23
key = 514 size of data  = 0
key = 515 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x24
key = 516 size of data  = 0
key = 517 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x25
key = 576 size of data  = 0
key = 577 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x26
key = 578 size of data  = 0
key = 579 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x27
key = 580 size of data  = 0
key = 581 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x28
key = 640 size of data  = 0
key = 641 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x29
key = 642 size of data  = 0
key = 643 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x2a
key = 644 size of data  = 0
key = 645 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x2b
key = 704 size of data  = 0
key = 705 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x2c
key = 706 size of data  = 0
key = 707 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x2d
key = 708 size of data  = 0
key = 709 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x2e
key = 710 size of data  = 0
key = 768 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x2f
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
  PEEK MemoryTester.io_dram_isWr <- 0x1
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
  PEEK MemoryTester.io_dram_tagOut <- 0xa
key = 832 size of data  = 0
STEP 1 -> 578
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
[MultiChannelMemorySystem] currentClockCycle = 619
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 195
current clock cycle = 620
>>>>>>>>>> isWR <<<<<<<<<<
WARNING: address 0xc2 is not aligned to the request size of 64
current clock cycle = 620
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x40
key = 129 size of data  = 16
key = 130 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x41
key = 131 size of data  = 16
key = 132 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x42
key = 133 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x43
key = 134 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x44
key = 135 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x45
key = 136 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x46
key = 137 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x47
key = 192 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x48
key = 193 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x49
key = 194 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x4a
key = 195 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x4b
key = 196 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x4c
key = 197 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x4d
key = 256 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x4e
key = 257 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x4f
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 385 size of data  = 0
key = 386 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0xc3
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x30
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x31
key = 512 size of data  = 0
key = 513 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x32
key = 514 size of data  = 0
key = 515 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x33
key = 516 size of data  = 0
key = 517 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x34
key = 576 size of data  = 0
key = 577 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x35
key = 578 size of data  = 0
key = 579 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x36
key = 580 size of data  = 0
key = 581 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x37
key = 640 size of data  = 0
key = 641 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x38
key = 642 size of data  = 0
key = 643 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x39
key = 644 size of data  = 0
key = 645 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x3a
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x3b
key = 707 size of data  = 0
key = 708 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x3c
key = 709 size of data  = 0
key = 710 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x3d
key = 768 size of data  = 0
key = 769 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x3e
key = 770 size of data  = 0
key = 771 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x3f
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
  PEEK MemoryTester.io_dram_isWr <- 0x1
key = 832 size of data  = 0
key = 833 size of data  = 0
  PEEK MemoryTester.io_dram_tagOut <- 0xb
key = 834 size of data  = 0
STEP 1 -> 579
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
[MultiChannelMemorySystem] currentClockCycle = 620
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 196
current clock cycle = 621
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
WARNING: address 0xc3 is not aligned to the request size of 64
current clock cycle = 621
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x50
key = 129 size of data  = 16
key = 130 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x51
key = 131 size of data  = 16
key = 132 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x52
key = 133 size of data  = 16
key = 134 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x53
key = 135 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x54
key = 136 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x55
key = 137 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x56
key = 192 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x57
key = 193 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x58
key = 194 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x59
key = 195 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x5a
key = 196 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x5b
key = 197 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x5c
key = 256 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x5d
key = 257 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x5e
key = 258 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x5f
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 385 size of data  = 0
key = 386 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0xc4
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x40
key = 448 size of data  = 0
key = 449 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x41
key = 512 size of data  = 0
key = 513 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x42
key = 514 size of data  = 0
key = 515 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x43
key = 516 size of data  = 0
key = 517 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x44
key = 576 size of data  = 0
key = 577 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x45
key = 578 size of data  = 0
key = 579 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x46
key = 580 size of data  = 0
key = 581 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x47
key = 640 size of data  = 0
key = 641 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x48
key = 642 size of data  = 0
key = 643 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x49
key = 644 size of data  = 0
key = 645 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x4a
key = 704 size of data  = 0
key = 705 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x4b
key = 706 size of data  = 0
key = 707 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x4c
key = 708 size of data  = 0
key = 709 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x4d
key = 710 size of data  = 0
key = 768 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x4e
key = 769 size of data  = 0
key = 770 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x4f
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
  PEEK MemoryTester.io_dram_isWr <- 0x1
key = 774 size of data  = 0
key = 775 size of data  = 0
  PEEK MemoryTester.io_dram_tagOut <- 0xc
key = 832 size of data  = 0
STEP 1 -> 580
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
[MultiChannelMemorySystem] currentClockCycle = 621
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 197
current clock cycle = 622
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
WARNING: address 0xc4 is not aligned to the request size of 64
current clock cycle = 622
key = 64 size of data  = 16
key = 65 size of data  = 16
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
key = 136 size of data  = 16
key = 137 size of data  = 16
  POKE MemoryTester.io_interconnect_addr_0 <- 0x4000
key = 192 size of data  = 16
key = 193 size of data  = 16
  POKE MemoryTester.io_interconnect_size <- 0xc0
key = 194 size of data  = 16
key = 195 size of data  = 16
  POKE MemoryTester.io_interconnect_isWr <- 0x1
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 0
key = 257 size of data  = 0
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x0
key = 324 size of data  = 0
key = 325 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x1
key = 326 size of data  = 0
key = 327 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x2
key = 384 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x3
key = 385 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x4
key = 386 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x5
key = 387 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x6
key = 388 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x7
key = 389 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x8
key = 390 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x9
key = 448 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xa
key = 449 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xb
key = 512 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xc
key = 513 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xd
key = 514 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xe
key = 515 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf
key = 516 size of data  = 0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x1
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 643 size of data  = 0
key = 644 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0xc5
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x50
key = 706 size of data  = 0
key = 707 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x51
key = 708 size of data  = 0
key = 709 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x52
key = 710 size of data  = 0
key = 768 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x53
key = 769 size of data  = 0
key = 770 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x54
key = 771 size of data  = 0
key = 772 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x55
key = 773 size of data  = 0
key = 774 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x56
key = 775 size of data  = 0
key = 832 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x57
key = 833 size of data  = 0
key = 834 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x58
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x59
key = 839 size of data  = 0
key = 896 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x5a
key = 897 size of data  = 0
key = 898 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x5b
key = 899 size of data  = 0
key = 900 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x5c
key = 901 size of data  = 0
key = 902 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x5d
key = 960 size of data  = 0
key = 961 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x5e
key = 962 size of data  = 0
key = 1024 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x5f
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
  PEEK MemoryTester.io_dram_isWr <- 0x1
key = 1028 size of data  = 0
  PEEK MemoryTester.io_dram_tagOut <- 0xd
STEP 1 -> 581
[MultiChannelMemorySystem] currentClockCycle = 622
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 256
current clock cycle = 623
WARNING: address 0xc5 is not aligned to the request size of 64
current clock cycle = 623
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x10
key = 130 size of data  = 16
key = 131 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x11
key = 132 size of data  = 16
key = 133 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x12
key = 134 size of data  = 16
key = 135 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x13
key = 136 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x14
key = 137 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x15
key = 192 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x16
key = 193 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x17
key = 194 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x18
key = 195 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x19
key = 196 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x1a
key = 197 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x1b
key = 256 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x1c
key = 257 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x1d
key = 258 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x1e
key = 320 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x1f
key = 321 size of data  = 0
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 386 size of data  = 0
key = 387 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x100
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
key = 448 size of data  = 0
key = 449 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x1
key = 512 size of data  = 0
key = 513 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x2
key = 514 size of data  = 0
key = 515 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x3
key = 516 size of data  = 0
key = 517 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x4
key = 576 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x5
key = 577 size of data  = 0
key = 578 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x6
key = 579 size of data  = 0
key = 580 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x7
key = 581 size of data  = 0
key = 640 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x8
key = 641 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x9
key = 642 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_10 <- 0xa
key = 643 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_11 <- 0xb
key = 644 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_12 <- 0xc
key = 645 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_13 <- 0xd
key = 704 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_14 <- 0xe
key = 705 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
  PEEK MemoryTester.io_dram_isWr <- 0x1
key = 710 size of data  = 0
key = 768 size of data  = 0
  PEEK MemoryTester.io_dram_tagOut <- 0xe
key = 769 size of data  = 0
STEP 1 -> 582
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
[MultiChannelMemorySystem] currentClockCycle = 623
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 257
current clock cycle = 624
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
current clock cycle = 624
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x20
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x21
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x22
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 0
key = 320 size of data  = 0
key = 321 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x23
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x24
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x25
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x26
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x27
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x28
key = 516 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x29
key = 517 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x2a
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x2b
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x2c
key = 641 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x2d
key = 642 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x2e
key = 643 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x2f
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 773 size of data  = 0
key = 774 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x101
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x10
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x11
key = 896 size of data  = 0
key = 897 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x12
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x13
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x14
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x15
  PEEK MemoryTester.io_dram_wdata_6 <- 0x16
  PEEK MemoryTester.io_dram_wdata_7 <- 0x17
  PEEK MemoryTester.io_dram_wdata_8 <- 0x18
  PEEK MemoryTester.io_dram_wdata_9 <- 0x19
  PEEK MemoryTester.io_dram_wdata_10 <- 0x1a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x1b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x1c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x1d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x1e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xf
STEP 1 -> 583
[MultiChannelMemorySystem] currentClockCycle = 624
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 258
current clock cycle = 625
>>>>>>>>>> isWR <<<<<<<<<<
WARNING: address 0x101 is not aligned to the request size of 64
current clock cycle = 625
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
key = 194 size of data  = 16
key = 195 size of data  = 16
  POKE MemoryTester.io_interconnect_addr_0 <- 0x5000
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
  POKE MemoryTester.io_interconnect_size <- 0x200
key = 258 size of data  = 16
key = 320 size of data  = 0
key = 321 size of data  = 0
  POKE MemoryTester.io_interconnect_isWr <- 0x1
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x1
key = 514 size of data  = 0
key = 515 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x2
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x3
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x4
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x5
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x6
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x7
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x8
key = 773 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x9
key = 774 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xa
key = 775 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xb
key = 832 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xc
key = 833 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xd
key = 834 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xe
key = 835 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x1
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 1026 size of data  = 0
key = 1027 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x102
key = 1028 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x20
  PEEK MemoryTester.io_dram_wdata_1 <- 0x21
  PEEK MemoryTester.io_dram_wdata_2 <- 0x22
  PEEK MemoryTester.io_dram_wdata_3 <- 0x23
  PEEK MemoryTester.io_dram_wdata_4 <- 0x24
  PEEK MemoryTester.io_dram_wdata_5 <- 0x25
  PEEK MemoryTester.io_dram_wdata_6 <- 0x26
  PEEK MemoryTester.io_dram_wdata_7 <- 0x27
  PEEK MemoryTester.io_dram_wdata_8 <- 0x28
  PEEK MemoryTester.io_dram_wdata_9 <- 0x29
  PEEK MemoryTester.io_dram_wdata_10 <- 0x2a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x2b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x2c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x2d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x2e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x0
STEP 1 -> 584
[MultiChannelMemorySystem] currentClockCycle = 625
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 320
current clock cycle = 626
>>>>>>>>>> isWR <<<<<<<<<<
WARNING: address 0x102 is not aligned to the request size of 64
current clock cycle = 626
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x10
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x11
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x12
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x13
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x14
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x15
key = 326 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x16
key = 327 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x17
key = 384 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x18
key = 385 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x19
key = 386 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x1a
key = 387 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x1b
key = 388 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x1c
key = 389 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x1d
key = 390 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x1e
key = 448 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x1f
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x140
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
key = 704 size of data  = 0
key = 705 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x1
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x2
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x3
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x4
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x5
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x6
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x7
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x8
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x9
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_10 <- 0xa
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_11 <- 0xb
key = 1028 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_12 <- 0xc
  PEEK MemoryTester.io_dram_wdata_13 <- 0xd
  PEEK MemoryTester.io_dram_wdata_14 <- 0xe
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x1
STEP 1 -> 585
[MultiChannelMemorySystem] currentClockCycle = 626
[Callback] write complete: 0 0x89 cycle=626
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 321
current clock cycle = 627
>>>>>>>>>> isWR <<<<<<<<<<
current clock cycle = 627
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x20
key = 132 size of data  = 16
key = 133 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x21
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x22
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x23
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x24
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 0
key = 323 size of data  = 0
key = 324 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x25
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x26
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x27
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x28
key = 515 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x29
key = 516 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x2a
key = 517 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x2b
key = 576 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x2c
key = 577 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x2d
key = 578 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x2e
key = 579 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x2f
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 709 size of data  = 0
key = 710 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x141
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x10
key = 774 size of data  = 0
key = 775 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x11
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x12
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x13
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x14
key = 899 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x15
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x16
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x17
  PEEK MemoryTester.io_dram_wdata_8 <- 0x18
  PEEK MemoryTester.io_dram_wdata_9 <- 0x19
  PEEK MemoryTester.io_dram_wdata_10 <- 0x1a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x1b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x1c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x1d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x1e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x2
STEP 1 -> 586
[MultiChannelMemorySystem] currentClockCycle = 627
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 322
current clock cycle = 628
>>>>>>>>>> isWR <<<<<<<<<<
WARNING: address 0x141 is not aligned to the request size of 64
current clock cycle = 628
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x30
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x31
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x32
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x33
key = 322 size of data  = 16
key = 323 size of data  = 0
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x34
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x35
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x36
key = 512 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x37
key = 513 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x38
key = 514 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x39
key = 515 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x3a
key = 516 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x3b
key = 517 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x3c
key = 576 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x3d
key = 577 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x3e
key = 578 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x3f
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x142
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x20
key = 770 size of data  = 0
key = 771 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x21
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x22
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x23
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x24
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x25
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x26
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x27
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x28
  PEEK MemoryTester.io_dram_wdata_9 <- 0x29
  PEEK MemoryTester.io_dram_wdata_10 <- 0x2a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x2b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x2c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x2d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x2e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x3
STEP 1 -> 587
[MultiChannelMemorySystem] currentClockCycle = 628
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 323
current clock cycle = 629
>>>>>>>>>> isWR <<<<<<<<<<
WARNING: address 0x142 is not aligned to the request size of 64
current clock cycle = 629
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x40
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x41
key = 132 size of data  = 16
key = 133 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x42
key = 134 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x43
key = 135 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x44
key = 136 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x45
key = 137 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x46
key = 192 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x47
key = 193 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x48
key = 194 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x49
key = 195 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x4a
key = 196 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x4b
key = 197 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x4c
key = 256 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x4d
key = 257 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x4e
key = 258 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x4f
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 0
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x143
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x30
key = 448 size of data  = 0
key = 449 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x31
key = 512 size of data  = 0
key = 513 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x32
key = 514 size of data  = 0
key = 515 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x33
key = 516 size of data  = 0
key = 517 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x34
key = 576 size of data  = 0
key = 577 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x35
key = 578 size of data  = 0
key = 579 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x36
key = 580 size of data  = 0
key = 581 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x37
key = 640 size of data  = 0
key = 641 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x38
key = 642 size of data  = 0
key = 643 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x39
key = 644 size of data  = 0
key = 645 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x3a
key = 704 size of data  = 0
key = 705 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x3b
key = 706 size of data  = 0
key = 707 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x3c
key = 708 size of data  = 0
key = 709 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x3d
key = 710 size of data  = 0
key = 768 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x3e
key = 769 size of data  = 0
key = 770 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x3f
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
  PEEK MemoryTester.io_dram_isWr <- 0x1
key = 774 size of data  = 0
key = 775 size of data  = 0
  PEEK MemoryTester.io_dram_tagOut <- 0x4
key = 832 size of data  = 0
STEP 1 -> 588
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
[MultiChannelMemorySystem] currentClockCycle = 629
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 324
current clock cycle = 630
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
WARNING: address 0x143 is not aligned to the request size of 64
current clock cycle = 630
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x50
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x51
key = 132 size of data  = 16
key = 133 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x52
key = 134 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x53
key = 135 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x54
key = 136 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x55
key = 137 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x56
key = 192 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x57
key = 193 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x58
key = 194 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x59
key = 195 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x5a
key = 196 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x5b
key = 197 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x5c
key = 256 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x5d
key = 257 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x5e
key = 258 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x5f
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 0
key = 326 size of data  = 0
key = 327 size of data  = 0
key = 384 size of data  = 0
key = 385 size of data  = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 386 size of data  = 0
key = 387 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x144
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x40
key = 449 size of data  = 0
key = 512 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x41
key = 513 size of data  = 0
key = 514 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x42
key = 515 size of data  = 0
key = 516 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x43
key = 517 size of data  = 0
key = 576 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x44
key = 577 size of data  = 0
key = 578 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x45
key = 579 size of data  = 0
key = 580 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x46
key = 581 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x47
key = 640 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x48
key = 641 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x49
key = 642 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x4a
key = 643 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x4b
key = 644 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x4c
key = 645 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x4d
key = 704 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x4e
key = 705 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x4f
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
  PEEK MemoryTester.io_dram_isWr <- 0x1
key = 710 size of data  = 0
key = 768 size of data  = 0
  PEEK MemoryTester.io_dram_tagOut <- 0x5
key = 769 size of data  = 0
STEP 1 -> 589
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
[MultiChannelMemorySystem] currentClockCycle = 630
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
WARNING: address 0x144 is not aligned to the request size of 64
current clock cycle = 632
isWr: writing to addr = 325
current clock cycle = 632
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x60
key = 67 size of data  = 16
key = 68 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x61
key = 128 size of data  = 16
key = 129 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x62
key = 130 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x63
key = 131 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x64
key = 132 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x65
key = 133 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x66
key = 134 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x67
key = 135 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x68
key = 136 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x69
key = 137 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x6a
key = 192 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x6b
key = 193 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x6c
key = 194 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x6d
key = 195 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x6e
key = 196 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x6f
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 325 size of data  = 16
key = 326 size of data  = 0
key = 327 size of data  = 0
  PEEK MemoryTester.io_dram_addr <- 0x145
key = 384 size of data  = 0
key = 385 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x50
key = 386 size of data  = 0
key = 387 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x51
key = 388 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x52
  PEEK MemoryTester.io_dram_wdata_3 <- 0x53
key = 389 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x54
key = 390 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x55
key = 448 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x56
key = 449 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x57
key = 512 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x58
key = 513 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x59
key = 514 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x5a
key = 515 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x5b
key = 516 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x5c
key = 517 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x5d
key = 576 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x5e
key = 577 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x5f
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
  PEEK MemoryTester.io_dram_isWr <- 0x1
key = 640 size of data  = 0
key = 641 size of data  = 0
  PEEK MemoryTester.io_dram_tagOut <- 0x6
key = 642 size of data  = 0
STEP 1 -> 590
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x145 is not aligned to the request size of 64
current clock cycle = 633
[MultiChannelMemorySystem] currentClockCycle = 632
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 326
current clock cycle = 633
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x70
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x71
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x72
key = 67 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x73
key = 68 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x74
key = 128 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x75
key = 129 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x76
key = 130 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x77
key = 131 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x78
key = 132 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x79
key = 133 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x7a
key = 134 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x7b
key = 135 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x7c
key = 136 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x7d
key = 137 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x7e
key = 192 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x7f
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
  PEEK MemoryTester.io_dram_vldOut <- 0x1
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
  PEEK MemoryTester.io_dram_addr <- 0x146
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x60
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x61
key = 387 size of data  = 0
key = 388 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_2 <- 0x62
key = 389 size of data  = 0
key = 390 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_3 <- 0x63
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_4 <- 0x64
key = 513 size of data  = 0
key = 514 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_5 <- 0x65
key = 515 size of data  = 0
key = 516 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_6 <- 0x66
key = 517 size of data  = 0
key = 576 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_7 <- 0x67
key = 577 size of data  = 0
key = 578 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_8 <- 0x68
key = 579 size of data  = 0
key = 580 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_9 <- 0x69
key = 581 size of data  = 0
key = 640 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_10 <- 0x6a
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_11 <- 0x6b
key = 644 size of data  = 0
key = 645 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_12 <- 0x6c
key = 704 size of data  = 0
key = 705 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_13 <- 0x6d
key = 706 size of data  = 0
key = 707 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_14 <- 0x6e
key = 708 size of data  = 0
key = 709 size of data  = 0
  PEEK MemoryTester.io_dram_wdata_15 <- 0x6f
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
  PEEK MemoryTester.io_dram_isWr <- 0x1
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
  PEEK MemoryTester.io_dram_tagOut <- 0x7
key = 774 size of data  = 0
STEP 1 -> 591
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
[MultiChannelMemorySystem] currentClockCycle = 633
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 327
current clock cycle = 634
WARNING: address 0x146 is not aligned to the request size of 64
current clock cycle = 634
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
key = 197 size of data  = 16
key = 256 size of data  = 16
  POKE MemoryTester.io_interconnect_addr_0 <- 0x6000
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
  POKE MemoryTester.io_interconnect_size <- 0x1c0
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
  POKE MemoryTester.io_interconnect_isWr <- 0x1
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 0
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x1
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x2
key = 576 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x3
key = 577 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x4
key = 578 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x5
key = 579 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x6
key = 580 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x7
key = 581 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x8
key = 640 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x9
key = 641 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xa
key = 642 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xb
key = 643 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xc
key = 644 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xd
key = 645 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xe
key = 704 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x1
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x147
  PEEK MemoryTester.io_dram_wdata_0 <- 0x70
  PEEK MemoryTester.io_dram_wdata_1 <- 0x71
  PEEK MemoryTester.io_dram_wdata_2 <- 0x72
  PEEK MemoryTester.io_dram_wdata_3 <- 0x73
  PEEK MemoryTester.io_dram_wdata_4 <- 0x74
  PEEK MemoryTester.io_dram_wdata_5 <- 0x75
  PEEK MemoryTester.io_dram_wdata_6 <- 0x76
  PEEK MemoryTester.io_dram_wdata_7 <- 0x77
  PEEK MemoryTester.io_dram_wdata_8 <- 0x78
  PEEK MemoryTester.io_dram_wdata_9 <- 0x79
  PEEK MemoryTester.io_dram_wdata_10 <- 0x7a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x7b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x7c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x7d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x7e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x7f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x8
STEP 1 -> 592
[MultiChannelMemorySystem] currentClockCycle = 634
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 384
current clock cycle = 635
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 0
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
WARNING: address 0x147 is not aligned to the request size of 64
current clock cycle = 635
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x10
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x11
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x12
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x13
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x14
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x15
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x17
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x18
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x19
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x1a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x1b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x1c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x1d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x1e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x180
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x1
  PEEK MemoryTester.io_dram_wdata_2 <- 0x2
  PEEK MemoryTester.io_dram_wdata_3 <- 0x3
  PEEK MemoryTester.io_dram_wdata_4 <- 0x4
  PEEK MemoryTester.io_dram_wdata_5 <- 0x5
  PEEK MemoryTester.io_dram_wdata_6 <- 0x6
  PEEK MemoryTester.io_dram_wdata_7 <- 0x7
  PEEK MemoryTester.io_dram_wdata_8 <- 0x8
  PEEK MemoryTester.io_dram_wdata_9 <- 0x9
  PEEK MemoryTester.io_dram_wdata_10 <- 0xa
  PEEK MemoryTester.io_dram_wdata_11 <- 0xb
  PEEK MemoryTester.io_dram_wdata_12 <- 0xc
  PEEK MemoryTester.io_dram_wdata_13 <- 0xd
  PEEK MemoryTester.io_dram_wdata_14 <- 0xe
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x9
STEP 1 -> 593
[MultiChannelMemorySystem] currentClockCycle = 635
[Callback] write complete: 0 0x40 cycle=635
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 385
current clock cycle = 636
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 0
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
current clock cycle = 636
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x20
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x21
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x22
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x23
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x24
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x25
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x26
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x27
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x28
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x29
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x2a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x2b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x2c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x2d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x2e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x181
  PEEK MemoryTester.io_dram_wdata_0 <- 0x10
  PEEK MemoryTester.io_dram_wdata_1 <- 0x11
  PEEK MemoryTester.io_dram_wdata_2 <- 0x12
  PEEK MemoryTester.io_dram_wdata_3 <- 0x13
  PEEK MemoryTester.io_dram_wdata_4 <- 0x14
  PEEK MemoryTester.io_dram_wdata_5 <- 0x15
  PEEK MemoryTester.io_dram_wdata_6 <- 0x16
  PEEK MemoryTester.io_dram_wdata_7 <- 0x17
  PEEK MemoryTester.io_dram_wdata_8 <- 0x18
  PEEK MemoryTester.io_dram_wdata_9 <- 0x19
  PEEK MemoryTester.io_dram_wdata_10 <- 0x1a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x1b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x1c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x1d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x1e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xa
STEP 1 -> 594
[MultiChannelMemorySystem] currentClockCycle = 636
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 386
current clock cycle = 637
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
WARNING: address 0x181 is not aligned to the request size of 64
current clock cycle = 637
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x30
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 0
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x31
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x32
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x33
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x34
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x35
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x36
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x37
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x38
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x39
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x3a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x3b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x3c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x3d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x3e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x3f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x182
  PEEK MemoryTester.io_dram_wdata_0 <- 0x20
  PEEK MemoryTester.io_dram_wdata_1 <- 0x21
  PEEK MemoryTester.io_dram_wdata_2 <- 0x22
  PEEK MemoryTester.io_dram_wdata_3 <- 0x23
  PEEK MemoryTester.io_dram_wdata_4 <- 0x24
  PEEK MemoryTester.io_dram_wdata_5 <- 0x25
  PEEK MemoryTester.io_dram_wdata_6 <- 0x26
  PEEK MemoryTester.io_dram_wdata_7 <- 0x27
  PEEK MemoryTester.io_dram_wdata_8 <- 0x28
  PEEK MemoryTester.io_dram_wdata_9 <- 0x29
  PEEK MemoryTester.io_dram_wdata_10 <- 0x2a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x2b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x2c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x2d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x2e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xb
STEP 1 -> 595
[MultiChannelMemorySystem] currentClockCycle = 637
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 387
current clock cycle = 638
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 0
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x182 is not aligned to the request size of 64
current clock cycle = 638
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x40
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x41
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x42
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x43
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x44
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x45
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x46
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x47
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x48
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x49
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x4a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x4b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x4c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x4d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x4e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x4f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x183
  PEEK MemoryTester.io_dram_wdata_0 <- 0x30
  PEEK MemoryTester.io_dram_wdata_1 <- 0x31
  PEEK MemoryTester.io_dram_wdata_2 <- 0x32
  PEEK MemoryTester.io_dram_wdata_3 <- 0x33
  PEEK MemoryTester.io_dram_wdata_4 <- 0x34
  PEEK MemoryTester.io_dram_wdata_5 <- 0x35
  PEEK MemoryTester.io_dram_wdata_6 <- 0x36
  PEEK MemoryTester.io_dram_wdata_7 <- 0x37
  PEEK MemoryTester.io_dram_wdata_8 <- 0x38
  PEEK MemoryTester.io_dram_wdata_9 <- 0x39
  PEEK MemoryTester.io_dram_wdata_10 <- 0x3a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x3b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x3c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x3d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x3e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x3f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xc
STEP 1 -> 596
[MultiChannelMemorySystem] currentClockCycle = 638
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 388
current clock cycle = 639
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 0
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
WARNING: address 0x183 is not aligned to the request size of 64
current clock cycle = 639
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x50
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x51
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x52
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x53
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x54
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x55
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x56
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x57
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x58
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x59
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x5a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x5b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x5c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x5d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x5e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x5f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x184
  PEEK MemoryTester.io_dram_wdata_0 <- 0x40
  PEEK MemoryTester.io_dram_wdata_1 <- 0x41
  PEEK MemoryTester.io_dram_wdata_2 <- 0x42
  PEEK MemoryTester.io_dram_wdata_3 <- 0x43
  PEEK MemoryTester.io_dram_wdata_4 <- 0x44
  PEEK MemoryTester.io_dram_wdata_5 <- 0x45
  PEEK MemoryTester.io_dram_wdata_6 <- 0x46
  PEEK MemoryTester.io_dram_wdata_7 <- 0x47
  PEEK MemoryTester.io_dram_wdata_8 <- 0x48
  PEEK MemoryTester.io_dram_wdata_9 <- 0x49
  PEEK MemoryTester.io_dram_wdata_10 <- 0x4a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x4b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x4c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x4d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x4e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x4f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xd
STEP 1 -> 597
[MultiChannelMemorySystem] currentClockCycle = 639
[Callback] write complete: 0 0x41 cycle=639
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 389
current clock cycle = 640
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 0
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x184 is not aligned to the request size of 64
current clock cycle = 640
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x60
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x61
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x62
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x63
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x64
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x65
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x66
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x67
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x68
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x69
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x6a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x6b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x6c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x6d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x6e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x6f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x185
  PEEK MemoryTester.io_dram_wdata_0 <- 0x50
  PEEK MemoryTester.io_dram_wdata_1 <- 0x51
  PEEK MemoryTester.io_dram_wdata_2 <- 0x52
  PEEK MemoryTester.io_dram_wdata_3 <- 0x53
  PEEK MemoryTester.io_dram_wdata_4 <- 0x54
  PEEK MemoryTester.io_dram_wdata_5 <- 0x55
  PEEK MemoryTester.io_dram_wdata_6 <- 0x56
  PEEK MemoryTester.io_dram_wdata_7 <- 0x57
  PEEK MemoryTester.io_dram_wdata_8 <- 0x58
  PEEK MemoryTester.io_dram_wdata_9 <- 0x59
  PEEK MemoryTester.io_dram_wdata_10 <- 0x5a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x5b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x5c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x5d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x5e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x5f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xe
STEP 1 -> 598
[MultiChannelMemorySystem] currentClockCycle = 640
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 390
current clock cycle = 641
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 0
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x185 is not aligned to the request size of 64
current clock cycle = 641
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0x7000
  POKE MemoryTester.io_interconnect_size <- 0x80
  POKE MemoryTester.io_interconnect_isWr <- 0x1
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x1
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x2
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x3
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x4
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x5
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x6
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x7
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x8
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x9
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xa
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xb
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xc
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xd
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xe
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x1
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x186
  PEEK MemoryTester.io_dram_wdata_0 <- 0x60
  PEEK MemoryTester.io_dram_wdata_1 <- 0x61
  PEEK MemoryTester.io_dram_wdata_2 <- 0x62
  PEEK MemoryTester.io_dram_wdata_3 <- 0x63
  PEEK MemoryTester.io_dram_wdata_4 <- 0x64
  PEEK MemoryTester.io_dram_wdata_5 <- 0x65
  PEEK MemoryTester.io_dram_wdata_6 <- 0x66
  PEEK MemoryTester.io_dram_wdata_7 <- 0x67
  PEEK MemoryTester.io_dram_wdata_8 <- 0x68
  PEEK MemoryTester.io_dram_wdata_9 <- 0x69
  PEEK MemoryTester.io_dram_wdata_10 <- 0x6a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x6b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x6c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x6d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x6e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x6f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xf
STEP 1 -> 599
[MultiChannelMemorySystem] currentClockCycle = 641
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 448
current clock cycle = 642
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
WARNING: address 0x186 is not aligned to the request size of 64
current clock cycle = 642
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 0
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x10
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x11
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x12
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x13
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x14
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x15
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x17
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x18
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x19
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x1a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x1b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x1c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x1d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x1e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x1c0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x1
  PEEK MemoryTester.io_dram_wdata_2 <- 0x2
  PEEK MemoryTester.io_dram_wdata_3 <- 0x3
  PEEK MemoryTester.io_dram_wdata_4 <- 0x4
  PEEK MemoryTester.io_dram_wdata_5 <- 0x5
  PEEK MemoryTester.io_dram_wdata_6 <- 0x6
  PEEK MemoryTester.io_dram_wdata_7 <- 0x7
  PEEK MemoryTester.io_dram_wdata_8 <- 0x8
  PEEK MemoryTester.io_dram_wdata_9 <- 0x9
  PEEK MemoryTester.io_dram_wdata_10 <- 0xa
  PEEK MemoryTester.io_dram_wdata_11 <- 0xb
  PEEK MemoryTester.io_dram_wdata_12 <- 0xc
  PEEK MemoryTester.io_dram_wdata_13 <- 0xd
  PEEK MemoryTester.io_dram_wdata_14 <- 0xe
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x0
STEP 1 -> 600
[MultiChannelMemorySystem] currentClockCycle = 642
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 449
current clock cycle = 643
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 0
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
current clock cycle = 643
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0x8000
  POKE MemoryTester.io_interconnect_size <- 0x180
  POKE MemoryTester.io_interconnect_isWr <- 0x1
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x1
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x2
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x3
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x4
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x5
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x6
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x7
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x8
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x9
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xa
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xb
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xc
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xd
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xe
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x1
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x1c1
  PEEK MemoryTester.io_dram_wdata_0 <- 0x10
  PEEK MemoryTester.io_dram_wdata_1 <- 0x11
  PEEK MemoryTester.io_dram_wdata_2 <- 0x12
  PEEK MemoryTester.io_dram_wdata_3 <- 0x13
  PEEK MemoryTester.io_dram_wdata_4 <- 0x14
  PEEK MemoryTester.io_dram_wdata_5 <- 0x15
  PEEK MemoryTester.io_dram_wdata_6 <- 0x16
  PEEK MemoryTester.io_dram_wdata_7 <- 0x17
  PEEK MemoryTester.io_dram_wdata_8 <- 0x18
  PEEK MemoryTester.io_dram_wdata_9 <- 0x19
  PEEK MemoryTester.io_dram_wdata_10 <- 0x1a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x1b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x1c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x1d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x1e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x1
STEP 1 -> 601
[MultiChannelMemorySystem] currentClockCycle = 643
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 512
current clock cycle = 644
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 0
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x1c1 is not aligned to the request size of 64
current clock cycle = 644
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x10
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x11
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x12
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x13
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x14
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x15
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x17
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x18
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x19
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x1a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x1b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x1c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x1d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x1e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x200
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x1
  PEEK MemoryTester.io_dram_wdata_2 <- 0x2
  PEEK MemoryTester.io_dram_wdata_3 <- 0x3
  PEEK MemoryTester.io_dram_wdata_4 <- 0x4
  PEEK MemoryTester.io_dram_wdata_5 <- 0x5
  PEEK MemoryTester.io_dram_wdata_6 <- 0x6
  PEEK MemoryTester.io_dram_wdata_7 <- 0x7
  PEEK MemoryTester.io_dram_wdata_8 <- 0x8
  PEEK MemoryTester.io_dram_wdata_9 <- 0x9
  PEEK MemoryTester.io_dram_wdata_10 <- 0xa
  PEEK MemoryTester.io_dram_wdata_11 <- 0xb
  PEEK MemoryTester.io_dram_wdata_12 <- 0xc
  PEEK MemoryTester.io_dram_wdata_13 <- 0xd
  PEEK MemoryTester.io_dram_wdata_14 <- 0xe
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x2
STEP 1 -> 602
[MultiChannelMemorySystem] currentClockCycle = 644
[Callback] write complete: 0 0x42 cycle=644
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 513
current clock cycle = 645
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 0
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
current clock cycle = 645
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x20
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x21
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x22
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x23
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x24
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x25
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x26
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x27
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x28
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x29
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x2a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x2b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x2c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x2d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x2e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x201
  PEEK MemoryTester.io_dram_wdata_0 <- 0x10
  PEEK MemoryTester.io_dram_wdata_1 <- 0x11
  PEEK MemoryTester.io_dram_wdata_2 <- 0x12
  PEEK MemoryTester.io_dram_wdata_3 <- 0x13
  PEEK MemoryTester.io_dram_wdata_4 <- 0x14
  PEEK MemoryTester.io_dram_wdata_5 <- 0x15
  PEEK MemoryTester.io_dram_wdata_6 <- 0x16
  PEEK MemoryTester.io_dram_wdata_7 <- 0x17
  PEEK MemoryTester.io_dram_wdata_8 <- 0x18
  PEEK MemoryTester.io_dram_wdata_9 <- 0x19
  PEEK MemoryTester.io_dram_wdata_10 <- 0x1a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x1b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x1c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x1d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x1e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x3
STEP 1 -> 603
[MultiChannelMemorySystem] currentClockCycle = 645
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 514
current clock cycle = 647
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 0
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x201 is not aligned to the request size of 64
current clock cycle = 647
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x30
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x31
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x32
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x33
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x34
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x35
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x36
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x37
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x38
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x39
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x3a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x3b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x3c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x3d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x3e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x3f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x202
  PEEK MemoryTester.io_dram_wdata_0 <- 0x20
  PEEK MemoryTester.io_dram_wdata_1 <- 0x21
  PEEK MemoryTester.io_dram_wdata_2 <- 0x22
  PEEK MemoryTester.io_dram_wdata_3 <- 0x23
  PEEK MemoryTester.io_dram_wdata_4 <- 0x24
  PEEK MemoryTester.io_dram_wdata_5 <- 0x25
  PEEK MemoryTester.io_dram_wdata_6 <- 0x26
  PEEK MemoryTester.io_dram_wdata_7 <- 0x27
  PEEK MemoryTester.io_dram_wdata_8 <- 0x28
  PEEK MemoryTester.io_dram_wdata_9 <- 0x29
  PEEK MemoryTester.io_dram_wdata_10 <- 0x2a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x2b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x2c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x2d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x2e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x4
STEP 1 -> 604
[MultiChannelMemorySystem] currentClockCycle = 647
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 515
current clock cycle = 648
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 0
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x202 is not aligned to the request size of 64
current clock cycle = 648
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x40
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x41
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x42
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x43
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x44
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x45
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x46
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x47
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x48
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x49
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x4a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x4b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x4c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x4d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x4e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x4f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x203
  PEEK MemoryTester.io_dram_wdata_0 <- 0x30
  PEEK MemoryTester.io_dram_wdata_1 <- 0x31
  PEEK MemoryTester.io_dram_wdata_2 <- 0x32
  PEEK MemoryTester.io_dram_wdata_3 <- 0x33
  PEEK MemoryTester.io_dram_wdata_4 <- 0x34
  PEEK MemoryTester.io_dram_wdata_5 <- 0x35
  PEEK MemoryTester.io_dram_wdata_6 <- 0x36
  PEEK MemoryTester.io_dram_wdata_7 <- 0x37
  PEEK MemoryTester.io_dram_wdata_8 <- 0x38
  PEEK MemoryTester.io_dram_wdata_9 <- 0x39
  PEEK MemoryTester.io_dram_wdata_10 <- 0x3a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x3b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x3c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x3d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x3e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x3f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x5
STEP 1 -> 605
[MultiChannelMemorySystem] currentClockCycle = 648
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 516
current clock cycle = 649
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
WARNING: address 0x203 is not aligned to the request size of 64
current clock cycle = 649
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x50
key = 136 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x51
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 0
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x52
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x53
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x54
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x55
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x56
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x57
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x58
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x59
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x5a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x5b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x5c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x5d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x5e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x5f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x204
  PEEK MemoryTester.io_dram_wdata_0 <- 0x40
  PEEK MemoryTester.io_dram_wdata_1 <- 0x41
  PEEK MemoryTester.io_dram_wdata_2 <- 0x42
  PEEK MemoryTester.io_dram_wdata_3 <- 0x43
  PEEK MemoryTester.io_dram_wdata_4 <- 0x44
  PEEK MemoryTester.io_dram_wdata_5 <- 0x45
  PEEK MemoryTester.io_dram_wdata_6 <- 0x46
  PEEK MemoryTester.io_dram_wdata_7 <- 0x47
  PEEK MemoryTester.io_dram_wdata_8 <- 0x48
  PEEK MemoryTester.io_dram_wdata_9 <- 0x49
  PEEK MemoryTester.io_dram_wdata_10 <- 0x4a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x4b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x4c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x4d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x4e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x4f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x6
STEP 1 -> 606
[MultiChannelMemorySystem] currentClockCycle = 649
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 517
current clock cycle = 650
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
WARNING: address 0x204 is not aligned to the request size of 64
current clock cycle = 650
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0x9000
  POKE MemoryTester.io_interconnect_size <- 0x180
  POKE MemoryTester.io_interconnect_isWr <- 0x1
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x1
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x2
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x3
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x4
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x5
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x6
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x7
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x8
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x9
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xa
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xb
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xc
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xd
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xe
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x1
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x205
  PEEK MemoryTester.io_dram_wdata_0 <- 0x50
  PEEK MemoryTester.io_dram_wdata_1 <- 0x51
  PEEK MemoryTester.io_dram_wdata_2 <- 0x52
  PEEK MemoryTester.io_dram_wdata_3 <- 0x53
  PEEK MemoryTester.io_dram_wdata_4 <- 0x54
  PEEK MemoryTester.io_dram_wdata_5 <- 0x55
  PEEK MemoryTester.io_dram_wdata_6 <- 0x56
  PEEK MemoryTester.io_dram_wdata_7 <- 0x57
  PEEK MemoryTester.io_dram_wdata_8 <- 0x58
  PEEK MemoryTester.io_dram_wdata_9 <- 0x59
  PEEK MemoryTester.io_dram_wdata_10 <- 0x5a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x5b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x5c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x5d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x5e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x5f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x7
STEP 1 -> 607
[MultiChannelMemorySystem] currentClockCycle = 650
checking keys stored in dataMap
requested address = 128
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 0
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
[Callback] read complete: 0 0x80 cycle=650
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 16 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x205 is not aligned to the request size of 64
current clock cycle = 651
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 576
current clock cycle = 651
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 0
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x10
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x11
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x12
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x13
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x14
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x15
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x17
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x18
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x19
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x1a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x1b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x1c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x1d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x1e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x240
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x1
  PEEK MemoryTester.io_dram_wdata_2 <- 0x2
  PEEK MemoryTester.io_dram_wdata_3 <- 0x3
  PEEK MemoryTester.io_dram_wdata_4 <- 0x4
  PEEK MemoryTester.io_dram_wdata_5 <- 0x5
  PEEK MemoryTester.io_dram_wdata_6 <- 0x6
  PEEK MemoryTester.io_dram_wdata_7 <- 0x7
  PEEK MemoryTester.io_dram_wdata_8 <- 0x8
  PEEK MemoryTester.io_dram_wdata_9 <- 0x9
  PEEK MemoryTester.io_dram_wdata_10 <- 0xa
  PEEK MemoryTester.io_dram_wdata_11 <- 0xb
  PEEK MemoryTester.io_dram_wdata_12 <- 0xc
  PEEK MemoryTester.io_dram_wdata_13 <- 0xd
  PEEK MemoryTester.io_dram_wdata_14 <- 0xe
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x8
STEP 1 -> 608
[MultiChannelMemorySystem] currentClockCycle = 651
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 577
current clock cycle = 652
>>>>>>>>>> isWR <<<<<<<<<<
current clock cycle = 652
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 0
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x20
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x21
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x22
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x23
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x24
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x25
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x26
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x27
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x28
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x29
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x2a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x2b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x2c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x2d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x2e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x241
  PEEK MemoryTester.io_dram_wdata_0 <- 0x10
  PEEK MemoryTester.io_dram_wdata_1 <- 0x11
  PEEK MemoryTester.io_dram_wdata_2 <- 0x12
  PEEK MemoryTester.io_dram_wdata_3 <- 0x13
  PEEK MemoryTester.io_dram_wdata_4 <- 0x14
  PEEK MemoryTester.io_dram_wdata_5 <- 0x15
  PEEK MemoryTester.io_dram_wdata_6 <- 0x16
  PEEK MemoryTester.io_dram_wdata_7 <- 0x17
  PEEK MemoryTester.io_dram_wdata_8 <- 0x18
  PEEK MemoryTester.io_dram_wdata_9 <- 0x19
  PEEK MemoryTester.io_dram_wdata_10 <- 0x1a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x1b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x1c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x1d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x1e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x9
STEP 1 -> 609
[MultiChannelMemorySystem] currentClockCycle = 652
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 578
current clock cycle = 653
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 0
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x241 is not aligned to the request size of 64
current clock cycle = 653
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x30
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x31
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x32
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x33
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x34
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x35
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x36
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x37
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x38
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x39
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x3a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x3b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x3c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x3d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x3e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x3f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x242
  PEEK MemoryTester.io_dram_wdata_0 <- 0x20
  PEEK MemoryTester.io_dram_wdata_1 <- 0x21
  PEEK MemoryTester.io_dram_wdata_2 <- 0x22
  PEEK MemoryTester.io_dram_wdata_3 <- 0x23
  PEEK MemoryTester.io_dram_wdata_4 <- 0x24
  PEEK MemoryTester.io_dram_wdata_5 <- 0x25
  PEEK MemoryTester.io_dram_wdata_6 <- 0x26
  PEEK MemoryTester.io_dram_wdata_7 <- 0x27
  PEEK MemoryTester.io_dram_wdata_8 <- 0x28
  PEEK MemoryTester.io_dram_wdata_9 <- 0x29
  PEEK MemoryTester.io_dram_wdata_10 <- 0x2a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x2b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x2c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x2d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x2e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xa
STEP 1 -> 610
[MultiChannelMemorySystem] currentClockCycle = 653
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 579
current clock cycle = 654
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 0
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x242 is not aligned to the request size of 64
current clock cycle = 654
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x40
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x41
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x42
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x43
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x44
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x45
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x46
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x47
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x48
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x49
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x4a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x4b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x4c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x4d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x4e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x4f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x243
  PEEK MemoryTester.io_dram_wdata_0 <- 0x30
  PEEK MemoryTester.io_dram_wdata_1 <- 0x31
  PEEK MemoryTester.io_dram_wdata_2 <- 0x32
  PEEK MemoryTester.io_dram_wdata_3 <- 0x33
  PEEK MemoryTester.io_dram_wdata_4 <- 0x34
  PEEK MemoryTester.io_dram_wdata_5 <- 0x35
  PEEK MemoryTester.io_dram_wdata_6 <- 0x36
  PEEK MemoryTester.io_dram_wdata_7 <- 0x37
  PEEK MemoryTester.io_dram_wdata_8 <- 0x38
  PEEK MemoryTester.io_dram_wdata_9 <- 0x39
  PEEK MemoryTester.io_dram_wdata_10 <- 0x3a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x3b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x3c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x3d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x3e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x3f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xb
STEP 1 -> 611
[MultiChannelMemorySystem] currentClockCycle = 654
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 580
current clock cycle = 655
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x243 is not aligned to the request size of 64
current clock cycle = 655
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x50
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x51
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x52
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x53
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x54
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x55
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x56
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x57
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x58
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x59
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x5a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x5b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x5c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x5d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x5e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x5f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x244
  PEEK MemoryTester.io_dram_wdata_0 <- 0x40
  PEEK MemoryTester.io_dram_wdata_1 <- 0x41
  PEEK MemoryTester.io_dram_wdata_2 <- 0x42
  PEEK MemoryTester.io_dram_wdata_3 <- 0x43
  PEEK MemoryTester.io_dram_wdata_4 <- 0x44
  PEEK MemoryTester.io_dram_wdata_5 <- 0x45
  PEEK MemoryTester.io_dram_wdata_6 <- 0x46
  PEEK MemoryTester.io_dram_wdata_7 <- 0x47
  PEEK MemoryTester.io_dram_wdata_8 <- 0x48
  PEEK MemoryTester.io_dram_wdata_9 <- 0x49
  PEEK MemoryTester.io_dram_wdata_10 <- 0x4a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x4b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x4c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x4d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x4e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x4f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xc
STEP 1 -> 612
[MultiChannelMemorySystem] currentClockCycle = 655
checking keys stored in dataMap
requested address = 129
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 0
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
[Callback] read complete: 0 0x81 cycle=655
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 16 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x244 is not aligned to the request size of 64
WARNING: address 0x81 is not aligned to the request size of 64
current clock cycle = 656
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 581
current clock cycle = 656
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 0
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0xa000
  POKE MemoryTester.io_interconnect_size <- 0x180
  POKE MemoryTester.io_interconnect_isWr <- 0x1
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x1
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x2
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x3
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x4
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x5
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x6
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x7
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x8
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x9
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xa
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xb
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xc
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xd
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xe
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x1
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x245
  PEEK MemoryTester.io_dram_wdata_0 <- 0x50
  PEEK MemoryTester.io_dram_wdata_1 <- 0x51
  PEEK MemoryTester.io_dram_wdata_2 <- 0x52
  PEEK MemoryTester.io_dram_wdata_3 <- 0x53
  PEEK MemoryTester.io_dram_wdata_4 <- 0x54
  PEEK MemoryTester.io_dram_wdata_5 <- 0x55
  PEEK MemoryTester.io_dram_wdata_6 <- 0x56
  PEEK MemoryTester.io_dram_wdata_7 <- 0x57
  PEEK MemoryTester.io_dram_wdata_8 <- 0x58
  PEEK MemoryTester.io_dram_wdata_9 <- 0x59
  PEEK MemoryTester.io_dram_wdata_10 <- 0x5a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x5b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x5c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x5d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x5e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x5f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xd
STEP 1 -> 613
[MultiChannelMemorySystem] currentClockCycle = 656
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 640
current clock cycle = 657
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 0
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x245 is not aligned to the request size of 64
current clock cycle = 657
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x10
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x11
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x12
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x13
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x14
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x15
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x17
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x18
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x19
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x1a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x1b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x1c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x1d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x1e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x280
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x1
  PEEK MemoryTester.io_dram_wdata_2 <- 0x2
  PEEK MemoryTester.io_dram_wdata_3 <- 0x3
  PEEK MemoryTester.io_dram_wdata_4 <- 0x4
  PEEK MemoryTester.io_dram_wdata_5 <- 0x5
  PEEK MemoryTester.io_dram_wdata_6 <- 0x6
  PEEK MemoryTester.io_dram_wdata_7 <- 0x7
  PEEK MemoryTester.io_dram_wdata_8 <- 0x8
  PEEK MemoryTester.io_dram_wdata_9 <- 0x9
  PEEK MemoryTester.io_dram_wdata_10 <- 0xa
  PEEK MemoryTester.io_dram_wdata_11 <- 0xb
  PEEK MemoryTester.io_dram_wdata_12 <- 0xc
  PEEK MemoryTester.io_dram_wdata_13 <- 0xd
  PEEK MemoryTester.io_dram_wdata_14 <- 0xe
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xe
STEP 1 -> 614
[MultiChannelMemorySystem] currentClockCycle = 657
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 641
current clock cycle = 658
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 0
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
current clock cycle = 658
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x20
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x21
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x22
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x23
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x24
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x25
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x26
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x27
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x28
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x29
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x2a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x2b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x2c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x2d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x2e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x281
  PEEK MemoryTester.io_dram_wdata_0 <- 0x10
  PEEK MemoryTester.io_dram_wdata_1 <- 0x11
  PEEK MemoryTester.io_dram_wdata_2 <- 0x12
  PEEK MemoryTester.io_dram_wdata_3 <- 0x13
  PEEK MemoryTester.io_dram_wdata_4 <- 0x14
  PEEK MemoryTester.io_dram_wdata_5 <- 0x15
  PEEK MemoryTester.io_dram_wdata_6 <- 0x16
  PEEK MemoryTester.io_dram_wdata_7 <- 0x17
  PEEK MemoryTester.io_dram_wdata_8 <- 0x18
  PEEK MemoryTester.io_dram_wdata_9 <- 0x19
  PEEK MemoryTester.io_dram_wdata_10 <- 0x1a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x1b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x1c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x1d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x1e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xf
STEP 1 -> 615
[MultiChannelMemorySystem] currentClockCycle = 658
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 642
current clock cycle = 659
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
WARNING: address 0x281 is not aligned to the request size of 64
current clock cycle = 659
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x30
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x31
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x32
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x33
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x34
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x35
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x36
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x37
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x38
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x39
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x3a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x3b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x3c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x3d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x3e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x3f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x282
  PEEK MemoryTester.io_dram_wdata_0 <- 0x20
  PEEK MemoryTester.io_dram_wdata_1 <- 0x21
  PEEK MemoryTester.io_dram_wdata_2 <- 0x22
  PEEK MemoryTester.io_dram_wdata_3 <- 0x23
  PEEK MemoryTester.io_dram_wdata_4 <- 0x24
  PEEK MemoryTester.io_dram_wdata_5 <- 0x25
  PEEK MemoryTester.io_dram_wdata_6 <- 0x26
  PEEK MemoryTester.io_dram_wdata_7 <- 0x27
  PEEK MemoryTester.io_dram_wdata_8 <- 0x28
  PEEK MemoryTester.io_dram_wdata_9 <- 0x29
  PEEK MemoryTester.io_dram_wdata_10 <- 0x2a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x2b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x2c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x2d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x2e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x0
STEP 1 -> 616
[MultiChannelMemorySystem] currentClockCycle = 659
checking keys stored in dataMap
requested address = 130
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 0
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
[Callback] read complete: 0 0x82 cycle=659
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 16 
before clock, DRAMSimulator_vldOut = 1
WARNING: address 0x282 is not aligned to the request size of 64
WARNING: address 0x82 is not aligned to the request size of 64
current clock cycle = 660
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 643
current clock cycle = 660
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 0
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x40
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x41
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x42
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x43
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x44
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x45
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x46
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x47
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x48
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x49
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x4a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x4b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x4c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x4d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x4e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x4f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x283
  PEEK MemoryTester.io_dram_wdata_0 <- 0x30
  PEEK MemoryTester.io_dram_wdata_1 <- 0x31
  PEEK MemoryTester.io_dram_wdata_2 <- 0x32
  PEEK MemoryTester.io_dram_wdata_3 <- 0x33
  PEEK MemoryTester.io_dram_wdata_4 <- 0x34
  PEEK MemoryTester.io_dram_wdata_5 <- 0x35
  PEEK MemoryTester.io_dram_wdata_6 <- 0x36
  PEEK MemoryTester.io_dram_wdata_7 <- 0x37
  PEEK MemoryTester.io_dram_wdata_8 <- 0x38
  PEEK MemoryTester.io_dram_wdata_9 <- 0x39
  PEEK MemoryTester.io_dram_wdata_10 <- 0x3a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x3b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x3c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x3d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x3e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x3f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x1
STEP 1 -> 617
[MultiChannelMemorySystem] currentClockCycle = 660
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 644
current clock cycle = 662
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 0
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x283 is not aligned to the request size of 64
current clock cycle = 662
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x50
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x51
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x52
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x53
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x54
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x55
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x56
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x57
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x58
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x59
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x5a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x5b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x5c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x5d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x5e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x5f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x284
  PEEK MemoryTester.io_dram_wdata_0 <- 0x40
  PEEK MemoryTester.io_dram_wdata_1 <- 0x41
  PEEK MemoryTester.io_dram_wdata_2 <- 0x42
  PEEK MemoryTester.io_dram_wdata_3 <- 0x43
  PEEK MemoryTester.io_dram_wdata_4 <- 0x44
  PEEK MemoryTester.io_dram_wdata_5 <- 0x45
  PEEK MemoryTester.io_dram_wdata_6 <- 0x46
  PEEK MemoryTester.io_dram_wdata_7 <- 0x47
  PEEK MemoryTester.io_dram_wdata_8 <- 0x48
  PEEK MemoryTester.io_dram_wdata_9 <- 0x49
  PEEK MemoryTester.io_dram_wdata_10 <- 0x4a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x4b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x4c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x4d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x4e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x4f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x2
STEP 1 -> 618
[MultiChannelMemorySystem] currentClockCycle = 662
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 645
current clock cycle = 663
>>>>>>>>>> isWR <<<<<<<<<<
WARNING: address 0x284 is not aligned to the request size of 64
current clock cycle = 663
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 0
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0xb000
  POKE MemoryTester.io_interconnect_size <- 0x1c0
  POKE MemoryTester.io_interconnect_isWr <- 0x1
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x1
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x2
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x3
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x4
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x5
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x6
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x7
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x8
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x9
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xa
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xb
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xc
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xd
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xe
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x1
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x285
  PEEK MemoryTester.io_dram_wdata_0 <- 0x50
  PEEK MemoryTester.io_dram_wdata_1 <- 0x51
  PEEK MemoryTester.io_dram_wdata_2 <- 0x52
  PEEK MemoryTester.io_dram_wdata_3 <- 0x53
  PEEK MemoryTester.io_dram_wdata_4 <- 0x54
  PEEK MemoryTester.io_dram_wdata_5 <- 0x55
  PEEK MemoryTester.io_dram_wdata_6 <- 0x56
  PEEK MemoryTester.io_dram_wdata_7 <- 0x57
  PEEK MemoryTester.io_dram_wdata_8 <- 0x58
  PEEK MemoryTester.io_dram_wdata_9 <- 0x59
  PEEK MemoryTester.io_dram_wdata_10 <- 0x5a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x5b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x5c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x5d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x5e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x5f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x3
STEP 1 -> 619
[MultiChannelMemorySystem] currentClockCycle = 663
[Callback] write complete: 0 0x80 cycle=663
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 704
current clock cycle = 664
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 0
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x285 is not aligned to the request size of 64
current clock cycle = 664
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x10
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x11
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x12
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x13
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x14
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x15
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x17
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x18
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x19
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x1a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x1b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x1c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x1d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x1e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x2c0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x1
  PEEK MemoryTester.io_dram_wdata_2 <- 0x2
  PEEK MemoryTester.io_dram_wdata_3 <- 0x3
  PEEK MemoryTester.io_dram_wdata_4 <- 0x4
  PEEK MemoryTester.io_dram_wdata_5 <- 0x5
  PEEK MemoryTester.io_dram_wdata_6 <- 0x6
  PEEK MemoryTester.io_dram_wdata_7 <- 0x7
  PEEK MemoryTester.io_dram_wdata_8 <- 0x8
  PEEK MemoryTester.io_dram_wdata_9 <- 0x9
  PEEK MemoryTester.io_dram_wdata_10 <- 0xa
  PEEK MemoryTester.io_dram_wdata_11 <- 0xb
  PEEK MemoryTester.io_dram_wdata_12 <- 0xc
  PEEK MemoryTester.io_dram_wdata_13 <- 0xd
  PEEK MemoryTester.io_dram_wdata_14 <- 0xe
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x4
STEP 1 -> 620
[MultiChannelMemorySystem] currentClockCycle = 664
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 705
current clock cycle = 665
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 0
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
current clock cycle = 665
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x20
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x21
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x22
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x23
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x24
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x25
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x26
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x27
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x28
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x29
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x2a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x2b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x2c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x2d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x2e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x2c1
  PEEK MemoryTester.io_dram_wdata_0 <- 0x10
  PEEK MemoryTester.io_dram_wdata_1 <- 0x11
  PEEK MemoryTester.io_dram_wdata_2 <- 0x12
  PEEK MemoryTester.io_dram_wdata_3 <- 0x13
  PEEK MemoryTester.io_dram_wdata_4 <- 0x14
  PEEK MemoryTester.io_dram_wdata_5 <- 0x15
  PEEK MemoryTester.io_dram_wdata_6 <- 0x16
  PEEK MemoryTester.io_dram_wdata_7 <- 0x17
  PEEK MemoryTester.io_dram_wdata_8 <- 0x18
  PEEK MemoryTester.io_dram_wdata_9 <- 0x19
  PEEK MemoryTester.io_dram_wdata_10 <- 0x1a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x1b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x1c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x1d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x1e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x5
STEP 1 -> 621
[MultiChannelMemorySystem] currentClockCycle = 665
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 706
current clock cycle = 666
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 0
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x2c1 is not aligned to the request size of 64
current clock cycle = 666
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x30
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x31
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x32
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x33
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x34
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x35
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x36
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x37
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x38
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x39
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x3a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x3b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x3c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x3d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x3e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x3f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x2c2
  PEEK MemoryTester.io_dram_wdata_0 <- 0x20
  PEEK MemoryTester.io_dram_wdata_1 <- 0x21
  PEEK MemoryTester.io_dram_wdata_2 <- 0x22
  PEEK MemoryTester.io_dram_wdata_3 <- 0x23
  PEEK MemoryTester.io_dram_wdata_4 <- 0x24
  PEEK MemoryTester.io_dram_wdata_5 <- 0x25
  PEEK MemoryTester.io_dram_wdata_6 <- 0x26
  PEEK MemoryTester.io_dram_wdata_7 <- 0x27
  PEEK MemoryTester.io_dram_wdata_8 <- 0x28
  PEEK MemoryTester.io_dram_wdata_9 <- 0x29
  PEEK MemoryTester.io_dram_wdata_10 <- 0x2a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x2b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x2c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x2d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x2e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x6
STEP 1 -> 622
[MultiChannelMemorySystem] currentClockCycle = 666
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 707
current clock cycle = 667
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 0
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x2c2 is not aligned to the request size of 64
current clock cycle = 667
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x40
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x41
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x42
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x43
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x44
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x45
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x46
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x47
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x48
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x49
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x4a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x4b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x4c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x4d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x4e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x4f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x2c3
  PEEK MemoryTester.io_dram_wdata_0 <- 0x30
  PEEK MemoryTester.io_dram_wdata_1 <- 0x31
  PEEK MemoryTester.io_dram_wdata_2 <- 0x32
  PEEK MemoryTester.io_dram_wdata_3 <- 0x33
  PEEK MemoryTester.io_dram_wdata_4 <- 0x34
  PEEK MemoryTester.io_dram_wdata_5 <- 0x35
  PEEK MemoryTester.io_dram_wdata_6 <- 0x36
  PEEK MemoryTester.io_dram_wdata_7 <- 0x37
  PEEK MemoryTester.io_dram_wdata_8 <- 0x38
  PEEK MemoryTester.io_dram_wdata_9 <- 0x39
  PEEK MemoryTester.io_dram_wdata_10 <- 0x3a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x3b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x3c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x3d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x3e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x3f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x7
STEP 1 -> 623
[MultiChannelMemorySystem] currentClockCycle = 667
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 708
current clock cycle = 668
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 0
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
WARNING: address 0x2c3 is not aligned to the request size of 64
current clock cycle = 668
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x50
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x51
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x52
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x53
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x54
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x55
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x56
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x57
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x58
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x59
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x5a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x5b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x5c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x5d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x5e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x5f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x2c4
  PEEK MemoryTester.io_dram_wdata_0 <- 0x40
  PEEK MemoryTester.io_dram_wdata_1 <- 0x41
  PEEK MemoryTester.io_dram_wdata_2 <- 0x42
  PEEK MemoryTester.io_dram_wdata_3 <- 0x43
  PEEK MemoryTester.io_dram_wdata_4 <- 0x44
  PEEK MemoryTester.io_dram_wdata_5 <- 0x45
  PEEK MemoryTester.io_dram_wdata_6 <- 0x46
  PEEK MemoryTester.io_dram_wdata_7 <- 0x47
  PEEK MemoryTester.io_dram_wdata_8 <- 0x48
  PEEK MemoryTester.io_dram_wdata_9 <- 0x49
  PEEK MemoryTester.io_dram_wdata_10 <- 0x4a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x4b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x4c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x4d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x4e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x4f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x8
STEP 1 -> 624
[MultiChannelMemorySystem] currentClockCycle = 668
[Callback] write complete: 0 0x100 cycle=668
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 709
current clock cycle = 669
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 0
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x2c4 is not aligned to the request size of 64
current clock cycle = 669
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x60
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x61
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x62
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x63
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x64
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x65
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x66
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x67
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x68
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x69
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x6a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x6b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x6c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x6d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x6e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x6f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x2c5
  PEEK MemoryTester.io_dram_wdata_0 <- 0x50
  PEEK MemoryTester.io_dram_wdata_1 <- 0x51
  PEEK MemoryTester.io_dram_wdata_2 <- 0x52
  PEEK MemoryTester.io_dram_wdata_3 <- 0x53
  PEEK MemoryTester.io_dram_wdata_4 <- 0x54
  PEEK MemoryTester.io_dram_wdata_5 <- 0x55
  PEEK MemoryTester.io_dram_wdata_6 <- 0x56
  PEEK MemoryTester.io_dram_wdata_7 <- 0x57
  PEEK MemoryTester.io_dram_wdata_8 <- 0x58
  PEEK MemoryTester.io_dram_wdata_9 <- 0x59
  PEEK MemoryTester.io_dram_wdata_10 <- 0x5a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x5b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x5c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x5d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x5e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x5f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x9
STEP 1 -> 625
[MultiChannelMemorySystem] currentClockCycle = 669
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 710
current clock cycle = 670
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 0
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x2c5 is not aligned to the request size of 64
current clock cycle = 670
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0xc000
  POKE MemoryTester.io_interconnect_size <- 0x200
  POKE MemoryTester.io_interconnect_isWr <- 0x1
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x1
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x2
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x3
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x4
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x5
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x6
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x7
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x8
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x9
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xa
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xb
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xc
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xd
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xe
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x1
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x2c6
  PEEK MemoryTester.io_dram_wdata_0 <- 0x60
  PEEK MemoryTester.io_dram_wdata_1 <- 0x61
  PEEK MemoryTester.io_dram_wdata_2 <- 0x62
  PEEK MemoryTester.io_dram_wdata_3 <- 0x63
  PEEK MemoryTester.io_dram_wdata_4 <- 0x64
  PEEK MemoryTester.io_dram_wdata_5 <- 0x65
  PEEK MemoryTester.io_dram_wdata_6 <- 0x66
  PEEK MemoryTester.io_dram_wdata_7 <- 0x67
  PEEK MemoryTester.io_dram_wdata_8 <- 0x68
  PEEK MemoryTester.io_dram_wdata_9 <- 0x69
  PEEK MemoryTester.io_dram_wdata_10 <- 0x6a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x6b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x6c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x6d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x6e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x6f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xa
STEP 1 -> 626
[MultiChannelMemorySystem] currentClockCycle = 670
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 768
current clock cycle = 671
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 0
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x2c6 is not aligned to the request size of 64
current clock cycle = 671
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x10
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x11
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x12
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x13
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x14
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x15
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x17
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x18
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x19
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x1a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x1b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x1c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x1d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x1e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x300
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x1
  PEEK MemoryTester.io_dram_wdata_2 <- 0x2
  PEEK MemoryTester.io_dram_wdata_3 <- 0x3
  PEEK MemoryTester.io_dram_wdata_4 <- 0x4
  PEEK MemoryTester.io_dram_wdata_5 <- 0x5
  PEEK MemoryTester.io_dram_wdata_6 <- 0x6
  PEEK MemoryTester.io_dram_wdata_7 <- 0x7
  PEEK MemoryTester.io_dram_wdata_8 <- 0x8
  PEEK MemoryTester.io_dram_wdata_9 <- 0x9
  PEEK MemoryTester.io_dram_wdata_10 <- 0xa
  PEEK MemoryTester.io_dram_wdata_11 <- 0xb
  PEEK MemoryTester.io_dram_wdata_12 <- 0xc
  PEEK MemoryTester.io_dram_wdata_13 <- 0xd
  PEEK MemoryTester.io_dram_wdata_14 <- 0xe
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xb
STEP 1 -> 627
[MultiChannelMemorySystem] currentClockCycle = 671
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 769
current clock cycle = 672
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 0
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
current clock cycle = 672
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x20
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x21
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x22
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x23
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x24
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x25
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x26
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x27
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x28
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x29
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x2a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x2b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x2c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x2d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x2e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x301
  PEEK MemoryTester.io_dram_wdata_0 <- 0x10
  PEEK MemoryTester.io_dram_wdata_1 <- 0x11
  PEEK MemoryTester.io_dram_wdata_2 <- 0x12
  PEEK MemoryTester.io_dram_wdata_3 <- 0x13
  PEEK MemoryTester.io_dram_wdata_4 <- 0x14
  PEEK MemoryTester.io_dram_wdata_5 <- 0x15
  PEEK MemoryTester.io_dram_wdata_6 <- 0x16
  PEEK MemoryTester.io_dram_wdata_7 <- 0x17
  PEEK MemoryTester.io_dram_wdata_8 <- 0x18
  PEEK MemoryTester.io_dram_wdata_9 <- 0x19
  PEEK MemoryTester.io_dram_wdata_10 <- 0x1a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x1b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x1c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x1d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x1e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xc
STEP 1 -> 628
[MultiChannelMemorySystem] currentClockCycle = 672
[Callback] write complete: 0 0x101 cycle=672
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 770
current clock cycle = 673
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 0
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x301 is not aligned to the request size of 64
current clock cycle = 673
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x30
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x31
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x32
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x33
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x34
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x35
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x36
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x37
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x38
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x39
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x3a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x3b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x3c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x3d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x3e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x3f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x302
  PEEK MemoryTester.io_dram_wdata_0 <- 0x20
  PEEK MemoryTester.io_dram_wdata_1 <- 0x21
  PEEK MemoryTester.io_dram_wdata_2 <- 0x22
  PEEK MemoryTester.io_dram_wdata_3 <- 0x23
  PEEK MemoryTester.io_dram_wdata_4 <- 0x24
  PEEK MemoryTester.io_dram_wdata_5 <- 0x25
  PEEK MemoryTester.io_dram_wdata_6 <- 0x26
  PEEK MemoryTester.io_dram_wdata_7 <- 0x27
  PEEK MemoryTester.io_dram_wdata_8 <- 0x28
  PEEK MemoryTester.io_dram_wdata_9 <- 0x29
  PEEK MemoryTester.io_dram_wdata_10 <- 0x2a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x2b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x2c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x2d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x2e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xd
STEP 1 -> 629
[MultiChannelMemorySystem] currentClockCycle = 673
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 771
current clock cycle = 674
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
WARNING: address 0x302 is not aligned to the request size of 64
current clock cycle = 674
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x40
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 0
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x41
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x42
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x43
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x44
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x45
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x46
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x47
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x48
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x49
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x4a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x4b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x4c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x4d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x4e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x4f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x303
  PEEK MemoryTester.io_dram_wdata_0 <- 0x30
  PEEK MemoryTester.io_dram_wdata_1 <- 0x31
  PEEK MemoryTester.io_dram_wdata_2 <- 0x32
  PEEK MemoryTester.io_dram_wdata_3 <- 0x33
  PEEK MemoryTester.io_dram_wdata_4 <- 0x34
  PEEK MemoryTester.io_dram_wdata_5 <- 0x35
  PEEK MemoryTester.io_dram_wdata_6 <- 0x36
  PEEK MemoryTester.io_dram_wdata_7 <- 0x37
  PEEK MemoryTester.io_dram_wdata_8 <- 0x38
  PEEK MemoryTester.io_dram_wdata_9 <- 0x39
  PEEK MemoryTester.io_dram_wdata_10 <- 0x3a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x3b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x3c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x3d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x3e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x3f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xe
STEP 1 -> 630
[MultiChannelMemorySystem] currentClockCycle = 674
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 772
current clock cycle = 675
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 0
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x303 is not aligned to the request size of 64
current clock cycle = 675
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x50
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x51
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x52
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x53
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x54
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x55
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x56
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x57
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x58
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x59
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x5a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x5b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x5c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x5d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x5e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x5f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x304
  PEEK MemoryTester.io_dram_wdata_0 <- 0x40
  PEEK MemoryTester.io_dram_wdata_1 <- 0x41
  PEEK MemoryTester.io_dram_wdata_2 <- 0x42
  PEEK MemoryTester.io_dram_wdata_3 <- 0x43
  PEEK MemoryTester.io_dram_wdata_4 <- 0x44
  PEEK MemoryTester.io_dram_wdata_5 <- 0x45
  PEEK MemoryTester.io_dram_wdata_6 <- 0x46
  PEEK MemoryTester.io_dram_wdata_7 <- 0x47
  PEEK MemoryTester.io_dram_wdata_8 <- 0x48
  PEEK MemoryTester.io_dram_wdata_9 <- 0x49
  PEEK MemoryTester.io_dram_wdata_10 <- 0x4a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x4b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x4c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x4d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x4e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x4f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xf
STEP 1 -> 631
[MultiChannelMemorySystem] currentClockCycle = 675
[Callback] write complete: 0 0x102 cycle=676
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 773
current clock cycle = 677
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 0
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x304 is not aligned to the request size of 64
current clock cycle = 677
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x60
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x61
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x62
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x63
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x64
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x65
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x66
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x67
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x68
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x69
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x6a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x6b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x6c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x6d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x6e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x6f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x305
  PEEK MemoryTester.io_dram_wdata_0 <- 0x50
  PEEK MemoryTester.io_dram_wdata_1 <- 0x51
  PEEK MemoryTester.io_dram_wdata_2 <- 0x52
  PEEK MemoryTester.io_dram_wdata_3 <- 0x53
  PEEK MemoryTester.io_dram_wdata_4 <- 0x54
  PEEK MemoryTester.io_dram_wdata_5 <- 0x55
  PEEK MemoryTester.io_dram_wdata_6 <- 0x56
  PEEK MemoryTester.io_dram_wdata_7 <- 0x57
  PEEK MemoryTester.io_dram_wdata_8 <- 0x58
  PEEK MemoryTester.io_dram_wdata_9 <- 0x59
  PEEK MemoryTester.io_dram_wdata_10 <- 0x5a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x5b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x5c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x5d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x5e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x5f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x0
STEP 1 -> 632
[MultiChannelMemorySystem] currentClockCycle = 677
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 774
current clock cycle = 678
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 0
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x305 is not aligned to the request size of 64
current clock cycle = 678
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x70
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x71
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x72
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x73
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x74
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x75
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x76
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x77
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x78
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x79
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x7a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x7b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x7c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x7d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x7e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x7f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x306
  PEEK MemoryTester.io_dram_wdata_0 <- 0x60
  PEEK MemoryTester.io_dram_wdata_1 <- 0x61
  PEEK MemoryTester.io_dram_wdata_2 <- 0x62
  PEEK MemoryTester.io_dram_wdata_3 <- 0x63
  PEEK MemoryTester.io_dram_wdata_4 <- 0x64
  PEEK MemoryTester.io_dram_wdata_5 <- 0x65
  PEEK MemoryTester.io_dram_wdata_6 <- 0x66
  PEEK MemoryTester.io_dram_wdata_7 <- 0x67
  PEEK MemoryTester.io_dram_wdata_8 <- 0x68
  PEEK MemoryTester.io_dram_wdata_9 <- 0x69
  PEEK MemoryTester.io_dram_wdata_10 <- 0x6a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x6b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x6c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x6d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x6e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x6f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x1
STEP 1 -> 633
[MultiChannelMemorySystem] currentClockCycle = 678
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 775
current clock cycle = 679
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 0
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x306 is not aligned to the request size of 64
current clock cycle = 679
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0xd000
  POKE MemoryTester.io_interconnect_size <- 0x200
  POKE MemoryTester.io_interconnect_isWr <- 0x1
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x1
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x2
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x3
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x4
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x5
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x6
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x7
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x8
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x9
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xa
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xb
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xc
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xd
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xe
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x1
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x307
  PEEK MemoryTester.io_dram_wdata_0 <- 0x70
  PEEK MemoryTester.io_dram_wdata_1 <- 0x71
  PEEK MemoryTester.io_dram_wdata_2 <- 0x72
  PEEK MemoryTester.io_dram_wdata_3 <- 0x73
  PEEK MemoryTester.io_dram_wdata_4 <- 0x74
  PEEK MemoryTester.io_dram_wdata_5 <- 0x75
  PEEK MemoryTester.io_dram_wdata_6 <- 0x76
  PEEK MemoryTester.io_dram_wdata_7 <- 0x77
  PEEK MemoryTester.io_dram_wdata_8 <- 0x78
  PEEK MemoryTester.io_dram_wdata_9 <- 0x79
  PEEK MemoryTester.io_dram_wdata_10 <- 0x7a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x7b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x7c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x7d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x7e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x7f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x2
STEP 1 -> 634
[MultiChannelMemorySystem] currentClockCycle = 679
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 832
current clock cycle = 680
>>>>>>>>>> isWR <<<<<<<<<<
WARNING: address 0x307 is not aligned to the request size of 64
current clock cycle = 680
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 0
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x10
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x11
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x12
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x13
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x14
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x15
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x17
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x18
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x19
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x1a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x1b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x1c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x1d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x1e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x340
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x1
  PEEK MemoryTester.io_dram_wdata_2 <- 0x2
  PEEK MemoryTester.io_dram_wdata_3 <- 0x3
  PEEK MemoryTester.io_dram_wdata_4 <- 0x4
  PEEK MemoryTester.io_dram_wdata_5 <- 0x5
  PEEK MemoryTester.io_dram_wdata_6 <- 0x6
  PEEK MemoryTester.io_dram_wdata_7 <- 0x7
  PEEK MemoryTester.io_dram_wdata_8 <- 0x8
  PEEK MemoryTester.io_dram_wdata_9 <- 0x9
  PEEK MemoryTester.io_dram_wdata_10 <- 0xa
  PEEK MemoryTester.io_dram_wdata_11 <- 0xb
  PEEK MemoryTester.io_dram_wdata_12 <- 0xc
  PEEK MemoryTester.io_dram_wdata_13 <- 0xd
  PEEK MemoryTester.io_dram_wdata_14 <- 0xe
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x3
STEP 1 -> 635
[MultiChannelMemorySystem] currentClockCycle = 680
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 833
current clock cycle = 681
current clock cycle = 681
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x20
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 0
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x21
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x22
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x23
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x24
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x25
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x26
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x27
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x28
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x29
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x2a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x2b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x2c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x2d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x2e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x341
  PEEK MemoryTester.io_dram_wdata_0 <- 0x10
  PEEK MemoryTester.io_dram_wdata_1 <- 0x11
  PEEK MemoryTester.io_dram_wdata_2 <- 0x12
  PEEK MemoryTester.io_dram_wdata_3 <- 0x13
  PEEK MemoryTester.io_dram_wdata_4 <- 0x14
  PEEK MemoryTester.io_dram_wdata_5 <- 0x15
  PEEK MemoryTester.io_dram_wdata_6 <- 0x16
  PEEK MemoryTester.io_dram_wdata_7 <- 0x17
  PEEK MemoryTester.io_dram_wdata_8 <- 0x18
  PEEK MemoryTester.io_dram_wdata_9 <- 0x19
  PEEK MemoryTester.io_dram_wdata_10 <- 0x1a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x1b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x1c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x1d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x1e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x4
STEP 1 -> 636
[MultiChannelMemorySystem] currentClockCycle = 681
[Callback] write complete: 0 0x180 cycle=681
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 834
current clock cycle = 682
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 0
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x341 is not aligned to the request size of 64
current clock cycle = 682
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x30
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x31
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x32
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x33
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x34
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x35
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x36
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x37
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x38
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x39
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x3a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x3b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x3c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x3d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x3e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x3f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x342
  PEEK MemoryTester.io_dram_wdata_0 <- 0x20
  PEEK MemoryTester.io_dram_wdata_1 <- 0x21
  PEEK MemoryTester.io_dram_wdata_2 <- 0x22
  PEEK MemoryTester.io_dram_wdata_3 <- 0x23
  PEEK MemoryTester.io_dram_wdata_4 <- 0x24
  PEEK MemoryTester.io_dram_wdata_5 <- 0x25
  PEEK MemoryTester.io_dram_wdata_6 <- 0x26
  PEEK MemoryTester.io_dram_wdata_7 <- 0x27
  PEEK MemoryTester.io_dram_wdata_8 <- 0x28
  PEEK MemoryTester.io_dram_wdata_9 <- 0x29
  PEEK MemoryTester.io_dram_wdata_10 <- 0x2a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x2b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x2c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x2d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x2e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x5
STEP 1 -> 637
[MultiChannelMemorySystem] currentClockCycle = 682
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 835
current clock cycle = 683
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 16
key = 836 size of data  = 0
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x342 is not aligned to the request size of 64
current clock cycle = 683
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x40
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x41
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x42
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x43
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x44
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x45
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x46
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x47
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x48
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x49
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x4a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x4b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x4c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x4d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x4e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x4f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x343
  PEEK MemoryTester.io_dram_wdata_0 <- 0x30
  PEEK MemoryTester.io_dram_wdata_1 <- 0x31
  PEEK MemoryTester.io_dram_wdata_2 <- 0x32
  PEEK MemoryTester.io_dram_wdata_3 <- 0x33
  PEEK MemoryTester.io_dram_wdata_4 <- 0x34
  PEEK MemoryTester.io_dram_wdata_5 <- 0x35
  PEEK MemoryTester.io_dram_wdata_6 <- 0x36
  PEEK MemoryTester.io_dram_wdata_7 <- 0x37
  PEEK MemoryTester.io_dram_wdata_8 <- 0x38
  PEEK MemoryTester.io_dram_wdata_9 <- 0x39
  PEEK MemoryTester.io_dram_wdata_10 <- 0x3a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x3b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x3c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x3d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x3e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x3f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x6
STEP 1 -> 638
[MultiChannelMemorySystem] currentClockCycle = 683
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 836
current clock cycle = 684
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 16
key = 836 size of data  = 16
key = 837 size of data  = 0
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x343 is not aligned to the request size of 64
current clock cycle = 684
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x50
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x51
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x52
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x53
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x54
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x55
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x56
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x57
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x58
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x59
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x5a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x5b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x5c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x5d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x5e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x5f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x344
  PEEK MemoryTester.io_dram_wdata_0 <- 0x40
  PEEK MemoryTester.io_dram_wdata_1 <- 0x41
  PEEK MemoryTester.io_dram_wdata_2 <- 0x42
  PEEK MemoryTester.io_dram_wdata_3 <- 0x43
  PEEK MemoryTester.io_dram_wdata_4 <- 0x44
  PEEK MemoryTester.io_dram_wdata_5 <- 0x45
  PEEK MemoryTester.io_dram_wdata_6 <- 0x46
  PEEK MemoryTester.io_dram_wdata_7 <- 0x47
  PEEK MemoryTester.io_dram_wdata_8 <- 0x48
  PEEK MemoryTester.io_dram_wdata_9 <- 0x49
  PEEK MemoryTester.io_dram_wdata_10 <- 0x4a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x4b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x4c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x4d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x4e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x4f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x7
STEP 1 -> 639
[MultiChannelMemorySystem] currentClockCycle = 684
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 837
current clock cycle = 685
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 16
key = 836 size of data  = 16
key = 837 size of data  = 16
key = 838 size of data  = 0
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x344 is not aligned to the request size of 64
current clock cycle = 685
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x60
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x61
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x62
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x63
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x64
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x65
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x66
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x67
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x68
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x69
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x6a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x6b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x6c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x6d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x6e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x6f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x345
  PEEK MemoryTester.io_dram_wdata_0 <- 0x50
  PEEK MemoryTester.io_dram_wdata_1 <- 0x51
  PEEK MemoryTester.io_dram_wdata_2 <- 0x52
  PEEK MemoryTester.io_dram_wdata_3 <- 0x53
  PEEK MemoryTester.io_dram_wdata_4 <- 0x54
  PEEK MemoryTester.io_dram_wdata_5 <- 0x55
  PEEK MemoryTester.io_dram_wdata_6 <- 0x56
  PEEK MemoryTester.io_dram_wdata_7 <- 0x57
  PEEK MemoryTester.io_dram_wdata_8 <- 0x58
  PEEK MemoryTester.io_dram_wdata_9 <- 0x59
  PEEK MemoryTester.io_dram_wdata_10 <- 0x5a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x5b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x5c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x5d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x5e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x5f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x8
STEP 1 -> 640
[MultiChannelMemorySystem] currentClockCycle = 685
[Callback] write complete: 0 0x181 cycle=685
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 838
current clock cycle = 686
WARNING: address 0x345 is not aligned to the request size of 64
current clock cycle = 686
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 16
key = 836 size of data  = 16
key = 837 size of data  = 16
key = 838 size of data  = 16
key = 839 size of data  = 0
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x70
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x71
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x72
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x73
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x74
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x75
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x76
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x77
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x78
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x79
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x7a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x7b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x7c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x7d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x7e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x7f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x346
  PEEK MemoryTester.io_dram_wdata_0 <- 0x60
  PEEK MemoryTester.io_dram_wdata_1 <- 0x61
  PEEK MemoryTester.io_dram_wdata_2 <- 0x62
  PEEK MemoryTester.io_dram_wdata_3 <- 0x63
  PEEK MemoryTester.io_dram_wdata_4 <- 0x64
  PEEK MemoryTester.io_dram_wdata_5 <- 0x65
  PEEK MemoryTester.io_dram_wdata_6 <- 0x66
  PEEK MemoryTester.io_dram_wdata_7 <- 0x67
  PEEK MemoryTester.io_dram_wdata_8 <- 0x68
  PEEK MemoryTester.io_dram_wdata_9 <- 0x69
  PEEK MemoryTester.io_dram_wdata_10 <- 0x6a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x6b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x6c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x6d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x6e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x6f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x9
STEP 1 -> 641
[MultiChannelMemorySystem] currentClockCycle = 686
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 839
current clock cycle = 687
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 16
key = 836 size of data  = 16
key = 837 size of data  = 16
key = 838 size of data  = 16
key = 839 size of data  = 16
key = 896 size of data  = 0
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x346 is not aligned to the request size of 64
current clock cycle = 687
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0xe000
  POKE MemoryTester.io_interconnect_size <- 0x1c0
  POKE MemoryTester.io_interconnect_isWr <- 0x1
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x1
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x2
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x3
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x4
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x5
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x6
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x7
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x8
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x9
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xa
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xb
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xc
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xd
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xe
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x1
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x347
  PEEK MemoryTester.io_dram_wdata_0 <- 0x70
  PEEK MemoryTester.io_dram_wdata_1 <- 0x71
  PEEK MemoryTester.io_dram_wdata_2 <- 0x72
  PEEK MemoryTester.io_dram_wdata_3 <- 0x73
  PEEK MemoryTester.io_dram_wdata_4 <- 0x74
  PEEK MemoryTester.io_dram_wdata_5 <- 0x75
  PEEK MemoryTester.io_dram_wdata_6 <- 0x76
  PEEK MemoryTester.io_dram_wdata_7 <- 0x77
  PEEK MemoryTester.io_dram_wdata_8 <- 0x78
  PEEK MemoryTester.io_dram_wdata_9 <- 0x79
  PEEK MemoryTester.io_dram_wdata_10 <- 0x7a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x7b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x7c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x7d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x7e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x7f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xa
STEP 1 -> 642
[MultiChannelMemorySystem] currentClockCycle = 687
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
WARNING: address 0x347 is not aligned to the request size of 64
current clock cycle = 688
isWr: writing to addr = 896
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
current clock cycle = 688
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x10
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 16
key = 836 size of data  = 16
key = 837 size of data  = 16
key = 838 size of data  = 16
key = 839 size of data  = 16
key = 896 size of data  = 16
key = 897 size of data  = 0
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x11
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x12
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x13
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x14
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x15
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x17
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x18
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x19
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x1a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x1b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x1c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x1d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x1e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x380
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x1
  PEEK MemoryTester.io_dram_wdata_2 <- 0x2
  PEEK MemoryTester.io_dram_wdata_3 <- 0x3
  PEEK MemoryTester.io_dram_wdata_4 <- 0x4
  PEEK MemoryTester.io_dram_wdata_5 <- 0x5
  PEEK MemoryTester.io_dram_wdata_6 <- 0x6
  PEEK MemoryTester.io_dram_wdata_7 <- 0x7
  PEEK MemoryTester.io_dram_wdata_8 <- 0x8
  PEEK MemoryTester.io_dram_wdata_9 <- 0x9
  PEEK MemoryTester.io_dram_wdata_10 <- 0xa
  PEEK MemoryTester.io_dram_wdata_11 <- 0xb
  PEEK MemoryTester.io_dram_wdata_12 <- 0xc
  PEEK MemoryTester.io_dram_wdata_13 <- 0xd
  PEEK MemoryTester.io_dram_wdata_14 <- 0xe
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xb
STEP 1 -> 643
[MultiChannelMemorySystem] currentClockCycle = 688
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 897
current clock cycle = 689
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 16
key = 836 size of data  = 16
key = 837 size of data  = 16
key = 838 size of data  = 16
key = 839 size of data  = 16
key = 896 size of data  = 16
key = 897 size of data  = 16
key = 898 size of data  = 0
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
current clock cycle = 689
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x20
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x21
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x22
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x23
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x24
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x25
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x26
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x27
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x28
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x29
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x2a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x2b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x2c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x2d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x2e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x381
  PEEK MemoryTester.io_dram_wdata_0 <- 0x10
  PEEK MemoryTester.io_dram_wdata_1 <- 0x11
  PEEK MemoryTester.io_dram_wdata_2 <- 0x12
  PEEK MemoryTester.io_dram_wdata_3 <- 0x13
  PEEK MemoryTester.io_dram_wdata_4 <- 0x14
  PEEK MemoryTester.io_dram_wdata_5 <- 0x15
  PEEK MemoryTester.io_dram_wdata_6 <- 0x16
  PEEK MemoryTester.io_dram_wdata_7 <- 0x17
  PEEK MemoryTester.io_dram_wdata_8 <- 0x18
  PEEK MemoryTester.io_dram_wdata_9 <- 0x19
  PEEK MemoryTester.io_dram_wdata_10 <- 0x1a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x1b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x1c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x1d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x1e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xc
STEP 1 -> 644
[MultiChannelMemorySystem] currentClockCycle = 689
[Callback] write complete: 0 0x182 cycle=689
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 898
current clock cycle = 690
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 16
key = 836 size of data  = 16
key = 837 size of data  = 16
key = 838 size of data  = 16
key = 839 size of data  = 16
key = 896 size of data  = 16
key = 897 size of data  = 16
key = 898 size of data  = 16
key = 899 size of data  = 0
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x381 is not aligned to the request size of 64
current clock cycle = 690
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x30
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x31
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x32
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x33
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x34
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x35
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x36
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x37
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x38
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x39
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x3a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x3b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x3c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x3d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x3e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x3f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x382
  PEEK MemoryTester.io_dram_wdata_0 <- 0x20
  PEEK MemoryTester.io_dram_wdata_1 <- 0x21
  PEEK MemoryTester.io_dram_wdata_2 <- 0x22
  PEEK MemoryTester.io_dram_wdata_3 <- 0x23
  PEEK MemoryTester.io_dram_wdata_4 <- 0x24
  PEEK MemoryTester.io_dram_wdata_5 <- 0x25
  PEEK MemoryTester.io_dram_wdata_6 <- 0x26
  PEEK MemoryTester.io_dram_wdata_7 <- 0x27
  PEEK MemoryTester.io_dram_wdata_8 <- 0x28
  PEEK MemoryTester.io_dram_wdata_9 <- 0x29
  PEEK MemoryTester.io_dram_wdata_10 <- 0x2a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x2b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x2c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x2d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x2e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xd
STEP 1 -> 645
[MultiChannelMemorySystem] currentClockCycle = 690
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 899
current clock cycle = 692
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 16
key = 836 size of data  = 16
key = 837 size of data  = 16
key = 838 size of data  = 16
key = 839 size of data  = 16
key = 896 size of data  = 16
key = 897 size of data  = 16
key = 898 size of data  = 16
key = 899 size of data  = 16
key = 900 size of data  = 0
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x382 is not aligned to the request size of 64
current clock cycle = 692
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x40
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x41
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x42
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x43
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x44
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x45
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x46
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x47
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x48
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x49
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x4a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x4b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x4c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x4d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x4e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x4f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x383
  PEEK MemoryTester.io_dram_wdata_0 <- 0x30
  PEEK MemoryTester.io_dram_wdata_1 <- 0x31
  PEEK MemoryTester.io_dram_wdata_2 <- 0x32
  PEEK MemoryTester.io_dram_wdata_3 <- 0x33
  PEEK MemoryTester.io_dram_wdata_4 <- 0x34
  PEEK MemoryTester.io_dram_wdata_5 <- 0x35
  PEEK MemoryTester.io_dram_wdata_6 <- 0x36
  PEEK MemoryTester.io_dram_wdata_7 <- 0x37
  PEEK MemoryTester.io_dram_wdata_8 <- 0x38
  PEEK MemoryTester.io_dram_wdata_9 <- 0x39
  PEEK MemoryTester.io_dram_wdata_10 <- 0x3a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x3b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x3c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x3d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x3e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x3f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xe
STEP 1 -> 646
[MultiChannelMemorySystem] currentClockCycle = 692
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 900
current clock cycle = 693
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 16
key = 836 size of data  = 16
key = 837 size of data  = 16
key = 838 size of data  = 16
key = 839 size of data  = 16
key = 896 size of data  = 16
key = 897 size of data  = 16
key = 898 size of data  = 16
key = 899 size of data  = 16
key = 900 size of data  = 16
key = 901 size of data  = 0
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x383 is not aligned to the request size of 64
current clock cycle = 693
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x50
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x51
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x52
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x53
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x54
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x55
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x56
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x57
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x58
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x59
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x5a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x5b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x5c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x5d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x5e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x5f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x384
  PEEK MemoryTester.io_dram_wdata_0 <- 0x40
  PEEK MemoryTester.io_dram_wdata_1 <- 0x41
  PEEK MemoryTester.io_dram_wdata_2 <- 0x42
  PEEK MemoryTester.io_dram_wdata_3 <- 0x43
  PEEK MemoryTester.io_dram_wdata_4 <- 0x44
  PEEK MemoryTester.io_dram_wdata_5 <- 0x45
  PEEK MemoryTester.io_dram_wdata_6 <- 0x46
  PEEK MemoryTester.io_dram_wdata_7 <- 0x47
  PEEK MemoryTester.io_dram_wdata_8 <- 0x48
  PEEK MemoryTester.io_dram_wdata_9 <- 0x49
  PEEK MemoryTester.io_dram_wdata_10 <- 0x4a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x4b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x4c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x4d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x4e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x4f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0xf
STEP 1 -> 647
[MultiChannelMemorySystem] currentClockCycle = 693
[Callback] write complete: 0 0x183 cycle=693
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 901
current clock cycle = 694
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 16
key = 836 size of data  = 16
key = 837 size of data  = 16
key = 838 size of data  = 16
key = 839 size of data  = 16
key = 896 size of data  = 16
key = 897 size of data  = 16
key = 898 size of data  = 16
key = 899 size of data  = 16
key = 900 size of data  = 16
key = 901 size of data  = 16
key = 902 size of data  = 0
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x384 is not aligned to the request size of 64
current clock cycle = 694
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x60
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x61
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x62
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x63
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x64
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x65
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x66
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x67
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x68
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x69
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x6a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x6b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x6c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x6d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x6e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x6f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x385
  PEEK MemoryTester.io_dram_wdata_0 <- 0x50
  PEEK MemoryTester.io_dram_wdata_1 <- 0x51
  PEEK MemoryTester.io_dram_wdata_2 <- 0x52
  PEEK MemoryTester.io_dram_wdata_3 <- 0x53
  PEEK MemoryTester.io_dram_wdata_4 <- 0x54
  PEEK MemoryTester.io_dram_wdata_5 <- 0x55
  PEEK MemoryTester.io_dram_wdata_6 <- 0x56
  PEEK MemoryTester.io_dram_wdata_7 <- 0x57
  PEEK MemoryTester.io_dram_wdata_8 <- 0x58
  PEEK MemoryTester.io_dram_wdata_9 <- 0x59
  PEEK MemoryTester.io_dram_wdata_10 <- 0x5a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x5b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x5c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x5d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x5e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x5f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x0
STEP 1 -> 648
[MultiChannelMemorySystem] currentClockCycle = 694
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 902
current clock cycle = 695
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 16
key = 836 size of data  = 16
key = 837 size of data  = 16
key = 838 size of data  = 16
key = 839 size of data  = 16
key = 896 size of data  = 16
key = 897 size of data  = 16
key = 898 size of data  = 16
key = 899 size of data  = 16
key = 900 size of data  = 16
key = 901 size of data  = 16
key = 902 size of data  = 16
key = 960 size of data  = 0
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x385 is not aligned to the request size of 64
current clock cycle = 695
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0xf000
  POKE MemoryTester.io_interconnect_size <- 0xc0
  POKE MemoryTester.io_interconnect_isWr <- 0x1
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x1
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x2
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x3
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x4
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x5
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x6
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x7
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x8
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x9
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xa
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xb
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xc
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xd
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xe
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x1
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x386
  PEEK MemoryTester.io_dram_wdata_0 <- 0x60
  PEEK MemoryTester.io_dram_wdata_1 <- 0x61
  PEEK MemoryTester.io_dram_wdata_2 <- 0x62
  PEEK MemoryTester.io_dram_wdata_3 <- 0x63
  PEEK MemoryTester.io_dram_wdata_4 <- 0x64
  PEEK MemoryTester.io_dram_wdata_5 <- 0x65
  PEEK MemoryTester.io_dram_wdata_6 <- 0x66
  PEEK MemoryTester.io_dram_wdata_7 <- 0x67
  PEEK MemoryTester.io_dram_wdata_8 <- 0x68
  PEEK MemoryTester.io_dram_wdata_9 <- 0x69
  PEEK MemoryTester.io_dram_wdata_10 <- 0x6a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x6b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x6c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x6d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x6e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x6f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x1
STEP 1 -> 649
[MultiChannelMemorySystem] currentClockCycle = 695
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 960
current clock cycle = 696
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 16
key = 836 size of data  = 16
key = 837 size of data  = 16
key = 838 size of data  = 16
key = 839 size of data  = 16
key = 896 size of data  = 16
key = 897 size of data  = 16
key = 898 size of data  = 16
key = 899 size of data  = 16
key = 900 size of data  = 16
key = 901 size of data  = 16
key = 902 size of data  = 16
key = 960 size of data  = 16
key = 961 size of data  = 0
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x386 is not aligned to the request size of 64
current clock cycle = 696
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x10
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x11
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x12
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x13
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x14
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x15
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x17
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x18
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x19
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x1a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x1b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x1c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x1d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x1e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x3c0
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x1
  PEEK MemoryTester.io_dram_wdata_2 <- 0x2
  PEEK MemoryTester.io_dram_wdata_3 <- 0x3
  PEEK MemoryTester.io_dram_wdata_4 <- 0x4
  PEEK MemoryTester.io_dram_wdata_5 <- 0x5
  PEEK MemoryTester.io_dram_wdata_6 <- 0x6
  PEEK MemoryTester.io_dram_wdata_7 <- 0x7
  PEEK MemoryTester.io_dram_wdata_8 <- 0x8
  PEEK MemoryTester.io_dram_wdata_9 <- 0x9
  PEEK MemoryTester.io_dram_wdata_10 <- 0xa
  PEEK MemoryTester.io_dram_wdata_11 <- 0xb
  PEEK MemoryTester.io_dram_wdata_12 <- 0xc
  PEEK MemoryTester.io_dram_wdata_13 <- 0xd
  PEEK MemoryTester.io_dram_wdata_14 <- 0xe
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x2
STEP 1 -> 650
[MultiChannelMemorySystem] currentClockCycle = 696
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 961
current clock cycle = 697
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 16
key = 836 size of data  = 16
key = 837 size of data  = 16
key = 838 size of data  = 16
key = 839 size of data  = 16
key = 896 size of data  = 16
key = 897 size of data  = 16
key = 898 size of data  = 16
key = 899 size of data  = 16
key = 900 size of data  = 16
key = 901 size of data  = 16
key = 902 size of data  = 16
key = 960 size of data  = 16
key = 961 size of data  = 16
key = 962 size of data  = 0
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
current clock cycle = 697
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x20
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x21
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x22
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x23
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x24
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x25
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x26
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x27
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x28
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x29
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x2a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x2b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x2c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x2d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x2e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x3c1
  PEEK MemoryTester.io_dram_wdata_0 <- 0x10
  PEEK MemoryTester.io_dram_wdata_1 <- 0x11
  PEEK MemoryTester.io_dram_wdata_2 <- 0x12
  PEEK MemoryTester.io_dram_wdata_3 <- 0x13
  PEEK MemoryTester.io_dram_wdata_4 <- 0x14
  PEEK MemoryTester.io_dram_wdata_5 <- 0x15
  PEEK MemoryTester.io_dram_wdata_6 <- 0x16
  PEEK MemoryTester.io_dram_wdata_7 <- 0x17
  PEEK MemoryTester.io_dram_wdata_8 <- 0x18
  PEEK MemoryTester.io_dram_wdata_9 <- 0x19
  PEEK MemoryTester.io_dram_wdata_10 <- 0x1a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x1b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x1c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x1d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x1e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x3
STEP 1 -> 651
[MultiChannelMemorySystem] currentClockCycle = 697
[Callback] write complete: 0 0x184 cycle=697
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 962
current clock cycle = 698
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 16
key = 836 size of data  = 16
key = 837 size of data  = 16
key = 838 size of data  = 16
key = 839 size of data  = 16
key = 896 size of data  = 16
key = 897 size of data  = 16
key = 898 size of data  = 16
key = 899 size of data  = 16
key = 900 size of data  = 16
key = 901 size of data  = 16
key = 902 size of data  = 16
key = 960 size of data  = 16
key = 961 size of data  = 16
key = 962 size of data  = 16
key = 1024 size of data  = 0
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x3c1 is not aligned to the request size of 64
current clock cycle = 698
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0x10000
  POKE MemoryTester.io_interconnect_size <- 0x140
  POKE MemoryTester.io_interconnect_isWr <- 0x1
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x0
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x1
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x2
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x3
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x4
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x5
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x6
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x7
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x8
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x9
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xa
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xb
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xc
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xd
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xe
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xf
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x1
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x3c2
  PEEK MemoryTester.io_dram_wdata_0 <- 0x20
  PEEK MemoryTester.io_dram_wdata_1 <- 0x21
  PEEK MemoryTester.io_dram_wdata_2 <- 0x22
  PEEK MemoryTester.io_dram_wdata_3 <- 0x23
  PEEK MemoryTester.io_dram_wdata_4 <- 0x24
  PEEK MemoryTester.io_dram_wdata_5 <- 0x25
  PEEK MemoryTester.io_dram_wdata_6 <- 0x26
  PEEK MemoryTester.io_dram_wdata_7 <- 0x27
  PEEK MemoryTester.io_dram_wdata_8 <- 0x28
  PEEK MemoryTester.io_dram_wdata_9 <- 0x29
  PEEK MemoryTester.io_dram_wdata_10 <- 0x2a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x2b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x2c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x2d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x2e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x4
STEP 1 -> 652
[MultiChannelMemorySystem] currentClockCycle = 698
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 1024
current clock cycle = 699
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 16
key = 836 size of data  = 16
key = 837 size of data  = 16
key = 838 size of data  = 16
key = 839 size of data  = 16
key = 896 size of data  = 16
key = 897 size of data  = 16
key = 898 size of data  = 16
key = 899 size of data  = 16
key = 900 size of data  = 16
key = 901 size of data  = 16
key = 902 size of data  = 16
key = 960 size of data  = 16
key = 961 size of data  = 16
key = 962 size of data  = 16
key = 1024 size of data  = 16
key = 1025 size of data  = 0
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x3c2 is not aligned to the request size of 64
current clock cycle = 699
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x10
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x11
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x12
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x13
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x14
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x15
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x16
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x17
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x18
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x19
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x1a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x1b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x1c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x1d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x1e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x400
  PEEK MemoryTester.io_dram_wdata_0 <- 0x0
  PEEK MemoryTester.io_dram_wdata_1 <- 0x1
  PEEK MemoryTester.io_dram_wdata_2 <- 0x2
  PEEK MemoryTester.io_dram_wdata_3 <- 0x3
  PEEK MemoryTester.io_dram_wdata_4 <- 0x4
  PEEK MemoryTester.io_dram_wdata_5 <- 0x5
  PEEK MemoryTester.io_dram_wdata_6 <- 0x6
  PEEK MemoryTester.io_dram_wdata_7 <- 0x7
  PEEK MemoryTester.io_dram_wdata_8 <- 0x8
  PEEK MemoryTester.io_dram_wdata_9 <- 0x9
  PEEK MemoryTester.io_dram_wdata_10 <- 0xa
  PEEK MemoryTester.io_dram_wdata_11 <- 0xb
  PEEK MemoryTester.io_dram_wdata_12 <- 0xc
  PEEK MemoryTester.io_dram_wdata_13 <- 0xd
  PEEK MemoryTester.io_dram_wdata_14 <- 0xe
  PEEK MemoryTester.io_dram_wdata_15 <- 0xf
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x5
STEP 1 -> 653
[MultiChannelMemorySystem] currentClockCycle = 699
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 1025
current clock cycle = 700
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 16
key = 836 size of data  = 16
key = 837 size of data  = 16
key = 838 size of data  = 16
key = 839 size of data  = 16
key = 896 size of data  = 16
key = 897 size of data  = 16
key = 898 size of data  = 16
key = 899 size of data  = 16
key = 900 size of data  = 16
key = 901 size of data  = 16
key = 902 size of data  = 16
key = 960 size of data  = 16
key = 961 size of data  = 16
key = 962 size of data  = 16
key = 1024 size of data  = 16
key = 1025 size of data  = 16
key = 1026 size of data  = 0
key = 1027 size of data  = 0
key = 1028 size of data  = 0
current clock cycle = 700
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x20
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x21
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x22
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x23
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x24
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x25
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x26
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x27
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x28
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x29
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x2a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x2b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x2c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x2d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x2e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x401
  PEEK MemoryTester.io_dram_wdata_0 <- 0x10
  PEEK MemoryTester.io_dram_wdata_1 <- 0x11
  PEEK MemoryTester.io_dram_wdata_2 <- 0x12
  PEEK MemoryTester.io_dram_wdata_3 <- 0x13
  PEEK MemoryTester.io_dram_wdata_4 <- 0x14
  PEEK MemoryTester.io_dram_wdata_5 <- 0x15
  PEEK MemoryTester.io_dram_wdata_6 <- 0x16
  PEEK MemoryTester.io_dram_wdata_7 <- 0x17
  PEEK MemoryTester.io_dram_wdata_8 <- 0x18
  PEEK MemoryTester.io_dram_wdata_9 <- 0x19
  PEEK MemoryTester.io_dram_wdata_10 <- 0x1a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x1b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x1c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x1d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x1e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x1f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x6
STEP 1 -> 654
[MultiChannelMemorySystem] currentClockCycle = 700
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 1026
current clock cycle = 701
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 16
key = 836 size of data  = 16
key = 837 size of data  = 16
key = 838 size of data  = 16
key = 839 size of data  = 16
key = 896 size of data  = 16
key = 897 size of data  = 16
key = 898 size of data  = 16
key = 899 size of data  = 16
key = 900 size of data  = 16
key = 901 size of data  = 16
key = 902 size of data  = 16
key = 960 size of data  = 16
key = 961 size of data  = 16
key = 962 size of data  = 16
key = 1024 size of data  = 16
key = 1025 size of data  = 16
key = 1026 size of data  = 16
key = 1027 size of data  = 0
key = 1028 size of data  = 0
WARNING: address 0x401 is not aligned to the request size of 64
current clock cycle = 701
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x30
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x31
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x32
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x33
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x34
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x35
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x36
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x37
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x38
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x39
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x3a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x3b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x3c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x3d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x3e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x3f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x402
  PEEK MemoryTester.io_dram_wdata_0 <- 0x20
  PEEK MemoryTester.io_dram_wdata_1 <- 0x21
  PEEK MemoryTester.io_dram_wdata_2 <- 0x22
  PEEK MemoryTester.io_dram_wdata_3 <- 0x23
  PEEK MemoryTester.io_dram_wdata_4 <- 0x24
  PEEK MemoryTester.io_dram_wdata_5 <- 0x25
  PEEK MemoryTester.io_dram_wdata_6 <- 0x26
  PEEK MemoryTester.io_dram_wdata_7 <- 0x27
  PEEK MemoryTester.io_dram_wdata_8 <- 0x28
  PEEK MemoryTester.io_dram_wdata_9 <- 0x29
  PEEK MemoryTester.io_dram_wdata_10 <- 0x2a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x2b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x2c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x2d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x2e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x2f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x7
STEP 1 -> 655
[MultiChannelMemorySystem] currentClockCycle = 701
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 1027
current clock cycle = 702
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 16
key = 836 size of data  = 16
key = 837 size of data  = 16
key = 838 size of data  = 16
key = 839 size of data  = 16
key = 896 size of data  = 16
key = 897 size of data  = 16
key = 898 size of data  = 16
key = 899 size of data  = 16
key = 900 size of data  = 16
key = 901 size of data  = 16
key = 902 size of data  = 16
key = 960 size of data  = 16
key = 961 size of data  = 16
key = 962 size of data  = 16
key = 1024 size of data  = 16
key = 1025 size of data  = 16
key = 1026 size of data  = 16
key = 1027 size of data  = 16
key = 1028 size of data  = 0
WARNING: address 0x402 is not aligned to the request size of 64
current clock cycle = 702
  POKE MemoryTester.io_interconnect_wdata_0 <- 0x40
  POKE MemoryTester.io_interconnect_wdata_1 <- 0x41
  POKE MemoryTester.io_interconnect_wdata_2 <- 0x42
  POKE MemoryTester.io_interconnect_wdata_3 <- 0x43
  POKE MemoryTester.io_interconnect_wdata_4 <- 0x44
  POKE MemoryTester.io_interconnect_wdata_5 <- 0x45
  POKE MemoryTester.io_interconnect_wdata_6 <- 0x46
  POKE MemoryTester.io_interconnect_wdata_7 <- 0x47
  POKE MemoryTester.io_interconnect_wdata_8 <- 0x48
  POKE MemoryTester.io_interconnect_wdata_9 <- 0x49
  POKE MemoryTester.io_interconnect_wdata_10 <- 0x4a
  POKE MemoryTester.io_interconnect_wdata_11 <- 0x4b
  POKE MemoryTester.io_interconnect_wdata_12 <- 0x4c
  POKE MemoryTester.io_interconnect_wdata_13 <- 0x4d
  POKE MemoryTester.io_interconnect_wdata_14 <- 0x4e
  POKE MemoryTester.io_interconnect_wdata_15 <- 0x4f
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x403
  PEEK MemoryTester.io_dram_wdata_0 <- 0x30
  PEEK MemoryTester.io_dram_wdata_1 <- 0x31
  PEEK MemoryTester.io_dram_wdata_2 <- 0x32
  PEEK MemoryTester.io_dram_wdata_3 <- 0x33
  PEEK MemoryTester.io_dram_wdata_4 <- 0x34
  PEEK MemoryTester.io_dram_wdata_5 <- 0x35
  PEEK MemoryTester.io_dram_wdata_6 <- 0x36
  PEEK MemoryTester.io_dram_wdata_7 <- 0x37
  PEEK MemoryTester.io_dram_wdata_8 <- 0x38
  PEEK MemoryTester.io_dram_wdata_9 <- 0x39
  PEEK MemoryTester.io_dram_wdata_10 <- 0x3a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x3b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x3c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x3d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x3e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x3f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x8
STEP 1 -> 656
[MultiChannelMemorySystem] currentClockCycle = 702
[Callback] write complete: 0 0xc0 cycle=702
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
isWr: writing to addr = 1028
current clock cycle = 703
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 64 size of data  = 16
key = 65 size of data  = 16
key = 66 size of data  = 16
key = 67 size of data  = 16
key = 68 size of data  = 16
key = 128 size of data  = 16
key = 129 size of data  = 16
key = 130 size of data  = 16
key = 131 size of data  = 16
key = 132 size of data  = 16
key = 133 size of data  = 16
key = 134 size of data  = 16
key = 135 size of data  = 16
key = 136 size of data  = 16
key = 137 size of data  = 16
key = 192 size of data  = 16
key = 193 size of data  = 16
key = 194 size of data  = 16
key = 195 size of data  = 16
key = 196 size of data  = 16
key = 197 size of data  = 16
key = 256 size of data  = 16
key = 257 size of data  = 16
key = 258 size of data  = 16
key = 320 size of data  = 16
key = 321 size of data  = 16
key = 322 size of data  = 16
key = 323 size of data  = 16
key = 324 size of data  = 16
key = 325 size of data  = 16
key = 326 size of data  = 16
key = 327 size of data  = 16
key = 384 size of data  = 16
key = 385 size of data  = 16
key = 386 size of data  = 16
key = 387 size of data  = 16
key = 388 size of data  = 16
key = 389 size of data  = 16
key = 390 size of data  = 16
key = 448 size of data  = 16
key = 449 size of data  = 16
key = 512 size of data  = 16
key = 513 size of data  = 16
key = 514 size of data  = 16
key = 515 size of data  = 16
key = 516 size of data  = 16
key = 517 size of data  = 16
key = 576 size of data  = 16
key = 577 size of data  = 16
key = 578 size of data  = 16
key = 579 size of data  = 16
key = 580 size of data  = 16
key = 581 size of data  = 16
key = 640 size of data  = 16
key = 641 size of data  = 16
key = 642 size of data  = 16
key = 643 size of data  = 16
key = 644 size of data  = 16
key = 645 size of data  = 16
key = 704 size of data  = 16
key = 705 size of data  = 16
key = 706 size of data  = 16
key = 707 size of data  = 16
key = 708 size of data  = 16
key = 709 size of data  = 16
key = 710 size of data  = 16
key = 768 size of data  = 16
key = 769 size of data  = 16
key = 770 size of data  = 16
key = 771 size of data  = 16
key = 772 size of data  = 16
key = 773 size of data  = 16
key = 774 size of data  = 16
key = 775 size of data  = 16
key = 832 size of data  = 16
key = 833 size of data  = 16
key = 834 size of data  = 16
key = 835 size of data  = 16
key = 836 size of data  = 16
key = 837 size of data  = 16
key = 838 size of data  = 16
key = 839 size of data  = 16
key = 896 size of data  = 16
key = 897 size of data  = 16
key = 898 size of data  = 16
key = 899 size of data  = 16
key = 900 size of data  = 16
key = 901 size of data  = 16
key = 902 size of data  = 16
key = 960 size of data  = 16
key = 961 size of data  = 16
key = 962 size of data  = 16
key = 1024 size of data  = 16
key = 1025 size of data  = 16
key = 1026 size of data  = 16
key = 1027 size of data  = 16
key = 1028 size of data  = 16
WARNING: address 0x403 is not aligned to the request size of 64
current clock cycle = 703
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x404
  PEEK MemoryTester.io_dram_wdata_0 <- 0x40
  PEEK MemoryTester.io_dram_wdata_1 <- 0x41
  PEEK MemoryTester.io_dram_wdata_2 <- 0x42
  PEEK MemoryTester.io_dram_wdata_3 <- 0x43
  PEEK MemoryTester.io_dram_wdata_4 <- 0x44
  PEEK MemoryTester.io_dram_wdata_5 <- 0x45
  PEEK MemoryTester.io_dram_wdata_6 <- 0x46
  PEEK MemoryTester.io_dram_wdata_7 <- 0x47
  PEEK MemoryTester.io_dram_wdata_8 <- 0x48
  PEEK MemoryTester.io_dram_wdata_9 <- 0x49
  PEEK MemoryTester.io_dram_wdata_10 <- 0x4a
  PEEK MemoryTester.io_dram_wdata_11 <- 0x4b
  PEEK MemoryTester.io_dram_wdata_12 <- 0x4c
  PEEK MemoryTester.io_dram_wdata_13 <- 0x4d
  PEEK MemoryTester.io_dram_wdata_14 <- 0x4e
  PEEK MemoryTester.io_dram_wdata_15 <- 0x4f
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x9
STEP 1 -> 657
[MultiChannelMemorySystem] currentClockCycle = 703
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
WARNING: address 0x404 is not aligned to the request size of 64
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 658
[MultiChannelMemorySystem] currentClockCycle = 704
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 659
[MultiChannelMemorySystem] currentClockCycle = 705
[Callback] write complete: 0 0xc1 cycle=706
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 660
[MultiChannelMemorySystem] currentClockCycle = 707
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 661
[MultiChannelMemorySystem] currentClockCycle = 708
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 662
[MultiChannelMemorySystem] currentClockCycle = 709
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 663
[MultiChannelMemorySystem] currentClockCycle = 710
[Callback] write complete: 0 0xc2 cycle=710
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 664
[MultiChannelMemorySystem] currentClockCycle = 711
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 665
[MultiChannelMemorySystem] currentClockCycle = 712
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 666
[MultiChannelMemorySystem] currentClockCycle = 713
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 667
[MultiChannelMemorySystem] currentClockCycle = 714
[Callback] write complete: 0 0xc3 cycle=714
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 668
[MultiChannelMemorySystem] currentClockCycle = 715
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 669
[MultiChannelMemorySystem] currentClockCycle = 716
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 670
[MultiChannelMemorySystem] currentClockCycle = 717
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 671
[MultiChannelMemorySystem] currentClockCycle = 718
[Callback] write complete: 0 0xc4 cycle=718
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 672
[MultiChannelMemorySystem] currentClockCycle = 719
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 673
[MultiChannelMemorySystem] currentClockCycle = 720
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 674
[MultiChannelMemorySystem] currentClockCycle = 722
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 675
[MultiChannelMemorySystem] currentClockCycle = 723
[Callback] write complete: 0 0x140 cycle=723
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 676
[MultiChannelMemorySystem] currentClockCycle = 724
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 677
[MultiChannelMemorySystem] currentClockCycle = 725
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 678
[MultiChannelMemorySystem] currentClockCycle = 726
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 679
[MultiChannelMemorySystem] currentClockCycle = 727
[Callback] write complete: 0 0x141 cycle=727
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 680
[MultiChannelMemorySystem] currentClockCycle = 728
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 681
[MultiChannelMemorySystem] currentClockCycle = 729
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 682
[MultiChannelMemorySystem] currentClockCycle = 730
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 683
[MultiChannelMemorySystem] currentClockCycle = 731
[Callback] write complete: 0 0x142 cycle=731
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 684
[MultiChannelMemorySystem] currentClockCycle = 732
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 685
[MultiChannelMemorySystem] currentClockCycle = 733
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 686
[MultiChannelMemorySystem] currentClockCycle = 734
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 687
[MultiChannelMemorySystem] currentClockCycle = 735
[Callback] write complete: 0 0x143 cycle=735
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 688
[MultiChannelMemorySystem] currentClockCycle = 737
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 689
[MultiChannelMemorySystem] currentClockCycle = 738
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 690
[MultiChannelMemorySystem] currentClockCycle = 739
[Callback] write complete: 0 0x144 cycle=739
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 691
[MultiChannelMemorySystem] currentClockCycle = 740
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 692
[MultiChannelMemorySystem] currentClockCycle = 741
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 693
[MultiChannelMemorySystem] currentClockCycle = 742
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 694
[MultiChannelMemorySystem] currentClockCycle = 743
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 695
[MultiChannelMemorySystem] currentClockCycle = 744
[Callback] write complete: 0 0x1c0 cycle=744
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 696
[MultiChannelMemorySystem] currentClockCycle = 745
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 697
[MultiChannelMemorySystem] currentClockCycle = 746
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 698
[MultiChannelMemorySystem] currentClockCycle = 747
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 699
[MultiChannelMemorySystem] currentClockCycle = 748
[Callback] write complete: 0 0x1c1 cycle=748
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 700
[MultiChannelMemorySystem] currentClockCycle = 749
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 701
[MultiChannelMemorySystem] currentClockCycle = 750
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 702
[MultiChannelMemorySystem] currentClockCycle = 752
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 703
[MultiChannelMemorySystem] currentClockCycle = 753
[Callback] write complete: 0 0x185 cycle=753
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 704
[MultiChannelMemorySystem] currentClockCycle = 754
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 705
[MultiChannelMemorySystem] currentClockCycle = 755
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 706
[MultiChannelMemorySystem] currentClockCycle = 756
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 707
[MultiChannelMemorySystem] currentClockCycle = 757
[Callback] write complete: 0 0x186 cycle=757
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 708
[MultiChannelMemorySystem] currentClockCycle = 758
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 709
[MultiChannelMemorySystem] currentClockCycle = 759
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 710
[MultiChannelMemorySystem] currentClockCycle = 760
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 711
[MultiChannelMemorySystem] currentClockCycle = 761
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 712
[MultiChannelMemorySystem] currentClockCycle = 762
[Callback] write complete: 0 0x200 cycle=762
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 713
[MultiChannelMemorySystem] currentClockCycle = 763
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 714
[MultiChannelMemorySystem] currentClockCycle = 764
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 715
[MultiChannelMemorySystem] currentClockCycle = 765
[Callback] write complete: 0 0x201 cycle=766
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 716
[MultiChannelMemorySystem] currentClockCycle = 767
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 717
[MultiChannelMemorySystem] currentClockCycle = 768
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 718
[MultiChannelMemorySystem] currentClockCycle = 769
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 719
[MultiChannelMemorySystem] currentClockCycle = 770
[Callback] write complete: 0 0x202 cycle=770
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 720
[MultiChannelMemorySystem] currentClockCycle = 771
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 721
[MultiChannelMemorySystem] currentClockCycle = 772
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 722
[MultiChannelMemorySystem] currentClockCycle = 773
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 723
[MultiChannelMemorySystem] currentClockCycle = 774
[Callback] write complete: 0 0x203 cycle=774
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 724
[MultiChannelMemorySystem] currentClockCycle = 775
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 725
[MultiChannelMemorySystem] currentClockCycle = 776
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
[30m[42mPASS: Multiple multi-burst write[0m
RAN 725 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 4 s, completed Oct 31, 2016 4:31:46 AM[0m
Copying system configurations to generated folder
CLASSPATH=../target/scala-2.11/classes:$CLASSPATH sbt "; run-main plasticine.templates.MemoryUnitTest  end  --targetDir /home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/generated/MemoryUnitTest/ --test --backend v"
Invoking Chisel...
