// Seed: 2889065704
module module_0 #(
    parameter id_2 = 32'd73,
    parameter id_3 = 32'd21,
    parameter id_4 = 32'd19,
    parameter id_5 = 32'd84
) (
    input logic _id_2,
    output _id_3,
    input _id_4,
    output _id_5,
    input id_6,
    output logic id_7
);
  logic id_8;
  always id_1 = id_6;
  logic [""] id_9;
  initial id_6 = 1;
  type_17(
      (id_3),
      id_8 - id_4,
      1,
      id_5,
      1,
      1,
      id_4[1'b0 : (id_2[{
        id_4==1, id_5, (id_3?1 : 1), 1, id_2, 1, 1, 1
      }])]
  );
  logic id_10;
  logic id_11;
  assign id_1 = id_8;
  id_12(
      1, id_5, 1, id_7, id_6
  );
  logic id_13;
  initial id_12 <= 1;
  assign id_4 = id_8;
  assign id_9 = 1'b0;
  assign id_3 = id_8;
  type_20(
      id_4, id_2, 1, id_12 + 1'b0
  );
endmodule
`resetall
module module_1;
  type_5(
      .id_0(1'b0),
      .id_1(id_1),
      .id_2(SystemTFIdentifier),
      .id_3(id_1),
      .id_4(1'b0),
      .id_5(id_1),
      .id_6(id_1),
      .id_7(1),
      .id_8(id_1),
      .id_9(1'd0),
      .id_10(id_1),
      .id_11(id_1),
      .id_12(1),
      .id_13(id_1)
  );
  logic id_2;
  type_7 id_3 (1);
  assign id_2 = id_1;
  type_8(
      id_1, id_1, 1, id_1.id_2[1'h0], id_2.id_4 && 1, id_4
  );
endmodule
