// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgInput_data_dout,
        imgInput_data_num_data_valid,
        imgInput_data_fifo_cap,
        imgInput_data_empty_n,
        imgInput_data_read,
        imgOutput_data_din,
        imgOutput_data_num_data_valid,
        imgOutput_data_fifo_cap,
        imgOutput_data_full_n,
        imgOutput_data_write,
        add17_i_i_cast,
        buf_6_address0,
        buf_6_ce0,
        buf_6_q0,
        buf_6_address1,
        buf_6_ce1,
        buf_6_we1,
        buf_6_d1,
        buf_r_address0,
        buf_r_ce0,
        buf_r_q0,
        buf_r_address1,
        buf_r_ce1,
        buf_r_we1,
        buf_r_d1,
        buf_1_address0,
        buf_1_ce0,
        buf_1_q0,
        buf_1_address1,
        buf_1_ce1,
        buf_1_we1,
        buf_1_d1,
        buf_2_address0,
        buf_2_ce0,
        buf_2_q0,
        buf_2_address1,
        buf_2_ce1,
        buf_2_we1,
        buf_2_d1,
        buf_3_address0,
        buf_3_ce0,
        buf_3_q0,
        buf_3_address1,
        buf_3_ce1,
        buf_3_we1,
        buf_3_d1,
        buf_4_address0,
        buf_4_ce0,
        buf_4_q0,
        buf_4_address1,
        buf_4_ce1,
        buf_4_we1,
        buf_4_d1,
        buf_5_address0,
        buf_5_ce0,
        buf_5_q0,
        buf_5_address1,
        buf_5_ce1,
        buf_5_we1,
        buf_5_d1,
        row_ind_21,
        row_ind_20,
        row_ind_19,
        row_ind_18,
        row_ind_17,
        row_ind_16,
        row_ind_15,
        sub_i274_i_i_cast,
        spec_select3216,
        spec_select3220,
        spec_select3224,
        spec_select3228,
        spec_select3232,
        spec_select3236,
        spec_select3240,
        exp_lut_sigma_color_1_address0,
        exp_lut_sigma_color_1_ce0,
        exp_lut_sigma_color_1_q0,
        exp_lut_sigma_color_address0,
        exp_lut_sigma_color_ce0,
        exp_lut_sigma_color_q0,
        exp_lut_sigma_color_3_address0,
        exp_lut_sigma_color_3_ce0,
        exp_lut_sigma_color_3_q0,
        exp_lut_sigma_color_2_address0,
        exp_lut_sigma_color_2_ce0,
        exp_lut_sigma_color_2_q0,
        exp_lut_sigma_color_4_address0,
        exp_lut_sigma_color_4_ce0,
        exp_lut_sigma_color_4_q0,
        exp_lut_sigma_color_5_address0,
        exp_lut_sigma_color_5_ce0,
        exp_lut_sigma_color_5_q0,
        exp_lut_sigma_color_7_address0,
        exp_lut_sigma_color_7_ce0,
        exp_lut_sigma_color_7_q0,
        exp_lut_sigma_color_6_address0,
        exp_lut_sigma_color_6_ce0,
        exp_lut_sigma_color_6_q0,
        exp_lut_sigma_color_8_address0,
        exp_lut_sigma_color_8_ce0,
        exp_lut_sigma_color_8_q0,
        exp_lut_sigma_color_9_address0,
        exp_lut_sigma_color_9_ce0,
        exp_lut_sigma_color_9_q0,
        exp_lut_sigma_color_10_address0,
        exp_lut_sigma_color_10_ce0,
        exp_lut_sigma_color_10_q0,
        exp_lut_sigma_color_11_address0,
        exp_lut_sigma_color_11_ce0,
        exp_lut_sigma_color_11_q0,
        exp_lut_sigma_color_13_address0,
        exp_lut_sigma_color_13_ce0,
        exp_lut_sigma_color_13_q0,
        exp_lut_sigma_color_12_address0,
        exp_lut_sigma_color_12_ce0,
        exp_lut_sigma_color_12_q0,
        exp_lut_sigma_color_14_address0,
        exp_lut_sigma_color_14_ce0,
        exp_lut_sigma_color_14_q0,
        exp_lut_sigma_color_15_address0,
        exp_lut_sigma_color_15_ce0,
        exp_lut_sigma_color_15_q0,
        exp_lut_sigma_color_16_address0,
        exp_lut_sigma_color_16_ce0,
        exp_lut_sigma_color_16_q0,
        exp_lut_sigma_color_18_address0,
        exp_lut_sigma_color_18_ce0,
        exp_lut_sigma_color_18_q0,
        exp_lut_sigma_color_17_address0,
        exp_lut_sigma_color_17_ce0,
        exp_lut_sigma_color_17_q0,
        exp_lut_sigma_color_19_address0,
        exp_lut_sigma_color_19_ce0,
        exp_lut_sigma_color_19_q0,
        exp_lut_sigma_color_20_address0,
        exp_lut_sigma_color_20_ce0,
        exp_lut_sigma_color_20_q0,
        exp_lut_sigma_color_21_address0,
        exp_lut_sigma_color_21_ce0,
        exp_lut_sigma_color_21_q0,
        exp_lut_sigma_color_22_address0,
        exp_lut_sigma_color_22_ce0,
        exp_lut_sigma_color_22_q0,
        exp_lut_sigma_color_24_address0,
        exp_lut_sigma_color_24_ce0,
        exp_lut_sigma_color_24_q0,
        exp_lut_sigma_color_23_address0,
        exp_lut_sigma_color_23_ce0,
        exp_lut_sigma_color_23_q0,
        exp_lut_sigma_color_25_address0,
        exp_lut_sigma_color_25_ce0,
        exp_lut_sigma_color_25_q0,
        exp_lut_sigma_color_26_address0,
        exp_lut_sigma_color_26_ce0,
        exp_lut_sigma_color_26_q0,
        exp_lut_sigma_color_27_address0,
        exp_lut_sigma_color_27_ce0,
        exp_lut_sigma_color_27_q0,
        imgwidth,
        cmp_i_i65_i_i,
        grp_fu_1139_p_din0,
        grp_fu_1139_p_dout0,
        grp_fu_1139_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] imgInput_data_dout;
input  [1:0] imgInput_data_num_data_valid;
input  [1:0] imgInput_data_fifo_cap;
input   imgInput_data_empty_n;
output   imgInput_data_read;
output  [23:0] imgOutput_data_din;
input  [1:0] imgOutput_data_num_data_valid;
input  [1:0] imgOutput_data_fifo_cap;
input   imgOutput_data_full_n;
output   imgOutput_data_write;
input  [13:0] add17_i_i_cast;
output  [11:0] buf_6_address0;
output   buf_6_ce0;
input  [23:0] buf_6_q0;
output  [11:0] buf_6_address1;
output   buf_6_ce1;
output   buf_6_we1;
output  [23:0] buf_6_d1;
output  [11:0] buf_r_address0;
output   buf_r_ce0;
input  [23:0] buf_r_q0;
output  [11:0] buf_r_address1;
output   buf_r_ce1;
output   buf_r_we1;
output  [23:0] buf_r_d1;
output  [11:0] buf_1_address0;
output   buf_1_ce0;
input  [23:0] buf_1_q0;
output  [11:0] buf_1_address1;
output   buf_1_ce1;
output   buf_1_we1;
output  [23:0] buf_1_d1;
output  [11:0] buf_2_address0;
output   buf_2_ce0;
input  [23:0] buf_2_q0;
output  [11:0] buf_2_address1;
output   buf_2_ce1;
output   buf_2_we1;
output  [23:0] buf_2_d1;
output  [11:0] buf_3_address0;
output   buf_3_ce0;
input  [23:0] buf_3_q0;
output  [11:0] buf_3_address1;
output   buf_3_ce1;
output   buf_3_we1;
output  [23:0] buf_3_d1;
output  [11:0] buf_4_address0;
output   buf_4_ce0;
input  [23:0] buf_4_q0;
output  [11:0] buf_4_address1;
output   buf_4_ce1;
output   buf_4_we1;
output  [23:0] buf_4_d1;
output  [11:0] buf_5_address0;
output   buf_5_ce0;
input  [23:0] buf_5_q0;
output  [11:0] buf_5_address1;
output   buf_5_ce1;
output   buf_5_we1;
output  [23:0] buf_5_d1;
input  [2:0] row_ind_21;
input  [2:0] row_ind_20;
input  [2:0] row_ind_19;
input  [2:0] row_ind_18;
input  [2:0] row_ind_17;
input  [2:0] row_ind_16;
input  [2:0] row_ind_15;
input  [2:0] sub_i274_i_i_cast;
input  [0:0] spec_select3216;
input  [0:0] spec_select3220;
input  [0:0] spec_select3224;
input  [0:0] spec_select3228;
input  [0:0] spec_select3232;
input  [0:0] spec_select3236;
input  [0:0] spec_select3240;
output  [9:0] exp_lut_sigma_color_1_address0;
output   exp_lut_sigma_color_1_ce0;
input  [15:0] exp_lut_sigma_color_1_q0;
output  [9:0] exp_lut_sigma_color_address0;
output   exp_lut_sigma_color_ce0;
input  [15:0] exp_lut_sigma_color_q0;
output  [9:0] exp_lut_sigma_color_3_address0;
output   exp_lut_sigma_color_3_ce0;
input  [15:0] exp_lut_sigma_color_3_q0;
output  [9:0] exp_lut_sigma_color_2_address0;
output   exp_lut_sigma_color_2_ce0;
input  [15:0] exp_lut_sigma_color_2_q0;
output  [9:0] exp_lut_sigma_color_4_address0;
output   exp_lut_sigma_color_4_ce0;
input  [15:0] exp_lut_sigma_color_4_q0;
output  [9:0] exp_lut_sigma_color_5_address0;
output   exp_lut_sigma_color_5_ce0;
input  [15:0] exp_lut_sigma_color_5_q0;
output  [9:0] exp_lut_sigma_color_7_address0;
output   exp_lut_sigma_color_7_ce0;
input  [15:0] exp_lut_sigma_color_7_q0;
output  [9:0] exp_lut_sigma_color_6_address0;
output   exp_lut_sigma_color_6_ce0;
input  [15:0] exp_lut_sigma_color_6_q0;
output  [9:0] exp_lut_sigma_color_8_address0;
output   exp_lut_sigma_color_8_ce0;
input  [15:0] exp_lut_sigma_color_8_q0;
output  [9:0] exp_lut_sigma_color_9_address0;
output   exp_lut_sigma_color_9_ce0;
input  [15:0] exp_lut_sigma_color_9_q0;
output  [9:0] exp_lut_sigma_color_10_address0;
output   exp_lut_sigma_color_10_ce0;
input  [15:0] exp_lut_sigma_color_10_q0;
output  [9:0] exp_lut_sigma_color_11_address0;
output   exp_lut_sigma_color_11_ce0;
input  [15:0] exp_lut_sigma_color_11_q0;
output  [9:0] exp_lut_sigma_color_13_address0;
output   exp_lut_sigma_color_13_ce0;
input  [15:0] exp_lut_sigma_color_13_q0;
output  [9:0] exp_lut_sigma_color_12_address0;
output   exp_lut_sigma_color_12_ce0;
input  [15:0] exp_lut_sigma_color_12_q0;
output  [9:0] exp_lut_sigma_color_14_address0;
output   exp_lut_sigma_color_14_ce0;
input  [15:0] exp_lut_sigma_color_14_q0;
output  [9:0] exp_lut_sigma_color_15_address0;
output   exp_lut_sigma_color_15_ce0;
input  [15:0] exp_lut_sigma_color_15_q0;
output  [9:0] exp_lut_sigma_color_16_address0;
output   exp_lut_sigma_color_16_ce0;
input  [15:0] exp_lut_sigma_color_16_q0;
output  [9:0] exp_lut_sigma_color_18_address0;
output   exp_lut_sigma_color_18_ce0;
input  [15:0] exp_lut_sigma_color_18_q0;
output  [9:0] exp_lut_sigma_color_17_address0;
output   exp_lut_sigma_color_17_ce0;
input  [15:0] exp_lut_sigma_color_17_q0;
output  [9:0] exp_lut_sigma_color_19_address0;
output   exp_lut_sigma_color_19_ce0;
input  [15:0] exp_lut_sigma_color_19_q0;
output  [9:0] exp_lut_sigma_color_20_address0;
output   exp_lut_sigma_color_20_ce0;
input  [15:0] exp_lut_sigma_color_20_q0;
output  [9:0] exp_lut_sigma_color_21_address0;
output   exp_lut_sigma_color_21_ce0;
input  [15:0] exp_lut_sigma_color_21_q0;
output  [9:0] exp_lut_sigma_color_22_address0;
output   exp_lut_sigma_color_22_ce0;
input  [15:0] exp_lut_sigma_color_22_q0;
output  [9:0] exp_lut_sigma_color_24_address0;
output   exp_lut_sigma_color_24_ce0;
input  [15:0] exp_lut_sigma_color_24_q0;
output  [9:0] exp_lut_sigma_color_23_address0;
output   exp_lut_sigma_color_23_ce0;
input  [15:0] exp_lut_sigma_color_23_q0;
output  [9:0] exp_lut_sigma_color_25_address0;
output   exp_lut_sigma_color_25_ce0;
input  [15:0] exp_lut_sigma_color_25_q0;
output  [9:0] exp_lut_sigma_color_26_address0;
output   exp_lut_sigma_color_26_ce0;
input  [15:0] exp_lut_sigma_color_26_q0;
output  [9:0] exp_lut_sigma_color_27_address0;
output   exp_lut_sigma_color_27_ce0;
input  [15:0] exp_lut_sigma_color_27_q0;
input  [15:0] imgwidth;
input  [0:0] cmp_i_i65_i_i;
output  [31:0] grp_fu_1139_p_din0;
input  [63:0] grp_fu_1139_p_dout0;
output   grp_fu_1139_p_ce;

reg ap_idle;
reg imgInput_data_read;
reg imgOutput_data_write;
reg buf_6_ce0;
reg buf_6_ce1;
reg buf_6_we1;
reg buf_r_ce0;
reg buf_r_ce1;
reg buf_r_we1;
reg buf_1_ce0;
reg buf_1_ce1;
reg buf_1_we1;
reg buf_2_ce0;
reg buf_2_ce1;
reg buf_2_we1;
reg buf_3_ce0;
reg buf_3_ce1;
reg buf_3_we1;
reg buf_4_ce0;
reg buf_4_ce1;
reg buf_4_we1;
reg buf_5_ce0;
reg buf_5_ce1;
reg buf_5_we1;
reg exp_lut_sigma_color_1_ce0;
reg exp_lut_sigma_color_ce0;
reg exp_lut_sigma_color_3_ce0;
reg exp_lut_sigma_color_2_ce0;
reg exp_lut_sigma_color_4_ce0;
reg exp_lut_sigma_color_5_ce0;
reg exp_lut_sigma_color_7_ce0;
reg exp_lut_sigma_color_6_ce0;
reg exp_lut_sigma_color_8_ce0;
reg exp_lut_sigma_color_9_ce0;
reg exp_lut_sigma_color_10_ce0;
reg exp_lut_sigma_color_11_ce0;
reg exp_lut_sigma_color_13_ce0;
reg exp_lut_sigma_color_12_ce0;
reg exp_lut_sigma_color_14_ce0;
reg exp_lut_sigma_color_15_ce0;
reg exp_lut_sigma_color_16_ce0;
reg exp_lut_sigma_color_18_ce0;
reg exp_lut_sigma_color_17_ce0;
reg exp_lut_sigma_color_19_ce0;
reg exp_lut_sigma_color_20_ce0;
reg exp_lut_sigma_color_21_ce0;
reg exp_lut_sigma_color_22_ce0;
reg exp_lut_sigma_color_24_ce0;
reg exp_lut_sigma_color_23_ce0;
reg exp_lut_sigma_color_25_ce0;
reg exp_lut_sigma_color_26_ce0;
reg exp_lut_sigma_color_27_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] and_ln191_reg_9013;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
reg   [0:0] icmp_ln336_reg_9052;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter37_reg;
reg    ap_block_state39_pp0_stage0_iter38;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln185_fu_1715_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    imgInput_data_blk_n;
wire    ap_block_pp0_stage0;
reg    imgOutput_data_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] spec_select3228_read_reg_8923;
wire   [2:0] row_ind_21_read_reg_8984;
reg   [12:0] col_reg_8990;
reg   [12:0] col_reg_8990_pp0_iter1_reg;
reg   [0:0] icmp_ln185_reg_8998;
reg   [0:0] icmp_ln185_reg_8998_pp0_iter1_reg;
reg   [0:0] icmp_ln185_reg_8998_pp0_iter2_reg;
reg   [0:0] icmp_ln185_reg_8998_pp0_iter3_reg;
wire   [0:0] icmp_ln191_fu_1727_p2;
reg   [0:0] icmp_ln191_reg_9002;
reg   [0:0] icmp_ln191_reg_9002_pp0_iter1_reg;
reg   [0:0] icmp_ln191_reg_9002_pp0_iter2_reg;
reg   [0:0] icmp_ln191_reg_9002_pp0_iter3_reg;
wire   [0:0] and_ln191_fu_1733_p2;
wire   [0:0] icmp_ln336_fu_1764_p2;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter3_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter4_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter5_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter6_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter7_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter8_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter9_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter10_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter11_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter12_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter13_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter14_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter15_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter16_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter17_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter18_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter19_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter20_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter21_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter22_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter23_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter24_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter25_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter26_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter27_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter28_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter29_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter30_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter31_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter32_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter33_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter34_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter35_reg;
reg   [0:0] icmp_ln336_reg_9052_pp0_iter36_reg;
wire   [0:0] cmp_i_i_i_i_fu_1769_p2;
reg   [0:0] cmp_i_i_i_i_reg_9056;
reg   [0:0] cmp_i_i_i_i_reg_9056_pp0_iter3_reg;
reg   [23:0] buf_6_load_reg_9085;
reg   [23:0] buf_load_reg_9095;
reg   [23:0] buf_1_load_reg_9105;
reg   [23:0] buf_2_load_reg_9115;
reg   [23:0] buf_3_load_reg_9125;
reg   [23:0] buf_4_load_reg_9135;
reg   [23:0] buf_5_load_reg_9145;
wire   [23:0] tmp_s_fu_1786_p9;
reg   [23:0] tmp_s_reg_9155;
wire   [23:0] tmp_6_fu_1806_p9;
reg   [23:0] tmp_6_reg_9166;
reg   [23:0] p_0_0_0660_3_44768_load_reg_9171;
reg   [23:0] p_0_0_0660_3_44768_load_reg_9171_pp0_iter5_reg;
reg   [23:0] p_0_0_0660_3_44768_load_reg_9171_pp0_iter6_reg;
reg   [23:0] p_0_0_0660_3_44768_load_reg_9171_pp0_iter7_reg;
reg   [23:0] p_0_0_0660_3_44768_load_reg_9171_pp0_iter8_reg;
reg   [23:0] p_0_0_0660_3_44768_load_reg_9171_pp0_iter9_reg;
reg   [23:0] p_0_0_0660_3_44768_load_reg_9171_pp0_iter10_reg;
reg   [23:0] p_0_0_0660_3_44768_load_reg_9171_pp0_iter11_reg;
reg   [23:0] p_0_0_0660_3_44768_load_reg_9171_pp0_iter12_reg;
wire   [7:0] trunc_ln92_fu_2077_p1;
reg   [7:0] trunc_ln92_reg_9176;
reg   [7:0] trunc_ln92_reg_9176_pp0_iter5_reg;
wire   [7:0] tmp_10_fu_2100_p4;
reg   [7:0] tmp_10_reg_9181;
reg   [7:0] tmp_10_reg_9181_pp0_iter5_reg;
wire   [7:0] trunc_ln92_1_cast_abs_r_fu_1098_ap_return;
reg   [7:0] trunc_ln92_1_cast_reg_9186;
wire   [7:0] tmp_12_fu_2135_p4;
reg   [7:0] tmp_12_reg_9191;
reg   [7:0] tmp_12_reg_9191_pp0_iter5_reg;
wire   [8:0] add_ln68_fu_2178_p2;
reg   [8:0] add_ln68_reg_9196;
wire   [7:0] trunc_ln92_2_fu_2184_p1;
reg   [7:0] trunc_ln92_2_reg_9201;
reg   [7:0] trunc_ln92_2_reg_9201_pp0_iter5_reg;
reg   [7:0] trunc_ln92_2_reg_9201_pp0_iter6_reg;
wire   [7:0] tmp_14_fu_2199_p4;
reg   [7:0] tmp_14_reg_9206;
reg   [7:0] tmp_14_reg_9206_pp0_iter5_reg;
reg   [7:0] tmp_14_reg_9206_pp0_iter6_reg;
wire   [7:0] trunc_ln92_3_cast_abs_r_fu_1113_ap_return;
reg   [7:0] trunc_ln92_3_cast_reg_9211;
wire   [7:0] tmp_15_fu_2220_p4;
reg   [7:0] tmp_15_reg_9216;
reg   [7:0] tmp_15_reg_9216_pp0_iter5_reg;
reg   [7:0] tmp_15_reg_9216_pp0_iter6_reg;
wire   [8:0] add_ln68_2_fu_2249_p2;
reg   [8:0] add_ln68_2_reg_9221;
wire   [7:0] trunc_ln92_3_fu_2255_p1;
reg   [7:0] trunc_ln92_3_reg_9226;
reg   [7:0] trunc_ln92_3_reg_9226_pp0_iter5_reg;
reg   [7:0] trunc_ln92_3_reg_9226_pp0_iter6_reg;
wire   [7:0] tmp_16_fu_2270_p4;
reg   [7:0] tmp_16_reg_9231;
reg   [7:0] tmp_16_reg_9231_pp0_iter5_reg;
reg   [7:0] tmp_16_reg_9231_pp0_iter6_reg;
wire   [7:0] trunc_ln92_5_cast_abs_r_fu_1128_ap_return;
reg   [7:0] trunc_ln92_5_cast_reg_9236;
wire   [7:0] tmp_17_fu_2291_p4;
reg   [7:0] tmp_17_reg_9241;
reg   [7:0] tmp_17_reg_9241_pp0_iter5_reg;
reg   [7:0] tmp_17_reg_9241_pp0_iter6_reg;
wire   [8:0] add_ln68_4_fu_2320_p2;
reg   [8:0] add_ln68_4_reg_9246;
wire   [7:0] trunc_ln92_4_fu_2326_p1;
reg   [7:0] trunc_ln92_4_reg_9251;
reg   [7:0] trunc_ln92_4_reg_9251_pp0_iter5_reg;
wire   [7:0] tmp_18_fu_2341_p4;
reg   [7:0] tmp_18_reg_9256;
reg   [7:0] tmp_18_reg_9256_pp0_iter5_reg;
wire   [7:0] trunc_ln92_7_cast_abs_r_fu_1143_ap_return;
reg   [7:0] trunc_ln92_7_cast_reg_9261;
wire   [7:0] tmp_19_fu_2362_p4;
reg   [7:0] tmp_19_reg_9266;
reg   [7:0] tmp_19_reg_9266_pp0_iter5_reg;
wire   [8:0] add_ln68_6_fu_2391_p2;
reg   [8:0] add_ln68_6_reg_9271;
wire   [7:0] trunc_ln92_5_fu_2397_p1;
reg   [7:0] trunc_ln92_5_reg_9276;
reg   [7:0] trunc_ln92_5_reg_9276_pp0_iter5_reg;
reg   [7:0] trunc_ln92_5_reg_9276_pp0_iter6_reg;
wire   [7:0] tmp_20_fu_2412_p4;
reg   [7:0] tmp_20_reg_9281;
reg   [7:0] tmp_20_reg_9281_pp0_iter5_reg;
reg   [7:0] tmp_20_reg_9281_pp0_iter6_reg;
wire   [7:0] trunc_ln92_9_cast_abs_r_fu_1158_ap_return;
reg   [7:0] trunc_ln92_9_cast_reg_9286;
wire   [7:0] tmp_21_fu_2433_p4;
reg   [7:0] tmp_21_reg_9291;
reg   [7:0] tmp_21_reg_9291_pp0_iter5_reg;
reg   [7:0] tmp_21_reg_9291_pp0_iter6_reg;
wire   [8:0] add_ln68_8_fu_2462_p2;
reg   [8:0] add_ln68_8_reg_9296;
wire   [7:0] trunc_ln92_6_fu_2468_p1;
reg   [7:0] trunc_ln92_6_reg_9301;
reg   [7:0] trunc_ln92_6_reg_9301_pp0_iter5_reg;
reg   [7:0] trunc_ln92_6_reg_9301_pp0_iter6_reg;
wire   [7:0] tmp_22_fu_2483_p4;
reg   [7:0] tmp_22_reg_9306;
reg   [7:0] tmp_22_reg_9306_pp0_iter5_reg;
reg   [7:0] tmp_22_reg_9306_pp0_iter6_reg;
wire   [7:0] trunc_ln92_11_cast_abs_r_fu_1173_ap_return;
reg   [7:0] trunc_ln92_11_cast_reg_9311;
wire   [7:0] tmp_23_fu_2504_p4;
reg   [7:0] tmp_23_reg_9316;
reg   [7:0] tmp_23_reg_9316_pp0_iter5_reg;
reg   [7:0] tmp_23_reg_9316_pp0_iter6_reg;
wire   [8:0] add_ln68_10_fu_2533_p2;
reg   [8:0] add_ln68_10_reg_9321;
wire   [7:0] trunc_ln92_7_fu_2539_p1;
reg   [7:0] trunc_ln92_7_reg_9326;
reg   [7:0] trunc_ln92_7_reg_9326_pp0_iter5_reg;
reg   [7:0] trunc_ln92_7_reg_9326_pp0_iter6_reg;
wire   [7:0] tmp_24_fu_2554_p4;
reg   [7:0] tmp_24_reg_9331;
reg   [7:0] tmp_24_reg_9331_pp0_iter5_reg;
reg   [7:0] tmp_24_reg_9331_pp0_iter6_reg;
wire   [7:0] trunc_ln92_13_cast_abs_r_fu_1188_ap_return;
reg   [7:0] trunc_ln92_13_cast_reg_9336;
wire   [7:0] tmp_25_fu_2575_p4;
reg   [7:0] tmp_25_reg_9341;
reg   [7:0] tmp_25_reg_9341_pp0_iter5_reg;
reg   [7:0] tmp_25_reg_9341_pp0_iter6_reg;
wire   [8:0] add_ln68_12_fu_2604_p2;
reg   [8:0] add_ln68_12_reg_9346;
wire   [7:0] trunc_ln92_8_fu_2610_p1;
reg   [7:0] trunc_ln92_8_reg_9351;
reg   [7:0] trunc_ln92_8_reg_9351_pp0_iter5_reg;
wire   [7:0] tmp_26_fu_2625_p4;
reg   [7:0] tmp_26_reg_9356;
reg   [7:0] tmp_26_reg_9356_pp0_iter5_reg;
wire   [7:0] trunc_ln92_15_cast_abs_r_fu_1203_ap_return;
reg   [7:0] trunc_ln92_15_cast_reg_9361;
wire   [7:0] tmp_27_fu_2646_p4;
reg   [7:0] tmp_27_reg_9366;
reg   [7:0] tmp_27_reg_9366_pp0_iter5_reg;
wire   [8:0] add_ln68_14_fu_2675_p2;
reg   [8:0] add_ln68_14_reg_9371;
wire   [7:0] trunc_ln92_9_fu_2681_p1;
reg   [7:0] trunc_ln92_9_reg_9376;
reg   [7:0] trunc_ln92_9_reg_9376_pp0_iter5_reg;
reg   [7:0] trunc_ln92_9_reg_9376_pp0_iter6_reg;
reg   [7:0] trunc_ln92_9_reg_9376_pp0_iter7_reg;
wire   [7:0] tmp_28_fu_2696_p4;
reg   [7:0] tmp_28_reg_9381;
reg   [7:0] tmp_28_reg_9381_pp0_iter5_reg;
reg   [7:0] tmp_28_reg_9381_pp0_iter6_reg;
reg   [7:0] tmp_28_reg_9381_pp0_iter7_reg;
wire   [7:0] trunc_ln92_17_cast_abs_r_fu_1218_ap_return;
reg   [7:0] trunc_ln92_17_cast_reg_9386;
wire   [7:0] tmp_29_fu_2717_p4;
reg   [7:0] tmp_29_reg_9391;
reg   [7:0] tmp_29_reg_9391_pp0_iter5_reg;
reg   [7:0] tmp_29_reg_9391_pp0_iter6_reg;
reg   [7:0] tmp_29_reg_9391_pp0_iter7_reg;
wire   [8:0] add_ln68_16_fu_2746_p2;
reg   [8:0] add_ln68_16_reg_9396;
wire   [7:0] trunc_ln92_10_fu_2752_p1;
reg   [7:0] trunc_ln92_10_reg_9401;
reg   [7:0] trunc_ln92_10_reg_9401_pp0_iter5_reg;
reg   [7:0] trunc_ln92_10_reg_9401_pp0_iter6_reg;
wire   [7:0] tmp_30_fu_2767_p4;
reg   [7:0] tmp_30_reg_9406;
reg   [7:0] tmp_30_reg_9406_pp0_iter5_reg;
reg   [7:0] tmp_30_reg_9406_pp0_iter6_reg;
wire   [7:0] trunc_ln92_19_cast_abs_r_fu_1233_ap_return;
reg   [7:0] trunc_ln92_19_cast_reg_9411;
wire   [7:0] tmp_31_fu_2788_p4;
reg   [7:0] tmp_31_reg_9416;
reg   [7:0] tmp_31_reg_9416_pp0_iter5_reg;
reg   [7:0] tmp_31_reg_9416_pp0_iter6_reg;
wire   [8:0] add_ln68_18_fu_2817_p2;
reg   [8:0] add_ln68_18_reg_9421;
wire   [7:0] trunc_ln92_11_fu_2823_p1;
reg   [7:0] trunc_ln92_11_reg_9426;
reg   [7:0] trunc_ln92_11_reg_9426_pp0_iter5_reg;
wire   [7:0] tmp_32_fu_2838_p4;
reg   [7:0] tmp_32_reg_9431;
reg   [7:0] tmp_32_reg_9431_pp0_iter5_reg;
wire   [7:0] trunc_ln92_21_cast_abs_r_fu_1248_ap_return;
reg   [7:0] trunc_ln92_21_cast_reg_9436;
wire   [7:0] tmp_33_fu_2859_p4;
reg   [7:0] tmp_33_reg_9441;
reg   [7:0] tmp_33_reg_9441_pp0_iter5_reg;
wire   [8:0] add_ln68_20_fu_2888_p2;
reg   [8:0] add_ln68_20_reg_9446;
wire   [7:0] trunc_ln92_12_fu_2894_p1;
reg   [7:0] trunc_ln92_12_reg_9451;
reg   [7:0] trunc_ln92_12_reg_9451_pp0_iter5_reg;
reg   [7:0] trunc_ln92_12_reg_9451_pp0_iter6_reg;
wire   [7:0] tmp_34_fu_2909_p4;
reg   [7:0] tmp_34_reg_9456;
reg   [7:0] tmp_34_reg_9456_pp0_iter5_reg;
reg   [7:0] tmp_34_reg_9456_pp0_iter6_reg;
wire   [7:0] trunc_ln92_23_cast_abs_r_fu_1263_ap_return;
reg   [7:0] trunc_ln92_23_cast_reg_9461;
wire   [7:0] tmp_35_fu_2930_p4;
reg   [7:0] tmp_35_reg_9466;
reg   [7:0] tmp_35_reg_9466_pp0_iter5_reg;
reg   [7:0] tmp_35_reg_9466_pp0_iter6_reg;
wire   [8:0] add_ln68_22_fu_2959_p2;
reg   [8:0] add_ln68_22_reg_9471;
wire   [7:0] trunc_ln92_13_fu_2965_p1;
reg   [7:0] trunc_ln92_13_reg_9476;
reg   [7:0] trunc_ln92_13_reg_9476_pp0_iter5_reg;
wire   [7:0] tmp_36_fu_2980_p4;
reg   [7:0] tmp_36_reg_9481;
reg   [7:0] tmp_36_reg_9481_pp0_iter5_reg;
wire   [7:0] trunc_ln92_25_cast_abs_r_fu_1278_ap_return;
reg   [7:0] trunc_ln92_25_cast_reg_9486;
wire   [7:0] tmp_37_fu_3001_p4;
reg   [7:0] tmp_37_reg_9491;
reg   [7:0] tmp_37_reg_9491_pp0_iter5_reg;
wire   [8:0] add_ln68_24_fu_3030_p2;
reg   [8:0] add_ln68_24_reg_9496;
wire   [7:0] trunc_ln92_14_fu_3036_p1;
reg   [7:0] trunc_ln92_14_reg_9501;
reg   [7:0] trunc_ln92_14_reg_9501_pp0_iter5_reg;
reg   [7:0] trunc_ln92_14_reg_9501_pp0_iter6_reg;
wire   [7:0] tmp_38_fu_3051_p4;
reg   [7:0] tmp_38_reg_9506;
reg   [7:0] tmp_38_reg_9506_pp0_iter5_reg;
reg   [7:0] tmp_38_reg_9506_pp0_iter6_reg;
wire   [7:0] trunc_ln92_27_cast_abs_r_fu_1293_ap_return;
reg   [7:0] trunc_ln92_27_cast_reg_9511;
wire   [7:0] tmp_39_fu_3072_p4;
reg   [7:0] tmp_39_reg_9516;
reg   [7:0] tmp_39_reg_9516_pp0_iter5_reg;
reg   [7:0] tmp_39_reg_9516_pp0_iter6_reg;
wire   [8:0] add_ln68_26_fu_3101_p2;
reg   [8:0] add_ln68_26_reg_9521;
wire   [7:0] trunc_ln92_15_fu_3107_p1;
reg   [7:0] trunc_ln92_15_reg_9526;
reg   [7:0] trunc_ln92_15_reg_9526_pp0_iter5_reg;
reg   [7:0] trunc_ln92_15_reg_9526_pp0_iter6_reg;
wire   [7:0] tmp_40_fu_3122_p4;
reg   [7:0] tmp_40_reg_9531;
reg   [7:0] tmp_40_reg_9531_pp0_iter5_reg;
reg   [7:0] tmp_40_reg_9531_pp0_iter6_reg;
wire   [7:0] trunc_ln92_29_cast_abs_r_fu_1308_ap_return;
reg   [7:0] trunc_ln92_29_cast_reg_9536;
wire   [7:0] tmp_41_fu_3143_p4;
reg   [7:0] tmp_41_reg_9541;
reg   [7:0] tmp_41_reg_9541_pp0_iter5_reg;
reg   [7:0] tmp_41_reg_9541_pp0_iter6_reg;
wire   [8:0] add_ln68_28_fu_3172_p2;
reg   [8:0] add_ln68_28_reg_9546;
wire   [7:0] trunc_ln92_16_fu_3178_p1;
reg   [7:0] trunc_ln92_16_reg_9551;
reg   [7:0] trunc_ln92_16_reg_9551_pp0_iter5_reg;
wire   [7:0] tmp_42_fu_3193_p4;
reg   [7:0] tmp_42_reg_9556;
reg   [7:0] tmp_42_reg_9556_pp0_iter5_reg;
wire   [7:0] trunc_ln92_31_cast_abs_r_fu_1323_ap_return;
reg   [7:0] trunc_ln92_31_cast_reg_9561;
wire   [7:0] tmp_43_fu_3214_p4;
reg   [7:0] tmp_43_reg_9566;
reg   [7:0] tmp_43_reg_9566_pp0_iter5_reg;
wire   [8:0] add_ln68_30_fu_3243_p2;
reg   [8:0] add_ln68_30_reg_9571;
wire   [7:0] trunc_ln92_17_fu_3249_p1;
reg   [7:0] trunc_ln92_17_reg_9576;
reg   [7:0] trunc_ln92_17_reg_9576_pp0_iter5_reg;
reg   [7:0] trunc_ln92_17_reg_9576_pp0_iter6_reg;
reg   [7:0] trunc_ln92_17_reg_9576_pp0_iter7_reg;
reg   [7:0] trunc_ln92_17_reg_9576_pp0_iter8_reg;
wire   [7:0] trunc_ln92_32_cast_abs_r_fu_1333_ap_return;
reg   [7:0] trunc_ln92_32_cast_reg_9581;
wire   [7:0] tmp_44_fu_3264_p4;
reg   [7:0] tmp_44_reg_9586;
reg   [7:0] tmp_44_reg_9586_pp0_iter5_reg;
reg   [7:0] tmp_44_reg_9586_pp0_iter6_reg;
reg   [7:0] tmp_44_reg_9586_pp0_iter7_reg;
reg   [7:0] tmp_44_reg_9586_pp0_iter8_reg;
wire   [7:0] trunc_ln92_33_cast_abs_r_fu_1338_ap_return;
reg   [7:0] trunc_ln92_33_cast_reg_9591;
wire   [7:0] tmp_45_fu_3285_p4;
reg   [7:0] tmp_45_reg_9596;
reg   [7:0] tmp_45_reg_9596_pp0_iter5_reg;
reg   [7:0] tmp_45_reg_9596_pp0_iter6_reg;
reg   [7:0] tmp_45_reg_9596_pp0_iter7_reg;
reg   [7:0] tmp_45_reg_9596_pp0_iter8_reg;
wire   [7:0] trunc_ln93_16_cast_abs_r_fu_1343_ap_return;
reg   [7:0] trunc_ln93_16_cast_reg_9601;
wire   [7:0] trunc_ln92_18_fu_3306_p1;
reg   [7:0] trunc_ln92_18_reg_9606;
reg   [7:0] trunc_ln92_18_reg_9606_pp0_iter5_reg;
reg   [7:0] trunc_ln92_18_reg_9606_pp0_iter6_reg;
reg   [7:0] trunc_ln92_18_reg_9606_pp0_iter7_reg;
wire   [7:0] tmp_46_fu_3321_p4;
reg   [7:0] tmp_46_reg_9611;
reg   [7:0] tmp_46_reg_9611_pp0_iter5_reg;
reg   [7:0] tmp_46_reg_9611_pp0_iter6_reg;
reg   [7:0] tmp_46_reg_9611_pp0_iter7_reg;
wire   [7:0] trunc_ln92_35_cast_abs_r_fu_1353_ap_return;
reg   [7:0] trunc_ln92_35_cast_reg_9616;
wire   [7:0] tmp_47_fu_3342_p4;
reg   [7:0] tmp_47_reg_9621;
reg   [7:0] tmp_47_reg_9621_pp0_iter5_reg;
reg   [7:0] tmp_47_reg_9621_pp0_iter6_reg;
reg   [7:0] tmp_47_reg_9621_pp0_iter7_reg;
wire   [8:0] add_ln68_34_fu_3371_p2;
reg   [8:0] add_ln68_34_reg_9626;
wire   [7:0] trunc_ln92_19_fu_3377_p1;
reg   [7:0] trunc_ln92_19_reg_9631;
reg   [7:0] trunc_ln92_19_reg_9631_pp0_iter5_reg;
reg   [7:0] trunc_ln92_19_reg_9631_pp0_iter6_reg;
wire   [7:0] tmp_48_fu_3392_p4;
reg   [7:0] tmp_48_reg_9636;
reg   [7:0] tmp_48_reg_9636_pp0_iter5_reg;
reg   [7:0] tmp_48_reg_9636_pp0_iter6_reg;
wire   [7:0] trunc_ln92_37_cast_abs_r_fu_1368_ap_return;
reg   [7:0] trunc_ln92_37_cast_reg_9641;
wire   [7:0] tmp_49_fu_3413_p4;
reg   [7:0] tmp_49_reg_9646;
reg   [7:0] tmp_49_reg_9646_pp0_iter5_reg;
reg   [7:0] tmp_49_reg_9646_pp0_iter6_reg;
wire   [8:0] add_ln68_36_fu_3442_p2;
reg   [8:0] add_ln68_36_reg_9651;
wire   [7:0] trunc_ln92_20_fu_3448_p1;
reg   [7:0] trunc_ln92_20_reg_9656;
reg   [7:0] trunc_ln92_20_reg_9656_pp0_iter5_reg;
reg   [7:0] trunc_ln92_20_reg_9656_pp0_iter6_reg;
wire   [7:0] tmp_50_fu_3463_p4;
reg   [7:0] tmp_50_reg_9661;
reg   [7:0] tmp_50_reg_9661_pp0_iter5_reg;
reg   [7:0] tmp_50_reg_9661_pp0_iter6_reg;
wire   [7:0] trunc_ln92_39_cast_abs_r_fu_1383_ap_return;
reg   [7:0] trunc_ln92_39_cast_reg_9666;
wire   [7:0] tmp_51_fu_3484_p4;
reg   [7:0] tmp_51_reg_9671;
reg   [7:0] tmp_51_reg_9671_pp0_iter5_reg;
reg   [7:0] tmp_51_reg_9671_pp0_iter6_reg;
wire   [8:0] add_ln68_38_fu_3513_p2;
reg   [8:0] add_ln68_38_reg_9676;
wire   [7:0] trunc_ln92_21_fu_3519_p1;
reg   [7:0] trunc_ln92_21_reg_9681;
reg   [7:0] trunc_ln92_21_reg_9681_pp0_iter5_reg;
wire   [7:0] tmp_52_fu_3534_p4;
reg   [7:0] tmp_52_reg_9686;
reg   [7:0] tmp_52_reg_9686_pp0_iter5_reg;
wire   [7:0] trunc_ln92_41_cast_abs_r_fu_1398_ap_return;
reg   [7:0] trunc_ln92_41_cast_reg_9691;
wire   [7:0] tmp_53_fu_3555_p4;
reg   [7:0] tmp_53_reg_9696;
reg   [7:0] tmp_53_reg_9696_pp0_iter5_reg;
wire   [8:0] add_ln68_40_fu_3584_p2;
reg   [8:0] add_ln68_40_reg_9701;
wire   [7:0] trunc_ln92_22_fu_3590_p1;
reg   [7:0] trunc_ln92_22_reg_9706;
reg   [7:0] trunc_ln92_22_reg_9706_pp0_iter5_reg;
reg   [7:0] trunc_ln92_22_reg_9706_pp0_iter6_reg;
wire   [7:0] tmp_54_fu_3605_p4;
reg   [7:0] tmp_54_reg_9711;
reg   [7:0] tmp_54_reg_9711_pp0_iter5_reg;
reg   [7:0] tmp_54_reg_9711_pp0_iter6_reg;
wire   [7:0] trunc_ln92_43_cast_abs_r_fu_1413_ap_return;
reg   [7:0] trunc_ln92_43_cast_reg_9716;
wire   [7:0] tmp_55_fu_3626_p4;
reg   [7:0] tmp_55_reg_9721;
reg   [7:0] tmp_55_reg_9721_pp0_iter5_reg;
reg   [7:0] tmp_55_reg_9721_pp0_iter6_reg;
wire   [8:0] add_ln68_42_fu_3655_p2;
reg   [8:0] add_ln68_42_reg_9726;
wire   [7:0] trunc_ln92_23_fu_3661_p1;
reg   [7:0] trunc_ln92_23_reg_9731;
reg   [7:0] trunc_ln92_23_reg_9731_pp0_iter5_reg;
reg   [7:0] trunc_ln92_23_reg_9731_pp0_iter6_reg;
wire   [7:0] tmp_56_fu_3676_p4;
reg   [7:0] tmp_56_reg_9736;
reg   [7:0] tmp_56_reg_9736_pp0_iter5_reg;
reg   [7:0] tmp_56_reg_9736_pp0_iter6_reg;
wire   [7:0] trunc_ln92_45_cast_abs_r_fu_1428_ap_return;
reg   [7:0] trunc_ln92_45_cast_reg_9741;
wire   [7:0] tmp_57_fu_3697_p4;
reg   [7:0] tmp_57_reg_9746;
reg   [7:0] tmp_57_reg_9746_pp0_iter5_reg;
reg   [7:0] tmp_57_reg_9746_pp0_iter6_reg;
wire   [8:0] add_ln68_44_fu_3726_p2;
reg   [8:0] add_ln68_44_reg_9751;
wire   [7:0] trunc_ln92_24_fu_3732_p1;
reg   [7:0] trunc_ln92_24_reg_9756;
reg   [7:0] trunc_ln92_24_reg_9756_pp0_iter5_reg;
wire   [7:0] tmp_58_fu_3747_p4;
reg   [7:0] tmp_58_reg_9761;
reg   [7:0] tmp_58_reg_9761_pp0_iter5_reg;
wire   [7:0] trunc_ln92_47_cast_abs_r_fu_1443_ap_return;
reg   [7:0] trunc_ln92_47_cast_reg_9766;
wire   [7:0] tmp_59_fu_3768_p4;
reg   [7:0] tmp_59_reg_9771;
reg   [7:0] tmp_59_reg_9771_pp0_iter5_reg;
wire   [8:0] add_ln68_46_fu_3797_p2;
reg   [8:0] add_ln68_46_reg_9776;
wire   [7:0] trunc_ln92_25_fu_3803_p1;
reg   [7:0] trunc_ln92_25_reg_9781;
reg   [7:0] trunc_ln92_25_reg_9781_pp0_iter5_reg;
reg   [7:0] trunc_ln92_25_reg_9781_pp0_iter6_reg;
wire   [7:0] tmp_60_fu_3818_p4;
reg   [7:0] tmp_60_reg_9786;
reg   [7:0] tmp_60_reg_9786_pp0_iter5_reg;
reg   [7:0] tmp_60_reg_9786_pp0_iter6_reg;
wire   [7:0] trunc_ln92_49_cast_abs_r_fu_1458_ap_return;
reg   [7:0] trunc_ln92_49_cast_reg_9791;
wire   [7:0] tmp_61_fu_3839_p4;
reg   [7:0] tmp_61_reg_9796;
reg   [7:0] tmp_61_reg_9796_pp0_iter5_reg;
reg   [7:0] tmp_61_reg_9796_pp0_iter6_reg;
wire   [8:0] add_ln68_48_fu_3868_p2;
reg   [8:0] add_ln68_48_reg_9801;
wire   [7:0] trunc_ln92_26_fu_3874_p1;
reg   [7:0] trunc_ln92_26_reg_9806;
reg   [7:0] trunc_ln92_26_reg_9806_pp0_iter5_reg;
wire   [7:0] tmp_62_fu_3889_p4;
reg   [7:0] tmp_62_reg_9811;
reg   [7:0] tmp_62_reg_9811_pp0_iter5_reg;
wire   [7:0] trunc_ln92_51_cast_abs_r_fu_1473_ap_return;
reg   [7:0] trunc_ln92_51_cast_reg_9816;
wire   [7:0] tmp_63_fu_3910_p4;
reg   [7:0] tmp_63_reg_9821;
reg   [7:0] tmp_63_reg_9821_pp0_iter5_reg;
wire   [8:0] add_ln68_50_fu_3939_p2;
reg   [8:0] add_ln68_50_reg_9826;
wire   [7:0] trunc_ln92_27_fu_3945_p1;
reg   [7:0] trunc_ln92_27_reg_9831;
reg   [7:0] trunc_ln92_27_reg_9831_pp0_iter5_reg;
reg   [7:0] trunc_ln92_27_reg_9831_pp0_iter6_reg;
wire   [7:0] tmp_64_fu_3960_p4;
reg   [7:0] tmp_64_reg_9836;
reg   [7:0] tmp_64_reg_9836_pp0_iter5_reg;
reg   [7:0] tmp_64_reg_9836_pp0_iter6_reg;
wire   [7:0] trunc_ln92_53_cast_abs_r_fu_1488_ap_return;
reg   [7:0] trunc_ln92_53_cast_reg_9841;
wire   [7:0] tmp_65_fu_3981_p4;
reg   [7:0] tmp_65_reg_9846;
reg   [7:0] tmp_65_reg_9846_pp0_iter5_reg;
reg   [7:0] tmp_65_reg_9846_pp0_iter6_reg;
wire   [8:0] add_ln68_52_fu_4010_p2;
reg   [8:0] add_ln68_52_reg_9851;
wire   [7:0] trunc_ln92_28_fu_4016_p1;
reg   [7:0] trunc_ln92_28_reg_9856;
reg   [7:0] trunc_ln92_28_reg_9856_pp0_iter5_reg;
wire   [7:0] tmp_66_fu_4031_p4;
reg   [7:0] tmp_66_reg_9861;
reg   [7:0] tmp_66_reg_9861_pp0_iter5_reg;
wire   [7:0] trunc_ln92_55_cast_abs_r_fu_1503_ap_return;
reg   [7:0] trunc_ln92_55_cast_reg_9866;
wire   [7:0] tmp_67_fu_4052_p4;
reg   [7:0] tmp_67_reg_9871;
reg   [7:0] tmp_67_reg_9871_pp0_iter5_reg;
wire   [8:0] add_ln68_54_fu_4081_p2;
reg   [8:0] add_ln68_54_reg_9876;
reg   [7:0] tmp_84_reg_9881;
reg   [7:0] tmp_84_reg_9881_pp0_iter5_reg;
reg   [7:0] tmp_84_reg_9881_pp0_iter6_reg;
reg   [7:0] tmp_84_reg_9881_pp0_iter7_reg;
reg   [7:0] tmp_84_reg_9881_pp0_iter8_reg;
reg   [7:0] tmp_84_reg_9881_pp0_iter9_reg;
reg   [7:0] tmp_84_reg_9881_pp0_iter10_reg;
reg   [7:0] tmp_84_reg_9881_pp0_iter11_reg;
reg   [7:0] tmp_84_reg_9881_pp0_iter12_reg;
reg   [7:0] tmp_89_reg_9886;
reg   [7:0] tmp_89_reg_9886_pp0_iter5_reg;
reg   [7:0] tmp_89_reg_9886_pp0_iter6_reg;
reg   [7:0] tmp_89_reg_9886_pp0_iter7_reg;
reg   [7:0] tmp_89_reg_9886_pp0_iter8_reg;
reg   [7:0] tmp_89_reg_9886_pp0_iter9_reg;
reg   [7:0] tmp_89_reg_9886_pp0_iter10_reg;
reg   [7:0] tmp_89_reg_9886_pp0_iter11_reg;
reg   [7:0] tmp_89_reg_9886_pp0_iter12_reg;
wire   [23:0] zext_ln107_fu_5006_p1;
reg   [15:0] color_weights_1_reg_10043;
reg   [15:0] color_weights_2_reg_10048;
wire   [23:0] zext_ln107_6_fu_5013_p1;
reg   [15:0] color_weights_4_reg_10065;
reg   [15:0] color_weights_5_reg_10071;
reg   [15:0] color_weights_6_reg_10077;
wire   [23:0] zext_ln107_14_fu_5020_p1;
reg   [15:0] color_weights_8_reg_10094;
reg   [15:0] color_weights_8_reg_10094_pp0_iter7_reg;
reg   [15:0] color_weights_9_reg_10100;
reg   [15:0] color_weights_10_reg_10106;
wire   [23:0] zext_ln107_20_fu_5027_p1;
reg   [15:0] color_weights_11_reg_10123;
reg   [15:0] color_weights_12_reg_10129;
wire   [23:0] zext_ln107_24_fu_5034_p1;
reg   [15:0] color_weights_13_reg_10146;
reg   [15:0] color_weights_14_reg_10152;
reg   [15:0] color_weights_15_reg_10158;
wire   [23:0] zext_ln107_31_fu_5041_p1;
reg   [15:0] color_weights_16_reg_10175;
reg   [15:0] color_weights_16_reg_10175_pp0_iter7_reg;
reg   [15:0] color_weights_16_reg_10175_pp0_iter8_reg;
reg   [15:0] color_weights_17_reg_10181;
reg   [15:0] color_weights_17_reg_10181_pp0_iter7_reg;
reg   [15:0] color_weights_18_reg_10187;
reg   [15:0] color_weights_19_reg_10193;
reg   [15:0] color_weights_20_reg_10199;
wire   [23:0] zext_ln107_41_fu_5048_p1;
reg   [15:0] color_weights_21_reg_10216;
reg   [15:0] color_weights_22_reg_10222;
reg   [15:0] color_weights_23_reg_10228;
wire   [23:0] zext_ln107_47_fu_5055_p1;
reg   [15:0] color_weights_24_reg_10245;
reg   [15:0] color_weights_25_reg_10251;
wire   [23:0] zext_ln107_51_fu_5062_p1;
reg   [15:0] color_weights_26_reg_10268;
wire   [16:0] empty_fu_5081_p2;
reg   [16:0] empty_reg_10274;
wire   [16:0] tmp68_fu_5091_p2;
reg   [16:0] tmp68_reg_10279;
wire   [16:0] tmp71_fu_5105_p2;
reg   [16:0] tmp71_reg_10284;
reg   [15:0] color_weights_27_reg_10289;
reg   [15:0] color_weights_27_reg_10289_pp0_iter7_reg;
reg   [15:0] color_weights_27_reg_10289_pp0_iter8_reg;
wire   [23:0] zext_ln107_55_fu_5111_p1;
wire   [23:0] mul_ln107_fu_5184_p2;
reg   [23:0] mul_ln107_reg_10406;
wire   [23:0] mul_ln107_1_fu_5196_p2;
reg   [23:0] mul_ln107_1_reg_10411;
wire   [23:0] zext_ln107_8_fu_5202_p1;
wire   [23:0] zext_ln107_10_fu_5208_p1;
wire   [23:0] mul_ln107_5_fu_5220_p2;
reg   [23:0] mul_ln107_5_reg_10440;
wire   [23:0] mul_ln107_8_fu_5232_p2;
reg   [23:0] mul_ln107_8_reg_10445;
wire   [23:0] mul_ln107_10_fu_5244_p2;
reg   [23:0] mul_ln107_10_reg_10450;
wire   [23:0] zext_ln107_26_fu_5250_p1;
wire   [23:0] mul_ln107_13_fu_5262_p2;
reg   [23:0] mul_ln107_13_reg_10467;
wire   [23:0] zext_ln107_37_fu_5268_p1;
wire   [23:0] mul_ln107_18_fu_5280_p2;
reg   [23:0] mul_ln107_18_reg_10484;
wire   [23:0] zext_ln107_43_fu_5286_p1;
wire   [23:0] mul_ln107_21_fu_5298_p2;
reg   [23:0] mul_ln107_21_reg_10501;
wire   [23:0] mul_ln107_23_fu_5310_p2;
reg   [23:0] mul_ln107_23_reg_10506;
wire   [23:0] mul_ln107_25_fu_5322_p2;
reg   [23:0] mul_ln107_25_reg_10511;
wire   [18:0] empty_43_fu_5369_p2;
reg   [18:0] empty_43_reg_10516;
wire   [16:0] tmp74_fu_5396_p2;
reg   [16:0] tmp74_reg_10521;
wire   [18:0] tmp75_fu_5432_p2;
reg   [18:0] tmp75_reg_10526;
wire   [17:0] tmp82_fu_5475_p2;
reg   [17:0] tmp82_reg_10531;
reg   [17:0] tmp82_reg_10531_pp0_iter8_reg;
wire   [18:0] tmp84_fu_5521_p2;
reg   [18:0] tmp84_reg_10536;
reg   [18:0] tmp84_reg_10536_pp0_iter8_reg;
wire   [23:0] mul_ln107_28_fu_5530_p2;
reg   [23:0] mul_ln107_28_reg_10541;
wire   [23:0] mul_ln107_29_fu_5539_p2;
reg   [23:0] mul_ln107_29_reg_10546;
wire   [23:0] mul_ln107_33_fu_5554_p2;
reg   [23:0] mul_ln107_33_reg_10561;
wire   [23:0] mul_ln107_36_fu_5563_p2;
reg   [23:0] mul_ln107_36_reg_10566;
wire   [23:0] mul_ln107_38_fu_5572_p2;
reg   [23:0] mul_ln107_38_reg_10571;
wire   [23:0] mul_ln107_41_fu_5584_p2;
reg   [23:0] mul_ln107_41_reg_10581;
wire   [23:0] mul_ln107_46_fu_5596_p2;
reg   [23:0] mul_ln107_46_reg_10591;
wire   [23:0] mul_ln107_49_fu_5608_p2;
reg   [23:0] mul_ln107_49_reg_10601;
wire   [23:0] mul_ln107_51_fu_5617_p2;
reg   [23:0] mul_ln107_51_reg_10606;
wire   [23:0] mul_ln107_53_fu_5626_p2;
reg   [23:0] mul_ln107_53_reg_10611;
wire   [23:0] mul_ln107_56_fu_5635_p2;
reg   [23:0] mul_ln107_56_reg_10616;
wire   [23:0] mul_ln107_57_fu_5644_p2;
reg   [23:0] mul_ln107_57_reg_10621;
wire   [23:0] mul_ln107_61_fu_5659_p2;
reg   [23:0] mul_ln107_61_reg_10636;
wire   [23:0] mul_ln107_64_fu_5668_p2;
reg   [23:0] mul_ln107_64_reg_10641;
wire   [23:0] mul_ln107_66_fu_5677_p2;
reg   [23:0] mul_ln107_66_reg_10646;
wire   [23:0] mul_ln107_69_fu_5689_p2;
reg   [23:0] mul_ln107_69_reg_10656;
wire   [23:0] mul_ln107_74_fu_5701_p2;
reg   [23:0] mul_ln107_74_reg_10666;
wire   [23:0] mul_ln107_77_fu_5713_p2;
reg   [23:0] mul_ln107_77_reg_10676;
wire   [23:0] mul_ln107_79_fu_5722_p2;
reg   [23:0] mul_ln107_79_reg_10681;
wire   [23:0] mul_ln107_81_fu_5731_p2;
reg   [23:0] mul_ln107_81_reg_10686;
wire   [23:0] zext_ln107_16_fu_5746_p1;
wire   [23:0] zext_ln107_35_fu_5761_p1;
wire   [19:0] empty_44_fu_5806_p2;
reg   [19:0] empty_44_reg_10765;
wire   [16:0] tmp81_fu_5815_p2;
reg   [16:0] tmp81_reg_10770;
wire   [23:0] mul_ln107_15_fu_5899_p2;
reg   [23:0] mul_ln107_15_reg_10895;
wire   [20:0] tmp16410_fu_5929_p2;
reg   [20:0] tmp16410_reg_10900;
wire   [24:0] grp_fu_8234_p3;
reg   [24:0] tmp96_reg_10915;
reg   [24:0] tmp96_reg_10915_pp0_iter10_reg;
wire   [24:0] grp_fu_8242_p3;
reg   [24:0] tmp98_reg_10920;
wire   [25:0] tmp109_fu_5969_p2;
reg   [25:0] tmp109_reg_10940;
wire   [17:0] add_ln108_fu_5986_p2;
reg   [17:0] add_ln108_reg_10945;
wire   [23:0] mul_ln107_43_fu_5995_p2;
reg   [23:0] mul_ln107_43_reg_10950;
wire   [24:0] grp_fu_8322_p3;
reg   [24:0] tmp144_reg_10965;
reg   [24:0] tmp144_reg_10965_pp0_iter10_reg;
wire   [24:0] grp_fu_8330_p3;
reg   [24:0] tmp146_reg_10970;
wire   [25:0] tmp157_fu_6035_p2;
reg   [25:0] tmp157_reg_10990;
wire   [23:0] mul_ln107_71_fu_6044_p2;
reg   [23:0] mul_ln107_71_reg_10995;
wire   [24:0] grp_fu_8410_p3;
reg   [24:0] tmp195_reg_11010;
reg   [24:0] tmp195_reg_11010_pp0_iter10_reg;
wire   [24:0] grp_fu_8418_p3;
reg   [24:0] tmp197_reg_11015;
wire   [25:0] tmp208_fu_6084_p2;
reg   [25:0] tmp208_reg_11035;
wire   [26:0] tmp97_fu_6118_p2;
reg   [26:0] tmp97_reg_11050;
wire   [25:0] grp_fu_8498_p3;
reg   [25:0] tmp104_reg_11055;
reg   [25:0] tmp104_reg_11055_pp0_iter11_reg;
wire   [26:0] tmp106_fu_6130_p2;
reg   [26:0] tmp106_reg_11060;
reg   [26:0] tmp106_reg_11060_pp0_iter11_reg;
wire   [21:0] weight_sum_fu_6139_p2;
reg   [21:0] weight_sum_reg_11065;
wire   [31:0] zext_ln64_fu_6145_p1;
reg   [31:0] zext_ln64_reg_11070;
wire   [31:0] sub_ln114_fu_6167_p2;
reg   [31:0] sub_ln114_reg_11076;
wire   [4:0] sub_ln114_3_fu_6177_p2;
reg   [4:0] sub_ln114_3_reg_11083;
wire   [7:0] trunc_ln114_1_fu_6183_p1;
reg   [7:0] trunc_ln114_1_reg_11088;
reg   [7:0] trunc_ln114_1_reg_11088_pp0_iter11_reg;
reg   [7:0] trunc_ln114_1_reg_11088_pp0_iter12_reg;
wire   [26:0] tmp145_fu_6208_p2;
reg   [26:0] tmp145_reg_11103;
wire   [25:0] grp_fu_8542_p3;
reg   [25:0] tmp152_reg_11108;
reg   [25:0] tmp152_reg_11108_pp0_iter11_reg;
wire   [26:0] tmp154_fu_6220_p2;
reg   [26:0] tmp154_reg_11113;
reg   [26:0] tmp154_reg_11113_pp0_iter11_reg;
wire   [26:0] tmp196_fu_6247_p2;
reg   [26:0] tmp196_reg_11128;
wire   [25:0] grp_fu_8586_p3;
reg   [25:0] tmp203_reg_11133;
reg   [25:0] tmp203_reg_11133_pp0_iter11_reg;
wire   [26:0] tmp205_fu_6259_p2;
reg   [26:0] tmp205_reg_11138;
reg   [26:0] tmp205_reg_11138_pp0_iter11_reg;
wire   [27:0] tmp126_fu_6276_p2;
reg   [27:0] tmp126_reg_11143;
wire   [24:0] grp_fu_8612_p3;
reg   [24:0] tmp103_reg_11148;
wire   [1:0] or_ln_fu_6362_p3;
reg   [1:0] or_ln_reg_11153;
wire   [0:0] icmp_ln114_2_fu_6373_p2;
reg   [0:0] icmp_ln114_2_reg_11158;
wire   [63:0] lshr_ln114_fu_6388_p2;
reg   [63:0] lshr_ln114_reg_11163;
wire   [63:0] shl_ln114_fu_6403_p2;
reg   [63:0] shl_ln114_reg_11168;
wire   [27:0] tmp183_fu_6420_p2;
reg   [27:0] tmp183_reg_11173;
wire   [24:0] grp_fu_8629_p3;
reg   [24:0] tmp151_reg_11178;
wire   [27:0] tmp241_fu_6437_p2;
reg   [27:0] tmp241_reg_11183;
wire   [24:0] grp_fu_8646_p3;
reg   [24:0] tmp202_reg_11188;
wire   [28:0] tmp166_fu_6467_p2;
reg   [28:0] tmp166_reg_11193;
reg   [62:0] lshr_ln114_1_reg_11198;
reg   [0:0] tmp_72_reg_11203;
wire   [28:0] tmp223_fu_6529_p2;
reg   [28:0] tmp223_reg_11208;
wire   [28:0] tmp281_fu_6559_p2;
reg   [28:0] tmp281_reg_11213;
wire   [29:0] px_sum_1_fu_6581_p2;
reg   [29:0] px_sum_1_reg_11218;
reg   [29:0] px_sum_1_reg_11218_pp0_iter14_reg;
reg   [29:0] px_sum_1_reg_11218_pp0_iter15_reg;
reg   [29:0] px_sum_1_reg_11218_pp0_iter16_reg;
reg   [29:0] px_sum_1_reg_11218_pp0_iter17_reg;
reg   [29:0] px_sum_1_reg_11218_pp0_iter18_reg;
reg   [29:0] px_sum_1_reg_11218_pp0_iter19_reg;
reg   [29:0] px_sum_1_reg_11218_pp0_iter20_reg;
reg   [29:0] px_sum_1_reg_11218_pp0_iter21_reg;
reg   [29:0] px_sum_1_reg_11218_pp0_iter22_reg;
reg   [29:0] px_sum_1_reg_11218_pp0_iter23_reg;
reg   [29:0] px_sum_1_reg_11218_pp0_iter24_reg;
reg   [29:0] px_sum_1_reg_11218_pp0_iter25_reg;
reg   [29:0] px_sum_1_reg_11218_pp0_iter26_reg;
wire   [31:0] LD_fu_6628_p1;
reg   [31:0] LD_reg_11225;
wire   [29:0] px_sum_3_fu_6650_p2;
reg   [29:0] px_sum_3_reg_11230;
reg   [29:0] px_sum_3_reg_11230_pp0_iter14_reg;
reg   [29:0] px_sum_3_reg_11230_pp0_iter15_reg;
reg   [29:0] px_sum_3_reg_11230_pp0_iter16_reg;
reg   [29:0] px_sum_3_reg_11230_pp0_iter17_reg;
reg   [29:0] px_sum_3_reg_11230_pp0_iter18_reg;
reg   [29:0] px_sum_3_reg_11230_pp0_iter19_reg;
reg   [29:0] px_sum_3_reg_11230_pp0_iter20_reg;
reg   [29:0] px_sum_3_reg_11230_pp0_iter21_reg;
reg   [29:0] px_sum_3_reg_11230_pp0_iter22_reg;
reg   [29:0] px_sum_3_reg_11230_pp0_iter23_reg;
reg   [29:0] px_sum_3_reg_11230_pp0_iter24_reg;
reg   [29:0] px_sum_3_reg_11230_pp0_iter25_reg;
reg   [29:0] px_sum_3_reg_11230_pp0_iter26_reg;
wire   [29:0] px_sum_5_fu_6674_p2;
reg   [29:0] px_sum_5_reg_11237;
reg   [29:0] px_sum_5_reg_11237_pp0_iter14_reg;
reg   [29:0] px_sum_5_reg_11237_pp0_iter15_reg;
reg   [29:0] px_sum_5_reg_11237_pp0_iter16_reg;
reg   [29:0] px_sum_5_reg_11237_pp0_iter17_reg;
reg   [29:0] px_sum_5_reg_11237_pp0_iter18_reg;
reg   [29:0] px_sum_5_reg_11237_pp0_iter19_reg;
reg   [29:0] px_sum_5_reg_11237_pp0_iter20_reg;
reg   [29:0] px_sum_5_reg_11237_pp0_iter21_reg;
reg   [29:0] px_sum_5_reg_11237_pp0_iter22_reg;
reg   [29:0] px_sum_5_reg_11237_pp0_iter23_reg;
reg   [29:0] px_sum_5_reg_11237_pp0_iter24_reg;
reg   [29:0] px_sum_5_reg_11237_pp0_iter25_reg;
reg   [29:0] px_sum_5_reg_11237_pp0_iter26_reg;
wire   [31:0] zext_ln65_1_fu_6684_p1;
reg   [31:0] zext_ln65_1_reg_11249;
wire   [31:0] sub_ln115_fu_6705_p2;
reg   [31:0] sub_ln115_reg_11255;
wire   [4:0] sub_ln115_9_fu_6715_p2;
reg   [4:0] sub_ln115_9_reg_11262;
wire   [7:0] trunc_ln115_1_fu_6721_p1;
reg   [7:0] trunc_ln115_1_reg_11267;
reg   [7:0] trunc_ln115_1_reg_11267_pp0_iter27_reg;
reg   [7:0] trunc_ln115_1_reg_11267_pp0_iter28_reg;
wire   [31:0] zext_ln65_3_fu_6725_p1;
reg   [31:0] zext_ln65_3_reg_11272;
wire   [31:0] sub_ln115_2_fu_6746_p2;
reg   [31:0] sub_ln115_2_reg_11278;
wire   [4:0] sub_ln115_10_fu_6756_p2;
reg   [4:0] sub_ln115_10_reg_11285;
wire   [7:0] trunc_ln115_3_fu_6762_p1;
reg   [7:0] trunc_ln115_3_reg_11290;
reg   [7:0] trunc_ln115_3_reg_11290_pp0_iter27_reg;
reg   [7:0] trunc_ln115_3_reg_11290_pp0_iter28_reg;
wire   [31:0] zext_ln65_5_fu_6766_p1;
reg   [31:0] zext_ln65_5_reg_11295;
wire   [31:0] sub_ln115_4_fu_6787_p2;
reg   [31:0] sub_ln115_4_reg_11301;
wire   [4:0] sub_ln115_11_fu_6797_p2;
reg   [4:0] sub_ln115_11_reg_11308;
wire   [7:0] trunc_ln115_5_fu_6803_p1;
reg   [7:0] trunc_ln115_5_reg_11313;
reg   [7:0] trunc_ln115_5_reg_11313_pp0_iter27_reg;
reg   [7:0] trunc_ln115_5_reg_11313_pp0_iter28_reg;
wire   [0:0] icmp_ln115_fu_6807_p2;
reg   [0:0] icmp_ln115_reg_11318;
reg   [0:0] icmp_ln115_reg_11318_pp0_iter28_reg;
wire   [1:0] or_ln1_fu_6892_p3;
reg   [1:0] or_ln1_reg_11323;
wire   [0:0] icmp_ln115_3_fu_6903_p2;
reg   [0:0] icmp_ln115_3_reg_11328;
wire   [63:0] lshr_ln115_fu_6918_p2;
reg   [63:0] lshr_ln115_reg_11333;
wire   [63:0] shl_ln115_fu_6933_p2;
reg   [63:0] shl_ln115_reg_11338;
wire   [0:0] icmp_ln115_4_fu_6939_p2;
reg   [0:0] icmp_ln115_4_reg_11343;
reg   [0:0] icmp_ln115_4_reg_11343_pp0_iter28_reg;
wire   [1:0] or_ln115_1_fu_7024_p3;
reg   [1:0] or_ln115_1_reg_11348;
wire   [0:0] icmp_ln115_7_fu_7035_p2;
reg   [0:0] icmp_ln115_7_reg_11353;
wire   [63:0] lshr_ln115_2_fu_7050_p2;
reg   [63:0] lshr_ln115_2_reg_11358;
wire   [63:0] shl_ln115_1_fu_7065_p2;
reg   [63:0] shl_ln115_1_reg_11363;
wire   [0:0] icmp_ln115_8_fu_7071_p2;
reg   [0:0] icmp_ln115_8_reg_11368;
reg   [0:0] icmp_ln115_8_reg_11368_pp0_iter28_reg;
wire   [1:0] or_ln115_2_fu_7156_p3;
reg   [1:0] or_ln115_2_reg_11373;
wire   [0:0] icmp_ln115_11_fu_7167_p2;
reg   [0:0] icmp_ln115_11_reg_11378;
wire   [63:0] lshr_ln115_4_fu_7182_p2;
reg   [63:0] lshr_ln115_4_reg_11383;
wire   [63:0] shl_ln115_2_fu_7197_p2;
reg   [63:0] shl_ln115_2_reg_11388;
reg   [62:0] lshr_ln115_1_reg_11393;
reg   [0:0] tmp_78_reg_11398;
reg   [62:0] lshr_ln115_3_reg_11403;
reg   [0:0] tmp_92_reg_11408;
reg   [62:0] lshr_ln115_5_reg_11413;
reg   [0:0] tmp_115_reg_11418;
wire   [31:0] grp_fu_1525_p2;
reg   [31:0] val_reg_11423;
wire   [31:0] select_ln115_2_fu_7348_p3;
reg   [31:0] select_ln115_2_reg_11430;
wire   [31:0] select_ln115_5_fu_7404_p3;
reg   [31:0] select_ln115_5_reg_11435;
wire   [31:0] select_ln115_8_fu_7460_p3;
reg   [31:0] select_ln115_8_reg_11440;
wire   [31:0] grp_fu_1513_p2;
reg   [31:0] mul_val_reg_11445;
reg   [31:0] mul_val_reg_11445_pp0_iter34_reg;
reg   [31:0] mul_val_reg_11445_pp0_iter35_reg;
reg   [31:0] mul_val_reg_11445_pp0_iter36_reg;
reg   [31:0] mul_val_reg_11445_pp0_iter37_reg;
wire   [31:0] grp_fu_1517_p2;
reg   [31:0] mul_val_1_reg_11451;
reg   [31:0] mul_val_1_reg_11451_pp0_iter34_reg;
reg   [31:0] mul_val_1_reg_11451_pp0_iter35_reg;
reg   [31:0] mul_val_1_reg_11451_pp0_iter36_reg;
reg   [31:0] mul_val_1_reg_11451_pp0_iter37_reg;
wire   [31:0] grp_fu_1521_p2;
reg   [31:0] mul_val_2_reg_11457;
reg   [31:0] mul_val_2_reg_11457_pp0_iter34_reg;
reg   [31:0] mul_val_2_reg_11457_pp0_iter35_reg;
reg   [31:0] mul_val_2_reg_11457_pp0_iter36_reg;
reg   [31:0] mul_val_2_reg_11457_pp0_iter37_reg;
wire   [62:0] trunc_ln116_fu_7471_p1;
reg   [62:0] trunc_ln116_reg_11463;
reg   [0:0] tmp_80_reg_11468;
reg   [10:0] tmp_81_reg_11473;
wire   [51:0] trunc_ln116_1_fu_7493_p1;
reg   [51:0] trunc_ln116_1_reg_11478;
wire   [62:0] trunc_ln116_6_fu_7501_p1;
reg   [62:0] trunc_ln116_6_reg_11483;
reg   [0:0] tmp_93_reg_11488;
reg   [10:0] tmp_88_reg_11493;
wire   [51:0] trunc_ln116_7_fu_7523_p1;
reg   [51:0] trunc_ln116_7_reg_11498;
wire   [62:0] trunc_ln116_12_fu_7531_p1;
reg   [62:0] trunc_ln116_12_reg_11503;
reg   [0:0] tmp_116_reg_11508;
reg   [10:0] tmp_99_reg_11513;
wire   [51:0] trunc_ln116_13_fu_7553_p1;
reg   [51:0] trunc_ln116_13_reg_11518;
wire   [53:0] select_ln116_fu_7577_p3;
reg   [53:0] select_ln116_reg_11523;
wire   [0:0] icmp_ln116_fu_7584_p2;
reg   [0:0] icmp_ln116_reg_11528;
wire   [0:0] icmp_ln116_1_fu_7595_p2;
reg   [0:0] icmp_ln116_1_reg_11535;
wire  signed [11:0] select_ln116_1_fu_7613_p3;
reg  signed [11:0] select_ln116_1_reg_11540;
wire   [0:0] icmp_ln116_2_fu_7621_p2;
reg   [0:0] icmp_ln116_2_reg_11546;
wire   [23:0] trunc_ln116_2_fu_7627_p1;
reg   [23:0] trunc_ln116_2_reg_11552;
wire   [0:0] icmp_ln116_4_fu_7641_p2;
reg   [0:0] icmp_ln116_4_reg_11558;
wire   [53:0] select_ln116_4_fu_7667_p3;
reg   [53:0] select_ln116_4_reg_11563;
wire   [0:0] icmp_ln116_5_fu_7674_p2;
reg   [0:0] icmp_ln116_5_reg_11568;
wire   [0:0] icmp_ln116_6_fu_7685_p2;
reg   [0:0] icmp_ln116_6_reg_11575;
wire  signed [11:0] select_ln116_5_fu_7703_p3;
reg  signed [11:0] select_ln116_5_reg_11580;
wire   [0:0] icmp_ln116_7_fu_7711_p2;
reg   [0:0] icmp_ln116_7_reg_11586;
wire   [23:0] trunc_ln116_8_fu_7717_p1;
reg   [23:0] trunc_ln116_8_reg_11592;
wire   [0:0] icmp_ln116_9_fu_7731_p2;
reg   [0:0] icmp_ln116_9_reg_11598;
wire   [53:0] select_ln116_8_fu_7757_p3;
reg   [53:0] select_ln116_8_reg_11603;
wire   [0:0] icmp_ln116_10_fu_7764_p2;
reg   [0:0] icmp_ln116_10_reg_11608;
wire   [0:0] icmp_ln116_11_fu_7775_p2;
reg   [0:0] icmp_ln116_11_reg_11615;
wire  signed [11:0] select_ln116_9_fu_7793_p3;
reg  signed [11:0] select_ln116_9_reg_11620;
wire   [0:0] icmp_ln116_12_fu_7801_p2;
reg   [0:0] icmp_ln116_12_reg_11626;
wire   [23:0] trunc_ln116_14_fu_7807_p1;
reg   [23:0] trunc_ln116_14_reg_11632;
wire   [0:0] icmp_ln116_14_fu_7821_p2;
reg   [0:0] icmp_ln116_14_reg_11638;
wire   [0:0] icmp_ln116_3_fu_7830_p2;
reg   [0:0] icmp_ln116_3_reg_11643;
wire   [53:0] ashr_ln116_fu_7839_p2;
reg   [53:0] ashr_ln116_reg_11648;
wire   [23:0] select_ln116_13_fu_7877_p3;
reg   [23:0] select_ln116_13_reg_11653;
wire   [0:0] and_ln116_1_fu_7894_p2;
reg   [0:0] and_ln116_1_reg_11658;
wire   [0:0] icmp_ln116_8_fu_7902_p2;
reg   [0:0] icmp_ln116_8_reg_11663;
wire   [53:0] ashr_ln116_1_fu_7911_p2;
reg   [53:0] ashr_ln116_1_reg_11668;
wire   [23:0] select_ln116_16_fu_7949_p3;
reg   [23:0] select_ln116_16_reg_11673;
wire   [0:0] and_ln116_3_fu_7966_p2;
reg   [0:0] and_ln116_3_reg_11678;
wire   [0:0] icmp_ln116_13_fu_7974_p2;
reg   [0:0] icmp_ln116_13_reg_11683;
wire   [53:0] ashr_ln116_2_fu_7983_p2;
reg   [53:0] ashr_ln116_2_reg_11688;
wire   [23:0] select_ln116_19_fu_8021_p3;
reg   [23:0] select_ln116_19_reg_11693;
wire   [0:0] and_ln116_5_fu_8038_p2;
reg   [0:0] and_ln116_5_reg_11698;
wire    trunc_ln92_cast_abs_r_fu_1093_ap_ready;
wire   [8:0] trunc_ln92_cast_abs_r_fu_1093_p_x;
wire   [7:0] trunc_ln92_cast_abs_r_fu_1093_ap_return;
wire    trunc_ln92_1_cast_abs_r_fu_1098_ap_ready;
wire   [8:0] trunc_ln92_1_cast_abs_r_fu_1098_p_x;
wire    trunc_ln93_cast_abs_r_fu_1103_ap_ready;
wire   [8:0] trunc_ln93_cast_abs_r_fu_1103_p_x;
wire   [7:0] trunc_ln93_cast_abs_r_fu_1103_ap_return;
wire    trunc_ln92_2_cast_abs_r_fu_1108_ap_ready;
wire   [8:0] trunc_ln92_2_cast_abs_r_fu_1108_p_x;
wire   [7:0] trunc_ln92_2_cast_abs_r_fu_1108_ap_return;
wire    trunc_ln92_3_cast_abs_r_fu_1113_ap_ready;
wire   [8:0] trunc_ln92_3_cast_abs_r_fu_1113_p_x;
wire    trunc_ln93_1_cast_abs_r_fu_1118_ap_ready;
wire   [8:0] trunc_ln93_1_cast_abs_r_fu_1118_p_x;
wire   [7:0] trunc_ln93_1_cast_abs_r_fu_1118_ap_return;
wire    trunc_ln92_4_cast_abs_r_fu_1123_ap_ready;
wire   [8:0] trunc_ln92_4_cast_abs_r_fu_1123_p_x;
wire   [7:0] trunc_ln92_4_cast_abs_r_fu_1123_ap_return;
wire    trunc_ln92_5_cast_abs_r_fu_1128_ap_ready;
wire   [8:0] trunc_ln92_5_cast_abs_r_fu_1128_p_x;
wire    trunc_ln93_2_cast_abs_r_fu_1133_ap_ready;
wire   [8:0] trunc_ln93_2_cast_abs_r_fu_1133_p_x;
wire   [7:0] trunc_ln93_2_cast_abs_r_fu_1133_ap_return;
wire    trunc_ln92_6_cast_abs_r_fu_1138_ap_ready;
wire   [8:0] trunc_ln92_6_cast_abs_r_fu_1138_p_x;
wire   [7:0] trunc_ln92_6_cast_abs_r_fu_1138_ap_return;
wire    trunc_ln92_7_cast_abs_r_fu_1143_ap_ready;
wire   [8:0] trunc_ln92_7_cast_abs_r_fu_1143_p_x;
wire    trunc_ln93_3_cast_abs_r_fu_1148_ap_ready;
wire   [8:0] trunc_ln93_3_cast_abs_r_fu_1148_p_x;
wire   [7:0] trunc_ln93_3_cast_abs_r_fu_1148_ap_return;
wire    trunc_ln92_8_cast_abs_r_fu_1153_ap_ready;
wire   [8:0] trunc_ln92_8_cast_abs_r_fu_1153_p_x;
wire   [7:0] trunc_ln92_8_cast_abs_r_fu_1153_ap_return;
wire    trunc_ln92_9_cast_abs_r_fu_1158_ap_ready;
wire   [8:0] trunc_ln92_9_cast_abs_r_fu_1158_p_x;
wire    trunc_ln93_4_cast_abs_r_fu_1163_ap_ready;
wire   [8:0] trunc_ln93_4_cast_abs_r_fu_1163_p_x;
wire   [7:0] trunc_ln93_4_cast_abs_r_fu_1163_ap_return;
wire    trunc_ln92_10_cast_abs_r_fu_1168_ap_ready;
wire   [8:0] trunc_ln92_10_cast_abs_r_fu_1168_p_x;
wire   [7:0] trunc_ln92_10_cast_abs_r_fu_1168_ap_return;
wire    trunc_ln92_11_cast_abs_r_fu_1173_ap_ready;
wire   [8:0] trunc_ln92_11_cast_abs_r_fu_1173_p_x;
wire    trunc_ln93_5_cast_abs_r_fu_1178_ap_ready;
wire   [8:0] trunc_ln93_5_cast_abs_r_fu_1178_p_x;
wire   [7:0] trunc_ln93_5_cast_abs_r_fu_1178_ap_return;
wire    trunc_ln92_12_cast_abs_r_fu_1183_ap_ready;
wire   [8:0] trunc_ln92_12_cast_abs_r_fu_1183_p_x;
wire   [7:0] trunc_ln92_12_cast_abs_r_fu_1183_ap_return;
wire    trunc_ln92_13_cast_abs_r_fu_1188_ap_ready;
wire   [8:0] trunc_ln92_13_cast_abs_r_fu_1188_p_x;
wire    trunc_ln93_6_cast_abs_r_fu_1193_ap_ready;
wire   [8:0] trunc_ln93_6_cast_abs_r_fu_1193_p_x;
wire   [7:0] trunc_ln93_6_cast_abs_r_fu_1193_ap_return;
wire    trunc_ln92_14_cast_abs_r_fu_1198_ap_ready;
wire   [8:0] trunc_ln92_14_cast_abs_r_fu_1198_p_x;
wire   [7:0] trunc_ln92_14_cast_abs_r_fu_1198_ap_return;
wire    trunc_ln92_15_cast_abs_r_fu_1203_ap_ready;
wire   [8:0] trunc_ln92_15_cast_abs_r_fu_1203_p_x;
wire    trunc_ln93_7_cast_abs_r_fu_1208_ap_ready;
wire   [8:0] trunc_ln93_7_cast_abs_r_fu_1208_p_x;
wire   [7:0] trunc_ln93_7_cast_abs_r_fu_1208_ap_return;
wire    trunc_ln92_16_cast_abs_r_fu_1213_ap_ready;
wire   [8:0] trunc_ln92_16_cast_abs_r_fu_1213_p_x;
wire   [7:0] trunc_ln92_16_cast_abs_r_fu_1213_ap_return;
wire    trunc_ln92_17_cast_abs_r_fu_1218_ap_ready;
wire   [8:0] trunc_ln92_17_cast_abs_r_fu_1218_p_x;
wire    trunc_ln93_8_cast_abs_r_fu_1223_ap_ready;
wire   [8:0] trunc_ln93_8_cast_abs_r_fu_1223_p_x;
wire   [7:0] trunc_ln93_8_cast_abs_r_fu_1223_ap_return;
wire    trunc_ln92_18_cast_abs_r_fu_1228_ap_ready;
wire   [8:0] trunc_ln92_18_cast_abs_r_fu_1228_p_x;
wire   [7:0] trunc_ln92_18_cast_abs_r_fu_1228_ap_return;
wire    trunc_ln92_19_cast_abs_r_fu_1233_ap_ready;
wire   [8:0] trunc_ln92_19_cast_abs_r_fu_1233_p_x;
wire    trunc_ln93_9_cast_abs_r_fu_1238_ap_ready;
wire   [8:0] trunc_ln93_9_cast_abs_r_fu_1238_p_x;
wire   [7:0] trunc_ln93_9_cast_abs_r_fu_1238_ap_return;
wire    trunc_ln92_20_cast_abs_r_fu_1243_ap_ready;
wire   [8:0] trunc_ln92_20_cast_abs_r_fu_1243_p_x;
wire   [7:0] trunc_ln92_20_cast_abs_r_fu_1243_ap_return;
wire    trunc_ln92_21_cast_abs_r_fu_1248_ap_ready;
wire   [8:0] trunc_ln92_21_cast_abs_r_fu_1248_p_x;
wire    trunc_ln93_10_cast_abs_r_fu_1253_ap_ready;
wire   [8:0] trunc_ln93_10_cast_abs_r_fu_1253_p_x;
wire   [7:0] trunc_ln93_10_cast_abs_r_fu_1253_ap_return;
wire    trunc_ln92_22_cast_abs_r_fu_1258_ap_ready;
wire   [8:0] trunc_ln92_22_cast_abs_r_fu_1258_p_x;
wire   [7:0] trunc_ln92_22_cast_abs_r_fu_1258_ap_return;
wire    trunc_ln92_23_cast_abs_r_fu_1263_ap_ready;
wire   [8:0] trunc_ln92_23_cast_abs_r_fu_1263_p_x;
wire    trunc_ln93_11_cast_abs_r_fu_1268_ap_ready;
wire   [8:0] trunc_ln93_11_cast_abs_r_fu_1268_p_x;
wire   [7:0] trunc_ln93_11_cast_abs_r_fu_1268_ap_return;
wire    trunc_ln92_24_cast_abs_r_fu_1273_ap_ready;
wire   [8:0] trunc_ln92_24_cast_abs_r_fu_1273_p_x;
wire   [7:0] trunc_ln92_24_cast_abs_r_fu_1273_ap_return;
wire    trunc_ln92_25_cast_abs_r_fu_1278_ap_ready;
wire   [8:0] trunc_ln92_25_cast_abs_r_fu_1278_p_x;
wire    trunc_ln93_12_cast_abs_r_fu_1283_ap_ready;
wire   [8:0] trunc_ln93_12_cast_abs_r_fu_1283_p_x;
wire   [7:0] trunc_ln93_12_cast_abs_r_fu_1283_ap_return;
wire    trunc_ln92_26_cast_abs_r_fu_1288_ap_ready;
wire   [8:0] trunc_ln92_26_cast_abs_r_fu_1288_p_x;
wire   [7:0] trunc_ln92_26_cast_abs_r_fu_1288_ap_return;
wire    trunc_ln92_27_cast_abs_r_fu_1293_ap_ready;
wire   [8:0] trunc_ln92_27_cast_abs_r_fu_1293_p_x;
wire    trunc_ln93_13_cast_abs_r_fu_1298_ap_ready;
wire   [8:0] trunc_ln93_13_cast_abs_r_fu_1298_p_x;
wire   [7:0] trunc_ln93_13_cast_abs_r_fu_1298_ap_return;
wire    trunc_ln92_28_cast_abs_r_fu_1303_ap_ready;
wire   [8:0] trunc_ln92_28_cast_abs_r_fu_1303_p_x;
wire   [7:0] trunc_ln92_28_cast_abs_r_fu_1303_ap_return;
wire    trunc_ln92_29_cast_abs_r_fu_1308_ap_ready;
wire   [8:0] trunc_ln92_29_cast_abs_r_fu_1308_p_x;
wire    trunc_ln93_14_cast_abs_r_fu_1313_ap_ready;
wire   [8:0] trunc_ln93_14_cast_abs_r_fu_1313_p_x;
wire   [7:0] trunc_ln93_14_cast_abs_r_fu_1313_ap_return;
wire    trunc_ln92_30_cast_abs_r_fu_1318_ap_ready;
wire   [8:0] trunc_ln92_30_cast_abs_r_fu_1318_p_x;
wire   [7:0] trunc_ln92_30_cast_abs_r_fu_1318_ap_return;
wire    trunc_ln92_31_cast_abs_r_fu_1323_ap_ready;
wire   [8:0] trunc_ln92_31_cast_abs_r_fu_1323_p_x;
wire    trunc_ln93_15_cast_abs_r_fu_1328_ap_ready;
wire   [8:0] trunc_ln93_15_cast_abs_r_fu_1328_p_x;
wire   [7:0] trunc_ln93_15_cast_abs_r_fu_1328_ap_return;
wire    trunc_ln92_32_cast_abs_r_fu_1333_ap_ready;
wire   [8:0] trunc_ln92_32_cast_abs_r_fu_1333_p_x;
wire    trunc_ln92_33_cast_abs_r_fu_1338_ap_ready;
wire   [8:0] trunc_ln92_33_cast_abs_r_fu_1338_p_x;
wire    trunc_ln93_16_cast_abs_r_fu_1343_ap_ready;
wire   [8:0] trunc_ln93_16_cast_abs_r_fu_1343_p_x;
wire    trunc_ln92_34_cast_abs_r_fu_1348_ap_ready;
wire   [8:0] trunc_ln92_34_cast_abs_r_fu_1348_p_x;
wire   [7:0] trunc_ln92_34_cast_abs_r_fu_1348_ap_return;
wire    trunc_ln92_35_cast_abs_r_fu_1353_ap_ready;
wire   [8:0] trunc_ln92_35_cast_abs_r_fu_1353_p_x;
wire    trunc_ln93_17_cast_abs_r_fu_1358_ap_ready;
wire   [8:0] trunc_ln93_17_cast_abs_r_fu_1358_p_x;
wire   [7:0] trunc_ln93_17_cast_abs_r_fu_1358_ap_return;
wire    trunc_ln92_36_cast_abs_r_fu_1363_ap_ready;
wire   [8:0] trunc_ln92_36_cast_abs_r_fu_1363_p_x;
wire   [7:0] trunc_ln92_36_cast_abs_r_fu_1363_ap_return;
wire    trunc_ln92_37_cast_abs_r_fu_1368_ap_ready;
wire   [8:0] trunc_ln92_37_cast_abs_r_fu_1368_p_x;
wire    trunc_ln93_18_cast_abs_r_fu_1373_ap_ready;
wire   [8:0] trunc_ln93_18_cast_abs_r_fu_1373_p_x;
wire   [7:0] trunc_ln93_18_cast_abs_r_fu_1373_ap_return;
wire    trunc_ln92_38_cast_abs_r_fu_1378_ap_ready;
wire   [8:0] trunc_ln92_38_cast_abs_r_fu_1378_p_x;
wire   [7:0] trunc_ln92_38_cast_abs_r_fu_1378_ap_return;
wire    trunc_ln92_39_cast_abs_r_fu_1383_ap_ready;
wire   [8:0] trunc_ln92_39_cast_abs_r_fu_1383_p_x;
wire    trunc_ln93_19_cast_abs_r_fu_1388_ap_ready;
wire   [8:0] trunc_ln93_19_cast_abs_r_fu_1388_p_x;
wire   [7:0] trunc_ln93_19_cast_abs_r_fu_1388_ap_return;
wire    trunc_ln92_40_cast_abs_r_fu_1393_ap_ready;
wire   [8:0] trunc_ln92_40_cast_abs_r_fu_1393_p_x;
wire   [7:0] trunc_ln92_40_cast_abs_r_fu_1393_ap_return;
wire    trunc_ln92_41_cast_abs_r_fu_1398_ap_ready;
wire   [8:0] trunc_ln92_41_cast_abs_r_fu_1398_p_x;
wire    trunc_ln93_20_cast_abs_r_fu_1403_ap_ready;
wire   [8:0] trunc_ln93_20_cast_abs_r_fu_1403_p_x;
wire   [7:0] trunc_ln93_20_cast_abs_r_fu_1403_ap_return;
wire    trunc_ln92_42_cast_abs_r_fu_1408_ap_ready;
wire   [8:0] trunc_ln92_42_cast_abs_r_fu_1408_p_x;
wire   [7:0] trunc_ln92_42_cast_abs_r_fu_1408_ap_return;
wire    trunc_ln92_43_cast_abs_r_fu_1413_ap_ready;
wire   [8:0] trunc_ln92_43_cast_abs_r_fu_1413_p_x;
wire    trunc_ln93_21_cast_abs_r_fu_1418_ap_ready;
wire   [8:0] trunc_ln93_21_cast_abs_r_fu_1418_p_x;
wire   [7:0] trunc_ln93_21_cast_abs_r_fu_1418_ap_return;
wire    trunc_ln92_44_cast_abs_r_fu_1423_ap_ready;
wire   [8:0] trunc_ln92_44_cast_abs_r_fu_1423_p_x;
wire   [7:0] trunc_ln92_44_cast_abs_r_fu_1423_ap_return;
wire    trunc_ln92_45_cast_abs_r_fu_1428_ap_ready;
wire   [8:0] trunc_ln92_45_cast_abs_r_fu_1428_p_x;
wire    trunc_ln93_22_cast_abs_r_fu_1433_ap_ready;
wire   [8:0] trunc_ln93_22_cast_abs_r_fu_1433_p_x;
wire   [7:0] trunc_ln93_22_cast_abs_r_fu_1433_ap_return;
wire    trunc_ln92_46_cast_abs_r_fu_1438_ap_ready;
wire   [8:0] trunc_ln92_46_cast_abs_r_fu_1438_p_x;
wire   [7:0] trunc_ln92_46_cast_abs_r_fu_1438_ap_return;
wire    trunc_ln92_47_cast_abs_r_fu_1443_ap_ready;
wire   [8:0] trunc_ln92_47_cast_abs_r_fu_1443_p_x;
wire    trunc_ln93_23_cast_abs_r_fu_1448_ap_ready;
wire   [8:0] trunc_ln93_23_cast_abs_r_fu_1448_p_x;
wire   [7:0] trunc_ln93_23_cast_abs_r_fu_1448_ap_return;
wire    trunc_ln92_48_cast_abs_r_fu_1453_ap_ready;
wire   [8:0] trunc_ln92_48_cast_abs_r_fu_1453_p_x;
wire   [7:0] trunc_ln92_48_cast_abs_r_fu_1453_ap_return;
wire    trunc_ln92_49_cast_abs_r_fu_1458_ap_ready;
wire   [8:0] trunc_ln92_49_cast_abs_r_fu_1458_p_x;
wire    trunc_ln93_24_cast_abs_r_fu_1463_ap_ready;
wire   [8:0] trunc_ln93_24_cast_abs_r_fu_1463_p_x;
wire   [7:0] trunc_ln93_24_cast_abs_r_fu_1463_ap_return;
wire    trunc_ln92_50_cast_abs_r_fu_1468_ap_ready;
wire   [8:0] trunc_ln92_50_cast_abs_r_fu_1468_p_x;
wire   [7:0] trunc_ln92_50_cast_abs_r_fu_1468_ap_return;
wire    trunc_ln92_51_cast_abs_r_fu_1473_ap_ready;
wire   [8:0] trunc_ln92_51_cast_abs_r_fu_1473_p_x;
wire    trunc_ln93_25_cast_abs_r_fu_1478_ap_ready;
wire   [8:0] trunc_ln93_25_cast_abs_r_fu_1478_p_x;
wire   [7:0] trunc_ln93_25_cast_abs_r_fu_1478_ap_return;
wire    trunc_ln92_52_cast_abs_r_fu_1483_ap_ready;
wire   [8:0] trunc_ln92_52_cast_abs_r_fu_1483_p_x;
wire   [7:0] trunc_ln92_52_cast_abs_r_fu_1483_ap_return;
wire    trunc_ln92_53_cast_abs_r_fu_1488_ap_ready;
wire   [8:0] trunc_ln92_53_cast_abs_r_fu_1488_p_x;
wire    trunc_ln93_26_cast_abs_r_fu_1493_ap_ready;
wire   [8:0] trunc_ln93_26_cast_abs_r_fu_1493_p_x;
wire   [7:0] trunc_ln93_26_cast_abs_r_fu_1493_ap_return;
wire    trunc_ln92_54_cast_abs_r_fu_1498_ap_ready;
wire   [8:0] trunc_ln92_54_cast_abs_r_fu_1498_p_x;
wire   [7:0] trunc_ln92_54_cast_abs_r_fu_1498_ap_return;
wire    trunc_ln92_55_cast_abs_r_fu_1503_ap_ready;
wire   [8:0] trunc_ln92_55_cast_abs_r_fu_1503_p_x;
wire    trunc_ln93_27_cast_abs_r_fu_1508_ap_ready;
wire   [8:0] trunc_ln93_27_cast_abs_r_fu_1508_p_x;
wire   [7:0] trunc_ln93_27_cast_abs_r_fu_1508_ap_return;
wire   [63:0] zext_ln192_fu_1744_p1;
wire   [63:0] conv_i190_i_i_fu_1754_p1;
wire   [63:0] zext_ln106_fu_4529_p1;
wire   [63:0] zext_ln106_1_fu_4546_p1;
wire   [63:0] zext_ln106_2_fu_4563_p1;
wire   [63:0] zext_ln106_3_fu_4580_p1;
wire   [63:0] zext_ln106_4_fu_4597_p1;
wire   [63:0] zext_ln106_5_fu_4614_p1;
wire   [63:0] zext_ln106_6_fu_4631_p1;
wire   [63:0] zext_ln106_7_fu_4648_p1;
wire   [63:0] zext_ln106_8_fu_4665_p1;
wire   [63:0] zext_ln106_9_fu_4682_p1;
wire   [63:0] zext_ln106_10_fu_4699_p1;
wire   [63:0] zext_ln106_11_fu_4716_p1;
wire   [63:0] zext_ln106_12_fu_4733_p1;
wire   [63:0] zext_ln106_13_fu_4750_p1;
wire   [63:0] zext_ln106_14_fu_4767_p1;
wire   [63:0] zext_ln106_15_fu_4784_p1;
wire   [63:0] zext_ln106_16_fu_4814_p1;
wire   [63:0] zext_ln106_17_fu_4831_p1;
wire   [63:0] zext_ln106_18_fu_4848_p1;
wire   [63:0] zext_ln106_19_fu_4865_p1;
wire   [63:0] zext_ln106_20_fu_4882_p1;
wire   [63:0] zext_ln106_21_fu_4899_p1;
wire   [63:0] zext_ln106_22_fu_4916_p1;
wire   [63:0] zext_ln106_23_fu_4933_p1;
wire   [63:0] zext_ln106_24_fu_4950_p1;
wire   [63:0] zext_ln106_25_fu_4967_p1;
wire   [63:0] zext_ln106_26_fu_4984_p1;
wire   [63:0] zext_ln106_27_fu_5001_p1;
reg   [12:0] col_4_fu_294;
wire   [12:0] col_5_fu_1721_p2;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_col;
reg   [23:0] p_0_0_0660_61034718_fu_298;
wire   [23:0] select_ln328_fu_2028_p3;
reg   [23:0] p_0_0_0660_1_64720_fu_302;
wire   [23:0] select_ln328_1_fu_2035_p3;
reg   [23:0] p_0_0_0660_2_64722_fu_306;
wire   [23:0] select_ln328_2_fu_2042_p3;
reg   [23:0] p_0_0_0660_3_64724_fu_310;
wire   [23:0] select_ln328_3_fu_2049_p3;
reg   [23:0] p_0_0_0660_4_64726_fu_314;
wire   [23:0] select_ln328_4_fu_2056_p3;
reg   [23:0] p_0_0_0660_5_64728_fu_318;
wire   [23:0] select_ln328_5_fu_2063_p3;
reg   [23:0] p_0_0_0660_6_64730_fu_322;
wire   [23:0] select_ln328_6_fu_2070_p3;
reg   [23:0] p_0_0_0660_4954738_fu_326;
wire   [23:0] select_ln349_fu_4182_p3;
reg   [23:0] p_0_0_0660_610347184740_fu_330;
wire   [23:0] select_ln349_1_fu_4189_p3;
reg   [23:0] p_0_0_0660_1_24744_fu_334;
wire   [23:0] select_ln349_2_fu_4196_p3;
reg   [23:0] p_0_0_0660_1_34746_fu_338;
wire   [23:0] select_ln349_3_fu_4203_p3;
reg   [23:0] p_0_0_0660_1_44748_fu_342;
wire   [23:0] select_ln349_4_fu_4210_p3;
reg   [23:0] p_0_0_0660_1_647204750_fu_346;
wire   [23:0] select_ln349_5_fu_4217_p3;
reg   [23:0] p_0_0_0660_2_24754_fu_350;
wire   [23:0] select_ln349_6_fu_4224_p3;
reg   [23:0] p_0_0_0660_2_34756_fu_354;
wire   [23:0] select_ln349_7_fu_4231_p3;
reg   [23:0] p_0_0_0660_2_44758_fu_358;
wire   [23:0] select_ln349_8_fu_4238_p3;
reg   [23:0] p_0_0_0660_2_647224760_fu_362;
wire   [23:0] select_ln349_9_fu_4245_p3;
reg   [23:0] p_0_0_0660_3_14762_fu_366;
wire   [23:0] select_ln349_10_fu_4252_p3;
reg   [23:0] p_0_0_0660_3_24764_fu_370;
wire   [23:0] select_ln349_11_fu_4259_p3;
reg   [23:0] p_0_0_0660_3_34766_fu_374;
wire   [23:0] select_ln349_12_fu_4266_p3;
reg   [23:0] p_0_0_0660_3_44768_fu_378;
wire   [23:0] select_ln349_13_fu_4273_p3;
reg   [23:0] p_0_0_0660_3_647244770_fu_382;
wire   [23:0] select_ln349_14_fu_4280_p3;
reg   [23:0] p_0_0_0660_4_24774_fu_386;
wire   [23:0] select_ln349_15_fu_4287_p3;
reg   [23:0] p_0_0_0660_4_34776_fu_390;
wire   [23:0] select_ln349_16_fu_4294_p3;
reg   [23:0] p_0_0_0660_4_44778_fu_394;
wire   [23:0] select_ln349_17_fu_4301_p3;
reg   [23:0] p_0_0_0660_4_647264780_fu_398;
wire   [23:0] select_ln349_18_fu_4308_p3;
reg   [23:0] p_0_0_0660_5_24784_fu_402;
wire   [23:0] select_ln349_19_fu_4315_p3;
reg   [23:0] p_0_0_0660_5_34786_fu_406;
wire   [23:0] select_ln349_20_fu_4322_p3;
reg   [23:0] p_0_0_0660_5_44788_fu_410;
wire   [23:0] select_ln349_21_fu_4329_p3;
reg   [23:0] p_0_0_0660_5_647284790_fu_414;
wire   [23:0] select_ln349_22_fu_4336_p3;
reg   [23:0] p_0_0_0660_6_44798_fu_418;
wire   [23:0] select_ln349_23_fu_4343_p3;
reg   [23:0] p_0_0_0660_6_647304800_fu_422;
wire   [23:0] select_ln349_24_fu_4350_p3;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] grp_fu_1525_p1;
wire   [13:0] zext_ln185_1_fu_1711_p1;
wire   [15:0] zext_ln185_fu_1707_p1;
wire   [2:0] trunc_ln_fu_1774_p9;
wire   [23:0] tmp_3_fu_1915_p9;
wire   [23:0] tmp_4_fu_1933_p9;
wire   [23:0] tmp_5_fu_1951_p9;
wire   [23:0] tmp_7_fu_1974_p9;
wire   [23:0] tmp_8_fu_1992_p9;
wire   [23:0] tmp_9_fu_2010_p9;
wire   [23:0] p_0_0_06664711_fu_1927_p3;
wire   [23:0] p_0_0_0666_14712_fu_1945_p3;
wire   [23:0] p_0_0_0666_24713_fu_1963_p3;
wire   [23:0] p_0_0_0666_34714_fu_1969_p3;
wire   [23:0] p_0_0_0666_44715_fu_1986_p3;
wire   [23:0] p_0_0_0666_54716_fu_2004_p3;
wire   [23:0] p_0_0_0666_64717_fu_2022_p3;
wire   [7:0] trunc_ln92_1_fu_2081_p1;
wire   [8:0] zext_ln92_fu_2085_p1;
wire   [8:0] zext_ln92_1_fu_2089_p1;
wire   [7:0] tmp_11_fu_2110_p4;
wire   [8:0] zext_ln93_fu_2120_p1;
wire   [8:0] zext_ln93_1_fu_2124_p1;
wire   [7:0] tmp_13_fu_2145_p4;
wire   [8:0] zext_ln94_fu_2155_p1;
wire   [8:0] zext_ln94_1_fu_2159_p1;
wire   [8:0] zext_ln93_2_fu_2170_p1;
wire   [8:0] zext_ln68_fu_2174_p1;
wire   [8:0] zext_ln92_2_fu_2188_p1;
wire   [8:0] zext_ln93_4_fu_2209_p1;
wire   [8:0] zext_ln94_2_fu_2230_p1;
wire   [8:0] zext_ln93_5_fu_2241_p1;
wire   [8:0] zext_ln68_2_fu_2245_p1;
wire   [8:0] zext_ln92_4_fu_2259_p1;
wire   [8:0] zext_ln93_7_fu_2280_p1;
wire   [8:0] zext_ln94_3_fu_2301_p1;
wire   [8:0] zext_ln93_8_fu_2312_p1;
wire   [8:0] zext_ln68_4_fu_2316_p1;
wire   [8:0] zext_ln92_6_fu_2330_p1;
wire   [8:0] zext_ln93_10_fu_2351_p1;
wire   [8:0] zext_ln94_4_fu_2372_p1;
wire   [8:0] zext_ln93_11_fu_2383_p1;
wire   [8:0] zext_ln68_6_fu_2387_p1;
wire   [8:0] zext_ln92_8_fu_2401_p1;
wire   [8:0] zext_ln93_13_fu_2422_p1;
wire   [8:0] zext_ln94_5_fu_2443_p1;
wire   [8:0] zext_ln93_14_fu_2454_p1;
wire   [8:0] zext_ln68_8_fu_2458_p1;
wire   [8:0] zext_ln92_10_fu_2472_p1;
wire   [8:0] zext_ln93_16_fu_2493_p1;
wire   [8:0] zext_ln94_6_fu_2514_p1;
wire   [8:0] zext_ln93_17_fu_2525_p1;
wire   [8:0] zext_ln68_10_fu_2529_p1;
wire   [8:0] zext_ln92_12_fu_2543_p1;
wire   [8:0] zext_ln93_19_fu_2564_p1;
wire   [8:0] zext_ln94_7_fu_2585_p1;
wire   [8:0] zext_ln93_20_fu_2596_p1;
wire   [8:0] zext_ln68_12_fu_2600_p1;
wire   [8:0] zext_ln92_14_fu_2614_p1;
wire   [8:0] zext_ln93_22_fu_2635_p1;
wire   [8:0] zext_ln94_8_fu_2656_p1;
wire   [8:0] zext_ln93_23_fu_2667_p1;
wire   [8:0] zext_ln68_14_fu_2671_p1;
wire   [8:0] zext_ln92_16_fu_2685_p1;
wire   [8:0] zext_ln93_25_fu_2706_p1;
wire   [8:0] zext_ln94_9_fu_2727_p1;
wire   [8:0] zext_ln93_26_fu_2738_p1;
wire   [8:0] zext_ln68_16_fu_2742_p1;
wire   [8:0] zext_ln92_18_fu_2756_p1;
wire   [8:0] zext_ln93_28_fu_2777_p1;
wire   [8:0] zext_ln94_10_fu_2798_p1;
wire   [8:0] zext_ln93_29_fu_2809_p1;
wire   [8:0] zext_ln68_18_fu_2813_p1;
wire   [8:0] zext_ln92_20_fu_2827_p1;
wire   [8:0] zext_ln93_31_fu_2848_p1;
wire   [8:0] zext_ln94_11_fu_2869_p1;
wire   [8:0] zext_ln93_32_fu_2880_p1;
wire   [8:0] zext_ln68_20_fu_2884_p1;
wire   [8:0] zext_ln92_22_fu_2898_p1;
wire   [8:0] zext_ln93_34_fu_2919_p1;
wire   [8:0] zext_ln94_12_fu_2940_p1;
wire   [8:0] zext_ln93_35_fu_2951_p1;
wire   [8:0] zext_ln68_22_fu_2955_p1;
wire   [8:0] zext_ln92_24_fu_2969_p1;
wire   [8:0] zext_ln93_37_fu_2990_p1;
wire   [8:0] zext_ln94_13_fu_3011_p1;
wire   [8:0] zext_ln93_38_fu_3022_p1;
wire   [8:0] zext_ln68_24_fu_3026_p1;
wire   [8:0] zext_ln92_26_fu_3040_p1;
wire   [8:0] zext_ln93_40_fu_3061_p1;
wire   [8:0] zext_ln94_14_fu_3082_p1;
wire   [8:0] zext_ln93_41_fu_3093_p1;
wire   [8:0] zext_ln68_26_fu_3097_p1;
wire   [8:0] zext_ln92_28_fu_3111_p1;
wire   [8:0] zext_ln93_43_fu_3132_p1;
wire   [8:0] zext_ln94_15_fu_3153_p1;
wire   [8:0] zext_ln93_44_fu_3164_p1;
wire   [8:0] zext_ln68_29_fu_3168_p1;
wire   [8:0] zext_ln92_30_fu_3182_p1;
wire   [8:0] zext_ln93_46_fu_3203_p1;
wire   [8:0] zext_ln94_16_fu_3224_p1;
wire   [8:0] zext_ln93_47_fu_3235_p1;
wire   [8:0] zext_ln68_32_fu_3239_p1;
wire   [8:0] zext_ln92_32_fu_3253_p1;
wire   [8:0] zext_ln93_49_fu_3274_p1;
wire   [8:0] zext_ln94_17_fu_3295_p1;
wire   [8:0] zext_ln92_34_fu_3310_p1;
wire   [8:0] zext_ln93_52_fu_3331_p1;
wire   [8:0] zext_ln94_18_fu_3352_p1;
wire   [8:0] zext_ln93_53_fu_3363_p1;
wire   [8:0] zext_ln68_37_fu_3367_p1;
wire   [8:0] zext_ln92_36_fu_3381_p1;
wire   [8:0] zext_ln93_55_fu_3402_p1;
wire   [8:0] zext_ln94_19_fu_3423_p1;
wire   [8:0] zext_ln93_56_fu_3434_p1;
wire   [8:0] zext_ln68_39_fu_3438_p1;
wire   [8:0] zext_ln92_38_fu_3452_p1;
wire   [8:0] zext_ln93_58_fu_3473_p1;
wire   [8:0] zext_ln94_20_fu_3494_p1;
wire   [8:0] zext_ln93_59_fu_3505_p1;
wire   [8:0] zext_ln68_42_fu_3509_p1;
wire   [8:0] zext_ln92_40_fu_3523_p1;
wire   [8:0] zext_ln93_61_fu_3544_p1;
wire   [8:0] zext_ln94_21_fu_3565_p1;
wire   [8:0] zext_ln93_62_fu_3576_p1;
wire   [8:0] zext_ln68_44_fu_3580_p1;
wire   [8:0] zext_ln92_42_fu_3594_p1;
wire   [8:0] zext_ln93_64_fu_3615_p1;
wire   [8:0] zext_ln94_22_fu_3636_p1;
wire   [8:0] zext_ln93_65_fu_3647_p1;
wire   [8:0] zext_ln68_46_fu_3651_p1;
wire   [8:0] zext_ln92_44_fu_3665_p1;
wire   [8:0] zext_ln93_67_fu_3686_p1;
wire   [8:0] zext_ln94_23_fu_3707_p1;
wire   [8:0] zext_ln93_68_fu_3718_p1;
wire   [8:0] zext_ln68_48_fu_3722_p1;
wire   [8:0] zext_ln92_46_fu_3736_p1;
wire   [8:0] zext_ln93_70_fu_3757_p1;
wire   [8:0] zext_ln94_24_fu_3778_p1;
wire   [8:0] zext_ln93_71_fu_3789_p1;
wire   [8:0] zext_ln68_50_fu_3793_p1;
wire   [8:0] zext_ln92_48_fu_3807_p1;
wire   [8:0] zext_ln93_73_fu_3828_p1;
wire   [8:0] zext_ln94_25_fu_3849_p1;
wire   [8:0] zext_ln93_74_fu_3860_p1;
wire   [8:0] zext_ln68_52_fu_3864_p1;
wire   [8:0] zext_ln92_50_fu_3878_p1;
wire   [8:0] zext_ln93_76_fu_3899_p1;
wire   [8:0] zext_ln94_26_fu_3920_p1;
wire   [8:0] zext_ln93_77_fu_3931_p1;
wire   [8:0] zext_ln68_55_fu_3935_p1;
wire   [8:0] zext_ln92_52_fu_3949_p1;
wire   [8:0] zext_ln93_79_fu_3970_p1;
wire   [8:0] zext_ln94_27_fu_3991_p1;
wire   [8:0] zext_ln93_80_fu_4002_p1;
wire   [8:0] zext_ln68_58_fu_4006_p1;
wire   [8:0] zext_ln92_53_fu_4020_p1;
wire   [8:0] zext_ln93_82_fu_4041_p1;
wire   [8:0] zext_ln94_28_fu_4062_p1;
wire   [8:0] zext_ln93_83_fu_4073_p1;
wire   [8:0] zext_ln68_61_fu_4077_p1;
wire   [9:0] zext_ln68_1_fu_4520_p1;
wire   [9:0] zext_ln93_3_fu_4517_p1;
wire   [9:0] diffpx_fu_4523_p2;
wire   [9:0] zext_ln68_3_fu_4537_p1;
wire   [9:0] zext_ln93_6_fu_4534_p1;
wire   [9:0] diffpx_1_fu_4540_p2;
wire   [9:0] zext_ln68_5_fu_4554_p1;
wire   [9:0] zext_ln93_9_fu_4551_p1;
wire   [9:0] diffpx_2_fu_4557_p2;
wire   [9:0] zext_ln68_7_fu_4571_p1;
wire   [9:0] zext_ln93_12_fu_4568_p1;
wire   [9:0] diffpx_3_fu_4574_p2;
wire   [9:0] zext_ln68_9_fu_4588_p1;
wire   [9:0] zext_ln93_15_fu_4585_p1;
wire   [9:0] diffpx_4_fu_4591_p2;
wire   [9:0] zext_ln68_11_fu_4605_p1;
wire   [9:0] zext_ln93_18_fu_4602_p1;
wire   [9:0] diffpx_5_fu_4608_p2;
wire   [9:0] zext_ln68_13_fu_4622_p1;
wire   [9:0] zext_ln93_21_fu_4619_p1;
wire   [9:0] diffpx_6_fu_4625_p2;
wire   [9:0] zext_ln68_15_fu_4639_p1;
wire   [9:0] zext_ln93_24_fu_4636_p1;
wire   [9:0] diffpx_7_fu_4642_p2;
wire   [9:0] zext_ln68_17_fu_4656_p1;
wire   [9:0] zext_ln93_27_fu_4653_p1;
wire   [9:0] diffpx_8_fu_4659_p2;
wire   [9:0] zext_ln68_19_fu_4673_p1;
wire   [9:0] zext_ln93_30_fu_4670_p1;
wire   [9:0] diffpx_9_fu_4676_p2;
wire   [9:0] zext_ln68_21_fu_4690_p1;
wire   [9:0] zext_ln93_33_fu_4687_p1;
wire   [9:0] diffpx_10_fu_4693_p2;
wire   [9:0] zext_ln68_23_fu_4707_p1;
wire   [9:0] zext_ln93_36_fu_4704_p1;
wire   [9:0] diffpx_11_fu_4710_p2;
wire   [9:0] zext_ln68_25_fu_4724_p1;
wire   [9:0] zext_ln93_39_fu_4721_p1;
wire   [9:0] diffpx_12_fu_4727_p2;
wire   [9:0] zext_ln68_27_fu_4741_p1;
wire   [9:0] zext_ln93_42_fu_4738_p1;
wire   [9:0] diffpx_13_fu_4744_p2;
wire   [9:0] zext_ln68_30_fu_4758_p1;
wire   [9:0] zext_ln93_45_fu_4755_p1;
wire   [9:0] diffpx_14_fu_4761_p2;
wire   [9:0] zext_ln68_33_fu_4775_p1;
wire   [9:0] zext_ln93_48_fu_4772_p1;
wire   [9:0] diffpx_15_fu_4778_p2;
wire   [8:0] zext_ln93_50_fu_4789_p1;
wire   [8:0] zext_ln68_34_fu_4795_p1;
wire   [8:0] add_ln68_32_fu_4798_p2;
wire   [9:0] zext_ln68_36_fu_4804_p1;
wire   [9:0] zext_ln93_51_fu_4792_p1;
wire   [9:0] diffpx_16_fu_4808_p2;
wire   [9:0] zext_ln68_38_fu_4822_p1;
wire   [9:0] zext_ln93_54_fu_4819_p1;
wire   [9:0] diffpx_17_fu_4825_p2;
wire   [9:0] zext_ln68_41_fu_4839_p1;
wire   [9:0] zext_ln93_57_fu_4836_p1;
wire   [9:0] diffpx_18_fu_4842_p2;
wire   [9:0] zext_ln68_43_fu_4856_p1;
wire   [9:0] zext_ln93_60_fu_4853_p1;
wire   [9:0] diffpx_19_fu_4859_p2;
wire   [9:0] zext_ln68_45_fu_4873_p1;
wire   [9:0] zext_ln93_63_fu_4870_p1;
wire   [9:0] diffpx_20_fu_4876_p2;
wire   [9:0] zext_ln68_47_fu_4890_p1;
wire   [9:0] zext_ln93_66_fu_4887_p1;
wire   [9:0] diffpx_21_fu_4893_p2;
wire   [9:0] zext_ln68_49_fu_4907_p1;
wire   [9:0] zext_ln93_69_fu_4904_p1;
wire   [9:0] diffpx_22_fu_4910_p2;
wire   [9:0] zext_ln68_51_fu_4924_p1;
wire   [9:0] zext_ln93_72_fu_4921_p1;
wire   [9:0] diffpx_23_fu_4927_p2;
wire   [9:0] zext_ln68_54_fu_4941_p1;
wire   [9:0] zext_ln93_75_fu_4938_p1;
wire   [9:0] diffpx_24_fu_4944_p2;
wire   [9:0] zext_ln68_57_fu_4958_p1;
wire   [9:0] zext_ln93_78_fu_4955_p1;
wire   [9:0] diffpx_25_fu_4961_p2;
wire   [9:0] zext_ln68_59_fu_4975_p1;
wire   [9:0] zext_ln93_81_fu_4972_p1;
wire   [9:0] diffpx_26_fu_4978_p2;
wire   [9:0] zext_ln68_62_fu_4992_p1;
wire   [9:0] zext_ln93_84_fu_4989_p1;
wire   [9:0] diffpx_27_fu_4995_p2;
wire   [16:0] color_weights_1_cast68_fu_5073_p1;
wire   [16:0] color_weights_cast69_fu_5069_p1;
wire   [16:0] color_weights_2_cast_fu_5077_p1;
wire   [16:0] color_weights_3_cast_fu_5087_p1;
wire   [16:0] color_weights_6_cast_fu_5097_p1;
wire   [16:0] color_weights_7_cast_fu_5101_p1;
wire   [15:0] mul_ln107_fu_5184_p0;
wire   [23:0] zext_ln107_2_fu_5178_p1;
wire   [7:0] mul_ln107_fu_5184_p1;
wire   [15:0] mul_ln107_1_fu_5196_p0;
wire   [23:0] zext_ln107_4_fu_5190_p1;
wire   [7:0] mul_ln107_1_fu_5196_p1;
wire   [15:0] mul_ln107_5_fu_5220_p0;
wire   [23:0] zext_ln107_12_fu_5214_p1;
wire   [7:0] mul_ln107_5_fu_5220_p1;
wire   [15:0] mul_ln107_8_fu_5232_p0;
wire   [23:0] zext_ln107_18_fu_5226_p1;
wire   [7:0] mul_ln107_8_fu_5232_p1;
wire   [15:0] mul_ln107_10_fu_5244_p0;
wire   [23:0] zext_ln107_22_fu_5238_p1;
wire   [7:0] mul_ln107_10_fu_5244_p1;
wire   [15:0] mul_ln107_13_fu_5262_p0;
wire   [23:0] zext_ln107_29_fu_5256_p1;
wire   [7:0] mul_ln107_13_fu_5262_p1;
wire   [15:0] mul_ln107_18_fu_5280_p0;
wire   [23:0] zext_ln107_39_fu_5274_p1;
wire   [7:0] mul_ln107_18_fu_5280_p1;
wire   [15:0] mul_ln107_21_fu_5298_p0;
wire   [23:0] zext_ln107_45_fu_5292_p1;
wire   [7:0] mul_ln107_21_fu_5298_p1;
wire   [15:0] mul_ln107_23_fu_5310_p0;
wire   [23:0] zext_ln107_49_fu_5304_p1;
wire   [7:0] mul_ln107_23_fu_5310_p1;
wire   [15:0] mul_ln107_25_fu_5322_p0;
wire   [23:0] zext_ln107_53_fu_5316_p1;
wire   [7:0] mul_ln107_25_fu_5322_p1;
wire   [17:0] tmp68_cast_fu_5334_p1;
wire   [17:0] p_cast_fu_5328_p1;
wire   [17:0] empty_42_fu_5337_p2;
wire   [18:0] p_cast72_fu_5343_p1;
wire   [18:0] color_weights_4_cast73_fu_5331_p1;
wire   [17:0] tmp71_cast_fu_5356_p1;
wire   [17:0] color_weights_5_cast_fu_5347_p1;
wire   [17:0] tmp70_fu_5359_p2;
wire   [18:0] tmp70_cast_fu_5365_p1;
wire   [18:0] tmp69_fu_5350_p2;
wire   [16:0] color_weights_9_cast_fu_5375_p1;
wire   [16:0] color_weights_10_cast_fu_5378_p1;
wire   [16:0] color_weights_11_cast_fu_5381_p1;
wire   [16:0] color_weights_12_cast_fu_5384_p1;
wire   [16:0] tmp76_fu_5402_p2;
wire   [16:0] color_weights_14_cast_fu_5390_p1;
wire   [16:0] color_weights_15_cast_fu_5393_p1;
wire   [16:0] tmp78_fu_5412_p2;
wire   [17:0] tmp78_cast_fu_5418_p1;
wire   [17:0] color_weights_13_cast_fu_5387_p1;
wire   [17:0] tmp77_fu_5422_p2;
wire   [18:0] tmp77_cast_fu_5428_p1;
wire   [18:0] tmp76_cast_fu_5408_p1;
wire   [16:0] color_weights_19_cast_fu_5441_p1;
wire   [16:0] color_weights_20_cast_fu_5444_p1;
wire   [16:0] tmp83_fu_5465_p2;
wire   [17:0] tmp83_cast_fu_5471_p1;
wire   [17:0] color_weights_18_cast_fu_5438_p1;
wire   [16:0] color_weights_22_cast_fu_5450_p1;
wire   [16:0] color_weights_23_cast_fu_5453_p1;
wire   [16:0] tmp86_fu_5481_p2;
wire   [17:0] tmp86_cast_fu_5487_p1;
wire   [17:0] color_weights_21_cast_fu_5447_p1;
wire   [17:0] tmp85_fu_5491_p2;
wire   [16:0] color_weights_25_cast_fu_5459_p1;
wire   [16:0] color_weights_26_cast_fu_5462_p1;
wire   [16:0] tmp88_fu_5501_p2;
wire   [17:0] tmp88_cast_fu_5507_p1;
wire   [17:0] color_weights_24_cast_fu_5456_p1;
wire   [17:0] tmp87_fu_5511_p2;
wire   [18:0] tmp87_cast_fu_5517_p1;
wire   [18:0] tmp85_cast_fu_5497_p1;
wire   [15:0] mul_ln107_28_fu_5530_p0;
wire   [7:0] mul_ln107_28_fu_5530_p1;
wire   [15:0] mul_ln107_29_fu_5539_p0;
wire   [7:0] mul_ln107_29_fu_5539_p1;
wire   [15:0] mul_ln107_33_fu_5554_p0;
wire   [7:0] mul_ln107_33_fu_5554_p1;
wire   [15:0] mul_ln107_36_fu_5563_p0;
wire   [7:0] mul_ln107_36_fu_5563_p1;
wire   [15:0] mul_ln107_38_fu_5572_p0;
wire   [7:0] mul_ln107_38_fu_5572_p1;
wire   [15:0] mul_ln107_41_fu_5584_p0;
wire   [7:0] mul_ln107_41_fu_5584_p1;
wire   [15:0] mul_ln107_46_fu_5596_p0;
wire   [7:0] mul_ln107_46_fu_5596_p1;
wire   [15:0] mul_ln107_49_fu_5608_p0;
wire   [7:0] mul_ln107_49_fu_5608_p1;
wire   [15:0] mul_ln107_51_fu_5617_p0;
wire   [7:0] mul_ln107_51_fu_5617_p1;
wire   [15:0] mul_ln107_53_fu_5626_p0;
wire   [7:0] mul_ln107_53_fu_5626_p1;
wire   [15:0] mul_ln107_56_fu_5635_p0;
wire   [7:0] mul_ln107_56_fu_5635_p1;
wire   [15:0] mul_ln107_57_fu_5644_p0;
wire   [7:0] mul_ln107_57_fu_5644_p1;
wire   [15:0] mul_ln107_61_fu_5659_p0;
wire   [7:0] mul_ln107_61_fu_5659_p1;
wire   [15:0] mul_ln107_64_fu_5668_p0;
wire   [7:0] mul_ln107_64_fu_5668_p1;
wire   [15:0] mul_ln107_66_fu_5677_p0;
wire   [7:0] mul_ln107_66_fu_5677_p1;
wire   [15:0] mul_ln107_69_fu_5689_p0;
wire   [7:0] mul_ln107_69_fu_5689_p1;
wire   [15:0] mul_ln107_74_fu_5701_p0;
wire   [7:0] mul_ln107_74_fu_5701_p1;
wire   [15:0] mul_ln107_77_fu_5713_p0;
wire   [7:0] mul_ln107_77_fu_5713_p1;
wire   [15:0] mul_ln107_79_fu_5722_p0;
wire   [7:0] mul_ln107_79_fu_5722_p1;
wire   [15:0] mul_ln107_81_fu_5731_p0;
wire   [7:0] mul_ln107_81_fu_5731_p1;
wire   [19:0] p_cast77_fu_5782_p1;
wire   [19:0] color_weights_8_cast78_fu_5779_p1;
wire   [19:0] tmp74_cast_fu_5794_p1;
wire   [19:0] tmp73_fu_5788_p2;
wire   [19:0] tmp75_cast_fu_5803_p1;
wire   [19:0] tmp72_fu_5797_p2;
wire   [16:0] color_weights_16_cast_fu_5785_p1;
wire   [16:0] color_weights_17_cast_fu_5812_p1;
wire   [15:0] mul_ln107_15_fu_5899_p0;
wire   [23:0] zext_ln107_33_fu_5893_p1;
wire   [7:0] mul_ln107_15_fu_5899_p1;
wire   [20:0] tmp81_cast_fu_5908_p1;
wire   [20:0] p_cast86_fu_5905_p1;
wire   [20:0] tmp82_cast_fu_5917_p1;
wire   [20:0] tmp80_fu_5911_p2;
wire   [20:0] tmp84_cast_fu_5926_p1;
wire   [20:0] tmp79_fu_5920_p2;
wire   [24:0] grp_fu_8207_p3;
wire   [24:0] grp_fu_8216_p3;
wire   [25:0] tmp90_cast_fu_5938_p1;
wire   [25:0] tmp_cast_fu_5935_p1;
wire   [25:0] tmp114_fu_5941_p2;
wire   [24:0] grp_fu_8225_p3;
wire   [24:0] grp_fu_8250_p3;
wire   [24:0] grp_fu_8259_p3;
wire   [24:0] grp_fu_8268_p3;
wire   [24:0] grp_fu_8277_p3;
wire   [24:0] grp_fu_8286_p3;
wire   [25:0] tmp111_cast_fu_5966_p1;
wire   [25:0] tmp110_cast_fu_5963_p1;
wire   [16:0] shl_ln1_fu_5975_p3;
wire   [17:0] zext_ln108_fu_5982_p1;
wire   [15:0] mul_ln107_43_fu_5995_p0;
wire   [7:0] mul_ln107_43_fu_5995_p1;
wire   [24:0] grp_fu_8295_p3;
wire   [24:0] grp_fu_8304_p3;
wire   [25:0] tmp138_cast_fu_6004_p1;
wire   [25:0] tmp169_cast_fu_6001_p1;
wire   [25:0] tmp171_fu_6007_p2;
wire   [24:0] grp_fu_8313_p3;
wire   [24:0] grp_fu_8338_p3;
wire   [24:0] grp_fu_8347_p3;
wire   [24:0] grp_fu_8356_p3;
wire   [24:0] grp_fu_8365_p3;
wire   [24:0] grp_fu_8374_p3;
wire   [25:0] tmp159_cast_fu_6032_p1;
wire   [25:0] tmp158_cast_fu_6029_p1;
wire   [15:0] mul_ln107_71_fu_6044_p0;
wire   [7:0] mul_ln107_71_fu_6044_p1;
wire   [24:0] grp_fu_8383_p3;
wire   [24:0] grp_fu_8392_p3;
wire   [25:0] tmp160_cast_fu_6053_p1;
wire   [25:0] tmp227_cast_fu_6050_p1;
wire   [25:0] tmp229_fu_6056_p2;
wire   [24:0] grp_fu_8401_p3;
wire   [24:0] grp_fu_8426_p3;
wire   [24:0] grp_fu_8435_p3;
wire   [24:0] grp_fu_8444_p3;
wire   [24:0] grp_fu_8453_p3;
wire   [24:0] grp_fu_8462_p3;
wire   [25:0] tmp210_cast_fu_6081_p1;
wire   [25:0] tmp209_cast_fu_6078_p1;
wire   [25:0] grp_fu_8480_p3;
wire   [26:0] tmp92_cast_fu_6100_p1;
wire   [26:0] grp_fu_8471_p3;
(* use_dsp48 = "no" *) wire   [26:0] tmp118_fu_6103_p2;
wire   [25:0] grp_fu_8489_p3;
wire   [26:0] tmp99_cast_fu_6115_p1;
wire   [26:0] tmp98_cast_fu_6112_p1;
wire   [25:0] grp_fu_8506_p3;
wire   [26:0] tmp109_cast_fu_6127_p1;
wire   [26:0] tmp107_cast_fu_6124_p1;
wire   [21:0] zext_ln108_1_fu_6136_p1;
wire   [21:0] tmp11_fu_6093_p3;
reg   [31:0] tmp_68_fu_6149_p4;
reg   [31:0] tmp_69_fu_6159_p3;
wire   [4:0] trunc_ln114_fu_6173_p1;
wire   [25:0] grp_fu_8524_p3;
wire   [26:0] tmp140_cast_fu_6190_p1;
wire   [26:0] grp_fu_8515_p3;
(* use_dsp48 = "no" *) wire   [26:0] tmp175_fu_6193_p2;
wire   [25:0] grp_fu_8533_p3;
wire   [26:0] tmp147_cast_fu_6205_p1;
wire   [26:0] tmp146_cast_fu_6202_p1;
wire   [25:0] grp_fu_8550_p3;
wire   [26:0] tmp157_cast_fu_6217_p1;
wire   [26:0] tmp155_cast_fu_6214_p1;
wire   [25:0] grp_fu_8568_p3;
wire   [26:0] tmp162_cast_fu_6229_p1;
wire   [26:0] grp_fu_8559_p3;
(* use_dsp48 = "no" *) wire   [26:0] tmp233_fu_6232_p2;
wire   [25:0] grp_fu_8577_p3;
wire   [26:0] tmp198_cast_fu_6244_p1;
wire   [26:0] tmp197_cast_fu_6241_p1;
wire   [25:0] grp_fu_8594_p3;
wire   [26:0] tmp208_cast_fu_6256_p1;
wire   [26:0] tmp206_cast_fu_6253_p1;
wire   [27:0] tmp96_cast_fu_6265_p1;
wire   [27:0] grp_fu_8603_p3;
wire   [27:0] tmp97_cast_fu_6273_p1;
(* use_dsp48 = "no" *) wire   [27:0] tmp94_fu_6268_p2;
wire   [31:0] add_ln114_fu_6282_p2;
wire   [30:0] tmp_70_fu_6287_p4;
wire   [31:0] zext_ln114_5_fu_6303_p1;
wire   [31:0] lshr_ln114_2_fu_6306_p2;
wire   [31:0] and_ln114_2_fu_6312_p2;
wire   [0:0] icmp_ln114_fu_6297_p2;
wire   [0:0] icmp_ln114_1_fu_6317_p2;
wire   [0:0] tmp_71_fu_6329_p3;
wire   [0:0] bit_select_i_i116_i_i_i_fu_6343_p3;
wire   [0:0] xor_ln114_fu_6337_p2;
wire   [0:0] and_ln114_1_fu_6350_p2;
wire   [0:0] and_ln114_fu_6323_p2;
wire   [0:0] or_ln114_fu_6356_p2;
wire   [31:0] add_ln114_1_fu_6379_p2;
wire   [63:0] zext_ln114_fu_6370_p1;
wire   [63:0] zext_ln114_1_fu_6384_p1;
wire   [31:0] sub_ln114_1_fu_6394_p2;
wire   [63:0] zext_ln114_2_fu_6399_p1;
wire   [27:0] tmp144_cast_fu_6409_p1;
wire   [27:0] grp_fu_8620_p3;
wire   [27:0] tmp145_cast_fu_6417_p1;
(* use_dsp48 = "no" *) wire   [27:0] tmp142_fu_6412_p2;
wire   [27:0] tmp195_cast_fu_6426_p1;
wire   [27:0] grp_fu_8637_p3;
wire   [27:0] tmp196_cast_fu_6434_p1;
(* use_dsp48 = "no" *) wire   [27:0] tmp164_fu_6429_p2;
wire   [28:0] tmp103_cast_fu_6446_p1;
wire   [28:0] tmp126_cast_fu_6443_p1;
wire   [28:0] tmp104_cast_fu_6455_p1;
wire   [28:0] tmp102_fu_6449_p2;
wire   [28:0] tmp106_cast_fu_6464_p1;
wire   [28:0] tmp101_fu_6458_p2;
wire   [63:0] select_ln114_fu_6473_p3;
wire   [63:0] zext_ln114_3_fu_6478_p1;
wire   [63:0] add_ln114_2_fu_6481_p2;
wire   [28:0] tmp151_cast_fu_6508_p1;
wire   [28:0] tmp183_cast_fu_6505_p1;
wire   [28:0] tmp152_cast_fu_6517_p1;
wire   [28:0] tmp150_fu_6511_p2;
wire   [28:0] tmp154_cast_fu_6526_p1;
wire   [28:0] tmp149_fu_6520_p2;
wire   [28:0] tmp202_cast_fu_6538_p1;
wire   [28:0] tmp241_cast_fu_6535_p1;
wire   [28:0] tmp203_cast_fu_6547_p1;
wire   [28:0] tmp201_fu_6541_p2;
wire   [28:0] tmp205_cast_fu_6556_p1;
wire   [28:0] tmp200_fu_6550_p2;
wire   [23:0] shl_ln107_fu_6565_p2;
wire   [29:0] tmp12_fu_6574_p3;
wire   [29:0] zext_ln92_27_fu_6570_p1;
wire   [7:0] sub_ln114_2_fu_6597_p2;
wire   [7:0] select_ln114_1_fu_6590_p3;
wire   [7:0] add_ln114_3_fu_6602_p2;
wire   [63:0] zext_ln114_4_fu_6587_p1;
wire   [8:0] tmp_73_fu_6608_p3;
wire   [63:0] pi_assign_fu_6616_p5;
wire   [23:0] shl_ln107_1_fu_6632_p3;
wire   [29:0] tmp89_fu_6643_p3;
wire   [29:0] zext_ln68_40_fu_6639_p1;
wire   [23:0] shl_ln107_2_fu_6656_p3;
wire   [29:0] tmp112_fu_6667_p3;
wire   [29:0] zext_ln68_65_fu_6663_p1;
reg   [31:0] tmp_74_fu_6687_p4;
reg   [31:0] tmp_75_fu_6697_p3;
wire   [4:0] trunc_ln115_fu_6711_p1;
reg   [31:0] tmp_85_fu_6728_p4;
reg   [31:0] tmp_86_fu_6738_p3;
wire   [4:0] trunc_ln115_2_fu_6752_p1;
reg   [31:0] tmp_96_fu_6769_p4;
reg   [31:0] tmp_97_fu_6779_p3;
wire   [4:0] trunc_ln115_4_fu_6793_p1;
wire   [31:0] add_ln115_fu_6812_p2;
wire   [30:0] tmp_76_fu_6817_p4;
wire   [31:0] zext_ln115_15_fu_6833_p1;
wire   [31:0] lshr_ln115_6_fu_6836_p2;
wire   [31:0] and_ln115_6_fu_6842_p2;
wire   [0:0] icmp_ln115_1_fu_6827_p2;
wire   [0:0] icmp_ln115_2_fu_6847_p2;
wire   [0:0] tmp_77_fu_6859_p3;
wire   [0:0] bit_select_i_i_i_i_i_fu_6873_p3;
wire   [0:0] xor_ln115_fu_6867_p2;
wire   [0:0] and_ln115_1_fu_6880_p2;
wire   [0:0] and_ln115_fu_6853_p2;
wire   [0:0] or_ln115_3_fu_6886_p2;
wire   [31:0] add_ln115_1_fu_6909_p2;
wire   [63:0] zext_ln115_fu_6900_p1;
wire   [63:0] zext_ln115_1_fu_6914_p1;
wire   [31:0] sub_ln115_1_fu_6924_p2;
wire   [63:0] zext_ln115_2_fu_6929_p1;
wire   [31:0] add_ln115_4_fu_6944_p2;
wire   [30:0] tmp_90_fu_6949_p4;
wire   [31:0] zext_ln115_16_fu_6965_p1;
wire   [31:0] lshr_ln115_7_fu_6968_p2;
wire   [31:0] and_ln115_7_fu_6974_p2;
wire   [0:0] icmp_ln115_5_fu_6959_p2;
wire   [0:0] icmp_ln115_6_fu_6979_p2;
wire   [0:0] tmp_91_fu_6991_p3;
wire   [0:0] bit_select_i_i_i_i_i_1_fu_7005_p3;
wire   [0:0] xor_ln115_1_fu_6999_p2;
wire   [0:0] and_ln115_3_fu_7012_p2;
wire   [0:0] and_ln115_2_fu_6985_p2;
wire   [0:0] or_ln115_fu_7018_p2;
wire   [31:0] add_ln115_5_fu_7041_p2;
wire   [63:0] zext_ln115_4_fu_7032_p1;
wire   [63:0] zext_ln115_5_fu_7046_p1;
wire   [31:0] sub_ln115_3_fu_7056_p2;
wire   [63:0] zext_ln115_6_fu_7061_p1;
wire   [31:0] add_ln115_8_fu_7076_p2;
wire   [30:0] tmp_113_fu_7081_p4;
wire   [31:0] zext_ln115_17_fu_7097_p1;
wire   [31:0] lshr_ln115_8_fu_7100_p2;
wire   [31:0] and_ln115_8_fu_7106_p2;
wire   [0:0] icmp_ln115_9_fu_7091_p2;
wire   [0:0] icmp_ln115_10_fu_7111_p2;
wire   [0:0] tmp_114_fu_7123_p3;
wire   [0:0] bit_select_i_i_i_i_i_2_fu_7137_p3;
wire   [0:0] xor_ln115_2_fu_7131_p2;
wire   [0:0] and_ln115_5_fu_7144_p2;
wire   [0:0] and_ln115_4_fu_7117_p2;
wire   [0:0] or_ln115_4_fu_7150_p2;
wire   [31:0] add_ln115_9_fu_7173_p2;
wire   [63:0] zext_ln115_8_fu_7164_p1;
wire   [63:0] zext_ln115_9_fu_7178_p1;
wire   [31:0] sub_ln115_5_fu_7188_p2;
wire   [63:0] zext_ln115_10_fu_7193_p1;
wire   [63:0] select_ln115_fu_7203_p3;
wire   [63:0] zext_ln115_3_fu_7208_p1;
wire   [63:0] add_ln115_2_fu_7211_p2;
wire   [63:0] select_ln115_3_fu_7235_p3;
wire   [63:0] zext_ln115_7_fu_7240_p1;
wire   [63:0] add_ln115_6_fu_7243_p2;
wire   [63:0] select_ln115_6_fu_7267_p3;
wire   [63:0] zext_ln115_11_fu_7272_p1;
wire   [63:0] add_ln115_10_fu_7275_p2;
wire   [7:0] sub_ln115_6_fu_7309_p2;
wire   [7:0] select_ln115_1_fu_7302_p3;
wire   [7:0] add_ln115_3_fu_7314_p2;
wire   [63:0] zext_ln115_12_fu_7299_p1;
wire   [8:0] tmp_79_fu_7320_p3;
wire   [63:0] pi_assign_1_fu_7328_p5;
wire   [31:0] LD_1_fu_7340_p1;
wire   [31:0] bitcast_ln766_1_fu_7344_p1;
wire   [7:0] sub_ln115_7_fu_7365_p2;
wire   [7:0] select_ln115_4_fu_7358_p3;
wire   [7:0] add_ln115_7_fu_7370_p2;
wire   [63:0] zext_ln115_13_fu_7355_p1;
wire   [8:0] tmp_87_fu_7376_p3;
wire   [63:0] pi_assign_2_fu_7384_p5;
wire   [31:0] LD_3_fu_7396_p1;
wire   [31:0] bitcast_ln766_2_fu_7400_p1;
wire   [7:0] sub_ln115_8_fu_7421_p2;
wire   [7:0] select_ln115_7_fu_7414_p3;
wire   [7:0] add_ln115_11_fu_7426_p2;
wire   [63:0] zext_ln115_14_fu_7411_p1;
wire   [8:0] tmp_98_fu_7432_p3;
wire   [63:0] pi_assign_3_fu_7440_p5;
wire   [31:0] LD_5_fu_7452_p1;
wire   [31:0] bitcast_ln766_3_fu_7456_p1;
wire   [63:0] bitcast_ln724_1_fu_7467_p1;
wire   [63:0] grp_fu_1533_p1;
wire   [63:0] bitcast_ln724_2_fu_7497_p1;
wire   [63:0] grp_fu_1536_p1;
wire   [63:0] bitcast_ln724_3_fu_7527_p1;
wire   [52:0] zext_ln116_1_cast_fu_7560_p3;
wire   [53:0] zext_ln116_1_fu_7567_p1;
wire   [53:0] sub_ln116_fu_7571_p2;
wire   [11:0] zext_ln116_fu_7557_p1;
wire   [11:0] sub_ln116_1_fu_7589_p2;
wire   [11:0] add_ln116_fu_7601_p2;
wire   [11:0] sub_ln116_2_fu_7607_p2;
wire   [6:0] tmp_83_fu_7631_p4;
wire   [52:0] zext_ln116_5_cast_fu_7650_p3;
wire   [53:0] zext_ln116_5_fu_7657_p1;
wire   [53:0] sub_ln116_3_fu_7661_p2;
wire   [11:0] zext_ln116_4_fu_7647_p1;
wire   [11:0] sub_ln116_4_fu_7679_p2;
wire   [11:0] add_ln116_2_fu_7691_p2;
wire   [11:0] sub_ln116_5_fu_7697_p2;
wire   [6:0] tmp_95_fu_7721_p4;
wire   [52:0] zext_ln116_9_cast_fu_7740_p3;
wire   [53:0] zext_ln116_9_fu_7747_p1;
wire   [53:0] sub_ln116_6_fu_7751_p2;
wire   [11:0] zext_ln116_8_fu_7737_p1;
wire   [11:0] sub_ln116_7_fu_7769_p2;
wire   [11:0] add_ln116_4_fu_7781_p2;
wire   [11:0] sub_ln116_8_fu_7787_p2;
wire   [6:0] tmp_118_fu_7811_p4;
wire  signed [31:0] sext_ln116_fu_7827_p1;
wire   [53:0] zext_ln116_2_fu_7835_p1;
wire   [23:0] sext_ln116cast_fu_7844_p1;
wire   [23:0] shl_ln116_fu_7848_p2;
wire   [23:0] select_ln116_3_fu_7853_p3;
wire   [0:0] xor_ln116_fu_7867_p2;
wire   [0:0] and_ln116_fu_7872_p2;
wire   [23:0] select_ln116_12_fu_7860_p3;
wire   [0:0] or_ln116_fu_7884_p2;
wire   [0:0] xor_ln116_1_fu_7888_p2;
wire  signed [31:0] sext_ln116_1_fu_7899_p1;
wire   [53:0] zext_ln116_6_fu_7907_p1;
wire   [23:0] sext_ln116_1cast_fu_7916_p1;
wire   [23:0] shl_ln116_1_fu_7920_p2;
wire   [23:0] select_ln116_7_fu_7925_p3;
wire   [0:0] xor_ln116_2_fu_7939_p2;
wire   [0:0] and_ln116_2_fu_7944_p2;
wire   [23:0] select_ln116_15_fu_7932_p3;
wire   [0:0] or_ln116_1_fu_7956_p2;
wire   [0:0] xor_ln116_3_fu_7960_p2;
wire  signed [31:0] sext_ln116_2_fu_7971_p1;
wire   [53:0] zext_ln116_10_fu_7979_p1;
wire   [23:0] sext_ln116_2cast_fu_7988_p1;
wire   [23:0] shl_ln116_2_fu_7992_p2;
wire   [23:0] select_ln116_11_fu_7997_p3;
wire   [0:0] xor_ln116_4_fu_8011_p2;
wire   [0:0] and_ln116_4_fu_8016_p2;
wire   [23:0] select_ln116_18_fu_8004_p3;
wire   [0:0] or_ln116_2_fu_8028_p2;
wire   [0:0] xor_ln116_5_fu_8032_p2;
wire   [31:0] bitcast_ln724_fu_8046_p1;
wire   [0:0] tmp_82_fu_8049_p3;
wire   [23:0] trunc_ln116_3_fu_8043_p1;
wire   [23:0] select_ln116_21_fu_8057_p3;
wire   [23:0] select_ln116_2_fu_8065_p3;
wire   [23:0] select_ln116_14_fu_8072_p3;
wire   [23:0] add_ln116_1_fu_8078_p2;
wire   [31:0] bitcast_ln724_4_fu_8097_p1;
wire   [0:0] tmp_94_fu_8100_p3;
wire   [23:0] trunc_ln116_10_fu_8094_p1;
wire   [23:0] select_ln116_22_fu_8108_p3;
wire   [23:0] select_ln116_6_fu_8116_p3;
wire   [23:0] select_ln116_17_fu_8123_p3;
wire   [23:0] add_ln116_3_fu_8129_p2;
wire   [31:0] bitcast_ln724_5_fu_8148_p1;
wire   [0:0] tmp_117_fu_8151_p3;
wire   [23:0] trunc_ln116_15_fu_8145_p1;
wire   [23:0] select_ln116_23_fu_8159_p3;
wire   [23:0] select_ln116_10_fu_8167_p3;
wire   [23:0] select_ln116_20_fu_8174_p3;
wire   [23:0] add_ln116_5_fu_8180_p2;
wire   [7:0] trunc_ln116_s_fu_8186_p4;
wire   [7:0] trunc_ln116_9_fu_8135_p4;
wire   [7:0] trunc_ln116_4_fu_8084_p4;
wire   [15:0] grp_fu_8207_p0;
wire   [7:0] grp_fu_8207_p1;
wire   [23:0] grp_fu_8207_p2;
wire   [15:0] grp_fu_8216_p0;
wire   [7:0] grp_fu_8216_p1;
wire   [23:0] grp_fu_8216_p2;
wire   [15:0] grp_fu_8225_p0;
wire   [7:0] grp_fu_8225_p1;
wire   [23:0] grp_fu_8225_p2;
wire   [15:0] grp_fu_8234_p0;
wire   [7:0] grp_fu_8234_p1;
wire   [23:0] grp_fu_8234_p2;
wire   [15:0] grp_fu_8242_p0;
wire   [7:0] grp_fu_8242_p1;
wire   [23:0] grp_fu_8242_p2;
wire   [15:0] grp_fu_8250_p0;
wire   [7:0] grp_fu_8250_p1;
wire   [23:0] grp_fu_8250_p2;
wire   [15:0] grp_fu_8259_p0;
wire   [7:0] grp_fu_8259_p1;
wire   [23:0] grp_fu_8259_p2;
wire   [15:0] grp_fu_8268_p0;
wire   [7:0] grp_fu_8268_p1;
wire   [23:0] grp_fu_8268_p2;
wire   [15:0] grp_fu_8277_p0;
wire   [7:0] grp_fu_8277_p1;
wire   [23:0] grp_fu_8277_p2;
wire   [15:0] grp_fu_8286_p0;
wire   [7:0] grp_fu_8286_p1;
wire   [23:0] grp_fu_8286_p2;
wire   [15:0] grp_fu_8295_p0;
wire   [7:0] grp_fu_8295_p1;
wire   [23:0] grp_fu_8295_p2;
wire   [15:0] grp_fu_8304_p0;
wire   [7:0] grp_fu_8304_p1;
wire   [23:0] grp_fu_8304_p2;
wire   [15:0] grp_fu_8313_p0;
wire   [7:0] grp_fu_8313_p1;
wire   [23:0] grp_fu_8313_p2;
wire   [15:0] grp_fu_8322_p0;
wire   [7:0] grp_fu_8322_p1;
wire   [23:0] grp_fu_8322_p2;
wire   [15:0] grp_fu_8330_p0;
wire   [7:0] grp_fu_8330_p1;
wire   [23:0] grp_fu_8330_p2;
wire   [15:0] grp_fu_8338_p0;
wire   [7:0] grp_fu_8338_p1;
wire   [23:0] grp_fu_8338_p2;
wire   [15:0] grp_fu_8347_p0;
wire   [7:0] grp_fu_8347_p1;
wire   [23:0] grp_fu_8347_p2;
wire   [15:0] grp_fu_8356_p0;
wire   [7:0] grp_fu_8356_p1;
wire   [23:0] grp_fu_8356_p2;
wire   [15:0] grp_fu_8365_p0;
wire   [7:0] grp_fu_8365_p1;
wire   [23:0] grp_fu_8365_p2;
wire   [15:0] grp_fu_8374_p0;
wire   [7:0] grp_fu_8374_p1;
wire   [23:0] grp_fu_8374_p2;
wire   [15:0] grp_fu_8383_p0;
wire   [7:0] grp_fu_8383_p1;
wire   [23:0] grp_fu_8383_p2;
wire   [15:0] grp_fu_8392_p0;
wire   [7:0] grp_fu_8392_p1;
wire   [23:0] grp_fu_8392_p2;
wire   [15:0] grp_fu_8401_p0;
wire   [7:0] grp_fu_8401_p1;
wire   [23:0] grp_fu_8401_p2;
wire   [15:0] grp_fu_8410_p0;
wire   [7:0] grp_fu_8410_p1;
wire   [23:0] grp_fu_8410_p2;
wire   [15:0] grp_fu_8418_p0;
wire   [7:0] grp_fu_8418_p1;
wire   [23:0] grp_fu_8418_p2;
wire   [15:0] grp_fu_8426_p0;
wire   [7:0] grp_fu_8426_p1;
wire   [23:0] grp_fu_8426_p2;
wire   [15:0] grp_fu_8435_p0;
wire   [7:0] grp_fu_8435_p1;
wire   [23:0] grp_fu_8435_p2;
wire   [15:0] grp_fu_8444_p0;
wire   [7:0] grp_fu_8444_p1;
wire   [23:0] grp_fu_8444_p2;
wire   [15:0] grp_fu_8453_p0;
wire   [7:0] grp_fu_8453_p1;
wire   [23:0] grp_fu_8453_p2;
wire   [15:0] grp_fu_8462_p0;
wire   [7:0] grp_fu_8462_p1;
wire   [23:0] grp_fu_8462_p2;
wire   [15:0] grp_fu_8471_p0;
wire   [7:0] grp_fu_8471_p1;
wire   [25:0] grp_fu_8471_p2;
wire   [15:0] grp_fu_8480_p0;
wire   [7:0] grp_fu_8480_p1;
wire   [24:0] grp_fu_8480_p2;
wire   [15:0] grp_fu_8489_p0;
wire   [7:0] grp_fu_8489_p1;
wire   [24:0] grp_fu_8489_p2;
wire   [15:0] grp_fu_8498_p0;
wire   [7:0] grp_fu_8498_p1;
wire   [24:0] grp_fu_8498_p2;
wire   [15:0] grp_fu_8506_p0;
wire   [7:0] grp_fu_8506_p1;
wire   [24:0] grp_fu_8506_p2;
wire   [15:0] grp_fu_8515_p0;
wire   [7:0] grp_fu_8515_p1;
wire   [25:0] grp_fu_8515_p2;
wire   [15:0] grp_fu_8524_p0;
wire   [7:0] grp_fu_8524_p1;
wire   [24:0] grp_fu_8524_p2;
wire   [15:0] grp_fu_8533_p0;
wire   [7:0] grp_fu_8533_p1;
wire   [24:0] grp_fu_8533_p2;
wire   [15:0] grp_fu_8542_p0;
wire   [7:0] grp_fu_8542_p1;
wire   [24:0] grp_fu_8542_p2;
wire   [15:0] grp_fu_8550_p0;
wire   [7:0] grp_fu_8550_p1;
wire   [24:0] grp_fu_8550_p2;
wire   [15:0] grp_fu_8559_p0;
wire   [7:0] grp_fu_8559_p1;
wire   [25:0] grp_fu_8559_p2;
wire   [15:0] grp_fu_8568_p0;
wire   [7:0] grp_fu_8568_p1;
wire   [24:0] grp_fu_8568_p2;
wire   [15:0] grp_fu_8577_p0;
wire   [7:0] grp_fu_8577_p1;
wire   [24:0] grp_fu_8577_p2;
wire   [15:0] grp_fu_8586_p0;
wire   [7:0] grp_fu_8586_p1;
wire   [24:0] grp_fu_8586_p2;
wire   [15:0] grp_fu_8594_p0;
wire   [7:0] grp_fu_8594_p1;
wire   [24:0] grp_fu_8594_p2;
wire   [15:0] grp_fu_8603_p0;
wire   [7:0] grp_fu_8603_p1;
wire   [26:0] grp_fu_8603_p2;
wire   [15:0] grp_fu_8612_p0;
wire   [7:0] grp_fu_8612_p1;
wire   [23:0] grp_fu_8612_p2;
wire   [15:0] grp_fu_8620_p0;
wire   [7:0] grp_fu_8620_p1;
wire   [26:0] grp_fu_8620_p2;
wire   [15:0] grp_fu_8629_p0;
wire   [7:0] grp_fu_8629_p1;
wire   [23:0] grp_fu_8629_p2;
wire   [15:0] grp_fu_8637_p0;
wire   [7:0] grp_fu_8637_p1;
wire   [26:0] grp_fu_8637_p2;
wire   [15:0] grp_fu_8646_p0;
wire   [7:0] grp_fu_8646_p1;
wire   [23:0] grp_fu_8646_p2;
reg    grp_fu_1513_ce;
reg    grp_fu_1517_ce;
reg    grp_fu_1521_ce;
reg    grp_fu_1525_ce;
reg    grp_fu_1530_ce;
reg    grp_fu_1533_ce;
reg    grp_fu_1536_ce;
reg    grp_fu_8207_ce;
reg    grp_fu_8216_ce;
reg    grp_fu_8225_ce;
reg    grp_fu_8234_ce;
reg    grp_fu_8242_ce;
reg    grp_fu_8250_ce;
reg    grp_fu_8259_ce;
reg    grp_fu_8268_ce;
reg    grp_fu_8277_ce;
reg    grp_fu_8286_ce;
reg    grp_fu_8295_ce;
reg    grp_fu_8304_ce;
reg    grp_fu_8313_ce;
reg    grp_fu_8322_ce;
reg    grp_fu_8330_ce;
reg    grp_fu_8338_ce;
reg    grp_fu_8347_ce;
reg    grp_fu_8356_ce;
reg    grp_fu_8365_ce;
reg    grp_fu_8374_ce;
reg    grp_fu_8383_ce;
reg    grp_fu_8392_ce;
reg    grp_fu_8401_ce;
reg    grp_fu_8410_ce;
reg    grp_fu_8418_ce;
reg    grp_fu_8426_ce;
reg    grp_fu_8435_ce;
reg    grp_fu_8444_ce;
reg    grp_fu_8453_ce;
reg    grp_fu_8462_ce;
reg    grp_fu_8471_ce;
reg    grp_fu_8480_ce;
reg    grp_fu_8489_ce;
reg    grp_fu_8498_ce;
reg    grp_fu_8506_ce;
reg    grp_fu_8515_ce;
reg    grp_fu_8524_ce;
reg    grp_fu_8533_ce;
reg    grp_fu_8542_ce;
reg    grp_fu_8550_ce;
reg    grp_fu_8559_ce;
reg    grp_fu_8568_ce;
reg    grp_fu_8577_ce;
reg    grp_fu_8586_ce;
reg    grp_fu_8594_ce;
reg    grp_fu_8603_ce;
reg    grp_fu_8612_ce;
reg    grp_fu_8620_ce;
reg    grp_fu_8629_ce;
reg    grp_fu_8637_ce;
reg    grp_fu_8646_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [23:0] grp_fu_8207_p10;
wire   [24:0] grp_fu_8207_p20;
wire   [23:0] grp_fu_8216_p10;
wire   [24:0] grp_fu_8216_p20;
wire   [23:0] grp_fu_8225_p10;
wire   [24:0] grp_fu_8225_p20;
wire   [23:0] grp_fu_8234_p10;
wire   [24:0] grp_fu_8234_p20;
wire   [23:0] grp_fu_8242_p10;
wire   [24:0] grp_fu_8242_p20;
wire   [23:0] grp_fu_8250_p10;
wire   [24:0] grp_fu_8250_p20;
wire   [23:0] grp_fu_8259_p10;
wire   [24:0] grp_fu_8259_p20;
wire   [23:0] grp_fu_8268_p10;
wire   [24:0] grp_fu_8268_p20;
wire   [23:0] grp_fu_8277_p10;
wire   [24:0] grp_fu_8277_p20;
wire   [23:0] grp_fu_8286_p10;
wire   [24:0] grp_fu_8286_p20;
wire   [23:0] grp_fu_8295_p10;
wire   [24:0] grp_fu_8295_p20;
wire   [23:0] grp_fu_8304_p10;
wire   [24:0] grp_fu_8304_p20;
wire   [23:0] grp_fu_8313_p10;
wire   [24:0] grp_fu_8313_p20;
wire   [23:0] grp_fu_8322_p10;
wire   [24:0] grp_fu_8322_p20;
wire   [23:0] grp_fu_8330_p10;
wire   [24:0] grp_fu_8330_p20;
wire   [23:0] grp_fu_8338_p10;
wire   [24:0] grp_fu_8338_p20;
wire   [23:0] grp_fu_8347_p10;
wire   [24:0] grp_fu_8347_p20;
wire   [23:0] grp_fu_8356_p10;
wire   [24:0] grp_fu_8356_p20;
wire   [23:0] grp_fu_8365_p10;
wire   [24:0] grp_fu_8365_p20;
wire   [23:0] grp_fu_8374_p10;
wire   [24:0] grp_fu_8374_p20;
wire   [23:0] grp_fu_8383_p10;
wire   [24:0] grp_fu_8383_p20;
wire   [23:0] grp_fu_8392_p10;
wire   [24:0] grp_fu_8392_p20;
wire   [23:0] grp_fu_8401_p10;
wire   [24:0] grp_fu_8401_p20;
wire   [23:0] grp_fu_8410_p10;
wire   [24:0] grp_fu_8410_p20;
wire   [23:0] grp_fu_8418_p10;
wire   [24:0] grp_fu_8418_p20;
wire   [23:0] grp_fu_8426_p10;
wire   [24:0] grp_fu_8426_p20;
wire   [23:0] grp_fu_8435_p10;
wire   [24:0] grp_fu_8435_p20;
wire   [23:0] grp_fu_8444_p10;
wire   [24:0] grp_fu_8444_p20;
wire   [23:0] grp_fu_8453_p10;
wire   [24:0] grp_fu_8453_p20;
wire   [23:0] grp_fu_8462_p10;
wire   [24:0] grp_fu_8462_p20;
wire   [23:0] grp_fu_8471_p10;
wire   [26:0] grp_fu_8471_p20;
wire   [23:0] grp_fu_8480_p10;
wire   [25:0] grp_fu_8480_p20;
wire   [23:0] grp_fu_8489_p10;
wire   [25:0] grp_fu_8489_p20;
wire   [23:0] grp_fu_8498_p10;
wire   [25:0] grp_fu_8498_p20;
wire   [23:0] grp_fu_8506_p10;
wire   [25:0] grp_fu_8506_p20;
wire   [23:0] grp_fu_8515_p10;
wire   [26:0] grp_fu_8515_p20;
wire   [23:0] grp_fu_8524_p10;
wire   [25:0] grp_fu_8524_p20;
wire   [23:0] grp_fu_8533_p10;
wire   [25:0] grp_fu_8533_p20;
wire   [23:0] grp_fu_8542_p10;
wire   [25:0] grp_fu_8542_p20;
wire   [23:0] grp_fu_8550_p10;
wire   [25:0] grp_fu_8550_p20;
wire   [23:0] grp_fu_8559_p10;
wire   [26:0] grp_fu_8559_p20;
wire   [23:0] grp_fu_8568_p10;
wire   [25:0] grp_fu_8568_p20;
wire   [23:0] grp_fu_8577_p10;
wire   [25:0] grp_fu_8577_p20;
wire   [23:0] grp_fu_8586_p10;
wire   [25:0] grp_fu_8586_p20;
wire   [23:0] grp_fu_8594_p10;
wire   [25:0] grp_fu_8594_p20;
wire   [23:0] grp_fu_8603_p10;
wire   [27:0] grp_fu_8603_p20;
wire   [23:0] grp_fu_8612_p10;
wire   [24:0] grp_fu_8612_p20;
wire   [23:0] grp_fu_8620_p10;
wire   [27:0] grp_fu_8620_p20;
wire   [23:0] grp_fu_8629_p10;
wire   [24:0] grp_fu_8629_p20;
wire   [23:0] grp_fu_8637_p10;
wire   [27:0] grp_fu_8637_p20;
wire   [23:0] grp_fu_8646_p10;
wire   [24:0] grp_fu_8646_p20;
wire   [23:0] mul_ln107_10_fu_5244_p10;
wire   [23:0] mul_ln107_13_fu_5262_p10;
wire   [23:0] mul_ln107_15_fu_5899_p10;
wire   [23:0] mul_ln107_18_fu_5280_p10;
wire   [23:0] mul_ln107_1_fu_5196_p10;
wire   [23:0] mul_ln107_21_fu_5298_p10;
wire   [23:0] mul_ln107_23_fu_5310_p10;
wire   [23:0] mul_ln107_25_fu_5322_p10;
wire   [23:0] mul_ln107_28_fu_5530_p10;
wire   [23:0] mul_ln107_29_fu_5539_p10;
wire   [23:0] mul_ln107_33_fu_5554_p10;
wire   [23:0] mul_ln107_36_fu_5563_p10;
wire   [23:0] mul_ln107_38_fu_5572_p10;
wire   [23:0] mul_ln107_41_fu_5584_p10;
wire   [23:0] mul_ln107_43_fu_5995_p10;
wire   [23:0] mul_ln107_46_fu_5596_p10;
wire   [23:0] mul_ln107_49_fu_5608_p10;
wire   [23:0] mul_ln107_51_fu_5617_p10;
wire   [23:0] mul_ln107_53_fu_5626_p10;
wire   [23:0] mul_ln107_56_fu_5635_p10;
wire   [23:0] mul_ln107_57_fu_5644_p10;
wire   [23:0] mul_ln107_5_fu_5220_p10;
wire   [23:0] mul_ln107_61_fu_5659_p10;
wire   [23:0] mul_ln107_64_fu_5668_p10;
wire   [23:0] mul_ln107_66_fu_5677_p10;
wire   [23:0] mul_ln107_69_fu_5689_p10;
wire   [23:0] mul_ln107_71_fu_6044_p10;
wire   [23:0] mul_ln107_74_fu_5701_p10;
wire   [23:0] mul_ln107_77_fu_5713_p10;
wire   [23:0] mul_ln107_79_fu_5722_p10;
wire   [23:0] mul_ln107_81_fu_5731_p10;
wire   [23:0] mul_ln107_8_fu_5232_p10;
wire   [23:0] mul_ln107_fu_5184_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_done_reg = 1'b0;
end

bilateral_filter_accel_abs_r trunc_ln92_cast_abs_r_fu_1093(
    .ap_ready(trunc_ln92_cast_abs_r_fu_1093_ap_ready),
    .p_x(trunc_ln92_cast_abs_r_fu_1093_p_x),
    .ap_return(trunc_ln92_cast_abs_r_fu_1093_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_1_cast_abs_r_fu_1098(
    .ap_ready(trunc_ln92_1_cast_abs_r_fu_1098_ap_ready),
    .p_x(trunc_ln92_1_cast_abs_r_fu_1098_p_x),
    .ap_return(trunc_ln92_1_cast_abs_r_fu_1098_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_cast_abs_r_fu_1103(
    .ap_ready(trunc_ln93_cast_abs_r_fu_1103_ap_ready),
    .p_x(trunc_ln93_cast_abs_r_fu_1103_p_x),
    .ap_return(trunc_ln93_cast_abs_r_fu_1103_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_2_cast_abs_r_fu_1108(
    .ap_ready(trunc_ln92_2_cast_abs_r_fu_1108_ap_ready),
    .p_x(trunc_ln92_2_cast_abs_r_fu_1108_p_x),
    .ap_return(trunc_ln92_2_cast_abs_r_fu_1108_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_3_cast_abs_r_fu_1113(
    .ap_ready(trunc_ln92_3_cast_abs_r_fu_1113_ap_ready),
    .p_x(trunc_ln92_3_cast_abs_r_fu_1113_p_x),
    .ap_return(trunc_ln92_3_cast_abs_r_fu_1113_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_1_cast_abs_r_fu_1118(
    .ap_ready(trunc_ln93_1_cast_abs_r_fu_1118_ap_ready),
    .p_x(trunc_ln93_1_cast_abs_r_fu_1118_p_x),
    .ap_return(trunc_ln93_1_cast_abs_r_fu_1118_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_4_cast_abs_r_fu_1123(
    .ap_ready(trunc_ln92_4_cast_abs_r_fu_1123_ap_ready),
    .p_x(trunc_ln92_4_cast_abs_r_fu_1123_p_x),
    .ap_return(trunc_ln92_4_cast_abs_r_fu_1123_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_5_cast_abs_r_fu_1128(
    .ap_ready(trunc_ln92_5_cast_abs_r_fu_1128_ap_ready),
    .p_x(trunc_ln92_5_cast_abs_r_fu_1128_p_x),
    .ap_return(trunc_ln92_5_cast_abs_r_fu_1128_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_2_cast_abs_r_fu_1133(
    .ap_ready(trunc_ln93_2_cast_abs_r_fu_1133_ap_ready),
    .p_x(trunc_ln93_2_cast_abs_r_fu_1133_p_x),
    .ap_return(trunc_ln93_2_cast_abs_r_fu_1133_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_6_cast_abs_r_fu_1138(
    .ap_ready(trunc_ln92_6_cast_abs_r_fu_1138_ap_ready),
    .p_x(trunc_ln92_6_cast_abs_r_fu_1138_p_x),
    .ap_return(trunc_ln92_6_cast_abs_r_fu_1138_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_7_cast_abs_r_fu_1143(
    .ap_ready(trunc_ln92_7_cast_abs_r_fu_1143_ap_ready),
    .p_x(trunc_ln92_7_cast_abs_r_fu_1143_p_x),
    .ap_return(trunc_ln92_7_cast_abs_r_fu_1143_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_3_cast_abs_r_fu_1148(
    .ap_ready(trunc_ln93_3_cast_abs_r_fu_1148_ap_ready),
    .p_x(trunc_ln93_3_cast_abs_r_fu_1148_p_x),
    .ap_return(trunc_ln93_3_cast_abs_r_fu_1148_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_8_cast_abs_r_fu_1153(
    .ap_ready(trunc_ln92_8_cast_abs_r_fu_1153_ap_ready),
    .p_x(trunc_ln92_8_cast_abs_r_fu_1153_p_x),
    .ap_return(trunc_ln92_8_cast_abs_r_fu_1153_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_9_cast_abs_r_fu_1158(
    .ap_ready(trunc_ln92_9_cast_abs_r_fu_1158_ap_ready),
    .p_x(trunc_ln92_9_cast_abs_r_fu_1158_p_x),
    .ap_return(trunc_ln92_9_cast_abs_r_fu_1158_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_4_cast_abs_r_fu_1163(
    .ap_ready(trunc_ln93_4_cast_abs_r_fu_1163_ap_ready),
    .p_x(trunc_ln93_4_cast_abs_r_fu_1163_p_x),
    .ap_return(trunc_ln93_4_cast_abs_r_fu_1163_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_10_cast_abs_r_fu_1168(
    .ap_ready(trunc_ln92_10_cast_abs_r_fu_1168_ap_ready),
    .p_x(trunc_ln92_10_cast_abs_r_fu_1168_p_x),
    .ap_return(trunc_ln92_10_cast_abs_r_fu_1168_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_11_cast_abs_r_fu_1173(
    .ap_ready(trunc_ln92_11_cast_abs_r_fu_1173_ap_ready),
    .p_x(trunc_ln92_11_cast_abs_r_fu_1173_p_x),
    .ap_return(trunc_ln92_11_cast_abs_r_fu_1173_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_5_cast_abs_r_fu_1178(
    .ap_ready(trunc_ln93_5_cast_abs_r_fu_1178_ap_ready),
    .p_x(trunc_ln93_5_cast_abs_r_fu_1178_p_x),
    .ap_return(trunc_ln93_5_cast_abs_r_fu_1178_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_12_cast_abs_r_fu_1183(
    .ap_ready(trunc_ln92_12_cast_abs_r_fu_1183_ap_ready),
    .p_x(trunc_ln92_12_cast_abs_r_fu_1183_p_x),
    .ap_return(trunc_ln92_12_cast_abs_r_fu_1183_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_13_cast_abs_r_fu_1188(
    .ap_ready(trunc_ln92_13_cast_abs_r_fu_1188_ap_ready),
    .p_x(trunc_ln92_13_cast_abs_r_fu_1188_p_x),
    .ap_return(trunc_ln92_13_cast_abs_r_fu_1188_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_6_cast_abs_r_fu_1193(
    .ap_ready(trunc_ln93_6_cast_abs_r_fu_1193_ap_ready),
    .p_x(trunc_ln93_6_cast_abs_r_fu_1193_p_x),
    .ap_return(trunc_ln93_6_cast_abs_r_fu_1193_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_14_cast_abs_r_fu_1198(
    .ap_ready(trunc_ln92_14_cast_abs_r_fu_1198_ap_ready),
    .p_x(trunc_ln92_14_cast_abs_r_fu_1198_p_x),
    .ap_return(trunc_ln92_14_cast_abs_r_fu_1198_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_15_cast_abs_r_fu_1203(
    .ap_ready(trunc_ln92_15_cast_abs_r_fu_1203_ap_ready),
    .p_x(trunc_ln92_15_cast_abs_r_fu_1203_p_x),
    .ap_return(trunc_ln92_15_cast_abs_r_fu_1203_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_7_cast_abs_r_fu_1208(
    .ap_ready(trunc_ln93_7_cast_abs_r_fu_1208_ap_ready),
    .p_x(trunc_ln93_7_cast_abs_r_fu_1208_p_x),
    .ap_return(trunc_ln93_7_cast_abs_r_fu_1208_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_16_cast_abs_r_fu_1213(
    .ap_ready(trunc_ln92_16_cast_abs_r_fu_1213_ap_ready),
    .p_x(trunc_ln92_16_cast_abs_r_fu_1213_p_x),
    .ap_return(trunc_ln92_16_cast_abs_r_fu_1213_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_17_cast_abs_r_fu_1218(
    .ap_ready(trunc_ln92_17_cast_abs_r_fu_1218_ap_ready),
    .p_x(trunc_ln92_17_cast_abs_r_fu_1218_p_x),
    .ap_return(trunc_ln92_17_cast_abs_r_fu_1218_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_8_cast_abs_r_fu_1223(
    .ap_ready(trunc_ln93_8_cast_abs_r_fu_1223_ap_ready),
    .p_x(trunc_ln93_8_cast_abs_r_fu_1223_p_x),
    .ap_return(trunc_ln93_8_cast_abs_r_fu_1223_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_18_cast_abs_r_fu_1228(
    .ap_ready(trunc_ln92_18_cast_abs_r_fu_1228_ap_ready),
    .p_x(trunc_ln92_18_cast_abs_r_fu_1228_p_x),
    .ap_return(trunc_ln92_18_cast_abs_r_fu_1228_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_19_cast_abs_r_fu_1233(
    .ap_ready(trunc_ln92_19_cast_abs_r_fu_1233_ap_ready),
    .p_x(trunc_ln92_19_cast_abs_r_fu_1233_p_x),
    .ap_return(trunc_ln92_19_cast_abs_r_fu_1233_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_9_cast_abs_r_fu_1238(
    .ap_ready(trunc_ln93_9_cast_abs_r_fu_1238_ap_ready),
    .p_x(trunc_ln93_9_cast_abs_r_fu_1238_p_x),
    .ap_return(trunc_ln93_9_cast_abs_r_fu_1238_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_20_cast_abs_r_fu_1243(
    .ap_ready(trunc_ln92_20_cast_abs_r_fu_1243_ap_ready),
    .p_x(trunc_ln92_20_cast_abs_r_fu_1243_p_x),
    .ap_return(trunc_ln92_20_cast_abs_r_fu_1243_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_21_cast_abs_r_fu_1248(
    .ap_ready(trunc_ln92_21_cast_abs_r_fu_1248_ap_ready),
    .p_x(trunc_ln92_21_cast_abs_r_fu_1248_p_x),
    .ap_return(trunc_ln92_21_cast_abs_r_fu_1248_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_10_cast_abs_r_fu_1253(
    .ap_ready(trunc_ln93_10_cast_abs_r_fu_1253_ap_ready),
    .p_x(trunc_ln93_10_cast_abs_r_fu_1253_p_x),
    .ap_return(trunc_ln93_10_cast_abs_r_fu_1253_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_22_cast_abs_r_fu_1258(
    .ap_ready(trunc_ln92_22_cast_abs_r_fu_1258_ap_ready),
    .p_x(trunc_ln92_22_cast_abs_r_fu_1258_p_x),
    .ap_return(trunc_ln92_22_cast_abs_r_fu_1258_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_23_cast_abs_r_fu_1263(
    .ap_ready(trunc_ln92_23_cast_abs_r_fu_1263_ap_ready),
    .p_x(trunc_ln92_23_cast_abs_r_fu_1263_p_x),
    .ap_return(trunc_ln92_23_cast_abs_r_fu_1263_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_11_cast_abs_r_fu_1268(
    .ap_ready(trunc_ln93_11_cast_abs_r_fu_1268_ap_ready),
    .p_x(trunc_ln93_11_cast_abs_r_fu_1268_p_x),
    .ap_return(trunc_ln93_11_cast_abs_r_fu_1268_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_24_cast_abs_r_fu_1273(
    .ap_ready(trunc_ln92_24_cast_abs_r_fu_1273_ap_ready),
    .p_x(trunc_ln92_24_cast_abs_r_fu_1273_p_x),
    .ap_return(trunc_ln92_24_cast_abs_r_fu_1273_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_25_cast_abs_r_fu_1278(
    .ap_ready(trunc_ln92_25_cast_abs_r_fu_1278_ap_ready),
    .p_x(trunc_ln92_25_cast_abs_r_fu_1278_p_x),
    .ap_return(trunc_ln92_25_cast_abs_r_fu_1278_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_12_cast_abs_r_fu_1283(
    .ap_ready(trunc_ln93_12_cast_abs_r_fu_1283_ap_ready),
    .p_x(trunc_ln93_12_cast_abs_r_fu_1283_p_x),
    .ap_return(trunc_ln93_12_cast_abs_r_fu_1283_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_26_cast_abs_r_fu_1288(
    .ap_ready(trunc_ln92_26_cast_abs_r_fu_1288_ap_ready),
    .p_x(trunc_ln92_26_cast_abs_r_fu_1288_p_x),
    .ap_return(trunc_ln92_26_cast_abs_r_fu_1288_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_27_cast_abs_r_fu_1293(
    .ap_ready(trunc_ln92_27_cast_abs_r_fu_1293_ap_ready),
    .p_x(trunc_ln92_27_cast_abs_r_fu_1293_p_x),
    .ap_return(trunc_ln92_27_cast_abs_r_fu_1293_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_13_cast_abs_r_fu_1298(
    .ap_ready(trunc_ln93_13_cast_abs_r_fu_1298_ap_ready),
    .p_x(trunc_ln93_13_cast_abs_r_fu_1298_p_x),
    .ap_return(trunc_ln93_13_cast_abs_r_fu_1298_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_28_cast_abs_r_fu_1303(
    .ap_ready(trunc_ln92_28_cast_abs_r_fu_1303_ap_ready),
    .p_x(trunc_ln92_28_cast_abs_r_fu_1303_p_x),
    .ap_return(trunc_ln92_28_cast_abs_r_fu_1303_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_29_cast_abs_r_fu_1308(
    .ap_ready(trunc_ln92_29_cast_abs_r_fu_1308_ap_ready),
    .p_x(trunc_ln92_29_cast_abs_r_fu_1308_p_x),
    .ap_return(trunc_ln92_29_cast_abs_r_fu_1308_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_14_cast_abs_r_fu_1313(
    .ap_ready(trunc_ln93_14_cast_abs_r_fu_1313_ap_ready),
    .p_x(trunc_ln93_14_cast_abs_r_fu_1313_p_x),
    .ap_return(trunc_ln93_14_cast_abs_r_fu_1313_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_30_cast_abs_r_fu_1318(
    .ap_ready(trunc_ln92_30_cast_abs_r_fu_1318_ap_ready),
    .p_x(trunc_ln92_30_cast_abs_r_fu_1318_p_x),
    .ap_return(trunc_ln92_30_cast_abs_r_fu_1318_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_31_cast_abs_r_fu_1323(
    .ap_ready(trunc_ln92_31_cast_abs_r_fu_1323_ap_ready),
    .p_x(trunc_ln92_31_cast_abs_r_fu_1323_p_x),
    .ap_return(trunc_ln92_31_cast_abs_r_fu_1323_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_15_cast_abs_r_fu_1328(
    .ap_ready(trunc_ln93_15_cast_abs_r_fu_1328_ap_ready),
    .p_x(trunc_ln93_15_cast_abs_r_fu_1328_p_x),
    .ap_return(trunc_ln93_15_cast_abs_r_fu_1328_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_32_cast_abs_r_fu_1333(
    .ap_ready(trunc_ln92_32_cast_abs_r_fu_1333_ap_ready),
    .p_x(trunc_ln92_32_cast_abs_r_fu_1333_p_x),
    .ap_return(trunc_ln92_32_cast_abs_r_fu_1333_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_33_cast_abs_r_fu_1338(
    .ap_ready(trunc_ln92_33_cast_abs_r_fu_1338_ap_ready),
    .p_x(trunc_ln92_33_cast_abs_r_fu_1338_p_x),
    .ap_return(trunc_ln92_33_cast_abs_r_fu_1338_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_16_cast_abs_r_fu_1343(
    .ap_ready(trunc_ln93_16_cast_abs_r_fu_1343_ap_ready),
    .p_x(trunc_ln93_16_cast_abs_r_fu_1343_p_x),
    .ap_return(trunc_ln93_16_cast_abs_r_fu_1343_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_34_cast_abs_r_fu_1348(
    .ap_ready(trunc_ln92_34_cast_abs_r_fu_1348_ap_ready),
    .p_x(trunc_ln92_34_cast_abs_r_fu_1348_p_x),
    .ap_return(trunc_ln92_34_cast_abs_r_fu_1348_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_35_cast_abs_r_fu_1353(
    .ap_ready(trunc_ln92_35_cast_abs_r_fu_1353_ap_ready),
    .p_x(trunc_ln92_35_cast_abs_r_fu_1353_p_x),
    .ap_return(trunc_ln92_35_cast_abs_r_fu_1353_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_17_cast_abs_r_fu_1358(
    .ap_ready(trunc_ln93_17_cast_abs_r_fu_1358_ap_ready),
    .p_x(trunc_ln93_17_cast_abs_r_fu_1358_p_x),
    .ap_return(trunc_ln93_17_cast_abs_r_fu_1358_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_36_cast_abs_r_fu_1363(
    .ap_ready(trunc_ln92_36_cast_abs_r_fu_1363_ap_ready),
    .p_x(trunc_ln92_36_cast_abs_r_fu_1363_p_x),
    .ap_return(trunc_ln92_36_cast_abs_r_fu_1363_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_37_cast_abs_r_fu_1368(
    .ap_ready(trunc_ln92_37_cast_abs_r_fu_1368_ap_ready),
    .p_x(trunc_ln92_37_cast_abs_r_fu_1368_p_x),
    .ap_return(trunc_ln92_37_cast_abs_r_fu_1368_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_18_cast_abs_r_fu_1373(
    .ap_ready(trunc_ln93_18_cast_abs_r_fu_1373_ap_ready),
    .p_x(trunc_ln93_18_cast_abs_r_fu_1373_p_x),
    .ap_return(trunc_ln93_18_cast_abs_r_fu_1373_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_38_cast_abs_r_fu_1378(
    .ap_ready(trunc_ln92_38_cast_abs_r_fu_1378_ap_ready),
    .p_x(trunc_ln92_38_cast_abs_r_fu_1378_p_x),
    .ap_return(trunc_ln92_38_cast_abs_r_fu_1378_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_39_cast_abs_r_fu_1383(
    .ap_ready(trunc_ln92_39_cast_abs_r_fu_1383_ap_ready),
    .p_x(trunc_ln92_39_cast_abs_r_fu_1383_p_x),
    .ap_return(trunc_ln92_39_cast_abs_r_fu_1383_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_19_cast_abs_r_fu_1388(
    .ap_ready(trunc_ln93_19_cast_abs_r_fu_1388_ap_ready),
    .p_x(trunc_ln93_19_cast_abs_r_fu_1388_p_x),
    .ap_return(trunc_ln93_19_cast_abs_r_fu_1388_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_40_cast_abs_r_fu_1393(
    .ap_ready(trunc_ln92_40_cast_abs_r_fu_1393_ap_ready),
    .p_x(trunc_ln92_40_cast_abs_r_fu_1393_p_x),
    .ap_return(trunc_ln92_40_cast_abs_r_fu_1393_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_41_cast_abs_r_fu_1398(
    .ap_ready(trunc_ln92_41_cast_abs_r_fu_1398_ap_ready),
    .p_x(trunc_ln92_41_cast_abs_r_fu_1398_p_x),
    .ap_return(trunc_ln92_41_cast_abs_r_fu_1398_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_20_cast_abs_r_fu_1403(
    .ap_ready(trunc_ln93_20_cast_abs_r_fu_1403_ap_ready),
    .p_x(trunc_ln93_20_cast_abs_r_fu_1403_p_x),
    .ap_return(trunc_ln93_20_cast_abs_r_fu_1403_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_42_cast_abs_r_fu_1408(
    .ap_ready(trunc_ln92_42_cast_abs_r_fu_1408_ap_ready),
    .p_x(trunc_ln92_42_cast_abs_r_fu_1408_p_x),
    .ap_return(trunc_ln92_42_cast_abs_r_fu_1408_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_43_cast_abs_r_fu_1413(
    .ap_ready(trunc_ln92_43_cast_abs_r_fu_1413_ap_ready),
    .p_x(trunc_ln92_43_cast_abs_r_fu_1413_p_x),
    .ap_return(trunc_ln92_43_cast_abs_r_fu_1413_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_21_cast_abs_r_fu_1418(
    .ap_ready(trunc_ln93_21_cast_abs_r_fu_1418_ap_ready),
    .p_x(trunc_ln93_21_cast_abs_r_fu_1418_p_x),
    .ap_return(trunc_ln93_21_cast_abs_r_fu_1418_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_44_cast_abs_r_fu_1423(
    .ap_ready(trunc_ln92_44_cast_abs_r_fu_1423_ap_ready),
    .p_x(trunc_ln92_44_cast_abs_r_fu_1423_p_x),
    .ap_return(trunc_ln92_44_cast_abs_r_fu_1423_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_45_cast_abs_r_fu_1428(
    .ap_ready(trunc_ln92_45_cast_abs_r_fu_1428_ap_ready),
    .p_x(trunc_ln92_45_cast_abs_r_fu_1428_p_x),
    .ap_return(trunc_ln92_45_cast_abs_r_fu_1428_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_22_cast_abs_r_fu_1433(
    .ap_ready(trunc_ln93_22_cast_abs_r_fu_1433_ap_ready),
    .p_x(trunc_ln93_22_cast_abs_r_fu_1433_p_x),
    .ap_return(trunc_ln93_22_cast_abs_r_fu_1433_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_46_cast_abs_r_fu_1438(
    .ap_ready(trunc_ln92_46_cast_abs_r_fu_1438_ap_ready),
    .p_x(trunc_ln92_46_cast_abs_r_fu_1438_p_x),
    .ap_return(trunc_ln92_46_cast_abs_r_fu_1438_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_47_cast_abs_r_fu_1443(
    .ap_ready(trunc_ln92_47_cast_abs_r_fu_1443_ap_ready),
    .p_x(trunc_ln92_47_cast_abs_r_fu_1443_p_x),
    .ap_return(trunc_ln92_47_cast_abs_r_fu_1443_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_23_cast_abs_r_fu_1448(
    .ap_ready(trunc_ln93_23_cast_abs_r_fu_1448_ap_ready),
    .p_x(trunc_ln93_23_cast_abs_r_fu_1448_p_x),
    .ap_return(trunc_ln93_23_cast_abs_r_fu_1448_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_48_cast_abs_r_fu_1453(
    .ap_ready(trunc_ln92_48_cast_abs_r_fu_1453_ap_ready),
    .p_x(trunc_ln92_48_cast_abs_r_fu_1453_p_x),
    .ap_return(trunc_ln92_48_cast_abs_r_fu_1453_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_49_cast_abs_r_fu_1458(
    .ap_ready(trunc_ln92_49_cast_abs_r_fu_1458_ap_ready),
    .p_x(trunc_ln92_49_cast_abs_r_fu_1458_p_x),
    .ap_return(trunc_ln92_49_cast_abs_r_fu_1458_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_24_cast_abs_r_fu_1463(
    .ap_ready(trunc_ln93_24_cast_abs_r_fu_1463_ap_ready),
    .p_x(trunc_ln93_24_cast_abs_r_fu_1463_p_x),
    .ap_return(trunc_ln93_24_cast_abs_r_fu_1463_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_50_cast_abs_r_fu_1468(
    .ap_ready(trunc_ln92_50_cast_abs_r_fu_1468_ap_ready),
    .p_x(trunc_ln92_50_cast_abs_r_fu_1468_p_x),
    .ap_return(trunc_ln92_50_cast_abs_r_fu_1468_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_51_cast_abs_r_fu_1473(
    .ap_ready(trunc_ln92_51_cast_abs_r_fu_1473_ap_ready),
    .p_x(trunc_ln92_51_cast_abs_r_fu_1473_p_x),
    .ap_return(trunc_ln92_51_cast_abs_r_fu_1473_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_25_cast_abs_r_fu_1478(
    .ap_ready(trunc_ln93_25_cast_abs_r_fu_1478_ap_ready),
    .p_x(trunc_ln93_25_cast_abs_r_fu_1478_p_x),
    .ap_return(trunc_ln93_25_cast_abs_r_fu_1478_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_52_cast_abs_r_fu_1483(
    .ap_ready(trunc_ln92_52_cast_abs_r_fu_1483_ap_ready),
    .p_x(trunc_ln92_52_cast_abs_r_fu_1483_p_x),
    .ap_return(trunc_ln92_52_cast_abs_r_fu_1483_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_53_cast_abs_r_fu_1488(
    .ap_ready(trunc_ln92_53_cast_abs_r_fu_1488_ap_ready),
    .p_x(trunc_ln92_53_cast_abs_r_fu_1488_p_x),
    .ap_return(trunc_ln92_53_cast_abs_r_fu_1488_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_26_cast_abs_r_fu_1493(
    .ap_ready(trunc_ln93_26_cast_abs_r_fu_1493_ap_ready),
    .p_x(trunc_ln93_26_cast_abs_r_fu_1493_p_x),
    .ap_return(trunc_ln93_26_cast_abs_r_fu_1493_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_54_cast_abs_r_fu_1498(
    .ap_ready(trunc_ln92_54_cast_abs_r_fu_1498_ap_ready),
    .p_x(trunc_ln92_54_cast_abs_r_fu_1498_p_x),
    .ap_return(trunc_ln92_54_cast_abs_r_fu_1498_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln92_55_cast_abs_r_fu_1503(
    .ap_ready(trunc_ln92_55_cast_abs_r_fu_1503_ap_ready),
    .p_x(trunc_ln92_55_cast_abs_r_fu_1503_p_x),
    .ap_return(trunc_ln92_55_cast_abs_r_fu_1503_ap_return)
);

bilateral_filter_accel_abs_r trunc_ln93_27_cast_abs_r_fu_1508(
    .ap_ready(trunc_ln93_27_cast_abs_r_fu_1508_ap_ready),
    .p_x(trunc_ln93_27_cast_abs_r_fu_1508_p_x),
    .ap_return(trunc_ln93_27_cast_abs_r_fu_1508_ap_return)
);

bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln115_2_reg_11430),
    .din1(val_reg_11423),
    .ce(grp_fu_1513_ce),
    .dout(grp_fu_1513_p2)
);

bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln115_5_reg_11435),
    .din1(val_reg_11423),
    .ce(grp_fu_1517_ce),
    .dout(grp_fu_1517_p2)
);

bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln115_8_reg_11440),
    .din1(val_reg_11423),
    .ce(grp_fu_1521_ce),
    .dout(grp_fu_1521_p2)
);

bilateral_filter_accel_fdiv_32ns_32ns_32_16_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_16_no_dsp_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1065353216),
    .din1(grp_fu_1525_p1),
    .ce(grp_fu_1525_ce),
    .dout(grp_fu_1525_p2)
);

bilateral_filter_accel_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_val_1_reg_11451),
    .ce(grp_fu_1533_ce),
    .dout(grp_fu_1533_p1)
);

bilateral_filter_accel_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_val_2_reg_11457),
    .ce(grp_fu_1536_ce),
    .dout(grp_fu_1536_p1)
);

bilateral_filter_accel_mux_7_3_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 3 ),
    .din3_WIDTH( 3 ),
    .din4_WIDTH( 3 ),
    .din5_WIDTH( 3 ),
    .din6_WIDTH( 3 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
mux_7_3_3_1_1_U114(
    .din0(row_ind_15),
    .din1(row_ind_16),
    .din2(row_ind_17),
    .din3(row_ind_18),
    .din4(row_ind_19),
    .din5(row_ind_20),
    .din6(row_ind_21),
    .din7(sub_i274_i_i_cast),
    .dout(trunc_ln_fu_1774_p9)
);

bilateral_filter_accel_mux_7_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 24 ),
    .din5_WIDTH( 24 ),
    .din6_WIDTH( 24 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
mux_7_3_24_1_1_U115(
    .din0(buf_r_q0),
    .din1(buf_1_q0),
    .din2(buf_2_q0),
    .din3(buf_3_q0),
    .din4(buf_4_q0),
    .din5(buf_5_q0),
    .din6(buf_6_q0),
    .din7(trunc_ln_fu_1774_p9),
    .dout(tmp_s_fu_1786_p9)
);

bilateral_filter_accel_mux_7_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 24 ),
    .din5_WIDTH( 24 ),
    .din6_WIDTH( 24 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
mux_7_3_24_1_1_U116(
    .din0(buf_r_q0),
    .din1(buf_1_q0),
    .din2(buf_2_q0),
    .din3(buf_3_q0),
    .din4(buf_4_q0),
    .din5(buf_5_q0),
    .din6(buf_6_q0),
    .din7(row_ind_18),
    .dout(tmp_6_fu_1806_p9)
);

bilateral_filter_accel_mux_7_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 24 ),
    .din5_WIDTH( 24 ),
    .din6_WIDTH( 24 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
mux_7_3_24_1_1_U117(
    .din0(buf_load_reg_9095),
    .din1(buf_1_load_reg_9105),
    .din2(buf_2_load_reg_9115),
    .din3(buf_3_load_reg_9125),
    .din4(buf_4_load_reg_9135),
    .din5(buf_5_load_reg_9145),
    .din6(buf_6_load_reg_9085),
    .din7(row_ind_15),
    .dout(tmp_3_fu_1915_p9)
);

bilateral_filter_accel_mux_7_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 24 ),
    .din5_WIDTH( 24 ),
    .din6_WIDTH( 24 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
mux_7_3_24_1_1_U118(
    .din0(buf_load_reg_9095),
    .din1(buf_1_load_reg_9105),
    .din2(buf_2_load_reg_9115),
    .din3(buf_3_load_reg_9125),
    .din4(buf_4_load_reg_9135),
    .din5(buf_5_load_reg_9145),
    .din6(buf_6_load_reg_9085),
    .din7(row_ind_16),
    .dout(tmp_4_fu_1933_p9)
);

bilateral_filter_accel_mux_7_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 24 ),
    .din5_WIDTH( 24 ),
    .din6_WIDTH( 24 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
mux_7_3_24_1_1_U119(
    .din0(buf_load_reg_9095),
    .din1(buf_1_load_reg_9105),
    .din2(buf_2_load_reg_9115),
    .din3(buf_3_load_reg_9125),
    .din4(buf_4_load_reg_9135),
    .din5(buf_5_load_reg_9145),
    .din6(buf_6_load_reg_9085),
    .din7(row_ind_17),
    .dout(tmp_5_fu_1951_p9)
);

bilateral_filter_accel_mux_7_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 24 ),
    .din5_WIDTH( 24 ),
    .din6_WIDTH( 24 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
mux_7_3_24_1_1_U120(
    .din0(buf_load_reg_9095),
    .din1(buf_1_load_reg_9105),
    .din2(buf_2_load_reg_9115),
    .din3(buf_3_load_reg_9125),
    .din4(buf_4_load_reg_9135),
    .din5(buf_5_load_reg_9145),
    .din6(buf_6_load_reg_9085),
    .din7(row_ind_19),
    .dout(tmp_7_fu_1974_p9)
);

bilateral_filter_accel_mux_7_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 24 ),
    .din5_WIDTH( 24 ),
    .din6_WIDTH( 24 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
mux_7_3_24_1_1_U121(
    .din0(buf_load_reg_9095),
    .din1(buf_1_load_reg_9105),
    .din2(buf_2_load_reg_9115),
    .din3(buf_3_load_reg_9125),
    .din4(buf_4_load_reg_9135),
    .din5(buf_5_load_reg_9145),
    .din6(buf_6_load_reg_9085),
    .din7(row_ind_20),
    .dout(tmp_8_fu_1992_p9)
);

bilateral_filter_accel_mux_7_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 24 ),
    .din5_WIDTH( 24 ),
    .din6_WIDTH( 24 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
mux_7_3_24_1_1_U122(
    .din0(buf_load_reg_9095),
    .din1(buf_1_load_reg_9105),
    .din2(buf_2_load_reg_9115),
    .din3(buf_3_load_reg_9125),
    .din4(buf_4_load_reg_9135),
    .din5(buf_5_load_reg_9145),
    .din6(buf_6_load_reg_9085),
    .din7(row_ind_21),
    .dout(tmp_9_fu_2010_p9)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U123(
    .din0(mul_ln107_fu_5184_p0),
    .din1(mul_ln107_fu_5184_p1),
    .dout(mul_ln107_fu_5184_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U124(
    .din0(mul_ln107_1_fu_5196_p0),
    .din1(mul_ln107_1_fu_5196_p1),
    .dout(mul_ln107_1_fu_5196_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U125(
    .din0(mul_ln107_5_fu_5220_p0),
    .din1(mul_ln107_5_fu_5220_p1),
    .dout(mul_ln107_5_fu_5220_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U126(
    .din0(mul_ln107_8_fu_5232_p0),
    .din1(mul_ln107_8_fu_5232_p1),
    .dout(mul_ln107_8_fu_5232_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U127(
    .din0(mul_ln107_10_fu_5244_p0),
    .din1(mul_ln107_10_fu_5244_p1),
    .dout(mul_ln107_10_fu_5244_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U128(
    .din0(mul_ln107_13_fu_5262_p0),
    .din1(mul_ln107_13_fu_5262_p1),
    .dout(mul_ln107_13_fu_5262_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U129(
    .din0(mul_ln107_18_fu_5280_p0),
    .din1(mul_ln107_18_fu_5280_p1),
    .dout(mul_ln107_18_fu_5280_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U130(
    .din0(mul_ln107_21_fu_5298_p0),
    .din1(mul_ln107_21_fu_5298_p1),
    .dout(mul_ln107_21_fu_5298_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U131(
    .din0(mul_ln107_23_fu_5310_p0),
    .din1(mul_ln107_23_fu_5310_p1),
    .dout(mul_ln107_23_fu_5310_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U132(
    .din0(mul_ln107_25_fu_5322_p0),
    .din1(mul_ln107_25_fu_5322_p1),
    .dout(mul_ln107_25_fu_5322_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U133(
    .din0(mul_ln107_28_fu_5530_p0),
    .din1(mul_ln107_28_fu_5530_p1),
    .dout(mul_ln107_28_fu_5530_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U134(
    .din0(mul_ln107_29_fu_5539_p0),
    .din1(mul_ln107_29_fu_5539_p1),
    .dout(mul_ln107_29_fu_5539_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U135(
    .din0(mul_ln107_33_fu_5554_p0),
    .din1(mul_ln107_33_fu_5554_p1),
    .dout(mul_ln107_33_fu_5554_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U136(
    .din0(mul_ln107_36_fu_5563_p0),
    .din1(mul_ln107_36_fu_5563_p1),
    .dout(mul_ln107_36_fu_5563_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U137(
    .din0(mul_ln107_38_fu_5572_p0),
    .din1(mul_ln107_38_fu_5572_p1),
    .dout(mul_ln107_38_fu_5572_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U138(
    .din0(mul_ln107_41_fu_5584_p0),
    .din1(mul_ln107_41_fu_5584_p1),
    .dout(mul_ln107_41_fu_5584_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U139(
    .din0(mul_ln107_46_fu_5596_p0),
    .din1(mul_ln107_46_fu_5596_p1),
    .dout(mul_ln107_46_fu_5596_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U140(
    .din0(mul_ln107_49_fu_5608_p0),
    .din1(mul_ln107_49_fu_5608_p1),
    .dout(mul_ln107_49_fu_5608_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U141(
    .din0(mul_ln107_51_fu_5617_p0),
    .din1(mul_ln107_51_fu_5617_p1),
    .dout(mul_ln107_51_fu_5617_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U142(
    .din0(mul_ln107_53_fu_5626_p0),
    .din1(mul_ln107_53_fu_5626_p1),
    .dout(mul_ln107_53_fu_5626_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U143(
    .din0(mul_ln107_56_fu_5635_p0),
    .din1(mul_ln107_56_fu_5635_p1),
    .dout(mul_ln107_56_fu_5635_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U144(
    .din0(mul_ln107_57_fu_5644_p0),
    .din1(mul_ln107_57_fu_5644_p1),
    .dout(mul_ln107_57_fu_5644_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U145(
    .din0(mul_ln107_61_fu_5659_p0),
    .din1(mul_ln107_61_fu_5659_p1),
    .dout(mul_ln107_61_fu_5659_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U146(
    .din0(mul_ln107_64_fu_5668_p0),
    .din1(mul_ln107_64_fu_5668_p1),
    .dout(mul_ln107_64_fu_5668_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U147(
    .din0(mul_ln107_66_fu_5677_p0),
    .din1(mul_ln107_66_fu_5677_p1),
    .dout(mul_ln107_66_fu_5677_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U148(
    .din0(mul_ln107_69_fu_5689_p0),
    .din1(mul_ln107_69_fu_5689_p1),
    .dout(mul_ln107_69_fu_5689_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U149(
    .din0(mul_ln107_74_fu_5701_p0),
    .din1(mul_ln107_74_fu_5701_p1),
    .dout(mul_ln107_74_fu_5701_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U150(
    .din0(mul_ln107_77_fu_5713_p0),
    .din1(mul_ln107_77_fu_5713_p1),
    .dout(mul_ln107_77_fu_5713_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U151(
    .din0(mul_ln107_79_fu_5722_p0),
    .din1(mul_ln107_79_fu_5722_p1),
    .dout(mul_ln107_79_fu_5722_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U152(
    .din0(mul_ln107_81_fu_5731_p0),
    .din1(mul_ln107_81_fu_5731_p1),
    .dout(mul_ln107_81_fu_5731_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U153(
    .din0(mul_ln107_15_fu_5899_p0),
    .din1(mul_ln107_15_fu_5899_p1),
    .dout(mul_ln107_15_fu_5899_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U154(
    .din0(mul_ln107_43_fu_5995_p0),
    .din1(mul_ln107_43_fu_5995_p1),
    .dout(mul_ln107_43_fu_5995_p2)
);

bilateral_filter_accel_mul_16ns_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8ns_24_1_1_U155(
    .din0(mul_ln107_71_fu_6044_p0),
    .din1(mul_ln107_71_fu_6044_p1),
    .dout(mul_ln107_71_fu_6044_p2)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U156(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8207_p0),
    .din1(grp_fu_8207_p1),
    .din2(grp_fu_8207_p2),
    .ce(grp_fu_8207_ce),
    .dout(grp_fu_8207_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U157(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8216_p0),
    .din1(grp_fu_8216_p1),
    .din2(grp_fu_8216_p2),
    .ce(grp_fu_8216_ce),
    .dout(grp_fu_8216_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U158(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8225_p0),
    .din1(grp_fu_8225_p1),
    .din2(grp_fu_8225_p2),
    .ce(grp_fu_8225_ce),
    .dout(grp_fu_8225_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U159(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8234_p0),
    .din1(grp_fu_8234_p1),
    .din2(grp_fu_8234_p2),
    .ce(grp_fu_8234_ce),
    .dout(grp_fu_8234_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U160(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8242_p0),
    .din1(grp_fu_8242_p1),
    .din2(grp_fu_8242_p2),
    .ce(grp_fu_8242_ce),
    .dout(grp_fu_8242_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U161(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8250_p0),
    .din1(grp_fu_8250_p1),
    .din2(grp_fu_8250_p2),
    .ce(grp_fu_8250_ce),
    .dout(grp_fu_8250_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U162(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8259_p0),
    .din1(grp_fu_8259_p1),
    .din2(grp_fu_8259_p2),
    .ce(grp_fu_8259_ce),
    .dout(grp_fu_8259_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U163(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8268_p0),
    .din1(grp_fu_8268_p1),
    .din2(grp_fu_8268_p2),
    .ce(grp_fu_8268_ce),
    .dout(grp_fu_8268_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U164(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8277_p0),
    .din1(grp_fu_8277_p1),
    .din2(grp_fu_8277_p2),
    .ce(grp_fu_8277_ce),
    .dout(grp_fu_8277_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U165(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8286_p0),
    .din1(grp_fu_8286_p1),
    .din2(grp_fu_8286_p2),
    .ce(grp_fu_8286_ce),
    .dout(grp_fu_8286_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U166(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8295_p0),
    .din1(grp_fu_8295_p1),
    .din2(grp_fu_8295_p2),
    .ce(grp_fu_8295_ce),
    .dout(grp_fu_8295_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U167(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8304_p0),
    .din1(grp_fu_8304_p1),
    .din2(grp_fu_8304_p2),
    .ce(grp_fu_8304_ce),
    .dout(grp_fu_8304_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U168(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8313_p0),
    .din1(grp_fu_8313_p1),
    .din2(grp_fu_8313_p2),
    .ce(grp_fu_8313_ce),
    .dout(grp_fu_8313_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U169(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8322_p0),
    .din1(grp_fu_8322_p1),
    .din2(grp_fu_8322_p2),
    .ce(grp_fu_8322_ce),
    .dout(grp_fu_8322_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U170(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8330_p0),
    .din1(grp_fu_8330_p1),
    .din2(grp_fu_8330_p2),
    .ce(grp_fu_8330_ce),
    .dout(grp_fu_8330_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U171(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8338_p0),
    .din1(grp_fu_8338_p1),
    .din2(grp_fu_8338_p2),
    .ce(grp_fu_8338_ce),
    .dout(grp_fu_8338_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U172(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8347_p0),
    .din1(grp_fu_8347_p1),
    .din2(grp_fu_8347_p2),
    .ce(grp_fu_8347_ce),
    .dout(grp_fu_8347_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U173(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8356_p0),
    .din1(grp_fu_8356_p1),
    .din2(grp_fu_8356_p2),
    .ce(grp_fu_8356_ce),
    .dout(grp_fu_8356_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U174(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8365_p0),
    .din1(grp_fu_8365_p1),
    .din2(grp_fu_8365_p2),
    .ce(grp_fu_8365_ce),
    .dout(grp_fu_8365_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U175(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8374_p0),
    .din1(grp_fu_8374_p1),
    .din2(grp_fu_8374_p2),
    .ce(grp_fu_8374_ce),
    .dout(grp_fu_8374_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U176(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8383_p0),
    .din1(grp_fu_8383_p1),
    .din2(grp_fu_8383_p2),
    .ce(grp_fu_8383_ce),
    .dout(grp_fu_8383_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U177(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8392_p0),
    .din1(grp_fu_8392_p1),
    .din2(grp_fu_8392_p2),
    .ce(grp_fu_8392_ce),
    .dout(grp_fu_8392_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U178(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8401_p0),
    .din1(grp_fu_8401_p1),
    .din2(grp_fu_8401_p2),
    .ce(grp_fu_8401_ce),
    .dout(grp_fu_8401_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U179(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8410_p0),
    .din1(grp_fu_8410_p1),
    .din2(grp_fu_8410_p2),
    .ce(grp_fu_8410_ce),
    .dout(grp_fu_8410_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U180(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8418_p0),
    .din1(grp_fu_8418_p1),
    .din2(grp_fu_8418_p2),
    .ce(grp_fu_8418_ce),
    .dout(grp_fu_8418_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U181(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8426_p0),
    .din1(grp_fu_8426_p1),
    .din2(grp_fu_8426_p2),
    .ce(grp_fu_8426_ce),
    .dout(grp_fu_8426_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U182(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8435_p0),
    .din1(grp_fu_8435_p1),
    .din2(grp_fu_8435_p2),
    .ce(grp_fu_8435_ce),
    .dout(grp_fu_8435_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U183(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8444_p0),
    .din1(grp_fu_8444_p1),
    .din2(grp_fu_8444_p2),
    .ce(grp_fu_8444_ce),
    .dout(grp_fu_8444_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U184(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8453_p0),
    .din1(grp_fu_8453_p1),
    .din2(grp_fu_8453_p2),
    .ce(grp_fu_8453_ce),
    .dout(grp_fu_8453_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U185(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8462_p0),
    .din1(grp_fu_8462_p1),
    .din2(grp_fu_8462_p2),
    .ce(grp_fu_8462_ce),
    .dout(grp_fu_8462_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_26ns_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_16ns_8ns_26ns_27_4_1_U186(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8471_p0),
    .din1(grp_fu_8471_p1),
    .din2(grp_fu_8471_p2),
    .ce(grp_fu_8471_ce),
    .dout(grp_fu_8471_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_16ns_8ns_25ns_26_4_1_U187(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8480_p0),
    .din1(grp_fu_8480_p1),
    .din2(grp_fu_8480_p2),
    .ce(grp_fu_8480_ce),
    .dout(grp_fu_8480_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_16ns_8ns_25ns_26_4_1_U188(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8489_p0),
    .din1(grp_fu_8489_p1),
    .din2(grp_fu_8489_p2),
    .ce(grp_fu_8489_ce),
    .dout(grp_fu_8489_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_16ns_8ns_25ns_26_4_1_U189(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8498_p0),
    .din1(grp_fu_8498_p1),
    .din2(grp_fu_8498_p2),
    .ce(grp_fu_8498_ce),
    .dout(grp_fu_8498_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_16ns_8ns_25ns_26_4_1_U190(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8506_p0),
    .din1(grp_fu_8506_p1),
    .din2(grp_fu_8506_p2),
    .ce(grp_fu_8506_ce),
    .dout(grp_fu_8506_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_26ns_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_16ns_8ns_26ns_27_4_1_U191(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8515_p0),
    .din1(grp_fu_8515_p1),
    .din2(grp_fu_8515_p2),
    .ce(grp_fu_8515_ce),
    .dout(grp_fu_8515_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_16ns_8ns_25ns_26_4_1_U192(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8524_p0),
    .din1(grp_fu_8524_p1),
    .din2(grp_fu_8524_p2),
    .ce(grp_fu_8524_ce),
    .dout(grp_fu_8524_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_16ns_8ns_25ns_26_4_1_U193(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8533_p0),
    .din1(grp_fu_8533_p1),
    .din2(grp_fu_8533_p2),
    .ce(grp_fu_8533_ce),
    .dout(grp_fu_8533_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_16ns_8ns_25ns_26_4_1_U194(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8542_p0),
    .din1(grp_fu_8542_p1),
    .din2(grp_fu_8542_p2),
    .ce(grp_fu_8542_ce),
    .dout(grp_fu_8542_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_16ns_8ns_25ns_26_4_1_U195(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8550_p0),
    .din1(grp_fu_8550_p1),
    .din2(grp_fu_8550_p2),
    .ce(grp_fu_8550_ce),
    .dout(grp_fu_8550_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_26ns_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_16ns_8ns_26ns_27_4_1_U196(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8559_p0),
    .din1(grp_fu_8559_p1),
    .din2(grp_fu_8559_p2),
    .ce(grp_fu_8559_ce),
    .dout(grp_fu_8559_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_16ns_8ns_25ns_26_4_1_U197(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8568_p0),
    .din1(grp_fu_8568_p1),
    .din2(grp_fu_8568_p2),
    .ce(grp_fu_8568_ce),
    .dout(grp_fu_8568_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_16ns_8ns_25ns_26_4_1_U198(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8577_p0),
    .din1(grp_fu_8577_p1),
    .din2(grp_fu_8577_p2),
    .ce(grp_fu_8577_ce),
    .dout(grp_fu_8577_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_16ns_8ns_25ns_26_4_1_U199(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8586_p0),
    .din1(grp_fu_8586_p1),
    .din2(grp_fu_8586_p2),
    .ce(grp_fu_8586_ce),
    .dout(grp_fu_8586_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_16ns_8ns_25ns_26_4_1_U200(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8594_p0),
    .din1(grp_fu_8594_p1),
    .din2(grp_fu_8594_p2),
    .ce(grp_fu_8594_ce),
    .dout(grp_fu_8594_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_27ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 28 ))
mac_muladd_16ns_8ns_27ns_28_4_1_U201(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8603_p0),
    .din1(grp_fu_8603_p1),
    .din2(grp_fu_8603_p2),
    .ce(grp_fu_8603_ce),
    .dout(grp_fu_8603_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U202(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8612_p0),
    .din1(grp_fu_8612_p1),
    .din2(grp_fu_8612_p2),
    .ce(grp_fu_8612_ce),
    .dout(grp_fu_8612_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_27ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 28 ))
mac_muladd_16ns_8ns_27ns_28_4_1_U203(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8620_p0),
    .din1(grp_fu_8620_p1),
    .din2(grp_fu_8620_p2),
    .ce(grp_fu_8620_ce),
    .dout(grp_fu_8620_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U204(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8629_p0),
    .din1(grp_fu_8629_p1),
    .din2(grp_fu_8629_p2),
    .ce(grp_fu_8629_ce),
    .dout(grp_fu_8629_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_27ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 28 ))
mac_muladd_16ns_8ns_27ns_28_4_1_U205(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8637_p0),
    .din1(grp_fu_8637_p1),
    .din2(grp_fu_8637_p2),
    .ce(grp_fu_8637_ce),
    .dout(grp_fu_8637_p3)
);

bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_8ns_24ns_25_4_1_U206(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8646_p0),
    .din1(grp_fu_8646_p1),
    .din2(grp_fu_8646_p2),
    .ce(grp_fu_8646_ce),
    .dout(grp_fu_8646_p3)
);

bilateral_filter_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter37_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln185_fu_1715_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            col_4_fu_294 <= col_5_fu_1721_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            col_4_fu_294 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_1_24744_fu_334 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_1_24744_fu_334 <= select_ln349_2_fu_4196_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_1_34746_fu_338 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_1_34746_fu_338 <= select_ln349_3_fu_4203_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_1_44748_fu_342 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_1_44748_fu_342 <= select_ln349_4_fu_4210_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_1_647204750_fu_346 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_1_647204750_fu_346 <= select_ln349_5_fu_4217_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_1_64720_fu_302 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_1_64720_fu_302 <= select_ln328_1_fu_2035_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_2_24754_fu_350 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_2_24754_fu_350 <= select_ln349_6_fu_4224_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_2_34756_fu_354 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_2_34756_fu_354 <= select_ln349_7_fu_4231_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_2_44758_fu_358 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_2_44758_fu_358 <= select_ln349_8_fu_4238_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_2_647224760_fu_362 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_2_647224760_fu_362 <= select_ln349_9_fu_4245_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_2_64722_fu_306 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_2_64722_fu_306 <= select_ln328_2_fu_2042_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_3_14762_fu_366 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_3_14762_fu_366 <= select_ln349_10_fu_4252_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_3_24764_fu_370 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_3_24764_fu_370 <= select_ln349_11_fu_4259_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_3_34766_fu_374 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_3_34766_fu_374 <= select_ln349_12_fu_4266_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_3_44768_fu_378 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_3_44768_fu_378 <= select_ln349_13_fu_4273_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_3_647244770_fu_382 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_3_647244770_fu_382 <= select_ln349_14_fu_4280_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_3_64724_fu_310 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_3_64724_fu_310 <= select_ln328_3_fu_2049_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_4954738_fu_326 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_4954738_fu_326 <= select_ln349_fu_4182_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_4_24774_fu_386 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_4_24774_fu_386 <= select_ln349_15_fu_4287_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_4_34776_fu_390 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_4_34776_fu_390 <= select_ln349_16_fu_4294_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_4_44778_fu_394 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_4_44778_fu_394 <= select_ln349_17_fu_4301_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_4_647264780_fu_398 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_4_647264780_fu_398 <= select_ln349_18_fu_4308_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_4_64726_fu_314 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_4_64726_fu_314 <= select_ln328_4_fu_2056_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_5_24784_fu_402 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_5_24784_fu_402 <= select_ln349_19_fu_4315_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_5_34786_fu_406 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_5_34786_fu_406 <= select_ln349_20_fu_4322_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_5_44788_fu_410 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_5_44788_fu_410 <= select_ln349_21_fu_4329_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_5_647284790_fu_414 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_5_647284790_fu_414 <= select_ln349_22_fu_4336_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_5_64728_fu_318 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_5_64728_fu_318 <= select_ln328_5_fu_2063_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_610347184740_fu_330 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_610347184740_fu_330 <= select_ln349_1_fu_4189_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_61034718_fu_298 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_61034718_fu_298 <= select_ln328_fu_2028_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_6_44798_fu_418 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_6_44798_fu_418 <= select_ln349_23_fu_4343_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_6_647304800_fu_422 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_6_647304800_fu_422 <= select_ln349_24_fu_4350_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0660_6_64730_fu_322 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            p_0_0_0660_6_64730_fu_322 <= select_ln328_6_fu_2070_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        LD_reg_11225 <= LD_fu_6628_p1;
        add_ln108_reg_10945[17 : 1] <= add_ln108_fu_5986_p2[17 : 1];
        add_ln68_10_reg_9321 <= add_ln68_10_fu_2533_p2;
        add_ln68_12_reg_9346 <= add_ln68_12_fu_2604_p2;
        add_ln68_14_reg_9371 <= add_ln68_14_fu_2675_p2;
        add_ln68_16_reg_9396 <= add_ln68_16_fu_2746_p2;
        add_ln68_18_reg_9421 <= add_ln68_18_fu_2817_p2;
        add_ln68_20_reg_9446 <= add_ln68_20_fu_2888_p2;
        add_ln68_22_reg_9471 <= add_ln68_22_fu_2959_p2;
        add_ln68_24_reg_9496 <= add_ln68_24_fu_3030_p2;
        add_ln68_26_reg_9521 <= add_ln68_26_fu_3101_p2;
        add_ln68_28_reg_9546 <= add_ln68_28_fu_3172_p2;
        add_ln68_2_reg_9221 <= add_ln68_2_fu_2249_p2;
        add_ln68_30_reg_9571 <= add_ln68_30_fu_3243_p2;
        add_ln68_34_reg_9626 <= add_ln68_34_fu_3371_p2;
        add_ln68_36_reg_9651 <= add_ln68_36_fu_3442_p2;
        add_ln68_38_reg_9676 <= add_ln68_38_fu_3513_p2;
        add_ln68_40_reg_9701 <= add_ln68_40_fu_3584_p2;
        add_ln68_42_reg_9726 <= add_ln68_42_fu_3655_p2;
        add_ln68_44_reg_9751 <= add_ln68_44_fu_3726_p2;
        add_ln68_46_reg_9776 <= add_ln68_46_fu_3797_p2;
        add_ln68_48_reg_9801 <= add_ln68_48_fu_3868_p2;
        add_ln68_4_reg_9246 <= add_ln68_4_fu_2320_p2;
        add_ln68_50_reg_9826 <= add_ln68_50_fu_3939_p2;
        add_ln68_52_reg_9851 <= add_ln68_52_fu_4010_p2;
        add_ln68_54_reg_9876 <= add_ln68_54_fu_4081_p2;
        add_ln68_6_reg_9271 <= add_ln68_6_fu_2391_p2;
        add_ln68_8_reg_9296 <= add_ln68_8_fu_2462_p2;
        add_ln68_reg_9196 <= add_ln68_fu_2178_p2;
        and_ln116_1_reg_11658 <= and_ln116_1_fu_7894_p2;
        and_ln116_3_reg_11678 <= and_ln116_3_fu_7966_p2;
        and_ln116_5_reg_11698 <= and_ln116_5_fu_8038_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ashr_ln116_1_reg_11668 <= ashr_ln116_1_fu_7911_p2;
        ashr_ln116_2_reg_11688 <= ashr_ln116_2_fu_7983_p2;
        ashr_ln116_reg_11648 <= ashr_ln116_fu_7839_p2;
        cmp_i_i_i_i_reg_9056 <= cmp_i_i_i_i_fu_1769_p2;
        cmp_i_i_i_i_reg_9056_pp0_iter3_reg <= cmp_i_i_i_i_reg_9056;
        color_weights_10_reg_10106 <= exp_lut_sigma_color_10_q0;
        color_weights_11_reg_10123 <= exp_lut_sigma_color_11_q0;
        color_weights_12_reg_10129 <= exp_lut_sigma_color_13_q0;
        color_weights_13_reg_10146 <= exp_lut_sigma_color_12_q0;
        color_weights_14_reg_10152 <= exp_lut_sigma_color_14_q0;
        color_weights_15_reg_10158 <= exp_lut_sigma_color_15_q0;
        color_weights_16_reg_10175 <= exp_lut_sigma_color_16_q0;
        color_weights_16_reg_10175_pp0_iter7_reg <= color_weights_16_reg_10175;
        color_weights_16_reg_10175_pp0_iter8_reg <= color_weights_16_reg_10175_pp0_iter7_reg;
        color_weights_17_reg_10181 <= exp_lut_sigma_color_18_q0;
        color_weights_17_reg_10181_pp0_iter7_reg <= color_weights_17_reg_10181;
        color_weights_18_reg_10187 <= exp_lut_sigma_color_17_q0;
        color_weights_19_reg_10193 <= exp_lut_sigma_color_19_q0;
        color_weights_1_reg_10043 <= exp_lut_sigma_color_q0;
        color_weights_20_reg_10199 <= exp_lut_sigma_color_20_q0;
        color_weights_21_reg_10216 <= exp_lut_sigma_color_21_q0;
        color_weights_22_reg_10222 <= exp_lut_sigma_color_22_q0;
        color_weights_23_reg_10228 <= exp_lut_sigma_color_24_q0;
        color_weights_24_reg_10245 <= exp_lut_sigma_color_23_q0;
        color_weights_25_reg_10251 <= exp_lut_sigma_color_25_q0;
        color_weights_26_reg_10268 <= exp_lut_sigma_color_26_q0;
        color_weights_27_reg_10289 <= exp_lut_sigma_color_27_q0;
        color_weights_27_reg_10289_pp0_iter7_reg <= color_weights_27_reg_10289;
        color_weights_27_reg_10289_pp0_iter8_reg <= color_weights_27_reg_10289_pp0_iter7_reg;
        color_weights_2_reg_10048 <= exp_lut_sigma_color_3_q0;
        color_weights_4_reg_10065 <= exp_lut_sigma_color_4_q0;
        color_weights_5_reg_10071 <= exp_lut_sigma_color_5_q0;
        color_weights_6_reg_10077 <= exp_lut_sigma_color_7_q0;
        color_weights_8_reg_10094 <= exp_lut_sigma_color_8_q0;
        color_weights_8_reg_10094_pp0_iter7_reg <= color_weights_8_reg_10094;
        color_weights_9_reg_10100 <= exp_lut_sigma_color_9_q0;
        empty_43_reg_10516 <= empty_43_fu_5369_p2;
        empty_44_reg_10765 <= empty_44_fu_5806_p2;
        empty_reg_10274 <= empty_fu_5081_p2;
        icmp_ln114_2_reg_11158 <= icmp_ln114_2_fu_6373_p2;
        icmp_ln115_11_reg_11378 <= icmp_ln115_11_fu_7167_p2;
        icmp_ln115_3_reg_11328 <= icmp_ln115_3_fu_6903_p2;
        icmp_ln115_4_reg_11343 <= icmp_ln115_4_fu_6939_p2;
        icmp_ln115_4_reg_11343_pp0_iter28_reg <= icmp_ln115_4_reg_11343;
        icmp_ln115_7_reg_11353 <= icmp_ln115_7_fu_7035_p2;
        icmp_ln115_8_reg_11368 <= icmp_ln115_8_fu_7071_p2;
        icmp_ln115_8_reg_11368_pp0_iter28_reg <= icmp_ln115_8_reg_11368;
        icmp_ln115_reg_11318 <= icmp_ln115_fu_6807_p2;
        icmp_ln115_reg_11318_pp0_iter28_reg <= icmp_ln115_reg_11318;
        icmp_ln116_10_reg_11608 <= icmp_ln116_10_fu_7764_p2;
        icmp_ln116_11_reg_11615 <= icmp_ln116_11_fu_7775_p2;
        icmp_ln116_12_reg_11626 <= icmp_ln116_12_fu_7801_p2;
        icmp_ln116_13_reg_11683 <= icmp_ln116_13_fu_7974_p2;
        icmp_ln116_14_reg_11638 <= icmp_ln116_14_fu_7821_p2;
        icmp_ln116_1_reg_11535 <= icmp_ln116_1_fu_7595_p2;
        icmp_ln116_2_reg_11546 <= icmp_ln116_2_fu_7621_p2;
        icmp_ln116_3_reg_11643 <= icmp_ln116_3_fu_7830_p2;
        icmp_ln116_4_reg_11558 <= icmp_ln116_4_fu_7641_p2;
        icmp_ln116_5_reg_11568 <= icmp_ln116_5_fu_7674_p2;
        icmp_ln116_6_reg_11575 <= icmp_ln116_6_fu_7685_p2;
        icmp_ln116_7_reg_11586 <= icmp_ln116_7_fu_7711_p2;
        icmp_ln116_8_reg_11663 <= icmp_ln116_8_fu_7902_p2;
        icmp_ln116_9_reg_11598 <= icmp_ln116_9_fu_7731_p2;
        icmp_ln116_reg_11528 <= icmp_ln116_fu_7584_p2;
        icmp_ln185_reg_8998_pp0_iter2_reg <= icmp_ln185_reg_8998_pp0_iter1_reg;
        icmp_ln185_reg_8998_pp0_iter3_reg <= icmp_ln185_reg_8998_pp0_iter2_reg;
        icmp_ln191_reg_9002_pp0_iter2_reg <= icmp_ln191_reg_9002_pp0_iter1_reg;
        icmp_ln191_reg_9002_pp0_iter3_reg <= icmp_ln191_reg_9002_pp0_iter2_reg;
        icmp_ln336_reg_9052 <= icmp_ln336_fu_1764_p2;
        icmp_ln336_reg_9052_pp0_iter10_reg <= icmp_ln336_reg_9052_pp0_iter9_reg;
        icmp_ln336_reg_9052_pp0_iter11_reg <= icmp_ln336_reg_9052_pp0_iter10_reg;
        icmp_ln336_reg_9052_pp0_iter12_reg <= icmp_ln336_reg_9052_pp0_iter11_reg;
        icmp_ln336_reg_9052_pp0_iter13_reg <= icmp_ln336_reg_9052_pp0_iter12_reg;
        icmp_ln336_reg_9052_pp0_iter14_reg <= icmp_ln336_reg_9052_pp0_iter13_reg;
        icmp_ln336_reg_9052_pp0_iter15_reg <= icmp_ln336_reg_9052_pp0_iter14_reg;
        icmp_ln336_reg_9052_pp0_iter16_reg <= icmp_ln336_reg_9052_pp0_iter15_reg;
        icmp_ln336_reg_9052_pp0_iter17_reg <= icmp_ln336_reg_9052_pp0_iter16_reg;
        icmp_ln336_reg_9052_pp0_iter18_reg <= icmp_ln336_reg_9052_pp0_iter17_reg;
        icmp_ln336_reg_9052_pp0_iter19_reg <= icmp_ln336_reg_9052_pp0_iter18_reg;
        icmp_ln336_reg_9052_pp0_iter20_reg <= icmp_ln336_reg_9052_pp0_iter19_reg;
        icmp_ln336_reg_9052_pp0_iter21_reg <= icmp_ln336_reg_9052_pp0_iter20_reg;
        icmp_ln336_reg_9052_pp0_iter22_reg <= icmp_ln336_reg_9052_pp0_iter21_reg;
        icmp_ln336_reg_9052_pp0_iter23_reg <= icmp_ln336_reg_9052_pp0_iter22_reg;
        icmp_ln336_reg_9052_pp0_iter24_reg <= icmp_ln336_reg_9052_pp0_iter23_reg;
        icmp_ln336_reg_9052_pp0_iter25_reg <= icmp_ln336_reg_9052_pp0_iter24_reg;
        icmp_ln336_reg_9052_pp0_iter26_reg <= icmp_ln336_reg_9052_pp0_iter25_reg;
        icmp_ln336_reg_9052_pp0_iter27_reg <= icmp_ln336_reg_9052_pp0_iter26_reg;
        icmp_ln336_reg_9052_pp0_iter28_reg <= icmp_ln336_reg_9052_pp0_iter27_reg;
        icmp_ln336_reg_9052_pp0_iter29_reg <= icmp_ln336_reg_9052_pp0_iter28_reg;
        icmp_ln336_reg_9052_pp0_iter30_reg <= icmp_ln336_reg_9052_pp0_iter29_reg;
        icmp_ln336_reg_9052_pp0_iter31_reg <= icmp_ln336_reg_9052_pp0_iter30_reg;
        icmp_ln336_reg_9052_pp0_iter32_reg <= icmp_ln336_reg_9052_pp0_iter31_reg;
        icmp_ln336_reg_9052_pp0_iter33_reg <= icmp_ln336_reg_9052_pp0_iter32_reg;
        icmp_ln336_reg_9052_pp0_iter34_reg <= icmp_ln336_reg_9052_pp0_iter33_reg;
        icmp_ln336_reg_9052_pp0_iter35_reg <= icmp_ln336_reg_9052_pp0_iter34_reg;
        icmp_ln336_reg_9052_pp0_iter36_reg <= icmp_ln336_reg_9052_pp0_iter35_reg;
        icmp_ln336_reg_9052_pp0_iter37_reg <= icmp_ln336_reg_9052_pp0_iter36_reg;
        icmp_ln336_reg_9052_pp0_iter3_reg <= icmp_ln336_reg_9052;
        icmp_ln336_reg_9052_pp0_iter4_reg <= icmp_ln336_reg_9052_pp0_iter3_reg;
        icmp_ln336_reg_9052_pp0_iter5_reg <= icmp_ln336_reg_9052_pp0_iter4_reg;
        icmp_ln336_reg_9052_pp0_iter6_reg <= icmp_ln336_reg_9052_pp0_iter5_reg;
        icmp_ln336_reg_9052_pp0_iter7_reg <= icmp_ln336_reg_9052_pp0_iter6_reg;
        icmp_ln336_reg_9052_pp0_iter8_reg <= icmp_ln336_reg_9052_pp0_iter7_reg;
        icmp_ln336_reg_9052_pp0_iter9_reg <= icmp_ln336_reg_9052_pp0_iter8_reg;
        lshr_ln114_1_reg_11198 <= {{add_ln114_2_fu_6481_p2[63:1]}};
        lshr_ln114_reg_11163 <= lshr_ln114_fu_6388_p2;
        lshr_ln115_2_reg_11358 <= lshr_ln115_2_fu_7050_p2;
        lshr_ln115_4_reg_11383 <= lshr_ln115_4_fu_7182_p2;
        lshr_ln115_reg_11333 <= lshr_ln115_fu_6918_p2;
        mul_ln107_10_reg_10450 <= mul_ln107_10_fu_5244_p2;
        mul_ln107_13_reg_10467 <= mul_ln107_13_fu_5262_p2;
        mul_ln107_15_reg_10895 <= mul_ln107_15_fu_5899_p2;
        mul_ln107_18_reg_10484 <= mul_ln107_18_fu_5280_p2;
        mul_ln107_1_reg_10411 <= mul_ln107_1_fu_5196_p2;
        mul_ln107_21_reg_10501 <= mul_ln107_21_fu_5298_p2;
        mul_ln107_23_reg_10506 <= mul_ln107_23_fu_5310_p2;
        mul_ln107_25_reg_10511 <= mul_ln107_25_fu_5322_p2;
        mul_ln107_28_reg_10541 <= mul_ln107_28_fu_5530_p2;
        mul_ln107_29_reg_10546 <= mul_ln107_29_fu_5539_p2;
        mul_ln107_33_reg_10561 <= mul_ln107_33_fu_5554_p2;
        mul_ln107_36_reg_10566 <= mul_ln107_36_fu_5563_p2;
        mul_ln107_38_reg_10571 <= mul_ln107_38_fu_5572_p2;
        mul_ln107_41_reg_10581 <= mul_ln107_41_fu_5584_p2;
        mul_ln107_43_reg_10950 <= mul_ln107_43_fu_5995_p2;
        mul_ln107_46_reg_10591 <= mul_ln107_46_fu_5596_p2;
        mul_ln107_49_reg_10601 <= mul_ln107_49_fu_5608_p2;
        mul_ln107_51_reg_10606 <= mul_ln107_51_fu_5617_p2;
        mul_ln107_53_reg_10611 <= mul_ln107_53_fu_5626_p2;
        mul_ln107_56_reg_10616 <= mul_ln107_56_fu_5635_p2;
        mul_ln107_57_reg_10621 <= mul_ln107_57_fu_5644_p2;
        mul_ln107_5_reg_10440 <= mul_ln107_5_fu_5220_p2;
        mul_ln107_61_reg_10636 <= mul_ln107_61_fu_5659_p2;
        mul_ln107_64_reg_10641 <= mul_ln107_64_fu_5668_p2;
        mul_ln107_66_reg_10646 <= mul_ln107_66_fu_5677_p2;
        mul_ln107_69_reg_10656 <= mul_ln107_69_fu_5689_p2;
        mul_ln107_71_reg_10995 <= mul_ln107_71_fu_6044_p2;
        mul_ln107_74_reg_10666 <= mul_ln107_74_fu_5701_p2;
        mul_ln107_77_reg_10676 <= mul_ln107_77_fu_5713_p2;
        mul_ln107_79_reg_10681 <= mul_ln107_79_fu_5722_p2;
        mul_ln107_81_reg_10686 <= mul_ln107_81_fu_5731_p2;
        mul_ln107_8_reg_10445 <= mul_ln107_8_fu_5232_p2;
        mul_ln107_reg_10406 <= mul_ln107_fu_5184_p2;
        mul_val_1_reg_11451 <= grp_fu_1517_p2;
        mul_val_1_reg_11451_pp0_iter34_reg <= mul_val_1_reg_11451;
        mul_val_1_reg_11451_pp0_iter35_reg <= mul_val_1_reg_11451_pp0_iter34_reg;
        mul_val_1_reg_11451_pp0_iter36_reg <= mul_val_1_reg_11451_pp0_iter35_reg;
        mul_val_1_reg_11451_pp0_iter37_reg <= mul_val_1_reg_11451_pp0_iter36_reg;
        mul_val_2_reg_11457 <= grp_fu_1521_p2;
        mul_val_2_reg_11457_pp0_iter34_reg <= mul_val_2_reg_11457;
        mul_val_2_reg_11457_pp0_iter35_reg <= mul_val_2_reg_11457_pp0_iter34_reg;
        mul_val_2_reg_11457_pp0_iter36_reg <= mul_val_2_reg_11457_pp0_iter35_reg;
        mul_val_2_reg_11457_pp0_iter37_reg <= mul_val_2_reg_11457_pp0_iter36_reg;
        mul_val_reg_11445 <= grp_fu_1513_p2;
        mul_val_reg_11445_pp0_iter34_reg <= mul_val_reg_11445;
        mul_val_reg_11445_pp0_iter35_reg <= mul_val_reg_11445_pp0_iter34_reg;
        mul_val_reg_11445_pp0_iter36_reg <= mul_val_reg_11445_pp0_iter35_reg;
        mul_val_reg_11445_pp0_iter37_reg <= mul_val_reg_11445_pp0_iter36_reg;
        or_ln115_1_reg_11348[0] <= or_ln115_1_fu_7024_p3[0];
        or_ln115_2_reg_11373[0] <= or_ln115_2_fu_7156_p3[0];
        or_ln1_reg_11323[0] <= or_ln1_fu_6892_p3[0];
        or_ln_reg_11153[0] <= or_ln_fu_6362_p3[0];
        p_0_0_0660_3_44768_load_reg_9171 <= p_0_0_0660_3_44768_fu_378;
        p_0_0_0660_3_44768_load_reg_9171_pp0_iter10_reg <= p_0_0_0660_3_44768_load_reg_9171_pp0_iter9_reg;
        p_0_0_0660_3_44768_load_reg_9171_pp0_iter11_reg <= p_0_0_0660_3_44768_load_reg_9171_pp0_iter10_reg;
        p_0_0_0660_3_44768_load_reg_9171_pp0_iter12_reg <= p_0_0_0660_3_44768_load_reg_9171_pp0_iter11_reg;
        p_0_0_0660_3_44768_load_reg_9171_pp0_iter5_reg <= p_0_0_0660_3_44768_load_reg_9171;
        p_0_0_0660_3_44768_load_reg_9171_pp0_iter6_reg <= p_0_0_0660_3_44768_load_reg_9171_pp0_iter5_reg;
        p_0_0_0660_3_44768_load_reg_9171_pp0_iter7_reg <= p_0_0_0660_3_44768_load_reg_9171_pp0_iter6_reg;
        p_0_0_0660_3_44768_load_reg_9171_pp0_iter8_reg <= p_0_0_0660_3_44768_load_reg_9171_pp0_iter7_reg;
        p_0_0_0660_3_44768_load_reg_9171_pp0_iter9_reg <= p_0_0_0660_3_44768_load_reg_9171_pp0_iter8_reg;
        px_sum_1_reg_11218[29 : 1] <= px_sum_1_fu_6581_p2[29 : 1];
        px_sum_1_reg_11218_pp0_iter14_reg[29 : 1] <= px_sum_1_reg_11218[29 : 1];
        px_sum_1_reg_11218_pp0_iter15_reg[29 : 1] <= px_sum_1_reg_11218_pp0_iter14_reg[29 : 1];
        px_sum_1_reg_11218_pp0_iter16_reg[29 : 1] <= px_sum_1_reg_11218_pp0_iter15_reg[29 : 1];
        px_sum_1_reg_11218_pp0_iter17_reg[29 : 1] <= px_sum_1_reg_11218_pp0_iter16_reg[29 : 1];
        px_sum_1_reg_11218_pp0_iter18_reg[29 : 1] <= px_sum_1_reg_11218_pp0_iter17_reg[29 : 1];
        px_sum_1_reg_11218_pp0_iter19_reg[29 : 1] <= px_sum_1_reg_11218_pp0_iter18_reg[29 : 1];
        px_sum_1_reg_11218_pp0_iter20_reg[29 : 1] <= px_sum_1_reg_11218_pp0_iter19_reg[29 : 1];
        px_sum_1_reg_11218_pp0_iter21_reg[29 : 1] <= px_sum_1_reg_11218_pp0_iter20_reg[29 : 1];
        px_sum_1_reg_11218_pp0_iter22_reg[29 : 1] <= px_sum_1_reg_11218_pp0_iter21_reg[29 : 1];
        px_sum_1_reg_11218_pp0_iter23_reg[29 : 1] <= px_sum_1_reg_11218_pp0_iter22_reg[29 : 1];
        px_sum_1_reg_11218_pp0_iter24_reg[29 : 1] <= px_sum_1_reg_11218_pp0_iter23_reg[29 : 1];
        px_sum_1_reg_11218_pp0_iter25_reg[29 : 1] <= px_sum_1_reg_11218_pp0_iter24_reg[29 : 1];
        px_sum_1_reg_11218_pp0_iter26_reg[29 : 1] <= px_sum_1_reg_11218_pp0_iter25_reg[29 : 1];
        px_sum_3_reg_11230[29 : 1] <= px_sum_3_fu_6650_p2[29 : 1];
        px_sum_3_reg_11230_pp0_iter14_reg[29 : 1] <= px_sum_3_reg_11230[29 : 1];
        px_sum_3_reg_11230_pp0_iter15_reg[29 : 1] <= px_sum_3_reg_11230_pp0_iter14_reg[29 : 1];
        px_sum_3_reg_11230_pp0_iter16_reg[29 : 1] <= px_sum_3_reg_11230_pp0_iter15_reg[29 : 1];
        px_sum_3_reg_11230_pp0_iter17_reg[29 : 1] <= px_sum_3_reg_11230_pp0_iter16_reg[29 : 1];
        px_sum_3_reg_11230_pp0_iter18_reg[29 : 1] <= px_sum_3_reg_11230_pp0_iter17_reg[29 : 1];
        px_sum_3_reg_11230_pp0_iter19_reg[29 : 1] <= px_sum_3_reg_11230_pp0_iter18_reg[29 : 1];
        px_sum_3_reg_11230_pp0_iter20_reg[29 : 1] <= px_sum_3_reg_11230_pp0_iter19_reg[29 : 1];
        px_sum_3_reg_11230_pp0_iter21_reg[29 : 1] <= px_sum_3_reg_11230_pp0_iter20_reg[29 : 1];
        px_sum_3_reg_11230_pp0_iter22_reg[29 : 1] <= px_sum_3_reg_11230_pp0_iter21_reg[29 : 1];
        px_sum_3_reg_11230_pp0_iter23_reg[29 : 1] <= px_sum_3_reg_11230_pp0_iter22_reg[29 : 1];
        px_sum_3_reg_11230_pp0_iter24_reg[29 : 1] <= px_sum_3_reg_11230_pp0_iter23_reg[29 : 1];
        px_sum_3_reg_11230_pp0_iter25_reg[29 : 1] <= px_sum_3_reg_11230_pp0_iter24_reg[29 : 1];
        px_sum_3_reg_11230_pp0_iter26_reg[29 : 1] <= px_sum_3_reg_11230_pp0_iter25_reg[29 : 1];
        px_sum_5_reg_11237[29 : 1] <= px_sum_5_fu_6674_p2[29 : 1];
        px_sum_5_reg_11237_pp0_iter14_reg[29 : 1] <= px_sum_5_reg_11237[29 : 1];
        px_sum_5_reg_11237_pp0_iter15_reg[29 : 1] <= px_sum_5_reg_11237_pp0_iter14_reg[29 : 1];
        px_sum_5_reg_11237_pp0_iter16_reg[29 : 1] <= px_sum_5_reg_11237_pp0_iter15_reg[29 : 1];
        px_sum_5_reg_11237_pp0_iter17_reg[29 : 1] <= px_sum_5_reg_11237_pp0_iter16_reg[29 : 1];
        px_sum_5_reg_11237_pp0_iter18_reg[29 : 1] <= px_sum_5_reg_11237_pp0_iter17_reg[29 : 1];
        px_sum_5_reg_11237_pp0_iter19_reg[29 : 1] <= px_sum_5_reg_11237_pp0_iter18_reg[29 : 1];
        px_sum_5_reg_11237_pp0_iter20_reg[29 : 1] <= px_sum_5_reg_11237_pp0_iter19_reg[29 : 1];
        px_sum_5_reg_11237_pp0_iter21_reg[29 : 1] <= px_sum_5_reg_11237_pp0_iter20_reg[29 : 1];
        px_sum_5_reg_11237_pp0_iter22_reg[29 : 1] <= px_sum_5_reg_11237_pp0_iter21_reg[29 : 1];
        px_sum_5_reg_11237_pp0_iter23_reg[29 : 1] <= px_sum_5_reg_11237_pp0_iter22_reg[29 : 1];
        px_sum_5_reg_11237_pp0_iter24_reg[29 : 1] <= px_sum_5_reg_11237_pp0_iter23_reg[29 : 1];
        px_sum_5_reg_11237_pp0_iter25_reg[29 : 1] <= px_sum_5_reg_11237_pp0_iter24_reg[29 : 1];
        px_sum_5_reg_11237_pp0_iter26_reg[29 : 1] <= px_sum_5_reg_11237_pp0_iter25_reg[29 : 1];
        select_ln115_2_reg_11430 <= select_ln115_2_fu_7348_p3;
        select_ln115_5_reg_11435 <= select_ln115_5_fu_7404_p3;
        select_ln115_8_reg_11440 <= select_ln115_8_fu_7460_p3;
        select_ln116_13_reg_11653 <= select_ln116_13_fu_7877_p3;
        select_ln116_16_reg_11673 <= select_ln116_16_fu_7949_p3;
        select_ln116_19_reg_11693 <= select_ln116_19_fu_8021_p3;
        select_ln116_1_reg_11540 <= select_ln116_1_fu_7613_p3;
        select_ln116_4_reg_11563 <= select_ln116_4_fu_7667_p3;
        select_ln116_5_reg_11580 <= select_ln116_5_fu_7703_p3;
        select_ln116_8_reg_11603 <= select_ln116_8_fu_7757_p3;
        select_ln116_9_reg_11620 <= select_ln116_9_fu_7793_p3;
        select_ln116_reg_11523 <= select_ln116_fu_7577_p3;
        shl_ln114_reg_11168 <= shl_ln114_fu_6403_p2;
        shl_ln115_1_reg_11363 <= shl_ln115_1_fu_7065_p2;
        shl_ln115_2_reg_11388 <= shl_ln115_2_fu_7197_p2;
        shl_ln115_reg_11338 <= shl_ln115_fu_6933_p2;
        sub_ln114_3_reg_11083 <= sub_ln114_3_fu_6177_p2;
        sub_ln114_reg_11076 <= sub_ln114_fu_6167_p2;
        sub_ln115_10_reg_11285 <= sub_ln115_10_fu_6756_p2;
        sub_ln115_11_reg_11308 <= sub_ln115_11_fu_6797_p2;
        sub_ln115_2_reg_11278 <= sub_ln115_2_fu_6746_p2;
        sub_ln115_4_reg_11301 <= sub_ln115_4_fu_6787_p2;
        sub_ln115_9_reg_11262 <= sub_ln115_9_fu_6715_p2;
        sub_ln115_reg_11255 <= sub_ln115_fu_6705_p2;
        tmp104_reg_11055_pp0_iter11_reg <= tmp104_reg_11055;
        tmp106_reg_11060 <= tmp106_fu_6130_p2;
        tmp106_reg_11060_pp0_iter11_reg <= tmp106_reg_11060;
        tmp109_reg_10940 <= tmp109_fu_5969_p2;
        tmp126_reg_11143 <= tmp126_fu_6276_p2;
        tmp144_reg_10965_pp0_iter10_reg <= tmp144_reg_10965;
        tmp145_reg_11103 <= tmp145_fu_6208_p2;
        tmp152_reg_11108_pp0_iter11_reg <= tmp152_reg_11108;
        tmp154_reg_11113 <= tmp154_fu_6220_p2;
        tmp154_reg_11113_pp0_iter11_reg <= tmp154_reg_11113;
        tmp157_reg_10990 <= tmp157_fu_6035_p2;
        tmp16410_reg_10900 <= tmp16410_fu_5929_p2;
        tmp166_reg_11193 <= tmp166_fu_6467_p2;
        tmp183_reg_11173 <= tmp183_fu_6420_p2;
        tmp195_reg_11010_pp0_iter10_reg <= tmp195_reg_11010;
        tmp196_reg_11128 <= tmp196_fu_6247_p2;
        tmp203_reg_11133_pp0_iter11_reg <= tmp203_reg_11133;
        tmp205_reg_11138 <= tmp205_fu_6259_p2;
        tmp205_reg_11138_pp0_iter11_reg <= tmp205_reg_11138;
        tmp208_reg_11035 <= tmp208_fu_6084_p2;
        tmp223_reg_11208 <= tmp223_fu_6529_p2;
        tmp241_reg_11183 <= tmp241_fu_6437_p2;
        tmp281_reg_11213 <= tmp281_fu_6559_p2;
        tmp68_reg_10279 <= tmp68_fu_5091_p2;
        tmp71_reg_10284 <= tmp71_fu_5105_p2;
        tmp74_reg_10521 <= tmp74_fu_5396_p2;
        tmp75_reg_10526 <= tmp75_fu_5432_p2;
        tmp81_reg_10770 <= tmp81_fu_5815_p2;
        tmp82_reg_10531 <= tmp82_fu_5475_p2;
        tmp82_reg_10531_pp0_iter8_reg <= tmp82_reg_10531;
        tmp84_reg_10536 <= tmp84_fu_5521_p2;
        tmp84_reg_10536_pp0_iter8_reg <= tmp84_reg_10536;
        tmp96_reg_10915_pp0_iter10_reg <= tmp96_reg_10915;
        tmp97_reg_11050 <= tmp97_fu_6118_p2;
        tmp_10_reg_9181 <= {{p_0_0_0660_4954738_fu_326[15:8]}};
        tmp_10_reg_9181_pp0_iter5_reg <= tmp_10_reg_9181;
        tmp_116_reg_11508 <= bitcast_ln724_3_fu_7527_p1[32'd63];
        tmp_12_reg_9191 <= {{p_0_0_0660_4954738_fu_326[23:16]}};
        tmp_12_reg_9191_pp0_iter5_reg <= tmp_12_reg_9191;
        tmp_14_reg_9206 <= {{p_0_0_0660_1_24744_fu_334[15:8]}};
        tmp_14_reg_9206_pp0_iter5_reg <= tmp_14_reg_9206;
        tmp_14_reg_9206_pp0_iter6_reg <= tmp_14_reg_9206_pp0_iter5_reg;
        tmp_15_reg_9216 <= {{p_0_0_0660_1_24744_fu_334[23:16]}};
        tmp_15_reg_9216_pp0_iter5_reg <= tmp_15_reg_9216;
        tmp_15_reg_9216_pp0_iter6_reg <= tmp_15_reg_9216_pp0_iter5_reg;
        tmp_16_reg_9231 <= {{p_0_0_0660_1_34746_fu_338[15:8]}};
        tmp_16_reg_9231_pp0_iter5_reg <= tmp_16_reg_9231;
        tmp_16_reg_9231_pp0_iter6_reg <= tmp_16_reg_9231_pp0_iter5_reg;
        tmp_17_reg_9241 <= {{p_0_0_0660_1_34746_fu_338[23:16]}};
        tmp_17_reg_9241_pp0_iter5_reg <= tmp_17_reg_9241;
        tmp_17_reg_9241_pp0_iter6_reg <= tmp_17_reg_9241_pp0_iter5_reg;
        tmp_18_reg_9256 <= {{p_0_0_0660_1_44748_fu_342[15:8]}};
        tmp_18_reg_9256_pp0_iter5_reg <= tmp_18_reg_9256;
        tmp_19_reg_9266 <= {{p_0_0_0660_1_44748_fu_342[23:16]}};
        tmp_19_reg_9266_pp0_iter5_reg <= tmp_19_reg_9266;
        tmp_20_reg_9281 <= {{p_0_0_0660_1_647204750_fu_346[15:8]}};
        tmp_20_reg_9281_pp0_iter5_reg <= tmp_20_reg_9281;
        tmp_20_reg_9281_pp0_iter6_reg <= tmp_20_reg_9281_pp0_iter5_reg;
        tmp_21_reg_9291 <= {{p_0_0_0660_1_647204750_fu_346[23:16]}};
        tmp_21_reg_9291_pp0_iter5_reg <= tmp_21_reg_9291;
        tmp_21_reg_9291_pp0_iter6_reg <= tmp_21_reg_9291_pp0_iter5_reg;
        tmp_22_reg_9306 <= {{p_0_0_0660_1_64720_fu_302[15:8]}};
        tmp_22_reg_9306_pp0_iter5_reg <= tmp_22_reg_9306;
        tmp_22_reg_9306_pp0_iter6_reg <= tmp_22_reg_9306_pp0_iter5_reg;
        tmp_23_reg_9316 <= {{p_0_0_0660_1_64720_fu_302[23:16]}};
        tmp_23_reg_9316_pp0_iter5_reg <= tmp_23_reg_9316;
        tmp_23_reg_9316_pp0_iter6_reg <= tmp_23_reg_9316_pp0_iter5_reg;
        tmp_24_reg_9331 <= {{p_0_0_0660_2_24754_fu_350[15:8]}};
        tmp_24_reg_9331_pp0_iter5_reg <= tmp_24_reg_9331;
        tmp_24_reg_9331_pp0_iter6_reg <= tmp_24_reg_9331_pp0_iter5_reg;
        tmp_25_reg_9341 <= {{p_0_0_0660_2_24754_fu_350[23:16]}};
        tmp_25_reg_9341_pp0_iter5_reg <= tmp_25_reg_9341;
        tmp_25_reg_9341_pp0_iter6_reg <= tmp_25_reg_9341_pp0_iter5_reg;
        tmp_26_reg_9356 <= {{p_0_0_0660_2_34756_fu_354[15:8]}};
        tmp_26_reg_9356_pp0_iter5_reg <= tmp_26_reg_9356;
        tmp_27_reg_9366 <= {{p_0_0_0660_2_34756_fu_354[23:16]}};
        tmp_27_reg_9366_pp0_iter5_reg <= tmp_27_reg_9366;
        tmp_28_reg_9381 <= {{p_0_0_0660_2_44758_fu_358[15:8]}};
        tmp_28_reg_9381_pp0_iter5_reg <= tmp_28_reg_9381;
        tmp_28_reg_9381_pp0_iter6_reg <= tmp_28_reg_9381_pp0_iter5_reg;
        tmp_28_reg_9381_pp0_iter7_reg <= tmp_28_reg_9381_pp0_iter6_reg;
        tmp_29_reg_9391 <= {{p_0_0_0660_2_44758_fu_358[23:16]}};
        tmp_29_reg_9391_pp0_iter5_reg <= tmp_29_reg_9391;
        tmp_29_reg_9391_pp0_iter6_reg <= tmp_29_reg_9391_pp0_iter5_reg;
        tmp_29_reg_9391_pp0_iter7_reg <= tmp_29_reg_9391_pp0_iter6_reg;
        tmp_30_reg_9406 <= {{p_0_0_0660_2_647224760_fu_362[15:8]}};
        tmp_30_reg_9406_pp0_iter5_reg <= tmp_30_reg_9406;
        tmp_30_reg_9406_pp0_iter6_reg <= tmp_30_reg_9406_pp0_iter5_reg;
        tmp_31_reg_9416 <= {{p_0_0_0660_2_647224760_fu_362[23:16]}};
        tmp_31_reg_9416_pp0_iter5_reg <= tmp_31_reg_9416;
        tmp_31_reg_9416_pp0_iter6_reg <= tmp_31_reg_9416_pp0_iter5_reg;
        tmp_32_reg_9431 <= {{p_0_0_0660_2_64722_fu_306[15:8]}};
        tmp_32_reg_9431_pp0_iter5_reg <= tmp_32_reg_9431;
        tmp_33_reg_9441 <= {{p_0_0_0660_2_64722_fu_306[23:16]}};
        tmp_33_reg_9441_pp0_iter5_reg <= tmp_33_reg_9441;
        tmp_34_reg_9456 <= {{p_0_0_0660_3_14762_fu_366[15:8]}};
        tmp_34_reg_9456_pp0_iter5_reg <= tmp_34_reg_9456;
        tmp_34_reg_9456_pp0_iter6_reg <= tmp_34_reg_9456_pp0_iter5_reg;
        tmp_35_reg_9466 <= {{p_0_0_0660_3_14762_fu_366[23:16]}};
        tmp_35_reg_9466_pp0_iter5_reg <= tmp_35_reg_9466;
        tmp_35_reg_9466_pp0_iter6_reg <= tmp_35_reg_9466_pp0_iter5_reg;
        tmp_36_reg_9481 <= {{p_0_0_0660_3_24764_fu_370[15:8]}};
        tmp_36_reg_9481_pp0_iter5_reg <= tmp_36_reg_9481;
        tmp_37_reg_9491 <= {{p_0_0_0660_3_24764_fu_370[23:16]}};
        tmp_37_reg_9491_pp0_iter5_reg <= tmp_37_reg_9491;
        tmp_38_reg_9506 <= {{p_0_0_0660_3_34766_fu_374[15:8]}};
        tmp_38_reg_9506_pp0_iter5_reg <= tmp_38_reg_9506;
        tmp_38_reg_9506_pp0_iter6_reg <= tmp_38_reg_9506_pp0_iter5_reg;
        tmp_39_reg_9516 <= {{p_0_0_0660_3_34766_fu_374[23:16]}};
        tmp_39_reg_9516_pp0_iter5_reg <= tmp_39_reg_9516;
        tmp_39_reg_9516_pp0_iter6_reg <= tmp_39_reg_9516_pp0_iter5_reg;
        tmp_40_reg_9531 <= {{p_0_0_0660_3_647244770_fu_382[15:8]}};
        tmp_40_reg_9531_pp0_iter5_reg <= tmp_40_reg_9531;
        tmp_40_reg_9531_pp0_iter6_reg <= tmp_40_reg_9531_pp0_iter5_reg;
        tmp_41_reg_9541 <= {{p_0_0_0660_3_647244770_fu_382[23:16]}};
        tmp_41_reg_9541_pp0_iter5_reg <= tmp_41_reg_9541;
        tmp_41_reg_9541_pp0_iter6_reg <= tmp_41_reg_9541_pp0_iter5_reg;
        tmp_42_reg_9556 <= {{p_0_0_0660_3_64724_fu_310[15:8]}};
        tmp_42_reg_9556_pp0_iter5_reg <= tmp_42_reg_9556;
        tmp_43_reg_9566 <= {{p_0_0_0660_3_64724_fu_310[23:16]}};
        tmp_43_reg_9566_pp0_iter5_reg <= tmp_43_reg_9566;
        tmp_44_reg_9586 <= {{select_ln328_3_fu_2049_p3[15:8]}};
        tmp_44_reg_9586_pp0_iter5_reg <= tmp_44_reg_9586;
        tmp_44_reg_9586_pp0_iter6_reg <= tmp_44_reg_9586_pp0_iter5_reg;
        tmp_44_reg_9586_pp0_iter7_reg <= tmp_44_reg_9586_pp0_iter6_reg;
        tmp_44_reg_9586_pp0_iter8_reg <= tmp_44_reg_9586_pp0_iter7_reg;
        tmp_45_reg_9596 <= {{select_ln328_3_fu_2049_p3[23:16]}};
        tmp_45_reg_9596_pp0_iter5_reg <= tmp_45_reg_9596;
        tmp_45_reg_9596_pp0_iter6_reg <= tmp_45_reg_9596_pp0_iter5_reg;
        tmp_45_reg_9596_pp0_iter7_reg <= tmp_45_reg_9596_pp0_iter6_reg;
        tmp_45_reg_9596_pp0_iter8_reg <= tmp_45_reg_9596_pp0_iter7_reg;
        tmp_46_reg_9611 <= {{p_0_0_0660_4_24774_fu_386[15:8]}};
        tmp_46_reg_9611_pp0_iter5_reg <= tmp_46_reg_9611;
        tmp_46_reg_9611_pp0_iter6_reg <= tmp_46_reg_9611_pp0_iter5_reg;
        tmp_46_reg_9611_pp0_iter7_reg <= tmp_46_reg_9611_pp0_iter6_reg;
        tmp_47_reg_9621 <= {{p_0_0_0660_4_24774_fu_386[23:16]}};
        tmp_47_reg_9621_pp0_iter5_reg <= tmp_47_reg_9621;
        tmp_47_reg_9621_pp0_iter6_reg <= tmp_47_reg_9621_pp0_iter5_reg;
        tmp_47_reg_9621_pp0_iter7_reg <= tmp_47_reg_9621_pp0_iter6_reg;
        tmp_48_reg_9636 <= {{p_0_0_0660_4_34776_fu_390[15:8]}};
        tmp_48_reg_9636_pp0_iter5_reg <= tmp_48_reg_9636;
        tmp_48_reg_9636_pp0_iter6_reg <= tmp_48_reg_9636_pp0_iter5_reg;
        tmp_49_reg_9646 <= {{p_0_0_0660_4_34776_fu_390[23:16]}};
        tmp_49_reg_9646_pp0_iter5_reg <= tmp_49_reg_9646;
        tmp_49_reg_9646_pp0_iter6_reg <= tmp_49_reg_9646_pp0_iter5_reg;
        tmp_50_reg_9661 <= {{p_0_0_0660_4_44778_fu_394[15:8]}};
        tmp_50_reg_9661_pp0_iter5_reg <= tmp_50_reg_9661;
        tmp_50_reg_9661_pp0_iter6_reg <= tmp_50_reg_9661_pp0_iter5_reg;
        tmp_51_reg_9671 <= {{p_0_0_0660_4_44778_fu_394[23:16]}};
        tmp_51_reg_9671_pp0_iter5_reg <= tmp_51_reg_9671;
        tmp_51_reg_9671_pp0_iter6_reg <= tmp_51_reg_9671_pp0_iter5_reg;
        tmp_52_reg_9686 <= {{p_0_0_0660_4_647264780_fu_398[15:8]}};
        tmp_52_reg_9686_pp0_iter5_reg <= tmp_52_reg_9686;
        tmp_53_reg_9696 <= {{p_0_0_0660_4_647264780_fu_398[23:16]}};
        tmp_53_reg_9696_pp0_iter5_reg <= tmp_53_reg_9696;
        tmp_54_reg_9711 <= {{p_0_0_0660_4_64726_fu_314[15:8]}};
        tmp_54_reg_9711_pp0_iter5_reg <= tmp_54_reg_9711;
        tmp_54_reg_9711_pp0_iter6_reg <= tmp_54_reg_9711_pp0_iter5_reg;
        tmp_55_reg_9721 <= {{p_0_0_0660_4_64726_fu_314[23:16]}};
        tmp_55_reg_9721_pp0_iter5_reg <= tmp_55_reg_9721;
        tmp_55_reg_9721_pp0_iter6_reg <= tmp_55_reg_9721_pp0_iter5_reg;
        tmp_56_reg_9736 <= {{p_0_0_0660_5_24784_fu_402[15:8]}};
        tmp_56_reg_9736_pp0_iter5_reg <= tmp_56_reg_9736;
        tmp_56_reg_9736_pp0_iter6_reg <= tmp_56_reg_9736_pp0_iter5_reg;
        tmp_57_reg_9746 <= {{p_0_0_0660_5_24784_fu_402[23:16]}};
        tmp_57_reg_9746_pp0_iter5_reg <= tmp_57_reg_9746;
        tmp_57_reg_9746_pp0_iter6_reg <= tmp_57_reg_9746_pp0_iter5_reg;
        tmp_58_reg_9761 <= {{p_0_0_0660_5_34786_fu_406[15:8]}};
        tmp_58_reg_9761_pp0_iter5_reg <= tmp_58_reg_9761;
        tmp_59_reg_9771 <= {{p_0_0_0660_5_34786_fu_406[23:16]}};
        tmp_59_reg_9771_pp0_iter5_reg <= tmp_59_reg_9771;
        tmp_60_reg_9786 <= {{p_0_0_0660_5_44788_fu_410[15:8]}};
        tmp_60_reg_9786_pp0_iter5_reg <= tmp_60_reg_9786;
        tmp_60_reg_9786_pp0_iter6_reg <= tmp_60_reg_9786_pp0_iter5_reg;
        tmp_61_reg_9796 <= {{p_0_0_0660_5_44788_fu_410[23:16]}};
        tmp_61_reg_9796_pp0_iter5_reg <= tmp_61_reg_9796;
        tmp_61_reg_9796_pp0_iter6_reg <= tmp_61_reg_9796_pp0_iter5_reg;
        tmp_62_reg_9811 <= {{p_0_0_0660_5_647284790_fu_414[15:8]}};
        tmp_62_reg_9811_pp0_iter5_reg <= tmp_62_reg_9811;
        tmp_63_reg_9821 <= {{p_0_0_0660_5_647284790_fu_414[23:16]}};
        tmp_63_reg_9821_pp0_iter5_reg <= tmp_63_reg_9821;
        tmp_64_reg_9836 <= {{p_0_0_0660_5_64728_fu_318[15:8]}};
        tmp_64_reg_9836_pp0_iter5_reg <= tmp_64_reg_9836;
        tmp_64_reg_9836_pp0_iter6_reg <= tmp_64_reg_9836_pp0_iter5_reg;
        tmp_65_reg_9846 <= {{p_0_0_0660_5_64728_fu_318[23:16]}};
        tmp_65_reg_9846_pp0_iter5_reg <= tmp_65_reg_9846;
        tmp_65_reg_9846_pp0_iter6_reg <= tmp_65_reg_9846_pp0_iter5_reg;
        tmp_66_reg_9861 <= {{p_0_0_0660_6_44798_fu_418[15:8]}};
        tmp_66_reg_9861_pp0_iter5_reg <= tmp_66_reg_9861;
        tmp_67_reg_9871 <= {{p_0_0_0660_6_44798_fu_418[23:16]}};
        tmp_67_reg_9871_pp0_iter5_reg <= tmp_67_reg_9871;
        tmp_72_reg_11203 <= add_ln114_2_fu_6481_p2[32'd25];
        tmp_80_reg_11468 <= bitcast_ln724_1_fu_7467_p1[32'd63];
        tmp_81_reg_11473 <= {{bitcast_ln724_1_fu_7467_p1[62:52]}};
        tmp_84_reg_9881 <= {{p_0_0_0660_3_44768_fu_378[15:8]}};
        tmp_84_reg_9881_pp0_iter10_reg <= tmp_84_reg_9881_pp0_iter9_reg;
        tmp_84_reg_9881_pp0_iter11_reg <= tmp_84_reg_9881_pp0_iter10_reg;
        tmp_84_reg_9881_pp0_iter12_reg <= tmp_84_reg_9881_pp0_iter11_reg;
        tmp_84_reg_9881_pp0_iter5_reg <= tmp_84_reg_9881;
        tmp_84_reg_9881_pp0_iter6_reg <= tmp_84_reg_9881_pp0_iter5_reg;
        tmp_84_reg_9881_pp0_iter7_reg <= tmp_84_reg_9881_pp0_iter6_reg;
        tmp_84_reg_9881_pp0_iter8_reg <= tmp_84_reg_9881_pp0_iter7_reg;
        tmp_84_reg_9881_pp0_iter9_reg <= tmp_84_reg_9881_pp0_iter8_reg;
        tmp_88_reg_11493 <= {{bitcast_ln724_2_fu_7497_p1[62:52]}};
        tmp_89_reg_9886 <= {{p_0_0_0660_3_44768_fu_378[23:16]}};
        tmp_89_reg_9886_pp0_iter10_reg <= tmp_89_reg_9886_pp0_iter9_reg;
        tmp_89_reg_9886_pp0_iter11_reg <= tmp_89_reg_9886_pp0_iter10_reg;
        tmp_89_reg_9886_pp0_iter12_reg <= tmp_89_reg_9886_pp0_iter11_reg;
        tmp_89_reg_9886_pp0_iter5_reg <= tmp_89_reg_9886;
        tmp_89_reg_9886_pp0_iter6_reg <= tmp_89_reg_9886_pp0_iter5_reg;
        tmp_89_reg_9886_pp0_iter7_reg <= tmp_89_reg_9886_pp0_iter6_reg;
        tmp_89_reg_9886_pp0_iter8_reg <= tmp_89_reg_9886_pp0_iter7_reg;
        tmp_89_reg_9886_pp0_iter9_reg <= tmp_89_reg_9886_pp0_iter8_reg;
        tmp_93_reg_11488 <= bitcast_ln724_2_fu_7497_p1[32'd63];
        tmp_99_reg_11513 <= {{bitcast_ln724_3_fu_7527_p1[62:52]}};
        tmp_s_reg_9155 <= tmp_s_fu_1786_p9;
        trunc_ln114_1_reg_11088 <= trunc_ln114_1_fu_6183_p1;
        trunc_ln114_1_reg_11088_pp0_iter11_reg <= trunc_ln114_1_reg_11088;
        trunc_ln114_1_reg_11088_pp0_iter12_reg <= trunc_ln114_1_reg_11088_pp0_iter11_reg;
        trunc_ln115_1_reg_11267 <= trunc_ln115_1_fu_6721_p1;
        trunc_ln115_1_reg_11267_pp0_iter27_reg <= trunc_ln115_1_reg_11267;
        trunc_ln115_1_reg_11267_pp0_iter28_reg <= trunc_ln115_1_reg_11267_pp0_iter27_reg;
        trunc_ln115_3_reg_11290 <= trunc_ln115_3_fu_6762_p1;
        trunc_ln115_3_reg_11290_pp0_iter27_reg <= trunc_ln115_3_reg_11290;
        trunc_ln115_3_reg_11290_pp0_iter28_reg <= trunc_ln115_3_reg_11290_pp0_iter27_reg;
        trunc_ln115_5_reg_11313 <= trunc_ln115_5_fu_6803_p1;
        trunc_ln115_5_reg_11313_pp0_iter27_reg <= trunc_ln115_5_reg_11313;
        trunc_ln115_5_reg_11313_pp0_iter28_reg <= trunc_ln115_5_reg_11313_pp0_iter27_reg;
        trunc_ln116_12_reg_11503 <= trunc_ln116_12_fu_7531_p1;
        trunc_ln116_13_reg_11518 <= trunc_ln116_13_fu_7553_p1;
        trunc_ln116_14_reg_11632 <= trunc_ln116_14_fu_7807_p1;
        trunc_ln116_1_reg_11478 <= trunc_ln116_1_fu_7493_p1;
        trunc_ln116_2_reg_11552 <= trunc_ln116_2_fu_7627_p1;
        trunc_ln116_6_reg_11483 <= trunc_ln116_6_fu_7501_p1;
        trunc_ln116_7_reg_11498 <= trunc_ln116_7_fu_7523_p1;
        trunc_ln116_8_reg_11592 <= trunc_ln116_8_fu_7717_p1;
        trunc_ln116_reg_11463 <= trunc_ln116_fu_7471_p1;
        trunc_ln92_10_reg_9401 <= trunc_ln92_10_fu_2752_p1;
        trunc_ln92_10_reg_9401_pp0_iter5_reg <= trunc_ln92_10_reg_9401;
        trunc_ln92_10_reg_9401_pp0_iter6_reg <= trunc_ln92_10_reg_9401_pp0_iter5_reg;
        trunc_ln92_11_reg_9426 <= trunc_ln92_11_fu_2823_p1;
        trunc_ln92_11_reg_9426_pp0_iter5_reg <= trunc_ln92_11_reg_9426;
        trunc_ln92_12_reg_9451 <= trunc_ln92_12_fu_2894_p1;
        trunc_ln92_12_reg_9451_pp0_iter5_reg <= trunc_ln92_12_reg_9451;
        trunc_ln92_12_reg_9451_pp0_iter6_reg <= trunc_ln92_12_reg_9451_pp0_iter5_reg;
        trunc_ln92_13_reg_9476 <= trunc_ln92_13_fu_2965_p1;
        trunc_ln92_13_reg_9476_pp0_iter5_reg <= trunc_ln92_13_reg_9476;
        trunc_ln92_14_reg_9501 <= trunc_ln92_14_fu_3036_p1;
        trunc_ln92_14_reg_9501_pp0_iter5_reg <= trunc_ln92_14_reg_9501;
        trunc_ln92_14_reg_9501_pp0_iter6_reg <= trunc_ln92_14_reg_9501_pp0_iter5_reg;
        trunc_ln92_15_reg_9526 <= trunc_ln92_15_fu_3107_p1;
        trunc_ln92_15_reg_9526_pp0_iter5_reg <= trunc_ln92_15_reg_9526;
        trunc_ln92_15_reg_9526_pp0_iter6_reg <= trunc_ln92_15_reg_9526_pp0_iter5_reg;
        trunc_ln92_16_reg_9551 <= trunc_ln92_16_fu_3178_p1;
        trunc_ln92_16_reg_9551_pp0_iter5_reg <= trunc_ln92_16_reg_9551;
        trunc_ln92_17_reg_9576 <= trunc_ln92_17_fu_3249_p1;
        trunc_ln92_17_reg_9576_pp0_iter5_reg <= trunc_ln92_17_reg_9576;
        trunc_ln92_17_reg_9576_pp0_iter6_reg <= trunc_ln92_17_reg_9576_pp0_iter5_reg;
        trunc_ln92_17_reg_9576_pp0_iter7_reg <= trunc_ln92_17_reg_9576_pp0_iter6_reg;
        trunc_ln92_17_reg_9576_pp0_iter8_reg <= trunc_ln92_17_reg_9576_pp0_iter7_reg;
        trunc_ln92_18_reg_9606 <= trunc_ln92_18_fu_3306_p1;
        trunc_ln92_18_reg_9606_pp0_iter5_reg <= trunc_ln92_18_reg_9606;
        trunc_ln92_18_reg_9606_pp0_iter6_reg <= trunc_ln92_18_reg_9606_pp0_iter5_reg;
        trunc_ln92_18_reg_9606_pp0_iter7_reg <= trunc_ln92_18_reg_9606_pp0_iter6_reg;
        trunc_ln92_19_reg_9631 <= trunc_ln92_19_fu_3377_p1;
        trunc_ln92_19_reg_9631_pp0_iter5_reg <= trunc_ln92_19_reg_9631;
        trunc_ln92_19_reg_9631_pp0_iter6_reg <= trunc_ln92_19_reg_9631_pp0_iter5_reg;
        trunc_ln92_20_reg_9656 <= trunc_ln92_20_fu_3448_p1;
        trunc_ln92_20_reg_9656_pp0_iter5_reg <= trunc_ln92_20_reg_9656;
        trunc_ln92_20_reg_9656_pp0_iter6_reg <= trunc_ln92_20_reg_9656_pp0_iter5_reg;
        trunc_ln92_21_reg_9681 <= trunc_ln92_21_fu_3519_p1;
        trunc_ln92_21_reg_9681_pp0_iter5_reg <= trunc_ln92_21_reg_9681;
        trunc_ln92_22_reg_9706 <= trunc_ln92_22_fu_3590_p1;
        trunc_ln92_22_reg_9706_pp0_iter5_reg <= trunc_ln92_22_reg_9706;
        trunc_ln92_22_reg_9706_pp0_iter6_reg <= trunc_ln92_22_reg_9706_pp0_iter5_reg;
        trunc_ln92_23_reg_9731 <= trunc_ln92_23_fu_3661_p1;
        trunc_ln92_23_reg_9731_pp0_iter5_reg <= trunc_ln92_23_reg_9731;
        trunc_ln92_23_reg_9731_pp0_iter6_reg <= trunc_ln92_23_reg_9731_pp0_iter5_reg;
        trunc_ln92_24_reg_9756 <= trunc_ln92_24_fu_3732_p1;
        trunc_ln92_24_reg_9756_pp0_iter5_reg <= trunc_ln92_24_reg_9756;
        trunc_ln92_25_reg_9781 <= trunc_ln92_25_fu_3803_p1;
        trunc_ln92_25_reg_9781_pp0_iter5_reg <= trunc_ln92_25_reg_9781;
        trunc_ln92_25_reg_9781_pp0_iter6_reg <= trunc_ln92_25_reg_9781_pp0_iter5_reg;
        trunc_ln92_26_reg_9806 <= trunc_ln92_26_fu_3874_p1;
        trunc_ln92_26_reg_9806_pp0_iter5_reg <= trunc_ln92_26_reg_9806;
        trunc_ln92_27_reg_9831 <= trunc_ln92_27_fu_3945_p1;
        trunc_ln92_27_reg_9831_pp0_iter5_reg <= trunc_ln92_27_reg_9831;
        trunc_ln92_27_reg_9831_pp0_iter6_reg <= trunc_ln92_27_reg_9831_pp0_iter5_reg;
        trunc_ln92_28_reg_9856 <= trunc_ln92_28_fu_4016_p1;
        trunc_ln92_28_reg_9856_pp0_iter5_reg <= trunc_ln92_28_reg_9856;
        trunc_ln92_2_reg_9201 <= trunc_ln92_2_fu_2184_p1;
        trunc_ln92_2_reg_9201_pp0_iter5_reg <= trunc_ln92_2_reg_9201;
        trunc_ln92_2_reg_9201_pp0_iter6_reg <= trunc_ln92_2_reg_9201_pp0_iter5_reg;
        trunc_ln92_3_reg_9226 <= trunc_ln92_3_fu_2255_p1;
        trunc_ln92_3_reg_9226_pp0_iter5_reg <= trunc_ln92_3_reg_9226;
        trunc_ln92_3_reg_9226_pp0_iter6_reg <= trunc_ln92_3_reg_9226_pp0_iter5_reg;
        trunc_ln92_4_reg_9251 <= trunc_ln92_4_fu_2326_p1;
        trunc_ln92_4_reg_9251_pp0_iter5_reg <= trunc_ln92_4_reg_9251;
        trunc_ln92_5_reg_9276 <= trunc_ln92_5_fu_2397_p1;
        trunc_ln92_5_reg_9276_pp0_iter5_reg <= trunc_ln92_5_reg_9276;
        trunc_ln92_5_reg_9276_pp0_iter6_reg <= trunc_ln92_5_reg_9276_pp0_iter5_reg;
        trunc_ln92_6_reg_9301 <= trunc_ln92_6_fu_2468_p1;
        trunc_ln92_6_reg_9301_pp0_iter5_reg <= trunc_ln92_6_reg_9301;
        trunc_ln92_6_reg_9301_pp0_iter6_reg <= trunc_ln92_6_reg_9301_pp0_iter5_reg;
        trunc_ln92_7_reg_9326 <= trunc_ln92_7_fu_2539_p1;
        trunc_ln92_7_reg_9326_pp0_iter5_reg <= trunc_ln92_7_reg_9326;
        trunc_ln92_7_reg_9326_pp0_iter6_reg <= trunc_ln92_7_reg_9326_pp0_iter5_reg;
        trunc_ln92_8_reg_9351 <= trunc_ln92_8_fu_2610_p1;
        trunc_ln92_8_reg_9351_pp0_iter5_reg <= trunc_ln92_8_reg_9351;
        trunc_ln92_9_reg_9376 <= trunc_ln92_9_fu_2681_p1;
        trunc_ln92_9_reg_9376_pp0_iter5_reg <= trunc_ln92_9_reg_9376;
        trunc_ln92_9_reg_9376_pp0_iter6_reg <= trunc_ln92_9_reg_9376_pp0_iter5_reg;
        trunc_ln92_9_reg_9376_pp0_iter7_reg <= trunc_ln92_9_reg_9376_pp0_iter6_reg;
        trunc_ln92_reg_9176 <= trunc_ln92_fu_2077_p1;
        trunc_ln92_reg_9176_pp0_iter5_reg <= trunc_ln92_reg_9176;
        val_reg_11423 <= grp_fu_1525_p2;
        weight_sum_reg_11065[21 : 1] <= weight_sum_fu_6139_p2[21 : 1];
        zext_ln64_reg_11070[21 : 1] <= zext_ln64_fu_6145_p1[21 : 1];
        zext_ln65_1_reg_11249[29 : 1] <= zext_ln65_1_fu_6684_p1[29 : 1];
        zext_ln65_3_reg_11272[29 : 1] <= zext_ln65_3_fu_6725_p1[29 : 1];
        zext_ln65_5_reg_11295[29 : 1] <= zext_ln65_5_fu_6766_p1[29 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln185_fu_1715_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln191_reg_9013 <= and_ln191_fu_1733_p2;
        icmp_ln191_reg_9002 <= icmp_ln191_fu_1727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        col_reg_8990 <= ap_sig_allocacmp_col;
        col_reg_8990_pp0_iter1_reg <= col_reg_8990;
        icmp_ln185_reg_8998 <= icmp_ln185_fu_1715_p2;
        icmp_ln185_reg_8998_pp0_iter1_reg <= icmp_ln185_reg_8998;
        icmp_ln191_reg_9002_pp0_iter1_reg <= icmp_ln191_reg_9002;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_1_load_reg_9105 <= buf_1_q0;
        buf_2_load_reg_9115 <= buf_2_q0;
        buf_3_load_reg_9125 <= buf_3_q0;
        buf_4_load_reg_9135 <= buf_4_q0;
        buf_5_load_reg_9145 <= buf_5_q0;
        buf_6_load_reg_9085 <= buf_6_q0;
        buf_load_reg_9095 <= buf_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_11318 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lshr_ln115_1_reg_11393 <= {{add_ln115_2_fu_7211_p2[63:1]}};
        tmp_78_reg_11398 <= add_ln115_2_fu_7211_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_4_reg_11343 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lshr_ln115_3_reg_11403 <= {{add_ln115_6_fu_7243_p2[63:1]}};
        tmp_92_reg_11408 <= add_ln115_6_fu_7243_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_8_reg_11368 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lshr_ln115_5_reg_11413 <= {{add_ln115_10_fu_7275_p2[63:1]}};
        tmp_115_reg_11418 <= add_ln115_10_fu_7275_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp103_reg_11148 <= grp_fu_8612_p3;
        tmp151_reg_11178 <= grp_fu_8629_p3;
        tmp202_reg_11188 <= grp_fu_8646_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp104_reg_11055 <= grp_fu_8498_p3;
        tmp152_reg_11108 <= grp_fu_8542_p3;
        tmp203_reg_11133 <= grp_fu_8586_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp144_reg_10965 <= grp_fu_8322_p3;
        tmp146_reg_10970 <= grp_fu_8330_p3;
        tmp195_reg_11010 <= grp_fu_8410_p3;
        tmp197_reg_11015 <= grp_fu_8418_p3;
        tmp96_reg_10915 <= grp_fu_8234_p3;
        tmp98_reg_10920 <= grp_fu_8242_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln191_reg_9002_pp0_iter2_reg == 1'd1) & (spec_select3228_read_reg_8923 == 1'd0))) begin
        tmp_6_reg_9166 <= tmp_6_fu_1806_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln185_reg_8998_pp0_iter3_reg == 1'd1))) begin
        trunc_ln92_11_cast_reg_9311 <= trunc_ln92_11_cast_abs_r_fu_1173_ap_return;
        trunc_ln92_13_cast_reg_9336 <= trunc_ln92_13_cast_abs_r_fu_1188_ap_return;
        trunc_ln92_15_cast_reg_9361 <= trunc_ln92_15_cast_abs_r_fu_1203_ap_return;
        trunc_ln92_17_cast_reg_9386 <= trunc_ln92_17_cast_abs_r_fu_1218_ap_return;
        trunc_ln92_19_cast_reg_9411 <= trunc_ln92_19_cast_abs_r_fu_1233_ap_return;
        trunc_ln92_1_cast_reg_9186 <= trunc_ln92_1_cast_abs_r_fu_1098_ap_return;
        trunc_ln92_21_cast_reg_9436 <= trunc_ln92_21_cast_abs_r_fu_1248_ap_return;
        trunc_ln92_23_cast_reg_9461 <= trunc_ln92_23_cast_abs_r_fu_1263_ap_return;
        trunc_ln92_25_cast_reg_9486 <= trunc_ln92_25_cast_abs_r_fu_1278_ap_return;
        trunc_ln92_27_cast_reg_9511 <= trunc_ln92_27_cast_abs_r_fu_1293_ap_return;
        trunc_ln92_29_cast_reg_9536 <= trunc_ln92_29_cast_abs_r_fu_1308_ap_return;
        trunc_ln92_31_cast_reg_9561 <= trunc_ln92_31_cast_abs_r_fu_1323_ap_return;
        trunc_ln92_32_cast_reg_9581 <= trunc_ln92_32_cast_abs_r_fu_1333_ap_return;
        trunc_ln92_33_cast_reg_9591 <= trunc_ln92_33_cast_abs_r_fu_1338_ap_return;
        trunc_ln92_35_cast_reg_9616 <= trunc_ln92_35_cast_abs_r_fu_1353_ap_return;
        trunc_ln92_37_cast_reg_9641 <= trunc_ln92_37_cast_abs_r_fu_1368_ap_return;
        trunc_ln92_39_cast_reg_9666 <= trunc_ln92_39_cast_abs_r_fu_1383_ap_return;
        trunc_ln92_3_cast_reg_9211 <= trunc_ln92_3_cast_abs_r_fu_1113_ap_return;
        trunc_ln92_41_cast_reg_9691 <= trunc_ln92_41_cast_abs_r_fu_1398_ap_return;
        trunc_ln92_43_cast_reg_9716 <= trunc_ln92_43_cast_abs_r_fu_1413_ap_return;
        trunc_ln92_45_cast_reg_9741 <= trunc_ln92_45_cast_abs_r_fu_1428_ap_return;
        trunc_ln92_47_cast_reg_9766 <= trunc_ln92_47_cast_abs_r_fu_1443_ap_return;
        trunc_ln92_49_cast_reg_9791 <= trunc_ln92_49_cast_abs_r_fu_1458_ap_return;
        trunc_ln92_51_cast_reg_9816 <= trunc_ln92_51_cast_abs_r_fu_1473_ap_return;
        trunc_ln92_53_cast_reg_9841 <= trunc_ln92_53_cast_abs_r_fu_1488_ap_return;
        trunc_ln92_55_cast_reg_9866 <= trunc_ln92_55_cast_abs_r_fu_1503_ap_return;
        trunc_ln92_5_cast_reg_9236 <= trunc_ln92_5_cast_abs_r_fu_1128_ap_return;
        trunc_ln92_7_cast_reg_9261 <= trunc_ln92_7_cast_abs_r_fu_1143_ap_return;
        trunc_ln92_9_cast_reg_9286 <= trunc_ln92_9_cast_abs_r_fu_1158_ap_return;
        trunc_ln93_16_cast_reg_9601 <= trunc_ln93_16_cast_abs_r_fu_1343_ap_return;
    end
end

always @ (*) begin
    if (((icmp_ln185_fu_1715_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter37_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) 
    & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_col = 13'd0;
    end else begin
        ap_sig_allocacmp_col = col_4_fu_294;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_1_ce0 = 1'b1;
    end else begin
        buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_1_ce1 = 1'b1;
    end else begin
        buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln191_reg_9013) & (row_ind_21_read_reg_8984 == 3'd1))) begin
        buf_1_we1 = 1'b1;
    end else begin
        buf_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_2_ce0 = 1'b1;
    end else begin
        buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_2_ce1 = 1'b1;
    end else begin
        buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln191_reg_9013) & (row_ind_21_read_reg_8984 == 3'd2))) begin
        buf_2_we1 = 1'b1;
    end else begin
        buf_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_3_ce0 = 1'b1;
    end else begin
        buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_3_ce1 = 1'b1;
    end else begin
        buf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln191_reg_9013) & (row_ind_21_read_reg_8984 == 3'd3))) begin
        buf_3_we1 = 1'b1;
    end else begin
        buf_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_4_ce0 = 1'b1;
    end else begin
        buf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_4_ce1 = 1'b1;
    end else begin
        buf_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln191_reg_9013) & (row_ind_21_read_reg_8984 == 3'd4))) begin
        buf_4_we1 = 1'b1;
    end else begin
        buf_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_5_ce0 = 1'b1;
    end else begin
        buf_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_5_ce1 = 1'b1;
    end else begin
        buf_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln191_reg_9013) & (row_ind_21_read_reg_8984 == 3'd5))) begin
        buf_5_we1 = 1'b1;
    end else begin
        buf_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_6_ce0 = 1'b1;
    end else begin
        buf_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_6_ce1 = 1'b1;
    end else begin
        buf_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln191_reg_9013) & (row_ind_21_read_reg_8984 == 3'd6)) | ((1'd1 == and_ln191_reg_9013) & (row_ind_21_read_reg_8984 == 3'd7))))) begin
        buf_6_we1 = 1'b1;
    end else begin
        buf_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_r_ce0 = 1'b1;
    end else begin
        buf_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_r_ce1 = 1'b1;
    end else begin
        buf_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln191_reg_9013) & (row_ind_21_read_reg_8984 == 3'd0))) begin
        buf_r_we1 = 1'b1;
    end else begin
        buf_r_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_10_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_11_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_12_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_13_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_14_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_15_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_16_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_17_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_18_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_19_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_1_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_20_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_21_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_22_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_23_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_24_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_25_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_26_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_27_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_2_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_3_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_4_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_5_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_6_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_7_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_8_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_9_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_lut_sigma_color_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1513_ce = 1'b1;
    end else begin
        grp_fu_1513_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1517_ce = 1'b1;
    end else begin
        grp_fu_1517_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1521_ce = 1'b1;
    end else begin
        grp_fu_1521_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1525_ce = 1'b1;
    end else begin
        grp_fu_1525_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1530_ce = 1'b1;
    end else begin
        grp_fu_1530_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1533_ce = 1'b1;
    end else begin
        grp_fu_1533_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1536_ce = 1'b1;
    end else begin
        grp_fu_1536_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8207_ce = 1'b1;
    end else begin
        grp_fu_8207_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8216_ce = 1'b1;
    end else begin
        grp_fu_8216_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8225_ce = 1'b1;
    end else begin
        grp_fu_8225_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8234_ce = 1'b1;
    end else begin
        grp_fu_8234_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8242_ce = 1'b1;
    end else begin
        grp_fu_8242_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8250_ce = 1'b1;
    end else begin
        grp_fu_8250_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8259_ce = 1'b1;
    end else begin
        grp_fu_8259_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8268_ce = 1'b1;
    end else begin
        grp_fu_8268_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8277_ce = 1'b1;
    end else begin
        grp_fu_8277_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8286_ce = 1'b1;
    end else begin
        grp_fu_8286_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8295_ce = 1'b1;
    end else begin
        grp_fu_8295_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8304_ce = 1'b1;
    end else begin
        grp_fu_8304_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8313_ce = 1'b1;
    end else begin
        grp_fu_8313_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8322_ce = 1'b1;
    end else begin
        grp_fu_8322_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8330_ce = 1'b1;
    end else begin
        grp_fu_8330_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8338_ce = 1'b1;
    end else begin
        grp_fu_8338_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8347_ce = 1'b1;
    end else begin
        grp_fu_8347_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8356_ce = 1'b1;
    end else begin
        grp_fu_8356_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8365_ce = 1'b1;
    end else begin
        grp_fu_8365_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8374_ce = 1'b1;
    end else begin
        grp_fu_8374_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8383_ce = 1'b1;
    end else begin
        grp_fu_8383_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8392_ce = 1'b1;
    end else begin
        grp_fu_8392_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8401_ce = 1'b1;
    end else begin
        grp_fu_8401_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8410_ce = 1'b1;
    end else begin
        grp_fu_8410_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8418_ce = 1'b1;
    end else begin
        grp_fu_8418_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8426_ce = 1'b1;
    end else begin
        grp_fu_8426_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8435_ce = 1'b1;
    end else begin
        grp_fu_8435_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8444_ce = 1'b1;
    end else begin
        grp_fu_8444_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8453_ce = 1'b1;
    end else begin
        grp_fu_8453_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8462_ce = 1'b1;
    end else begin
        grp_fu_8462_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8471_ce = 1'b1;
    end else begin
        grp_fu_8471_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8480_ce = 1'b1;
    end else begin
        grp_fu_8480_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8489_ce = 1'b1;
    end else begin
        grp_fu_8489_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8498_ce = 1'b1;
    end else begin
        grp_fu_8498_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8506_ce = 1'b1;
    end else begin
        grp_fu_8506_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8515_ce = 1'b1;
    end else begin
        grp_fu_8515_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8524_ce = 1'b1;
    end else begin
        grp_fu_8524_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8533_ce = 1'b1;
    end else begin
        grp_fu_8533_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8542_ce = 1'b1;
    end else begin
        grp_fu_8542_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8550_ce = 1'b1;
    end else begin
        grp_fu_8550_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8559_ce = 1'b1;
    end else begin
        grp_fu_8559_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8568_ce = 1'b1;
    end else begin
        grp_fu_8568_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8577_ce = 1'b1;
    end else begin
        grp_fu_8577_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8586_ce = 1'b1;
    end else begin
        grp_fu_8586_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8594_ce = 1'b1;
    end else begin
        grp_fu_8594_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8603_ce = 1'b1;
    end else begin
        grp_fu_8603_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8612_ce = 1'b1;
    end else begin
        grp_fu_8612_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8620_ce = 1'b1;
    end else begin
        grp_fu_8620_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8629_ce = 1'b1;
    end else begin
        grp_fu_8629_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8637_ce = 1'b1;
    end else begin
        grp_fu_8637_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_8646_ce = 1'b1;
    end else begin
        grp_fu_8646_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln191_reg_9013))) begin
        imgInput_data_blk_n = imgInput_data_empty_n;
    end else begin
        imgInput_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln191_reg_9013))) begin
        imgInput_data_read = 1'b1;
    end else begin
        imgInput_data_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln336_reg_9052_pp0_iter37_reg == 1'd1) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        imgOutput_data_blk_n = imgOutput_data_full_n;
    end else begin
        imgOutput_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln336_reg_9052_pp0_iter37_reg == 1'd1) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        imgOutput_data_write = 1'b1;
    end else begin
        imgOutput_data_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LD_1_fu_7340_p1 = pi_assign_1_fu_7328_p5[31:0];

assign LD_3_fu_7396_p1 = pi_assign_2_fu_7384_p5[31:0];

assign LD_5_fu_7452_p1 = pi_assign_3_fu_7440_p5[31:0];

assign LD_fu_6628_p1 = pi_assign_fu_6616_p5[31:0];

assign add_ln108_fu_5986_p2 = (zext_ln108_fu_5982_p1 + 18'd65536);

assign add_ln114_1_fu_6379_p2 = ($signed(sub_ln114_reg_11076) + $signed(32'd4294967271));

assign add_ln114_2_fu_6481_p2 = (select_ln114_fu_6473_p3 + zext_ln114_3_fu_6478_p1);

assign add_ln114_3_fu_6602_p2 = (sub_ln114_2_fu_6597_p2 + select_ln114_1_fu_6590_p3);

assign add_ln114_fu_6282_p2 = ($signed(sub_ln114_reg_11076) + $signed(32'd4294967272));

assign add_ln115_10_fu_7275_p2 = (select_ln115_6_fu_7267_p3 + zext_ln115_11_fu_7272_p1);

assign add_ln115_11_fu_7426_p2 = (sub_ln115_8_fu_7421_p2 + select_ln115_7_fu_7414_p3);

assign add_ln115_1_fu_6909_p2 = ($signed(sub_ln115_reg_11255) + $signed(32'd4294967271));

assign add_ln115_2_fu_7211_p2 = (select_ln115_fu_7203_p3 + zext_ln115_3_fu_7208_p1);

assign add_ln115_3_fu_7314_p2 = (sub_ln115_6_fu_7309_p2 + select_ln115_1_fu_7302_p3);

assign add_ln115_4_fu_6944_p2 = ($signed(sub_ln115_2_reg_11278) + $signed(32'd4294967272));

assign add_ln115_5_fu_7041_p2 = ($signed(sub_ln115_2_reg_11278) + $signed(32'd4294967271));

assign add_ln115_6_fu_7243_p2 = (select_ln115_3_fu_7235_p3 + zext_ln115_7_fu_7240_p1);

assign add_ln115_7_fu_7370_p2 = (sub_ln115_7_fu_7365_p2 + select_ln115_4_fu_7358_p3);

assign add_ln115_8_fu_7076_p2 = ($signed(sub_ln115_4_reg_11301) + $signed(32'd4294967272));

assign add_ln115_9_fu_7173_p2 = ($signed(sub_ln115_4_reg_11301) + $signed(32'd4294967271));

assign add_ln115_fu_6812_p2 = ($signed(sub_ln115_reg_11255) + $signed(32'd4294967272));

assign add_ln116_1_fu_8078_p2 = (select_ln116_14_fu_8072_p3 + 24'd32768);

assign add_ln116_2_fu_7691_p2 = ($signed(sub_ln116_4_fu_7679_p2) + $signed(12'd4080));

assign add_ln116_3_fu_8129_p2 = (select_ln116_17_fu_8123_p3 + 24'd32768);

assign add_ln116_4_fu_7781_p2 = ($signed(sub_ln116_7_fu_7769_p2) + $signed(12'd4080));

assign add_ln116_5_fu_8180_p2 = (select_ln116_20_fu_8174_p3 + 24'd32768);

assign add_ln116_fu_7601_p2 = ($signed(sub_ln116_1_fu_7589_p2) + $signed(12'd4080));

assign add_ln68_10_fu_2533_p2 = (zext_ln93_17_fu_2525_p1 + zext_ln68_10_fu_2529_p1);

assign add_ln68_12_fu_2604_p2 = (zext_ln93_20_fu_2596_p1 + zext_ln68_12_fu_2600_p1);

assign add_ln68_14_fu_2675_p2 = (zext_ln93_23_fu_2667_p1 + zext_ln68_14_fu_2671_p1);

assign add_ln68_16_fu_2746_p2 = (zext_ln93_26_fu_2738_p1 + zext_ln68_16_fu_2742_p1);

assign add_ln68_18_fu_2817_p2 = (zext_ln93_29_fu_2809_p1 + zext_ln68_18_fu_2813_p1);

assign add_ln68_20_fu_2888_p2 = (zext_ln93_32_fu_2880_p1 + zext_ln68_20_fu_2884_p1);

assign add_ln68_22_fu_2959_p2 = (zext_ln93_35_fu_2951_p1 + zext_ln68_22_fu_2955_p1);

assign add_ln68_24_fu_3030_p2 = (zext_ln93_38_fu_3022_p1 + zext_ln68_24_fu_3026_p1);

assign add_ln68_26_fu_3101_p2 = (zext_ln93_41_fu_3093_p1 + zext_ln68_26_fu_3097_p1);

assign add_ln68_28_fu_3172_p2 = (zext_ln93_44_fu_3164_p1 + zext_ln68_29_fu_3168_p1);

assign add_ln68_2_fu_2249_p2 = (zext_ln93_5_fu_2241_p1 + zext_ln68_2_fu_2245_p1);

assign add_ln68_30_fu_3243_p2 = (zext_ln93_47_fu_3235_p1 + zext_ln68_32_fu_3239_p1);

assign add_ln68_32_fu_4798_p2 = (zext_ln93_50_fu_4789_p1 + zext_ln68_34_fu_4795_p1);

assign add_ln68_34_fu_3371_p2 = (zext_ln93_53_fu_3363_p1 + zext_ln68_37_fu_3367_p1);

assign add_ln68_36_fu_3442_p2 = (zext_ln93_56_fu_3434_p1 + zext_ln68_39_fu_3438_p1);

assign add_ln68_38_fu_3513_p2 = (zext_ln93_59_fu_3505_p1 + zext_ln68_42_fu_3509_p1);

assign add_ln68_40_fu_3584_p2 = (zext_ln93_62_fu_3576_p1 + zext_ln68_44_fu_3580_p1);

assign add_ln68_42_fu_3655_p2 = (zext_ln93_65_fu_3647_p1 + zext_ln68_46_fu_3651_p1);

assign add_ln68_44_fu_3726_p2 = (zext_ln93_68_fu_3718_p1 + zext_ln68_48_fu_3722_p1);

assign add_ln68_46_fu_3797_p2 = (zext_ln93_71_fu_3789_p1 + zext_ln68_50_fu_3793_p1);

assign add_ln68_48_fu_3868_p2 = (zext_ln93_74_fu_3860_p1 + zext_ln68_52_fu_3864_p1);

assign add_ln68_4_fu_2320_p2 = (zext_ln93_8_fu_2312_p1 + zext_ln68_4_fu_2316_p1);

assign add_ln68_50_fu_3939_p2 = (zext_ln93_77_fu_3931_p1 + zext_ln68_55_fu_3935_p1);

assign add_ln68_52_fu_4010_p2 = (zext_ln93_80_fu_4002_p1 + zext_ln68_58_fu_4006_p1);

assign add_ln68_54_fu_4081_p2 = (zext_ln93_83_fu_4073_p1 + zext_ln68_61_fu_4077_p1);

assign add_ln68_6_fu_2391_p2 = (zext_ln93_11_fu_2383_p1 + zext_ln68_6_fu_2387_p1);

assign add_ln68_8_fu_2462_p2 = (zext_ln93_14_fu_2454_p1 + zext_ln68_8_fu_2458_p1);

assign add_ln68_fu_2178_p2 = (zext_ln93_2_fu_2170_p1 + zext_ln68_fu_2174_p1);

assign and_ln114_1_fu_6350_p2 = (xor_ln114_fu_6337_p2 & bit_select_i_i116_i_i_i_fu_6343_p3);

assign and_ln114_2_fu_6312_p2 = (zext_ln64_reg_11070 & lshr_ln114_2_fu_6306_p2);

assign and_ln114_fu_6323_p2 = (icmp_ln114_fu_6297_p2 & icmp_ln114_1_fu_6317_p2);

assign and_ln115_1_fu_6880_p2 = (xor_ln115_fu_6867_p2 & bit_select_i_i_i_i_i_fu_6873_p3);

assign and_ln115_2_fu_6985_p2 = (icmp_ln115_6_fu_6979_p2 & icmp_ln115_5_fu_6959_p2);

assign and_ln115_3_fu_7012_p2 = (xor_ln115_1_fu_6999_p2 & bit_select_i_i_i_i_i_1_fu_7005_p3);

assign and_ln115_4_fu_7117_p2 = (icmp_ln115_9_fu_7091_p2 & icmp_ln115_10_fu_7111_p2);

assign and_ln115_5_fu_7144_p2 = (xor_ln115_2_fu_7131_p2 & bit_select_i_i_i_i_i_2_fu_7137_p3);

assign and_ln115_6_fu_6842_p2 = (zext_ln65_1_reg_11249 & lshr_ln115_6_fu_6836_p2);

assign and_ln115_7_fu_6974_p2 = (zext_ln65_3_reg_11272 & lshr_ln115_7_fu_6968_p2);

assign and_ln115_8_fu_7106_p2 = (zext_ln65_5_reg_11295 & lshr_ln115_8_fu_7100_p2);

assign and_ln115_fu_6853_p2 = (icmp_ln115_2_fu_6847_p2 & icmp_ln115_1_fu_6827_p2);

assign and_ln116_1_fu_7894_p2 = (xor_ln116_1_fu_7888_p2 & icmp_ln116_1_reg_11535);

assign and_ln116_2_fu_7944_p2 = (xor_ln116_2_fu_7939_p2 & icmp_ln116_7_reg_11586);

assign and_ln116_3_fu_7966_p2 = (xor_ln116_3_fu_7960_p2 & icmp_ln116_6_reg_11575);

assign and_ln116_4_fu_8016_p2 = (xor_ln116_4_fu_8011_p2 & icmp_ln116_12_reg_11626);

assign and_ln116_5_fu_8038_p2 = (xor_ln116_5_fu_8032_p2 & icmp_ln116_11_reg_11615);

assign and_ln116_fu_7872_p2 = (xor_ln116_fu_7867_p2 & icmp_ln116_2_reg_11546);

assign and_ln191_fu_1733_p2 = (icmp_ln191_fu_1727_p2 & cmp_i_i65_i_i);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln336_reg_9052_pp0_iter37_reg == 1'd1) & (imgOutput_data_full_n == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln191_reg_9013) & (imgInput_data_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln336_reg_9052_pp0_iter37_reg == 1'd1) & (imgOutput_data_full_n == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln191_reg_9013) & (imgInput_data_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln336_reg_9052_pp0_iter37_reg == 1'd1) & (imgOutput_data_full_n == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln191_reg_9013) & (imgInput_data_empty_n == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((1'd1 == and_ln191_reg_9013) & (imgInput_data_empty_n == 1'b0));
end

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state39_pp0_stage0_iter38 = ((icmp_ln336_reg_9052_pp0_iter37_reg == 1'd1) & (imgOutput_data_full_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ashr_ln116_1_fu_7911_p2 = $signed(select_ln116_4_reg_11563) >>> zext_ln116_6_fu_7907_p1;

assign ashr_ln116_2_fu_7983_p2 = $signed(select_ln116_8_reg_11603) >>> zext_ln116_10_fu_7979_p1;

assign ashr_ln116_fu_7839_p2 = $signed(select_ln116_reg_11523) >>> zext_ln116_2_fu_7835_p1;

assign bit_select_i_i116_i_i_i_fu_6343_p3 = zext_ln64_reg_11070[add_ln114_fu_6282_p2];

assign bit_select_i_i_i_i_i_1_fu_7005_p3 = zext_ln65_3_reg_11272[add_ln115_4_fu_6944_p2];

assign bit_select_i_i_i_i_i_2_fu_7137_p3 = zext_ln65_5_reg_11295[add_ln115_8_fu_7076_p2];

assign bit_select_i_i_i_i_i_fu_6873_p3 = zext_ln65_1_reg_11249[add_ln115_fu_6812_p2];

assign bitcast_ln724_1_fu_7467_p1 = grp_fu_1139_p_dout0;

assign bitcast_ln724_2_fu_7497_p1 = grp_fu_1533_p1;

assign bitcast_ln724_3_fu_7527_p1 = grp_fu_1536_p1;

assign bitcast_ln724_4_fu_8097_p1 = mul_val_1_reg_11451_pp0_iter37_reg;

assign bitcast_ln724_5_fu_8148_p1 = mul_val_2_reg_11457_pp0_iter37_reg;

assign bitcast_ln724_fu_8046_p1 = mul_val_reg_11445_pp0_iter37_reg;

assign bitcast_ln766_1_fu_7344_p1 = LD_1_fu_7340_p1;

assign bitcast_ln766_2_fu_7400_p1 = LD_3_fu_7396_p1;

assign bitcast_ln766_3_fu_7456_p1 = LD_5_fu_7452_p1;

assign buf_1_address0 = conv_i190_i_i_fu_1754_p1;

assign buf_1_address1 = zext_ln192_fu_1744_p1;

assign buf_1_d1 = imgInput_data_dout;

assign buf_2_address0 = conv_i190_i_i_fu_1754_p1;

assign buf_2_address1 = zext_ln192_fu_1744_p1;

assign buf_2_d1 = imgInput_data_dout;

assign buf_3_address0 = conv_i190_i_i_fu_1754_p1;

assign buf_3_address1 = zext_ln192_fu_1744_p1;

assign buf_3_d1 = imgInput_data_dout;

assign buf_4_address0 = conv_i190_i_i_fu_1754_p1;

assign buf_4_address1 = zext_ln192_fu_1744_p1;

assign buf_4_d1 = imgInput_data_dout;

assign buf_5_address0 = conv_i190_i_i_fu_1754_p1;

assign buf_5_address1 = zext_ln192_fu_1744_p1;

assign buf_5_d1 = imgInput_data_dout;

assign buf_6_address0 = conv_i190_i_i_fu_1754_p1;

assign buf_6_address1 = zext_ln192_fu_1744_p1;

assign buf_6_d1 = imgInput_data_dout;

assign buf_r_address0 = conv_i190_i_i_fu_1754_p1;

assign buf_r_address1 = zext_ln192_fu_1744_p1;

assign buf_r_d1 = imgInput_data_dout;

assign cmp_i_i_i_i_fu_1769_p2 = ((col_reg_8990_pp0_iter1_reg == 13'd0) ? 1'b1 : 1'b0);

assign col_5_fu_1721_p2 = (ap_sig_allocacmp_col + 13'd1);

assign color_weights_10_cast_fu_5378_p1 = color_weights_10_reg_10106;

assign color_weights_11_cast_fu_5381_p1 = color_weights_11_reg_10123;

assign color_weights_12_cast_fu_5384_p1 = color_weights_12_reg_10129;

assign color_weights_13_cast_fu_5387_p1 = color_weights_13_reg_10146;

assign color_weights_14_cast_fu_5390_p1 = color_weights_14_reg_10152;

assign color_weights_15_cast_fu_5393_p1 = color_weights_15_reg_10158;

assign color_weights_16_cast_fu_5785_p1 = color_weights_16_reg_10175_pp0_iter7_reg;

assign color_weights_17_cast_fu_5812_p1 = color_weights_17_reg_10181_pp0_iter7_reg;

assign color_weights_18_cast_fu_5438_p1 = color_weights_18_reg_10187;

assign color_weights_19_cast_fu_5441_p1 = color_weights_19_reg_10193;

assign color_weights_1_cast68_fu_5073_p1 = exp_lut_sigma_color_q0;

assign color_weights_20_cast_fu_5444_p1 = color_weights_20_reg_10199;

assign color_weights_21_cast_fu_5447_p1 = color_weights_21_reg_10216;

assign color_weights_22_cast_fu_5450_p1 = color_weights_22_reg_10222;

assign color_weights_23_cast_fu_5453_p1 = color_weights_23_reg_10228;

assign color_weights_24_cast_fu_5456_p1 = color_weights_24_reg_10245;

assign color_weights_25_cast_fu_5459_p1 = color_weights_25_reg_10251;

assign color_weights_26_cast_fu_5462_p1 = color_weights_26_reg_10268;

assign color_weights_2_cast_fu_5077_p1 = exp_lut_sigma_color_3_q0;

assign color_weights_3_cast_fu_5087_p1 = exp_lut_sigma_color_2_q0;

assign color_weights_4_cast73_fu_5331_p1 = color_weights_4_reg_10065;

assign color_weights_5_cast_fu_5347_p1 = color_weights_5_reg_10071;

assign color_weights_6_cast_fu_5097_p1 = exp_lut_sigma_color_7_q0;

assign color_weights_7_cast_fu_5101_p1 = exp_lut_sigma_color_6_q0;

assign color_weights_8_cast78_fu_5779_p1 = color_weights_8_reg_10094_pp0_iter7_reg;

assign color_weights_9_cast_fu_5375_p1 = color_weights_9_reg_10100;

assign color_weights_cast69_fu_5069_p1 = exp_lut_sigma_color_1_q0;

assign conv_i190_i_i_fu_1754_p1 = col_reg_8990_pp0_iter1_reg;

assign diffpx_10_fu_4693_p2 = (zext_ln68_21_fu_4690_p1 + zext_ln93_33_fu_4687_p1);

assign diffpx_11_fu_4710_p2 = (zext_ln68_23_fu_4707_p1 + zext_ln93_36_fu_4704_p1);

assign diffpx_12_fu_4727_p2 = (zext_ln68_25_fu_4724_p1 + zext_ln93_39_fu_4721_p1);

assign diffpx_13_fu_4744_p2 = (zext_ln68_27_fu_4741_p1 + zext_ln93_42_fu_4738_p1);

assign diffpx_14_fu_4761_p2 = (zext_ln68_30_fu_4758_p1 + zext_ln93_45_fu_4755_p1);

assign diffpx_15_fu_4778_p2 = (zext_ln68_33_fu_4775_p1 + zext_ln93_48_fu_4772_p1);

assign diffpx_16_fu_4808_p2 = (zext_ln68_36_fu_4804_p1 + zext_ln93_51_fu_4792_p1);

assign diffpx_17_fu_4825_p2 = (zext_ln68_38_fu_4822_p1 + zext_ln93_54_fu_4819_p1);

assign diffpx_18_fu_4842_p2 = (zext_ln68_41_fu_4839_p1 + zext_ln93_57_fu_4836_p1);

assign diffpx_19_fu_4859_p2 = (zext_ln68_43_fu_4856_p1 + zext_ln93_60_fu_4853_p1);

assign diffpx_1_fu_4540_p2 = (zext_ln68_3_fu_4537_p1 + zext_ln93_6_fu_4534_p1);

assign diffpx_20_fu_4876_p2 = (zext_ln68_45_fu_4873_p1 + zext_ln93_63_fu_4870_p1);

assign diffpx_21_fu_4893_p2 = (zext_ln68_47_fu_4890_p1 + zext_ln93_66_fu_4887_p1);

assign diffpx_22_fu_4910_p2 = (zext_ln68_49_fu_4907_p1 + zext_ln93_69_fu_4904_p1);

assign diffpx_23_fu_4927_p2 = (zext_ln68_51_fu_4924_p1 + zext_ln93_72_fu_4921_p1);

assign diffpx_24_fu_4944_p2 = (zext_ln68_54_fu_4941_p1 + zext_ln93_75_fu_4938_p1);

assign diffpx_25_fu_4961_p2 = (zext_ln68_57_fu_4958_p1 + zext_ln93_78_fu_4955_p1);

assign diffpx_26_fu_4978_p2 = (zext_ln68_59_fu_4975_p1 + zext_ln93_81_fu_4972_p1);

assign diffpx_27_fu_4995_p2 = (zext_ln68_62_fu_4992_p1 + zext_ln93_84_fu_4989_p1);

assign diffpx_2_fu_4557_p2 = (zext_ln68_5_fu_4554_p1 + zext_ln93_9_fu_4551_p1);

assign diffpx_3_fu_4574_p2 = (zext_ln68_7_fu_4571_p1 + zext_ln93_12_fu_4568_p1);

assign diffpx_4_fu_4591_p2 = (zext_ln68_9_fu_4588_p1 + zext_ln93_15_fu_4585_p1);

assign diffpx_5_fu_4608_p2 = (zext_ln68_11_fu_4605_p1 + zext_ln93_18_fu_4602_p1);

assign diffpx_6_fu_4625_p2 = (zext_ln68_13_fu_4622_p1 + zext_ln93_21_fu_4619_p1);

assign diffpx_7_fu_4642_p2 = (zext_ln68_15_fu_4639_p1 + zext_ln93_24_fu_4636_p1);

assign diffpx_8_fu_4659_p2 = (zext_ln68_17_fu_4656_p1 + zext_ln93_27_fu_4653_p1);

assign diffpx_9_fu_4676_p2 = (zext_ln68_19_fu_4673_p1 + zext_ln93_30_fu_4670_p1);

assign diffpx_fu_4523_p2 = (zext_ln68_1_fu_4520_p1 + zext_ln93_3_fu_4517_p1);

assign empty_42_fu_5337_p2 = (tmp68_cast_fu_5334_p1 + p_cast_fu_5328_p1);

assign empty_43_fu_5369_p2 = (tmp70_cast_fu_5365_p1 + tmp69_fu_5350_p2);

assign empty_44_fu_5806_p2 = (tmp75_cast_fu_5803_p1 + tmp72_fu_5797_p2);

assign empty_fu_5081_p2 = (color_weights_1_cast68_fu_5073_p1 + color_weights_cast69_fu_5069_p1);

assign exp_lut_sigma_color_10_address0 = zext_ln106_10_fu_4699_p1;

assign exp_lut_sigma_color_11_address0 = zext_ln106_11_fu_4716_p1;

assign exp_lut_sigma_color_12_address0 = zext_ln106_13_fu_4750_p1;

assign exp_lut_sigma_color_13_address0 = zext_ln106_12_fu_4733_p1;

assign exp_lut_sigma_color_14_address0 = zext_ln106_14_fu_4767_p1;

assign exp_lut_sigma_color_15_address0 = zext_ln106_15_fu_4784_p1;

assign exp_lut_sigma_color_16_address0 = zext_ln106_16_fu_4814_p1;

assign exp_lut_sigma_color_17_address0 = zext_ln106_18_fu_4848_p1;

assign exp_lut_sigma_color_18_address0 = zext_ln106_17_fu_4831_p1;

assign exp_lut_sigma_color_19_address0 = zext_ln106_19_fu_4865_p1;

assign exp_lut_sigma_color_1_address0 = zext_ln106_fu_4529_p1;

assign exp_lut_sigma_color_20_address0 = zext_ln106_20_fu_4882_p1;

assign exp_lut_sigma_color_21_address0 = zext_ln106_21_fu_4899_p1;

assign exp_lut_sigma_color_22_address0 = zext_ln106_22_fu_4916_p1;

assign exp_lut_sigma_color_23_address0 = zext_ln106_24_fu_4950_p1;

assign exp_lut_sigma_color_24_address0 = zext_ln106_23_fu_4933_p1;

assign exp_lut_sigma_color_25_address0 = zext_ln106_25_fu_4967_p1;

assign exp_lut_sigma_color_26_address0 = zext_ln106_26_fu_4984_p1;

assign exp_lut_sigma_color_27_address0 = zext_ln106_27_fu_5001_p1;

assign exp_lut_sigma_color_2_address0 = zext_ln106_3_fu_4580_p1;

assign exp_lut_sigma_color_3_address0 = zext_ln106_2_fu_4563_p1;

assign exp_lut_sigma_color_4_address0 = zext_ln106_4_fu_4597_p1;

assign exp_lut_sigma_color_5_address0 = zext_ln106_5_fu_4614_p1;

assign exp_lut_sigma_color_6_address0 = zext_ln106_7_fu_4648_p1;

assign exp_lut_sigma_color_7_address0 = zext_ln106_6_fu_4631_p1;

assign exp_lut_sigma_color_8_address0 = zext_ln106_8_fu_4665_p1;

assign exp_lut_sigma_color_9_address0 = zext_ln106_9_fu_4682_p1;

assign exp_lut_sigma_color_address0 = zext_ln106_1_fu_4546_p1;

assign grp_fu_1139_p_ce = grp_fu_1530_ce;

assign grp_fu_1139_p_din0 = mul_val_reg_11445;

assign grp_fu_1525_p1 = LD_reg_11225;

assign grp_fu_8207_p0 = zext_ln107_fu_5006_p1;

assign grp_fu_8207_p1 = grp_fu_8207_p10;

assign grp_fu_8207_p10 = trunc_ln92_reg_9176_pp0_iter5_reg;

assign grp_fu_8207_p2 = grp_fu_8207_p20;

assign grp_fu_8207_p20 = mul_ln107_reg_10406;

assign grp_fu_8216_p0 = zext_ln107_6_fu_5013_p1;

assign grp_fu_8216_p1 = grp_fu_8216_p10;

assign grp_fu_8216_p10 = trunc_ln92_4_reg_9251_pp0_iter5_reg;

assign grp_fu_8216_p2 = grp_fu_8216_p20;

assign grp_fu_8216_p20 = mul_ln107_1_reg_10411;

assign grp_fu_8225_p0 = zext_ln107_14_fu_5020_p1;

assign grp_fu_8225_p1 = grp_fu_8225_p10;

assign grp_fu_8225_p10 = trunc_ln92_8_reg_9351_pp0_iter5_reg;

assign grp_fu_8225_p2 = grp_fu_8225_p20;

assign grp_fu_8225_p20 = mul_ln107_5_reg_10440;

assign grp_fu_8234_p0 = zext_ln107_20_fu_5027_p1;

assign grp_fu_8234_p1 = grp_fu_8234_p10;

assign grp_fu_8234_p10 = trunc_ln92_11_reg_9426_pp0_iter5_reg;

assign grp_fu_8234_p2 = grp_fu_8234_p20;

assign grp_fu_8234_p20 = mul_ln107_8_reg_10445;

assign grp_fu_8242_p0 = zext_ln107_24_fu_5034_p1;

assign grp_fu_8242_p1 = grp_fu_8242_p10;

assign grp_fu_8242_p10 = trunc_ln92_13_reg_9476_pp0_iter5_reg;

assign grp_fu_8242_p2 = grp_fu_8242_p20;

assign grp_fu_8242_p20 = mul_ln107_10_reg_10450;

assign grp_fu_8250_p0 = zext_ln107_31_fu_5041_p1;

assign grp_fu_8250_p1 = grp_fu_8250_p10;

assign grp_fu_8250_p10 = trunc_ln92_16_reg_9551_pp0_iter5_reg;

assign grp_fu_8250_p2 = grp_fu_8250_p20;

assign grp_fu_8250_p20 = mul_ln107_13_reg_10467;

assign grp_fu_8259_p0 = zext_ln107_41_fu_5048_p1;

assign grp_fu_8259_p1 = grp_fu_8259_p10;

assign grp_fu_8259_p10 = trunc_ln92_21_reg_9681_pp0_iter5_reg;

assign grp_fu_8259_p2 = grp_fu_8259_p20;

assign grp_fu_8259_p20 = mul_ln107_18_reg_10484;

assign grp_fu_8268_p0 = zext_ln107_47_fu_5055_p1;

assign grp_fu_8268_p1 = grp_fu_8268_p10;

assign grp_fu_8268_p10 = trunc_ln92_24_reg_9756_pp0_iter5_reg;

assign grp_fu_8268_p2 = grp_fu_8268_p20;

assign grp_fu_8268_p20 = mul_ln107_21_reg_10501;

assign grp_fu_8277_p0 = zext_ln107_51_fu_5062_p1;

assign grp_fu_8277_p1 = grp_fu_8277_p10;

assign grp_fu_8277_p10 = trunc_ln92_26_reg_9806_pp0_iter5_reg;

assign grp_fu_8277_p2 = grp_fu_8277_p20;

assign grp_fu_8277_p20 = mul_ln107_23_reg_10506;

assign grp_fu_8286_p0 = zext_ln107_55_fu_5111_p1;

assign grp_fu_8286_p1 = grp_fu_8286_p10;

assign grp_fu_8286_p10 = trunc_ln92_28_reg_9856_pp0_iter5_reg;

assign grp_fu_8286_p2 = grp_fu_8286_p20;

assign grp_fu_8286_p20 = mul_ln107_25_reg_10511;

assign grp_fu_8295_p0 = zext_ln107_fu_5006_p1;

assign grp_fu_8295_p1 = grp_fu_8295_p10;

assign grp_fu_8295_p10 = tmp_10_reg_9181_pp0_iter5_reg;

assign grp_fu_8295_p2 = grp_fu_8295_p20;

assign grp_fu_8295_p20 = mul_ln107_28_reg_10541;

assign grp_fu_8304_p0 = zext_ln107_6_fu_5013_p1;

assign grp_fu_8304_p1 = grp_fu_8304_p10;

assign grp_fu_8304_p10 = tmp_18_reg_9256_pp0_iter5_reg;

assign grp_fu_8304_p2 = grp_fu_8304_p20;

assign grp_fu_8304_p20 = mul_ln107_29_reg_10546;

assign grp_fu_8313_p0 = zext_ln107_14_fu_5020_p1;

assign grp_fu_8313_p1 = grp_fu_8313_p10;

assign grp_fu_8313_p10 = tmp_26_reg_9356_pp0_iter5_reg;

assign grp_fu_8313_p2 = grp_fu_8313_p20;

assign grp_fu_8313_p20 = mul_ln107_33_reg_10561;

assign grp_fu_8322_p0 = zext_ln107_20_fu_5027_p1;

assign grp_fu_8322_p1 = grp_fu_8322_p10;

assign grp_fu_8322_p10 = tmp_32_reg_9431_pp0_iter5_reg;

assign grp_fu_8322_p2 = grp_fu_8322_p20;

assign grp_fu_8322_p20 = mul_ln107_36_reg_10566;

assign grp_fu_8330_p0 = zext_ln107_24_fu_5034_p1;

assign grp_fu_8330_p1 = grp_fu_8330_p10;

assign grp_fu_8330_p10 = tmp_36_reg_9481_pp0_iter5_reg;

assign grp_fu_8330_p2 = grp_fu_8330_p20;

assign grp_fu_8330_p20 = mul_ln107_38_reg_10571;

assign grp_fu_8338_p0 = zext_ln107_31_fu_5041_p1;

assign grp_fu_8338_p1 = grp_fu_8338_p10;

assign grp_fu_8338_p10 = tmp_42_reg_9556_pp0_iter5_reg;

assign grp_fu_8338_p2 = grp_fu_8338_p20;

assign grp_fu_8338_p20 = mul_ln107_41_reg_10581;

assign grp_fu_8347_p0 = zext_ln107_41_fu_5048_p1;

assign grp_fu_8347_p1 = grp_fu_8347_p10;

assign grp_fu_8347_p10 = tmp_52_reg_9686_pp0_iter5_reg;

assign grp_fu_8347_p2 = grp_fu_8347_p20;

assign grp_fu_8347_p20 = mul_ln107_46_reg_10591;

assign grp_fu_8356_p0 = zext_ln107_47_fu_5055_p1;

assign grp_fu_8356_p1 = grp_fu_8356_p10;

assign grp_fu_8356_p10 = tmp_58_reg_9761_pp0_iter5_reg;

assign grp_fu_8356_p2 = grp_fu_8356_p20;

assign grp_fu_8356_p20 = mul_ln107_49_reg_10601;

assign grp_fu_8365_p0 = zext_ln107_51_fu_5062_p1;

assign grp_fu_8365_p1 = grp_fu_8365_p10;

assign grp_fu_8365_p10 = tmp_62_reg_9811_pp0_iter5_reg;

assign grp_fu_8365_p2 = grp_fu_8365_p20;

assign grp_fu_8365_p20 = mul_ln107_51_reg_10606;

assign grp_fu_8374_p0 = zext_ln107_55_fu_5111_p1;

assign grp_fu_8374_p1 = grp_fu_8374_p10;

assign grp_fu_8374_p10 = tmp_66_reg_9861_pp0_iter5_reg;

assign grp_fu_8374_p2 = grp_fu_8374_p20;

assign grp_fu_8374_p20 = mul_ln107_53_reg_10611;

assign grp_fu_8383_p0 = zext_ln107_fu_5006_p1;

assign grp_fu_8383_p1 = grp_fu_8383_p10;

assign grp_fu_8383_p10 = tmp_12_reg_9191_pp0_iter5_reg;

assign grp_fu_8383_p2 = grp_fu_8383_p20;

assign grp_fu_8383_p20 = mul_ln107_56_reg_10616;

assign grp_fu_8392_p0 = zext_ln107_6_fu_5013_p1;

assign grp_fu_8392_p1 = grp_fu_8392_p10;

assign grp_fu_8392_p10 = tmp_19_reg_9266_pp0_iter5_reg;

assign grp_fu_8392_p2 = grp_fu_8392_p20;

assign grp_fu_8392_p20 = mul_ln107_57_reg_10621;

assign grp_fu_8401_p0 = zext_ln107_14_fu_5020_p1;

assign grp_fu_8401_p1 = grp_fu_8401_p10;

assign grp_fu_8401_p10 = tmp_27_reg_9366_pp0_iter5_reg;

assign grp_fu_8401_p2 = grp_fu_8401_p20;

assign grp_fu_8401_p20 = mul_ln107_61_reg_10636;

assign grp_fu_8410_p0 = zext_ln107_20_fu_5027_p1;

assign grp_fu_8410_p1 = grp_fu_8410_p10;

assign grp_fu_8410_p10 = tmp_33_reg_9441_pp0_iter5_reg;

assign grp_fu_8410_p2 = grp_fu_8410_p20;

assign grp_fu_8410_p20 = mul_ln107_64_reg_10641;

assign grp_fu_8418_p0 = zext_ln107_24_fu_5034_p1;

assign grp_fu_8418_p1 = grp_fu_8418_p10;

assign grp_fu_8418_p10 = tmp_37_reg_9491_pp0_iter5_reg;

assign grp_fu_8418_p2 = grp_fu_8418_p20;

assign grp_fu_8418_p20 = mul_ln107_66_reg_10646;

assign grp_fu_8426_p0 = zext_ln107_31_fu_5041_p1;

assign grp_fu_8426_p1 = grp_fu_8426_p10;

assign grp_fu_8426_p10 = tmp_43_reg_9566_pp0_iter5_reg;

assign grp_fu_8426_p2 = grp_fu_8426_p20;

assign grp_fu_8426_p20 = mul_ln107_69_reg_10656;

assign grp_fu_8435_p0 = zext_ln107_41_fu_5048_p1;

assign grp_fu_8435_p1 = grp_fu_8435_p10;

assign grp_fu_8435_p10 = tmp_53_reg_9696_pp0_iter5_reg;

assign grp_fu_8435_p2 = grp_fu_8435_p20;

assign grp_fu_8435_p20 = mul_ln107_74_reg_10666;

assign grp_fu_8444_p0 = zext_ln107_47_fu_5055_p1;

assign grp_fu_8444_p1 = grp_fu_8444_p10;

assign grp_fu_8444_p10 = tmp_59_reg_9771_pp0_iter5_reg;

assign grp_fu_8444_p2 = grp_fu_8444_p20;

assign grp_fu_8444_p20 = mul_ln107_77_reg_10676;

assign grp_fu_8453_p0 = zext_ln107_51_fu_5062_p1;

assign grp_fu_8453_p1 = grp_fu_8453_p10;

assign grp_fu_8453_p10 = tmp_63_reg_9821_pp0_iter5_reg;

assign grp_fu_8453_p2 = grp_fu_8453_p20;

assign grp_fu_8453_p20 = mul_ln107_79_reg_10681;

assign grp_fu_8462_p0 = zext_ln107_55_fu_5111_p1;

assign grp_fu_8462_p1 = grp_fu_8462_p10;

assign grp_fu_8462_p10 = tmp_67_reg_9871_pp0_iter5_reg;

assign grp_fu_8462_p2 = grp_fu_8462_p20;

assign grp_fu_8462_p20 = mul_ln107_81_reg_10686;

assign grp_fu_8471_p0 = zext_ln107_8_fu_5202_p1;

assign grp_fu_8471_p1 = grp_fu_8471_p10;

assign grp_fu_8471_p10 = trunc_ln92_5_reg_9276_pp0_iter6_reg;

assign grp_fu_8471_p2 = grp_fu_8471_p20;

assign grp_fu_8471_p20 = tmp114_fu_5941_p2;

assign grp_fu_8480_p0 = zext_ln107_10_fu_5208_p1;

assign grp_fu_8480_p1 = grp_fu_8480_p10;

assign grp_fu_8480_p10 = trunc_ln92_6_reg_9301_pp0_iter6_reg;

assign grp_fu_8480_p2 = grp_fu_8480_p20;

assign grp_fu_8480_p20 = grp_fu_8225_p3;

assign grp_fu_8489_p0 = zext_ln107_26_fu_5250_p1;

assign grp_fu_8489_p1 = grp_fu_8489_p10;

assign grp_fu_8489_p10 = trunc_ln92_14_reg_9501_pp0_iter6_reg;

assign grp_fu_8489_p2 = grp_fu_8489_p20;

assign grp_fu_8489_p20 = grp_fu_8250_p3;

assign grp_fu_8498_p0 = zext_ln107_37_fu_5268_p1;

assign grp_fu_8498_p1 = grp_fu_8498_p10;

assign grp_fu_8498_p10 = trunc_ln92_19_reg_9631_pp0_iter6_reg;

assign grp_fu_8498_p2 = grp_fu_8498_p20;

assign grp_fu_8498_p20 = grp_fu_8259_p3;

assign grp_fu_8506_p0 = zext_ln107_43_fu_5286_p1;

assign grp_fu_8506_p1 = grp_fu_8506_p10;

assign grp_fu_8506_p10 = trunc_ln92_22_reg_9706_pp0_iter6_reg;

assign grp_fu_8506_p2 = grp_fu_8506_p20;

assign grp_fu_8506_p20 = grp_fu_8268_p3;

assign grp_fu_8515_p0 = zext_ln107_8_fu_5202_p1;

assign grp_fu_8515_p1 = grp_fu_8515_p10;

assign grp_fu_8515_p10 = tmp_20_reg_9281_pp0_iter6_reg;

assign grp_fu_8515_p2 = grp_fu_8515_p20;

assign grp_fu_8515_p20 = tmp171_fu_6007_p2;

assign grp_fu_8524_p0 = zext_ln107_10_fu_5208_p1;

assign grp_fu_8524_p1 = grp_fu_8524_p10;

assign grp_fu_8524_p10 = tmp_22_reg_9306_pp0_iter6_reg;

assign grp_fu_8524_p2 = grp_fu_8524_p20;

assign grp_fu_8524_p20 = grp_fu_8313_p3;

assign grp_fu_8533_p0 = zext_ln107_26_fu_5250_p1;

assign grp_fu_8533_p1 = grp_fu_8533_p10;

assign grp_fu_8533_p10 = tmp_38_reg_9506_pp0_iter6_reg;

assign grp_fu_8533_p2 = grp_fu_8533_p20;

assign grp_fu_8533_p20 = grp_fu_8338_p3;

assign grp_fu_8542_p0 = zext_ln107_37_fu_5268_p1;

assign grp_fu_8542_p1 = grp_fu_8542_p10;

assign grp_fu_8542_p10 = tmp_48_reg_9636_pp0_iter6_reg;

assign grp_fu_8542_p2 = grp_fu_8542_p20;

assign grp_fu_8542_p20 = grp_fu_8347_p3;

assign grp_fu_8550_p0 = zext_ln107_43_fu_5286_p1;

assign grp_fu_8550_p1 = grp_fu_8550_p10;

assign grp_fu_8550_p10 = tmp_54_reg_9711_pp0_iter6_reg;

assign grp_fu_8550_p2 = grp_fu_8550_p20;

assign grp_fu_8550_p20 = grp_fu_8356_p3;

assign grp_fu_8559_p0 = zext_ln107_8_fu_5202_p1;

assign grp_fu_8559_p1 = grp_fu_8559_p10;

assign grp_fu_8559_p10 = tmp_21_reg_9291_pp0_iter6_reg;

assign grp_fu_8559_p2 = grp_fu_8559_p20;

assign grp_fu_8559_p20 = tmp229_fu_6056_p2;

assign grp_fu_8568_p0 = zext_ln107_10_fu_5208_p1;

assign grp_fu_8568_p1 = grp_fu_8568_p10;

assign grp_fu_8568_p10 = tmp_23_reg_9316_pp0_iter6_reg;

assign grp_fu_8568_p2 = grp_fu_8568_p20;

assign grp_fu_8568_p20 = grp_fu_8401_p3;

assign grp_fu_8577_p0 = zext_ln107_26_fu_5250_p1;

assign grp_fu_8577_p1 = grp_fu_8577_p10;

assign grp_fu_8577_p10 = tmp_39_reg_9516_pp0_iter6_reg;

assign grp_fu_8577_p2 = grp_fu_8577_p20;

assign grp_fu_8577_p20 = grp_fu_8426_p3;

assign grp_fu_8586_p0 = zext_ln107_37_fu_5268_p1;

assign grp_fu_8586_p1 = grp_fu_8586_p10;

assign grp_fu_8586_p10 = tmp_49_reg_9646_pp0_iter6_reg;

assign grp_fu_8586_p2 = grp_fu_8586_p20;

assign grp_fu_8586_p20 = grp_fu_8435_p3;

assign grp_fu_8594_p0 = zext_ln107_43_fu_5286_p1;

assign grp_fu_8594_p1 = grp_fu_8594_p10;

assign grp_fu_8594_p10 = tmp_55_reg_9721_pp0_iter6_reg;

assign grp_fu_8594_p2 = grp_fu_8594_p20;

assign grp_fu_8594_p20 = grp_fu_8444_p3;

assign grp_fu_8603_p0 = zext_ln107_16_fu_5746_p1;

assign grp_fu_8603_p1 = grp_fu_8603_p10;

assign grp_fu_8603_p10 = trunc_ln92_9_reg_9376_pp0_iter7_reg;

assign grp_fu_8603_p2 = grp_fu_8603_p20;

assign grp_fu_8603_p20 = tmp118_fu_6103_p2;

assign grp_fu_8612_p0 = zext_ln107_35_fu_5761_p1;

assign grp_fu_8612_p1 = grp_fu_8612_p10;

assign grp_fu_8612_p10 = trunc_ln92_18_reg_9606_pp0_iter7_reg;

assign grp_fu_8612_p2 = grp_fu_8612_p20;

assign grp_fu_8612_p20 = mul_ln107_15_reg_10895;

assign grp_fu_8620_p0 = zext_ln107_16_fu_5746_p1;

assign grp_fu_8620_p1 = grp_fu_8620_p10;

assign grp_fu_8620_p10 = tmp_28_reg_9381_pp0_iter7_reg;

assign grp_fu_8620_p2 = grp_fu_8620_p20;

assign grp_fu_8620_p20 = tmp175_fu_6193_p2;

assign grp_fu_8629_p0 = zext_ln107_35_fu_5761_p1;

assign grp_fu_8629_p1 = grp_fu_8629_p10;

assign grp_fu_8629_p10 = tmp_46_reg_9611_pp0_iter7_reg;

assign grp_fu_8629_p2 = grp_fu_8629_p20;

assign grp_fu_8629_p20 = mul_ln107_43_reg_10950;

assign grp_fu_8637_p0 = zext_ln107_16_fu_5746_p1;

assign grp_fu_8637_p1 = grp_fu_8637_p10;

assign grp_fu_8637_p10 = tmp_29_reg_9391_pp0_iter7_reg;

assign grp_fu_8637_p2 = grp_fu_8637_p20;

assign grp_fu_8637_p20 = tmp233_fu_6232_p2;

assign grp_fu_8646_p0 = zext_ln107_35_fu_5761_p1;

assign grp_fu_8646_p1 = grp_fu_8646_p10;

assign grp_fu_8646_p10 = tmp_47_reg_9621_pp0_iter7_reg;

assign grp_fu_8646_p2 = grp_fu_8646_p20;

assign grp_fu_8646_p20 = mul_ln107_71_reg_10995;

assign icmp_ln114_1_fu_6317_p2 = ((and_ln114_2_fu_6312_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln114_2_fu_6373_p2 = (($signed(add_ln114_fu_6282_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln114_fu_6297_p2 = (($signed(tmp_70_fu_6287_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln115_10_fu_7111_p2 = ((and_ln115_8_fu_7106_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln115_11_fu_7167_p2 = (($signed(add_ln115_8_fu_7076_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln115_1_fu_6827_p2 = (($signed(tmp_76_fu_6817_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln115_2_fu_6847_p2 = ((and_ln115_6_fu_6842_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln115_3_fu_6903_p2 = (($signed(add_ln115_fu_6812_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln115_4_fu_6939_p2 = ((px_sum_3_reg_11230_pp0_iter26_reg == 30'd0) ? 1'b1 : 1'b0);

assign icmp_ln115_5_fu_6959_p2 = (($signed(tmp_90_fu_6949_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln115_6_fu_6979_p2 = ((and_ln115_7_fu_6974_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln115_7_fu_7035_p2 = (($signed(add_ln115_4_fu_6944_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln115_8_fu_7071_p2 = ((px_sum_5_reg_11237_pp0_iter26_reg == 30'd0) ? 1'b1 : 1'b0);

assign icmp_ln115_9_fu_7091_p2 = (($signed(tmp_113_fu_7081_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_6807_p2 = ((px_sum_1_reg_11218_pp0_iter26_reg == 30'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_10_fu_7764_p2 = ((trunc_ln116_12_reg_11503 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_11_fu_7775_p2 = (($signed(sub_ln116_7_fu_7769_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln116_12_fu_7801_p2 = ((sub_ln116_7_fu_7769_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln116_13_fu_7974_p2 = ((select_ln116_9_reg_11620 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln116_14_fu_7821_p2 = ((tmp_118_fu_7811_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_1_fu_7595_p2 = (($signed(sub_ln116_1_fu_7589_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln116_2_fu_7621_p2 = ((sub_ln116_1_fu_7589_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln116_3_fu_7830_p2 = ((select_ln116_1_reg_11540 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln116_4_fu_7641_p2 = ((tmp_83_fu_7631_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_5_fu_7674_p2 = ((trunc_ln116_6_reg_11483 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_6_fu_7685_p2 = (($signed(sub_ln116_4_fu_7679_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln116_7_fu_7711_p2 = ((sub_ln116_4_fu_7679_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln116_8_fu_7902_p2 = ((select_ln116_5_reg_11580 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln116_9_fu_7731_p2 = ((tmp_95_fu_7721_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_fu_7584_p2 = ((trunc_ln116_reg_11463 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln185_fu_1715_p2 = ((add17_i_i_cast > zext_ln185_1_fu_1711_p1) ? 1'b1 : 1'b0);

assign icmp_ln191_fu_1727_p2 = ((zext_ln185_fu_1707_p1 < imgwidth) ? 1'b1 : 1'b0);

assign icmp_ln336_fu_1764_p2 = ((col_reg_8990_pp0_iter1_reg > 13'd2) ? 1'b1 : 1'b0);

assign imgOutput_data_din = {{{trunc_ln116_s_fu_8186_p4}, {trunc_ln116_9_fu_8135_p4}}, {trunc_ln116_4_fu_8084_p4}};

assign lshr_ln114_2_fu_6306_p2 = 32'd4294967295 >> zext_ln114_5_fu_6303_p1;

assign lshr_ln114_fu_6388_p2 = zext_ln114_fu_6370_p1 >> zext_ln114_1_fu_6384_p1;

assign lshr_ln115_2_fu_7050_p2 = zext_ln115_4_fu_7032_p1 >> zext_ln115_5_fu_7046_p1;

assign lshr_ln115_4_fu_7182_p2 = zext_ln115_8_fu_7164_p1 >> zext_ln115_9_fu_7178_p1;

assign lshr_ln115_6_fu_6836_p2 = 32'd4294967295 >> zext_ln115_15_fu_6833_p1;

assign lshr_ln115_7_fu_6968_p2 = 32'd4294967295 >> zext_ln115_16_fu_6965_p1;

assign lshr_ln115_8_fu_7100_p2 = 32'd4294967295 >> zext_ln115_17_fu_7097_p1;

assign lshr_ln115_fu_6918_p2 = zext_ln115_fu_6900_p1 >> zext_ln115_1_fu_6914_p1;

assign mul_ln107_10_fu_5244_p0 = zext_ln107_22_fu_5238_p1;

assign mul_ln107_10_fu_5244_p1 = mul_ln107_10_fu_5244_p10;

assign mul_ln107_10_fu_5244_p10 = trunc_ln92_12_reg_9451_pp0_iter6_reg;

assign mul_ln107_13_fu_5262_p0 = zext_ln107_29_fu_5256_p1;

assign mul_ln107_13_fu_5262_p1 = mul_ln107_13_fu_5262_p10;

assign mul_ln107_13_fu_5262_p10 = trunc_ln92_15_reg_9526_pp0_iter6_reg;

assign mul_ln107_15_fu_5899_p0 = zext_ln107_33_fu_5893_p1;

assign mul_ln107_15_fu_5899_p1 = mul_ln107_15_fu_5899_p10;

assign mul_ln107_15_fu_5899_p10 = trunc_ln92_17_reg_9576_pp0_iter8_reg;

assign mul_ln107_18_fu_5280_p0 = zext_ln107_39_fu_5274_p1;

assign mul_ln107_18_fu_5280_p1 = mul_ln107_18_fu_5280_p10;

assign mul_ln107_18_fu_5280_p10 = trunc_ln92_20_reg_9656_pp0_iter6_reg;

assign mul_ln107_1_fu_5196_p0 = zext_ln107_4_fu_5190_p1;

assign mul_ln107_1_fu_5196_p1 = mul_ln107_1_fu_5196_p10;

assign mul_ln107_1_fu_5196_p10 = trunc_ln92_3_reg_9226_pp0_iter6_reg;

assign mul_ln107_21_fu_5298_p0 = zext_ln107_45_fu_5292_p1;

assign mul_ln107_21_fu_5298_p1 = mul_ln107_21_fu_5298_p10;

assign mul_ln107_21_fu_5298_p10 = trunc_ln92_23_reg_9731_pp0_iter6_reg;

assign mul_ln107_23_fu_5310_p0 = zext_ln107_49_fu_5304_p1;

assign mul_ln107_23_fu_5310_p1 = mul_ln107_23_fu_5310_p10;

assign mul_ln107_23_fu_5310_p10 = trunc_ln92_25_reg_9781_pp0_iter6_reg;

assign mul_ln107_25_fu_5322_p0 = zext_ln107_53_fu_5316_p1;

assign mul_ln107_25_fu_5322_p1 = mul_ln107_25_fu_5322_p10;

assign mul_ln107_25_fu_5322_p10 = trunc_ln92_27_reg_9831_pp0_iter6_reg;

assign mul_ln107_28_fu_5530_p0 = zext_ln107_2_fu_5178_p1;

assign mul_ln107_28_fu_5530_p1 = mul_ln107_28_fu_5530_p10;

assign mul_ln107_28_fu_5530_p10 = tmp_14_reg_9206_pp0_iter6_reg;

assign mul_ln107_29_fu_5539_p0 = zext_ln107_4_fu_5190_p1;

assign mul_ln107_29_fu_5539_p1 = mul_ln107_29_fu_5539_p10;

assign mul_ln107_29_fu_5539_p10 = tmp_16_reg_9231_pp0_iter6_reg;

assign mul_ln107_33_fu_5554_p0 = zext_ln107_12_fu_5214_p1;

assign mul_ln107_33_fu_5554_p1 = mul_ln107_33_fu_5554_p10;

assign mul_ln107_33_fu_5554_p10 = tmp_24_reg_9331_pp0_iter6_reg;

assign mul_ln107_36_fu_5563_p0 = zext_ln107_18_fu_5226_p1;

assign mul_ln107_36_fu_5563_p1 = mul_ln107_36_fu_5563_p10;

assign mul_ln107_36_fu_5563_p10 = tmp_30_reg_9406_pp0_iter6_reg;

assign mul_ln107_38_fu_5572_p0 = zext_ln107_22_fu_5238_p1;

assign mul_ln107_38_fu_5572_p1 = mul_ln107_38_fu_5572_p10;

assign mul_ln107_38_fu_5572_p10 = tmp_34_reg_9456_pp0_iter6_reg;

assign mul_ln107_41_fu_5584_p0 = zext_ln107_29_fu_5256_p1;

assign mul_ln107_41_fu_5584_p1 = mul_ln107_41_fu_5584_p10;

assign mul_ln107_41_fu_5584_p10 = tmp_40_reg_9531_pp0_iter6_reg;

assign mul_ln107_43_fu_5995_p0 = zext_ln107_33_fu_5893_p1;

assign mul_ln107_43_fu_5995_p1 = mul_ln107_43_fu_5995_p10;

assign mul_ln107_43_fu_5995_p10 = tmp_44_reg_9586_pp0_iter8_reg;

assign mul_ln107_46_fu_5596_p0 = zext_ln107_39_fu_5274_p1;

assign mul_ln107_46_fu_5596_p1 = mul_ln107_46_fu_5596_p10;

assign mul_ln107_46_fu_5596_p10 = tmp_50_reg_9661_pp0_iter6_reg;

assign mul_ln107_49_fu_5608_p0 = zext_ln107_45_fu_5292_p1;

assign mul_ln107_49_fu_5608_p1 = mul_ln107_49_fu_5608_p10;

assign mul_ln107_49_fu_5608_p10 = tmp_56_reg_9736_pp0_iter6_reg;

assign mul_ln107_51_fu_5617_p0 = zext_ln107_49_fu_5304_p1;

assign mul_ln107_51_fu_5617_p1 = mul_ln107_51_fu_5617_p10;

assign mul_ln107_51_fu_5617_p10 = tmp_60_reg_9786_pp0_iter6_reg;

assign mul_ln107_53_fu_5626_p0 = zext_ln107_53_fu_5316_p1;

assign mul_ln107_53_fu_5626_p1 = mul_ln107_53_fu_5626_p10;

assign mul_ln107_53_fu_5626_p10 = tmp_64_reg_9836_pp0_iter6_reg;

assign mul_ln107_56_fu_5635_p0 = zext_ln107_2_fu_5178_p1;

assign mul_ln107_56_fu_5635_p1 = mul_ln107_56_fu_5635_p10;

assign mul_ln107_56_fu_5635_p10 = tmp_15_reg_9216_pp0_iter6_reg;

assign mul_ln107_57_fu_5644_p0 = zext_ln107_4_fu_5190_p1;

assign mul_ln107_57_fu_5644_p1 = mul_ln107_57_fu_5644_p10;

assign mul_ln107_57_fu_5644_p10 = tmp_17_reg_9241_pp0_iter6_reg;

assign mul_ln107_5_fu_5220_p0 = zext_ln107_12_fu_5214_p1;

assign mul_ln107_5_fu_5220_p1 = mul_ln107_5_fu_5220_p10;

assign mul_ln107_5_fu_5220_p10 = trunc_ln92_7_reg_9326_pp0_iter6_reg;

assign mul_ln107_61_fu_5659_p0 = zext_ln107_12_fu_5214_p1;

assign mul_ln107_61_fu_5659_p1 = mul_ln107_61_fu_5659_p10;

assign mul_ln107_61_fu_5659_p10 = tmp_25_reg_9341_pp0_iter6_reg;

assign mul_ln107_64_fu_5668_p0 = zext_ln107_18_fu_5226_p1;

assign mul_ln107_64_fu_5668_p1 = mul_ln107_64_fu_5668_p10;

assign mul_ln107_64_fu_5668_p10 = tmp_31_reg_9416_pp0_iter6_reg;

assign mul_ln107_66_fu_5677_p0 = zext_ln107_22_fu_5238_p1;

assign mul_ln107_66_fu_5677_p1 = mul_ln107_66_fu_5677_p10;

assign mul_ln107_66_fu_5677_p10 = tmp_35_reg_9466_pp0_iter6_reg;

assign mul_ln107_69_fu_5689_p0 = zext_ln107_29_fu_5256_p1;

assign mul_ln107_69_fu_5689_p1 = mul_ln107_69_fu_5689_p10;

assign mul_ln107_69_fu_5689_p10 = tmp_41_reg_9541_pp0_iter6_reg;

assign mul_ln107_71_fu_6044_p0 = zext_ln107_33_fu_5893_p1;

assign mul_ln107_71_fu_6044_p1 = mul_ln107_71_fu_6044_p10;

assign mul_ln107_71_fu_6044_p10 = tmp_45_reg_9596_pp0_iter8_reg;

assign mul_ln107_74_fu_5701_p0 = zext_ln107_39_fu_5274_p1;

assign mul_ln107_74_fu_5701_p1 = mul_ln107_74_fu_5701_p10;

assign mul_ln107_74_fu_5701_p10 = tmp_51_reg_9671_pp0_iter6_reg;

assign mul_ln107_77_fu_5713_p0 = zext_ln107_45_fu_5292_p1;

assign mul_ln107_77_fu_5713_p1 = mul_ln107_77_fu_5713_p10;

assign mul_ln107_77_fu_5713_p10 = tmp_57_reg_9746_pp0_iter6_reg;

assign mul_ln107_79_fu_5722_p0 = zext_ln107_49_fu_5304_p1;

assign mul_ln107_79_fu_5722_p1 = mul_ln107_79_fu_5722_p10;

assign mul_ln107_79_fu_5722_p10 = tmp_61_reg_9796_pp0_iter6_reg;

assign mul_ln107_81_fu_5731_p0 = zext_ln107_53_fu_5316_p1;

assign mul_ln107_81_fu_5731_p1 = mul_ln107_81_fu_5731_p10;

assign mul_ln107_81_fu_5731_p10 = tmp_65_reg_9846_pp0_iter6_reg;

assign mul_ln107_8_fu_5232_p0 = zext_ln107_18_fu_5226_p1;

assign mul_ln107_8_fu_5232_p1 = mul_ln107_8_fu_5232_p10;

assign mul_ln107_8_fu_5232_p10 = trunc_ln92_10_reg_9401_pp0_iter6_reg;

assign mul_ln107_fu_5184_p0 = zext_ln107_2_fu_5178_p1;

assign mul_ln107_fu_5184_p1 = mul_ln107_fu_5184_p10;

assign mul_ln107_fu_5184_p10 = trunc_ln92_2_reg_9201_pp0_iter6_reg;

assign or_ln114_fu_6356_p2 = (and_ln114_fu_6323_p2 | and_ln114_1_fu_6350_p2);

assign or_ln115_1_fu_7024_p3 = {{1'd0}, {or_ln115_fu_7018_p2}};

assign or_ln115_2_fu_7156_p3 = {{1'd0}, {or_ln115_4_fu_7150_p2}};

assign or_ln115_3_fu_6886_p2 = (and_ln115_fu_6853_p2 | and_ln115_1_fu_6880_p2);

assign or_ln115_4_fu_7150_p2 = (and_ln115_5_fu_7144_p2 | and_ln115_4_fu_7117_p2);

assign or_ln115_fu_7018_p2 = (and_ln115_3_fu_7012_p2 | and_ln115_2_fu_6985_p2);

assign or_ln116_1_fu_7956_p2 = (icmp_ln116_7_reg_11586 | icmp_ln116_5_reg_11568);

assign or_ln116_2_fu_8028_p2 = (icmp_ln116_12_reg_11626 | icmp_ln116_10_reg_11608);

assign or_ln116_fu_7884_p2 = (icmp_ln116_reg_11528 | icmp_ln116_2_reg_11546);

assign or_ln1_fu_6892_p3 = {{1'd0}, {or_ln115_3_fu_6886_p2}};

assign or_ln_fu_6362_p3 = {{1'd0}, {or_ln114_fu_6356_p2}};

assign p_0_0_06664711_fu_1927_p3 = ((spec_select3216[0:0] == 1'b1) ? tmp_s_reg_9155 : tmp_3_fu_1915_p9);

assign p_0_0_0666_14712_fu_1945_p3 = ((spec_select3220[0:0] == 1'b1) ? tmp_s_reg_9155 : tmp_4_fu_1933_p9);

assign p_0_0_0666_24713_fu_1963_p3 = ((spec_select3224[0:0] == 1'b1) ? tmp_s_reg_9155 : tmp_5_fu_1951_p9);

assign p_0_0_0666_34714_fu_1969_p3 = ((spec_select3228[0:0] == 1'b1) ? tmp_s_reg_9155 : tmp_6_reg_9166);

assign p_0_0_0666_44715_fu_1986_p3 = ((spec_select3232[0:0] == 1'b1) ? tmp_s_reg_9155 : tmp_7_fu_1974_p9);

assign p_0_0_0666_54716_fu_2004_p3 = ((spec_select3236[0:0] == 1'b1) ? tmp_s_reg_9155 : tmp_8_fu_1992_p9);

assign p_0_0_0666_64717_fu_2022_p3 = ((spec_select3240[0:0] == 1'b1) ? tmp_s_reg_9155 : tmp_9_fu_2010_p9);

assign p_cast72_fu_5343_p1 = empty_42_fu_5337_p2;

assign p_cast77_fu_5782_p1 = empty_43_reg_10516;

assign p_cast86_fu_5905_p1 = empty_44_reg_10765;

assign p_cast_fu_5328_p1 = empty_reg_10274;

assign pi_assign_1_fu_7328_p5 = {{zext_ln115_12_fu_7299_p1[63:32]}, {tmp_79_fu_7320_p3}, {zext_ln115_12_fu_7299_p1[22:0]}};

assign pi_assign_2_fu_7384_p5 = {{zext_ln115_13_fu_7355_p1[63:32]}, {tmp_87_fu_7376_p3}, {zext_ln115_13_fu_7355_p1[22:0]}};

assign pi_assign_3_fu_7440_p5 = {{zext_ln115_14_fu_7411_p1[63:32]}, {tmp_98_fu_7432_p3}, {zext_ln115_14_fu_7411_p1[22:0]}};

assign pi_assign_fu_6616_p5 = {{zext_ln114_4_fu_6587_p1[63:32]}, {tmp_73_fu_6608_p3}, {zext_ln114_4_fu_6587_p1[22:0]}};

assign px_sum_1_fu_6581_p2 = (tmp12_fu_6574_p3 + zext_ln92_27_fu_6570_p1);

assign px_sum_3_fu_6650_p2 = (tmp89_fu_6643_p3 + zext_ln68_40_fu_6639_p1);

assign px_sum_5_fu_6674_p2 = (tmp112_fu_6667_p3 + zext_ln68_65_fu_6663_p1);

assign row_ind_21_read_reg_8984 = row_ind_21;

assign select_ln114_1_fu_6590_p3 = ((tmp_72_reg_11203[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln114_fu_6473_p3 = ((icmp_ln114_2_reg_11158[0:0] == 1'b1) ? lshr_ln114_reg_11163 : shl_ln114_reg_11168);

assign select_ln115_1_fu_7302_p3 = ((tmp_78_reg_11398[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln115_2_fu_7348_p3 = ((icmp_ln115_reg_11318_pp0_iter28_reg[0:0] == 1'b1) ? 32'd0 : bitcast_ln766_1_fu_7344_p1);

assign select_ln115_3_fu_7235_p3 = ((icmp_ln115_7_reg_11353[0:0] == 1'b1) ? lshr_ln115_2_reg_11358 : shl_ln115_1_reg_11363);

assign select_ln115_4_fu_7358_p3 = ((tmp_92_reg_11408[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln115_5_fu_7404_p3 = ((icmp_ln115_4_reg_11343_pp0_iter28_reg[0:0] == 1'b1) ? 32'd0 : bitcast_ln766_2_fu_7400_p1);

assign select_ln115_6_fu_7267_p3 = ((icmp_ln115_11_reg_11378[0:0] == 1'b1) ? lshr_ln115_4_reg_11383 : shl_ln115_2_reg_11388);

assign select_ln115_7_fu_7414_p3 = ((tmp_115_reg_11418[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln115_8_fu_7460_p3 = ((icmp_ln115_8_reg_11368_pp0_iter28_reg[0:0] == 1'b1) ? 32'd0 : bitcast_ln766_3_fu_7456_p1);

assign select_ln115_fu_7203_p3 = ((icmp_ln115_3_reg_11328[0:0] == 1'b1) ? lshr_ln115_reg_11333 : shl_ln115_reg_11338);

assign select_ln116_10_fu_8167_p3 = ((icmp_ln116_13_reg_11683[0:0] == 1'b1) ? trunc_ln116_15_fu_8145_p1 : select_ln116_23_fu_8159_p3);

assign select_ln116_11_fu_7997_p3 = ((icmp_ln116_14_reg_11638[0:0] == 1'b1) ? shl_ln116_2_fu_7992_p2 : 24'd0);

assign select_ln116_12_fu_7860_p3 = ((icmp_ln116_reg_11528[0:0] == 1'b1) ? 24'd0 : select_ln116_3_fu_7853_p3);

assign select_ln116_13_fu_7877_p3 = ((and_ln116_fu_7872_p2[0:0] == 1'b1) ? trunc_ln116_2_reg_11552 : select_ln116_12_fu_7860_p3);

assign select_ln116_14_fu_8072_p3 = ((and_ln116_1_reg_11658[0:0] == 1'b1) ? select_ln116_2_fu_8065_p3 : select_ln116_13_reg_11653);

assign select_ln116_15_fu_7932_p3 = ((icmp_ln116_5_reg_11568[0:0] == 1'b1) ? 24'd0 : select_ln116_7_fu_7925_p3);

assign select_ln116_16_fu_7949_p3 = ((and_ln116_2_fu_7944_p2[0:0] == 1'b1) ? trunc_ln116_8_reg_11592 : select_ln116_15_fu_7932_p3);

assign select_ln116_17_fu_8123_p3 = ((and_ln116_3_reg_11678[0:0] == 1'b1) ? select_ln116_6_fu_8116_p3 : select_ln116_16_reg_11673);

assign select_ln116_18_fu_8004_p3 = ((icmp_ln116_10_reg_11608[0:0] == 1'b1) ? 24'd0 : select_ln116_11_fu_7997_p3);

assign select_ln116_19_fu_8021_p3 = ((and_ln116_4_fu_8016_p2[0:0] == 1'b1) ? trunc_ln116_14_reg_11632 : select_ln116_18_fu_8004_p3);

assign select_ln116_1_fu_7613_p3 = ((icmp_ln116_1_fu_7595_p2[0:0] == 1'b1) ? add_ln116_fu_7601_p2 : sub_ln116_2_fu_7607_p2);

assign select_ln116_20_fu_8174_p3 = ((and_ln116_5_reg_11698[0:0] == 1'b1) ? select_ln116_10_fu_8167_p3 : select_ln116_19_reg_11693);

assign select_ln116_21_fu_8057_p3 = ((tmp_82_fu_8049_p3[0:0] == 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln116_22_fu_8108_p3 = ((tmp_94_fu_8100_p3[0:0] == 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln116_23_fu_8159_p3 = ((tmp_117_fu_8151_p3[0:0] == 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln116_2_fu_8065_p3 = ((icmp_ln116_3_reg_11643[0:0] == 1'b1) ? trunc_ln116_3_fu_8043_p1 : select_ln116_21_fu_8057_p3);

assign select_ln116_3_fu_7853_p3 = ((icmp_ln116_4_reg_11558[0:0] == 1'b1) ? shl_ln116_fu_7848_p2 : 24'd0);

assign select_ln116_4_fu_7667_p3 = ((tmp_93_reg_11488[0:0] == 1'b1) ? sub_ln116_3_fu_7661_p2 : zext_ln116_5_fu_7657_p1);

assign select_ln116_5_fu_7703_p3 = ((icmp_ln116_6_fu_7685_p2[0:0] == 1'b1) ? add_ln116_2_fu_7691_p2 : sub_ln116_5_fu_7697_p2);

assign select_ln116_6_fu_8116_p3 = ((icmp_ln116_8_reg_11663[0:0] == 1'b1) ? trunc_ln116_10_fu_8094_p1 : select_ln116_22_fu_8108_p3);

assign select_ln116_7_fu_7925_p3 = ((icmp_ln116_9_reg_11598[0:0] == 1'b1) ? shl_ln116_1_fu_7920_p2 : 24'd0);

assign select_ln116_8_fu_7757_p3 = ((tmp_116_reg_11508[0:0] == 1'b1) ? sub_ln116_6_fu_7751_p2 : zext_ln116_9_fu_7747_p1);

assign select_ln116_9_fu_7793_p3 = ((icmp_ln116_11_fu_7775_p2[0:0] == 1'b1) ? add_ln116_4_fu_7781_p2 : sub_ln116_8_fu_7787_p2);

assign select_ln116_fu_7577_p3 = ((tmp_80_reg_11468[0:0] == 1'b1) ? sub_ln116_fu_7571_p2 : zext_ln116_1_fu_7567_p1);

assign select_ln328_1_fu_2035_p3 = ((icmp_ln191_reg_9002_pp0_iter3_reg[0:0] == 1'b1) ? p_0_0_0666_14712_fu_1945_p3 : p_0_0_0660_1_64720_fu_302);

assign select_ln328_2_fu_2042_p3 = ((icmp_ln191_reg_9002_pp0_iter3_reg[0:0] == 1'b1) ? p_0_0_0666_24713_fu_1963_p3 : p_0_0_0660_2_64722_fu_306);

assign select_ln328_3_fu_2049_p3 = ((icmp_ln191_reg_9002_pp0_iter3_reg[0:0] == 1'b1) ? p_0_0_0666_34714_fu_1969_p3 : p_0_0_0660_3_64724_fu_310);

assign select_ln328_4_fu_2056_p3 = ((icmp_ln191_reg_9002_pp0_iter3_reg[0:0] == 1'b1) ? p_0_0_0666_44715_fu_1986_p3 : p_0_0_0660_4_64726_fu_314);

assign select_ln328_5_fu_2063_p3 = ((icmp_ln191_reg_9002_pp0_iter3_reg[0:0] == 1'b1) ? p_0_0_0666_54716_fu_2004_p3 : p_0_0_0660_5_64728_fu_318);

assign select_ln328_6_fu_2070_p3 = ((icmp_ln191_reg_9002_pp0_iter3_reg[0:0] == 1'b1) ? p_0_0_0666_64717_fu_2022_p3 : p_0_0_0660_6_64730_fu_322);

assign select_ln328_fu_2028_p3 = ((icmp_ln191_reg_9002_pp0_iter3_reg[0:0] == 1'b1) ? p_0_0_06664711_fu_1927_p3 : p_0_0_0660_61034718_fu_298);

assign select_ln349_10_fu_4252_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_3_fu_2049_p3 : p_0_0_0660_3_24764_fu_370);

assign select_ln349_11_fu_4259_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_3_fu_2049_p3 : p_0_0_0660_3_34766_fu_374);

assign select_ln349_12_fu_4266_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_3_fu_2049_p3 : p_0_0_0660_3_44768_fu_378);

assign select_ln349_13_fu_4273_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_3_fu_2049_p3 : p_0_0_0660_3_647244770_fu_382);

assign select_ln349_14_fu_4280_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_3_fu_2049_p3 : p_0_0_0660_3_64724_fu_310);

assign select_ln349_15_fu_4287_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_4_fu_2056_p3 : p_0_0_0660_4_34776_fu_390);

assign select_ln349_16_fu_4294_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_4_fu_2056_p3 : p_0_0_0660_4_44778_fu_394);

assign select_ln349_17_fu_4301_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_4_fu_2056_p3 : p_0_0_0660_4_647264780_fu_398);

assign select_ln349_18_fu_4308_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_4_fu_2056_p3 : p_0_0_0660_4_64726_fu_314);

assign select_ln349_19_fu_4315_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_5_fu_2063_p3 : p_0_0_0660_5_34786_fu_406);

assign select_ln349_1_fu_4189_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_fu_2028_p3 : p_0_0_0660_61034718_fu_298);

assign select_ln349_20_fu_4322_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_5_fu_2063_p3 : p_0_0_0660_5_44788_fu_410);

assign select_ln349_21_fu_4329_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_5_fu_2063_p3 : p_0_0_0660_5_647284790_fu_414);

assign select_ln349_22_fu_4336_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_5_fu_2063_p3 : p_0_0_0660_5_64728_fu_318);

assign select_ln349_23_fu_4343_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_6_fu_2070_p3 : p_0_0_0660_6_647304800_fu_422);

assign select_ln349_24_fu_4350_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_6_fu_2070_p3 : p_0_0_0660_6_64730_fu_322);

assign select_ln349_2_fu_4196_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_1_fu_2035_p3 : p_0_0_0660_1_34746_fu_338);

assign select_ln349_3_fu_4203_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_1_fu_2035_p3 : p_0_0_0660_1_44748_fu_342);

assign select_ln349_4_fu_4210_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_1_fu_2035_p3 : p_0_0_0660_1_647204750_fu_346);

assign select_ln349_5_fu_4217_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_1_fu_2035_p3 : p_0_0_0660_1_64720_fu_302);

assign select_ln349_6_fu_4224_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_2_fu_2042_p3 : p_0_0_0660_2_34756_fu_354);

assign select_ln349_7_fu_4231_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_2_fu_2042_p3 : p_0_0_0660_2_44758_fu_358);

assign select_ln349_8_fu_4238_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_2_fu_2042_p3 : p_0_0_0660_2_647224760_fu_362);

assign select_ln349_9_fu_4245_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_2_fu_2042_p3 : p_0_0_0660_2_64722_fu_306);

assign select_ln349_fu_4182_p3 = ((cmp_i_i_i_i_reg_9056_pp0_iter3_reg[0:0] == 1'b1) ? select_ln328_fu_2028_p3 : p_0_0_0660_610347184740_fu_330);

assign sext_ln116_1_fu_7899_p1 = select_ln116_5_reg_11580;

assign sext_ln116_1cast_fu_7916_p1 = sext_ln116_1_fu_7899_p1[23:0];

assign sext_ln116_2_fu_7971_p1 = select_ln116_9_reg_11620;

assign sext_ln116_2cast_fu_7988_p1 = sext_ln116_2_fu_7971_p1[23:0];

assign sext_ln116_fu_7827_p1 = select_ln116_1_reg_11540;

assign sext_ln116cast_fu_7844_p1 = sext_ln116_fu_7827_p1[23:0];

assign shl_ln107_1_fu_6632_p3 = {{tmp_84_reg_9881_pp0_iter12_reg}, {16'd0}};

assign shl_ln107_2_fu_6656_p3 = {{tmp_89_reg_9886_pp0_iter12_reg}, {16'd0}};

assign shl_ln107_fu_6565_p2 = p_0_0_0660_3_44768_load_reg_9171_pp0_iter12_reg << 24'd16;

assign shl_ln114_fu_6403_p2 = zext_ln114_fu_6370_p1 << zext_ln114_2_fu_6399_p1;

assign shl_ln115_1_fu_7065_p2 = zext_ln115_4_fu_7032_p1 << zext_ln115_6_fu_7061_p1;

assign shl_ln115_2_fu_7197_p2 = zext_ln115_8_fu_7164_p1 << zext_ln115_10_fu_7193_p1;

assign shl_ln115_fu_6933_p2 = zext_ln115_fu_6900_p1 << zext_ln115_2_fu_6929_p1;

assign shl_ln116_1_fu_7920_p2 = trunc_ln116_8_reg_11592 << sext_ln116_1cast_fu_7916_p1;

assign shl_ln116_2_fu_7992_p2 = trunc_ln116_14_reg_11632 << sext_ln116_2cast_fu_7988_p1;

assign shl_ln116_fu_7848_p2 = trunc_ln116_2_reg_11552 << sext_ln116cast_fu_7844_p1;

assign shl_ln1_fu_5975_p3 = {{color_weights_27_reg_10289_pp0_iter8_reg}, {1'd0}};

assign spec_select3228_read_reg_8923 = spec_select3228;

assign sub_ln114_1_fu_6394_p2 = (32'd25 - sub_ln114_reg_11076);

assign sub_ln114_2_fu_6597_p2 = (8'd16 - trunc_ln114_1_reg_11088_pp0_iter12_reg);

assign sub_ln114_3_fu_6177_p2 = ($signed(5'd25) - $signed(trunc_ln114_fu_6173_p1));

assign sub_ln114_fu_6167_p2 = (32'd32 - tmp_69_fu_6159_p3);

assign sub_ln115_10_fu_6756_p2 = ($signed(5'd25) - $signed(trunc_ln115_2_fu_6752_p1));

assign sub_ln115_11_fu_6797_p2 = ($signed(5'd25) - $signed(trunc_ln115_4_fu_6793_p1));

assign sub_ln115_1_fu_6924_p2 = (32'd25 - sub_ln115_reg_11255);

assign sub_ln115_2_fu_6746_p2 = (32'd32 - tmp_86_fu_6738_p3);

assign sub_ln115_3_fu_7056_p2 = (32'd25 - sub_ln115_2_reg_11278);

assign sub_ln115_4_fu_6787_p2 = (32'd32 - tmp_97_fu_6779_p3);

assign sub_ln115_5_fu_7188_p2 = (32'd25 - sub_ln115_4_reg_11301);

assign sub_ln115_6_fu_7309_p2 = (8'd16 - trunc_ln115_1_reg_11267_pp0_iter28_reg);

assign sub_ln115_7_fu_7365_p2 = (8'd16 - trunc_ln115_3_reg_11290_pp0_iter28_reg);

assign sub_ln115_8_fu_7421_p2 = (8'd16 - trunc_ln115_5_reg_11313_pp0_iter28_reg);

assign sub_ln115_9_fu_6715_p2 = ($signed(5'd25) - $signed(trunc_ln115_fu_6711_p1));

assign sub_ln115_fu_6705_p2 = (32'd32 - tmp_75_fu_6697_p3);

assign sub_ln116_1_fu_7589_p2 = (12'd1075 - zext_ln116_fu_7557_p1);

assign sub_ln116_2_fu_7607_p2 = (12'd16 - sub_ln116_1_fu_7589_p2);

assign sub_ln116_3_fu_7661_p2 = (54'd0 - zext_ln116_5_fu_7657_p1);

assign sub_ln116_4_fu_7679_p2 = (12'd1075 - zext_ln116_4_fu_7647_p1);

assign sub_ln116_5_fu_7697_p2 = (12'd16 - sub_ln116_4_fu_7679_p2);

assign sub_ln116_6_fu_7751_p2 = (54'd0 - zext_ln116_9_fu_7747_p1);

assign sub_ln116_7_fu_7769_p2 = (12'd1075 - zext_ln116_8_fu_7737_p1);

assign sub_ln116_8_fu_7787_p2 = (12'd16 - sub_ln116_7_fu_7769_p2);

assign sub_ln116_fu_7571_p2 = (54'd0 - zext_ln116_1_fu_7567_p1);

assign tmp101_fu_6458_p2 = (tmp104_cast_fu_6455_p1 + tmp102_fu_6449_p2);

assign tmp102_fu_6449_p2 = (tmp103_cast_fu_6446_p1 + tmp126_cast_fu_6443_p1);

assign tmp103_cast_fu_6446_p1 = tmp103_reg_11148;

assign tmp104_cast_fu_6455_p1 = tmp104_reg_11055_pp0_iter11_reg;

assign tmp106_cast_fu_6464_p1 = tmp106_reg_11060_pp0_iter11_reg;

assign tmp106_fu_6130_p2 = (tmp109_cast_fu_6127_p1 + tmp107_cast_fu_6124_p1);

assign tmp107_cast_fu_6124_p1 = grp_fu_8506_p3;

assign tmp109_cast_fu_6127_p1 = tmp109_reg_10940;

assign tmp109_fu_5969_p2 = (tmp111_cast_fu_5966_p1 + tmp110_cast_fu_5963_p1);

assign tmp110_cast_fu_5963_p1 = grp_fu_8277_p3;

assign tmp111_cast_fu_5966_p1 = grp_fu_8286_p3;

assign tmp112_fu_6667_p3 = {{tmp281_reg_11213}, {1'd0}};

assign tmp114_fu_5941_p2 = (tmp90_cast_fu_5938_p1 + tmp_cast_fu_5935_p1);

assign tmp118_fu_6103_p2 = (tmp92_cast_fu_6100_p1 + grp_fu_8471_p3);

assign tmp11_fu_6093_p3 = {{tmp16410_reg_10900}, {1'd0}};

assign tmp126_cast_fu_6443_p1 = tmp126_reg_11143;

assign tmp126_fu_6276_p2 = (tmp97_cast_fu_6273_p1 + tmp94_fu_6268_p2);

assign tmp12_fu_6574_p3 = {{tmp166_reg_11193}, {1'd0}};

assign tmp138_cast_fu_6004_p1 = grp_fu_8304_p3;

assign tmp140_cast_fu_6190_p1 = grp_fu_8524_p3;

assign tmp142_fu_6412_p2 = (tmp144_cast_fu_6409_p1 + grp_fu_8620_p3);

assign tmp144_cast_fu_6409_p1 = tmp144_reg_10965_pp0_iter10_reg;

assign tmp145_cast_fu_6417_p1 = tmp145_reg_11103;

assign tmp145_fu_6208_p2 = (tmp147_cast_fu_6205_p1 + tmp146_cast_fu_6202_p1);

assign tmp146_cast_fu_6202_p1 = tmp146_reg_10970;

assign tmp147_cast_fu_6205_p1 = grp_fu_8533_p3;

assign tmp149_fu_6520_p2 = (tmp152_cast_fu_6517_p1 + tmp150_fu_6511_p2);

assign tmp150_fu_6511_p2 = (tmp151_cast_fu_6508_p1 + tmp183_cast_fu_6505_p1);

assign tmp151_cast_fu_6508_p1 = tmp151_reg_11178;

assign tmp152_cast_fu_6517_p1 = tmp152_reg_11108_pp0_iter11_reg;

assign tmp154_cast_fu_6526_p1 = tmp154_reg_11113_pp0_iter11_reg;

assign tmp154_fu_6220_p2 = (tmp157_cast_fu_6217_p1 + tmp155_cast_fu_6214_p1);

assign tmp155_cast_fu_6214_p1 = grp_fu_8550_p3;

assign tmp157_cast_fu_6217_p1 = tmp157_reg_10990;

assign tmp157_fu_6035_p2 = (tmp159_cast_fu_6032_p1 + tmp158_cast_fu_6029_p1);

assign tmp158_cast_fu_6029_p1 = grp_fu_8365_p3;

assign tmp159_cast_fu_6032_p1 = grp_fu_8374_p3;

assign tmp160_cast_fu_6053_p1 = grp_fu_8392_p3;

assign tmp162_cast_fu_6229_p1 = grp_fu_8568_p3;

assign tmp16410_fu_5929_p2 = (tmp84_cast_fu_5926_p1 + tmp79_fu_5920_p2);

assign tmp164_fu_6429_p2 = (tmp195_cast_fu_6426_p1 + grp_fu_8637_p3);

assign tmp166_fu_6467_p2 = (tmp106_cast_fu_6464_p1 + tmp101_fu_6458_p2);

assign tmp169_cast_fu_6001_p1 = grp_fu_8295_p3;

assign tmp171_fu_6007_p2 = (tmp138_cast_fu_6004_p1 + tmp169_cast_fu_6001_p1);

assign tmp175_fu_6193_p2 = (tmp140_cast_fu_6190_p1 + grp_fu_8515_p3);

assign tmp183_cast_fu_6505_p1 = tmp183_reg_11173;

assign tmp183_fu_6420_p2 = (tmp145_cast_fu_6417_p1 + tmp142_fu_6412_p2);

assign tmp195_cast_fu_6426_p1 = tmp195_reg_11010_pp0_iter10_reg;

assign tmp196_cast_fu_6434_p1 = tmp196_reg_11128;

assign tmp196_fu_6247_p2 = (tmp198_cast_fu_6244_p1 + tmp197_cast_fu_6241_p1);

assign tmp197_cast_fu_6241_p1 = tmp197_reg_11015;

assign tmp198_cast_fu_6244_p1 = grp_fu_8577_p3;

assign tmp200_fu_6550_p2 = (tmp203_cast_fu_6547_p1 + tmp201_fu_6541_p2);

assign tmp201_fu_6541_p2 = (tmp202_cast_fu_6538_p1 + tmp241_cast_fu_6535_p1);

assign tmp202_cast_fu_6538_p1 = tmp202_reg_11188;

assign tmp203_cast_fu_6547_p1 = tmp203_reg_11133_pp0_iter11_reg;

assign tmp205_cast_fu_6556_p1 = tmp205_reg_11138_pp0_iter11_reg;

assign tmp205_fu_6259_p2 = (tmp208_cast_fu_6256_p1 + tmp206_cast_fu_6253_p1);

assign tmp206_cast_fu_6253_p1 = grp_fu_8594_p3;

assign tmp208_cast_fu_6256_p1 = tmp208_reg_11035;

assign tmp208_fu_6084_p2 = (tmp210_cast_fu_6081_p1 + tmp209_cast_fu_6078_p1);

assign tmp209_cast_fu_6078_p1 = grp_fu_8453_p3;

assign tmp210_cast_fu_6081_p1 = grp_fu_8462_p3;

assign tmp223_fu_6529_p2 = (tmp154_cast_fu_6526_p1 + tmp149_fu_6520_p2);

assign tmp227_cast_fu_6050_p1 = grp_fu_8383_p3;

assign tmp229_fu_6056_p2 = (tmp160_cast_fu_6053_p1 + tmp227_cast_fu_6050_p1);

assign tmp233_fu_6232_p2 = (tmp162_cast_fu_6229_p1 + grp_fu_8559_p3);

assign tmp241_cast_fu_6535_p1 = tmp241_reg_11183;

assign tmp241_fu_6437_p2 = (tmp196_cast_fu_6434_p1 + tmp164_fu_6429_p2);

assign tmp281_fu_6559_p2 = (tmp205_cast_fu_6556_p1 + tmp200_fu_6550_p2);

assign tmp68_cast_fu_5334_p1 = tmp68_reg_10279;

assign tmp68_fu_5091_p2 = (color_weights_2_cast_fu_5077_p1 + color_weights_3_cast_fu_5087_p1);

assign tmp69_fu_5350_p2 = (p_cast72_fu_5343_p1 + color_weights_4_cast73_fu_5331_p1);

assign tmp70_cast_fu_5365_p1 = tmp70_fu_5359_p2;

assign tmp70_fu_5359_p2 = (tmp71_cast_fu_5356_p1 + color_weights_5_cast_fu_5347_p1);

assign tmp71_cast_fu_5356_p1 = tmp71_reg_10284;

assign tmp71_fu_5105_p2 = (color_weights_6_cast_fu_5097_p1 + color_weights_7_cast_fu_5101_p1);

assign tmp72_fu_5797_p2 = (tmp74_cast_fu_5794_p1 + tmp73_fu_5788_p2);

assign tmp73_fu_5788_p2 = (p_cast77_fu_5782_p1 + color_weights_8_cast78_fu_5779_p1);

assign tmp74_cast_fu_5794_p1 = tmp74_reg_10521;

assign tmp74_fu_5396_p2 = (color_weights_9_cast_fu_5375_p1 + color_weights_10_cast_fu_5378_p1);

assign tmp75_cast_fu_5803_p1 = tmp75_reg_10526;

assign tmp75_fu_5432_p2 = (tmp77_cast_fu_5428_p1 + tmp76_cast_fu_5408_p1);

assign tmp76_cast_fu_5408_p1 = tmp76_fu_5402_p2;

assign tmp76_fu_5402_p2 = (color_weights_11_cast_fu_5381_p1 + color_weights_12_cast_fu_5384_p1);

assign tmp77_cast_fu_5428_p1 = tmp77_fu_5422_p2;

assign tmp77_fu_5422_p2 = (tmp78_cast_fu_5418_p1 + color_weights_13_cast_fu_5387_p1);

assign tmp78_cast_fu_5418_p1 = tmp78_fu_5412_p2;

assign tmp78_fu_5412_p2 = (color_weights_14_cast_fu_5390_p1 + color_weights_15_cast_fu_5393_p1);

assign tmp79_fu_5920_p2 = (tmp82_cast_fu_5917_p1 + tmp80_fu_5911_p2);

assign tmp80_fu_5911_p2 = (tmp81_cast_fu_5908_p1 + p_cast86_fu_5905_p1);

assign tmp81_cast_fu_5908_p1 = tmp81_reg_10770;

assign tmp81_fu_5815_p2 = (color_weights_16_cast_fu_5785_p1 + color_weights_17_cast_fu_5812_p1);

assign tmp82_cast_fu_5917_p1 = tmp82_reg_10531_pp0_iter8_reg;

assign tmp82_fu_5475_p2 = (tmp83_cast_fu_5471_p1 + color_weights_18_cast_fu_5438_p1);

assign tmp83_cast_fu_5471_p1 = tmp83_fu_5465_p2;

assign tmp83_fu_5465_p2 = (color_weights_19_cast_fu_5441_p1 + color_weights_20_cast_fu_5444_p1);

assign tmp84_cast_fu_5926_p1 = tmp84_reg_10536_pp0_iter8_reg;

assign tmp84_fu_5521_p2 = (tmp87_cast_fu_5517_p1 + tmp85_cast_fu_5497_p1);

assign tmp85_cast_fu_5497_p1 = tmp85_fu_5491_p2;

assign tmp85_fu_5491_p2 = (tmp86_cast_fu_5487_p1 + color_weights_21_cast_fu_5447_p1);

assign tmp86_cast_fu_5487_p1 = tmp86_fu_5481_p2;

assign tmp86_fu_5481_p2 = (color_weights_22_cast_fu_5450_p1 + color_weights_23_cast_fu_5453_p1);

assign tmp87_cast_fu_5517_p1 = tmp87_fu_5511_p2;

assign tmp87_fu_5511_p2 = (tmp88_cast_fu_5507_p1 + color_weights_24_cast_fu_5456_p1);

assign tmp88_cast_fu_5507_p1 = tmp88_fu_5501_p2;

assign tmp88_fu_5501_p2 = (color_weights_25_cast_fu_5459_p1 + color_weights_26_cast_fu_5462_p1);

assign tmp89_fu_6643_p3 = {{tmp223_reg_11208}, {1'd0}};

assign tmp90_cast_fu_5938_p1 = grp_fu_8216_p3;

assign tmp92_cast_fu_6100_p1 = grp_fu_8480_p3;

assign tmp94_fu_6268_p2 = (tmp96_cast_fu_6265_p1 + grp_fu_8603_p3);

assign tmp96_cast_fu_6265_p1 = tmp96_reg_10915_pp0_iter10_reg;

assign tmp97_cast_fu_6273_p1 = tmp97_reg_11050;

assign tmp97_fu_6118_p2 = (tmp99_cast_fu_6115_p1 + tmp98_cast_fu_6112_p1);

assign tmp98_cast_fu_6112_p1 = tmp98_reg_10920;

assign tmp99_cast_fu_6115_p1 = grp_fu_8489_p3;

assign tmp_10_fu_2100_p4 = {{p_0_0_0660_4954738_fu_326[15:8]}};

assign tmp_113_fu_7081_p4 = {{add_ln115_8_fu_7076_p2[31:1]}};

assign tmp_114_fu_7123_p3 = add_ln115_8_fu_7076_p2[32'd31];

assign tmp_117_fu_8151_p3 = bitcast_ln724_5_fu_8148_p1[32'd31];

assign tmp_118_fu_7811_p4 = {{select_ln116_9_fu_7793_p3[11:5]}};

assign tmp_11_fu_2110_p4 = {{p_0_0_0660_3_44768_fu_378[15:8]}};

assign tmp_12_fu_2135_p4 = {{p_0_0_0660_4954738_fu_326[23:16]}};

assign tmp_13_fu_2145_p4 = {{p_0_0_0660_3_44768_fu_378[23:16]}};

assign tmp_14_fu_2199_p4 = {{p_0_0_0660_1_24744_fu_334[15:8]}};

assign tmp_15_fu_2220_p4 = {{p_0_0_0660_1_24744_fu_334[23:16]}};

assign tmp_16_fu_2270_p4 = {{p_0_0_0660_1_34746_fu_338[15:8]}};

assign tmp_17_fu_2291_p4 = {{p_0_0_0660_1_34746_fu_338[23:16]}};

assign tmp_18_fu_2341_p4 = {{p_0_0_0660_1_44748_fu_342[15:8]}};

assign tmp_19_fu_2362_p4 = {{p_0_0_0660_1_44748_fu_342[23:16]}};

assign tmp_20_fu_2412_p4 = {{p_0_0_0660_1_647204750_fu_346[15:8]}};

assign tmp_21_fu_2433_p4 = {{p_0_0_0660_1_647204750_fu_346[23:16]}};

assign tmp_22_fu_2483_p4 = {{p_0_0_0660_1_64720_fu_302[15:8]}};

assign tmp_23_fu_2504_p4 = {{p_0_0_0660_1_64720_fu_302[23:16]}};

assign tmp_24_fu_2554_p4 = {{p_0_0_0660_2_24754_fu_350[15:8]}};

assign tmp_25_fu_2575_p4 = {{p_0_0_0660_2_24754_fu_350[23:16]}};

assign tmp_26_fu_2625_p4 = {{p_0_0_0660_2_34756_fu_354[15:8]}};

assign tmp_27_fu_2646_p4 = {{p_0_0_0660_2_34756_fu_354[23:16]}};

assign tmp_28_fu_2696_p4 = {{p_0_0_0660_2_44758_fu_358[15:8]}};

assign tmp_29_fu_2717_p4 = {{p_0_0_0660_2_44758_fu_358[23:16]}};

assign tmp_30_fu_2767_p4 = {{p_0_0_0660_2_647224760_fu_362[15:8]}};

assign tmp_31_fu_2788_p4 = {{p_0_0_0660_2_647224760_fu_362[23:16]}};

assign tmp_32_fu_2838_p4 = {{p_0_0_0660_2_64722_fu_306[15:8]}};

assign tmp_33_fu_2859_p4 = {{p_0_0_0660_2_64722_fu_306[23:16]}};

assign tmp_34_fu_2909_p4 = {{p_0_0_0660_3_14762_fu_366[15:8]}};

assign tmp_35_fu_2930_p4 = {{p_0_0_0660_3_14762_fu_366[23:16]}};

assign tmp_36_fu_2980_p4 = {{p_0_0_0660_3_24764_fu_370[15:8]}};

assign tmp_37_fu_3001_p4 = {{p_0_0_0660_3_24764_fu_370[23:16]}};

assign tmp_38_fu_3051_p4 = {{p_0_0_0660_3_34766_fu_374[15:8]}};

assign tmp_39_fu_3072_p4 = {{p_0_0_0660_3_34766_fu_374[23:16]}};

assign tmp_40_fu_3122_p4 = {{p_0_0_0660_3_647244770_fu_382[15:8]}};

assign tmp_41_fu_3143_p4 = {{p_0_0_0660_3_647244770_fu_382[23:16]}};

assign tmp_42_fu_3193_p4 = {{p_0_0_0660_3_64724_fu_310[15:8]}};

assign tmp_43_fu_3214_p4 = {{p_0_0_0660_3_64724_fu_310[23:16]}};

assign tmp_44_fu_3264_p4 = {{select_ln328_3_fu_2049_p3[15:8]}};

assign tmp_45_fu_3285_p4 = {{select_ln328_3_fu_2049_p3[23:16]}};

assign tmp_46_fu_3321_p4 = {{p_0_0_0660_4_24774_fu_386[15:8]}};

assign tmp_47_fu_3342_p4 = {{p_0_0_0660_4_24774_fu_386[23:16]}};

assign tmp_48_fu_3392_p4 = {{p_0_0_0660_4_34776_fu_390[15:8]}};

assign tmp_49_fu_3413_p4 = {{p_0_0_0660_4_34776_fu_390[23:16]}};

assign tmp_50_fu_3463_p4 = {{p_0_0_0660_4_44778_fu_394[15:8]}};

assign tmp_51_fu_3484_p4 = {{p_0_0_0660_4_44778_fu_394[23:16]}};

assign tmp_52_fu_3534_p4 = {{p_0_0_0660_4_647264780_fu_398[15:8]}};

assign tmp_53_fu_3555_p4 = {{p_0_0_0660_4_647264780_fu_398[23:16]}};

assign tmp_54_fu_3605_p4 = {{p_0_0_0660_4_64726_fu_314[15:8]}};

assign tmp_55_fu_3626_p4 = {{p_0_0_0660_4_64726_fu_314[23:16]}};

assign tmp_56_fu_3676_p4 = {{p_0_0_0660_5_24784_fu_402[15:8]}};

assign tmp_57_fu_3697_p4 = {{p_0_0_0660_5_24784_fu_402[23:16]}};

assign tmp_58_fu_3747_p4 = {{p_0_0_0660_5_34786_fu_406[15:8]}};

assign tmp_59_fu_3768_p4 = {{p_0_0_0660_5_34786_fu_406[23:16]}};

assign tmp_60_fu_3818_p4 = {{p_0_0_0660_5_44788_fu_410[15:8]}};

assign tmp_61_fu_3839_p4 = {{p_0_0_0660_5_44788_fu_410[23:16]}};

assign tmp_62_fu_3889_p4 = {{p_0_0_0660_5_647284790_fu_414[15:8]}};

assign tmp_63_fu_3910_p4 = {{p_0_0_0660_5_647284790_fu_414[23:16]}};

assign tmp_64_fu_3960_p4 = {{p_0_0_0660_5_64728_fu_318[15:8]}};

assign tmp_65_fu_3981_p4 = {{p_0_0_0660_5_64728_fu_318[23:16]}};

assign tmp_66_fu_4031_p4 = {{p_0_0_0660_6_44798_fu_418[15:8]}};

assign tmp_67_fu_4052_p4 = {{p_0_0_0660_6_44798_fu_418[23:16]}};

integer ap_tvar_int_0;

always @ (zext_ln64_fu_6145_p1) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            tmp_68_fu_6149_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_68_fu_6149_p4[ap_tvar_int_0] = zext_ln64_fu_6145_p1[31 - ap_tvar_int_0];
        end
    end
end


always @ (tmp_68_fu_6149_p4) begin
    if (tmp_68_fu_6149_p4[0] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd0;
    end else if (tmp_68_fu_6149_p4[1] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd1;
    end else if (tmp_68_fu_6149_p4[2] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd2;
    end else if (tmp_68_fu_6149_p4[3] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd3;
    end else if (tmp_68_fu_6149_p4[4] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd4;
    end else if (tmp_68_fu_6149_p4[5] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd5;
    end else if (tmp_68_fu_6149_p4[6] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd6;
    end else if (tmp_68_fu_6149_p4[7] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd7;
    end else if (tmp_68_fu_6149_p4[8] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd8;
    end else if (tmp_68_fu_6149_p4[9] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd9;
    end else if (tmp_68_fu_6149_p4[10] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd10;
    end else if (tmp_68_fu_6149_p4[11] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd11;
    end else if (tmp_68_fu_6149_p4[12] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd12;
    end else if (tmp_68_fu_6149_p4[13] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd13;
    end else if (tmp_68_fu_6149_p4[14] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd14;
    end else if (tmp_68_fu_6149_p4[15] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd15;
    end else if (tmp_68_fu_6149_p4[16] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd16;
    end else if (tmp_68_fu_6149_p4[17] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd17;
    end else if (tmp_68_fu_6149_p4[18] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd18;
    end else if (tmp_68_fu_6149_p4[19] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd19;
    end else if (tmp_68_fu_6149_p4[20] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd20;
    end else if (tmp_68_fu_6149_p4[21] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd21;
    end else if (tmp_68_fu_6149_p4[22] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd22;
    end else if (tmp_68_fu_6149_p4[23] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd23;
    end else if (tmp_68_fu_6149_p4[24] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd24;
    end else if (tmp_68_fu_6149_p4[25] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd25;
    end else if (tmp_68_fu_6149_p4[26] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd26;
    end else if (tmp_68_fu_6149_p4[27] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd27;
    end else if (tmp_68_fu_6149_p4[28] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd28;
    end else if (tmp_68_fu_6149_p4[29] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd29;
    end else if (tmp_68_fu_6149_p4[30] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd30;
    end else if (tmp_68_fu_6149_p4[31] == 1'b1) begin
        tmp_69_fu_6159_p3 = 32'd31;
    end else begin
        tmp_69_fu_6159_p3 = 32'd32;
    end
end

assign tmp_70_fu_6287_p4 = {{add_ln114_fu_6282_p2[31:1]}};

assign tmp_71_fu_6329_p3 = add_ln114_fu_6282_p2[32'd31];

assign tmp_73_fu_6608_p3 = {{1'd0}, {add_ln114_3_fu_6602_p2}};

integer ap_tvar_int_1;

always @ (zext_ln65_1_fu_6684_p1) begin
    for (ap_tvar_int_1 = 32 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 31 - 0) begin
            tmp_74_fu_6687_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_74_fu_6687_p4[ap_tvar_int_1] = zext_ln65_1_fu_6684_p1[31 - ap_tvar_int_1];
        end
    end
end


always @ (tmp_74_fu_6687_p4) begin
    if (tmp_74_fu_6687_p4[0] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd0;
    end else if (tmp_74_fu_6687_p4[1] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd1;
    end else if (tmp_74_fu_6687_p4[2] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd2;
    end else if (tmp_74_fu_6687_p4[3] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd3;
    end else if (tmp_74_fu_6687_p4[4] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd4;
    end else if (tmp_74_fu_6687_p4[5] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd5;
    end else if (tmp_74_fu_6687_p4[6] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd6;
    end else if (tmp_74_fu_6687_p4[7] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd7;
    end else if (tmp_74_fu_6687_p4[8] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd8;
    end else if (tmp_74_fu_6687_p4[9] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd9;
    end else if (tmp_74_fu_6687_p4[10] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd10;
    end else if (tmp_74_fu_6687_p4[11] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd11;
    end else if (tmp_74_fu_6687_p4[12] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd12;
    end else if (tmp_74_fu_6687_p4[13] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd13;
    end else if (tmp_74_fu_6687_p4[14] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd14;
    end else if (tmp_74_fu_6687_p4[15] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd15;
    end else if (tmp_74_fu_6687_p4[16] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd16;
    end else if (tmp_74_fu_6687_p4[17] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd17;
    end else if (tmp_74_fu_6687_p4[18] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd18;
    end else if (tmp_74_fu_6687_p4[19] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd19;
    end else if (tmp_74_fu_6687_p4[20] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd20;
    end else if (tmp_74_fu_6687_p4[21] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd21;
    end else if (tmp_74_fu_6687_p4[22] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd22;
    end else if (tmp_74_fu_6687_p4[23] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd23;
    end else if (tmp_74_fu_6687_p4[24] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd24;
    end else if (tmp_74_fu_6687_p4[25] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd25;
    end else if (tmp_74_fu_6687_p4[26] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd26;
    end else if (tmp_74_fu_6687_p4[27] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd27;
    end else if (tmp_74_fu_6687_p4[28] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd28;
    end else if (tmp_74_fu_6687_p4[29] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd29;
    end else if (tmp_74_fu_6687_p4[30] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd30;
    end else if (tmp_74_fu_6687_p4[31] == 1'b1) begin
        tmp_75_fu_6697_p3 = 32'd31;
    end else begin
        tmp_75_fu_6697_p3 = 32'd32;
    end
end

assign tmp_76_fu_6817_p4 = {{add_ln115_fu_6812_p2[31:1]}};

assign tmp_77_fu_6859_p3 = add_ln115_fu_6812_p2[32'd31];

assign tmp_79_fu_7320_p3 = {{1'd0}, {add_ln115_3_fu_7314_p2}};

assign tmp_82_fu_8049_p3 = bitcast_ln724_fu_8046_p1[32'd31];

assign tmp_83_fu_7631_p4 = {{select_ln116_1_fu_7613_p3[11:5]}};

integer ap_tvar_int_2;

always @ (zext_ln65_3_fu_6725_p1) begin
    for (ap_tvar_int_2 = 32 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 31 - 0) begin
            tmp_85_fu_6728_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_85_fu_6728_p4[ap_tvar_int_2] = zext_ln65_3_fu_6725_p1[31 - ap_tvar_int_2];
        end
    end
end


always @ (tmp_85_fu_6728_p4) begin
    if (tmp_85_fu_6728_p4[0] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd0;
    end else if (tmp_85_fu_6728_p4[1] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd1;
    end else if (tmp_85_fu_6728_p4[2] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd2;
    end else if (tmp_85_fu_6728_p4[3] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd3;
    end else if (tmp_85_fu_6728_p4[4] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd4;
    end else if (tmp_85_fu_6728_p4[5] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd5;
    end else if (tmp_85_fu_6728_p4[6] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd6;
    end else if (tmp_85_fu_6728_p4[7] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd7;
    end else if (tmp_85_fu_6728_p4[8] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd8;
    end else if (tmp_85_fu_6728_p4[9] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd9;
    end else if (tmp_85_fu_6728_p4[10] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd10;
    end else if (tmp_85_fu_6728_p4[11] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd11;
    end else if (tmp_85_fu_6728_p4[12] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd12;
    end else if (tmp_85_fu_6728_p4[13] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd13;
    end else if (tmp_85_fu_6728_p4[14] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd14;
    end else if (tmp_85_fu_6728_p4[15] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd15;
    end else if (tmp_85_fu_6728_p4[16] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd16;
    end else if (tmp_85_fu_6728_p4[17] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd17;
    end else if (tmp_85_fu_6728_p4[18] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd18;
    end else if (tmp_85_fu_6728_p4[19] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd19;
    end else if (tmp_85_fu_6728_p4[20] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd20;
    end else if (tmp_85_fu_6728_p4[21] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd21;
    end else if (tmp_85_fu_6728_p4[22] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd22;
    end else if (tmp_85_fu_6728_p4[23] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd23;
    end else if (tmp_85_fu_6728_p4[24] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd24;
    end else if (tmp_85_fu_6728_p4[25] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd25;
    end else if (tmp_85_fu_6728_p4[26] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd26;
    end else if (tmp_85_fu_6728_p4[27] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd27;
    end else if (tmp_85_fu_6728_p4[28] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd28;
    end else if (tmp_85_fu_6728_p4[29] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd29;
    end else if (tmp_85_fu_6728_p4[30] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd30;
    end else if (tmp_85_fu_6728_p4[31] == 1'b1) begin
        tmp_86_fu_6738_p3 = 32'd31;
    end else begin
        tmp_86_fu_6738_p3 = 32'd32;
    end
end

assign tmp_87_fu_7376_p3 = {{1'd0}, {add_ln115_7_fu_7370_p2}};

assign tmp_90_fu_6949_p4 = {{add_ln115_4_fu_6944_p2[31:1]}};

assign tmp_91_fu_6991_p3 = add_ln115_4_fu_6944_p2[32'd31];

assign tmp_94_fu_8100_p3 = bitcast_ln724_4_fu_8097_p1[32'd31];

assign tmp_95_fu_7721_p4 = {{select_ln116_5_fu_7703_p3[11:5]}};

integer ap_tvar_int_3;

always @ (zext_ln65_5_fu_6766_p1) begin
    for (ap_tvar_int_3 = 32 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 31 - 0) begin
            tmp_96_fu_6769_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            tmp_96_fu_6769_p4[ap_tvar_int_3] = zext_ln65_5_fu_6766_p1[31 - ap_tvar_int_3];
        end
    end
end


always @ (tmp_96_fu_6769_p4) begin
    if (tmp_96_fu_6769_p4[0] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd0;
    end else if (tmp_96_fu_6769_p4[1] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd1;
    end else if (tmp_96_fu_6769_p4[2] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd2;
    end else if (tmp_96_fu_6769_p4[3] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd3;
    end else if (tmp_96_fu_6769_p4[4] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd4;
    end else if (tmp_96_fu_6769_p4[5] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd5;
    end else if (tmp_96_fu_6769_p4[6] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd6;
    end else if (tmp_96_fu_6769_p4[7] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd7;
    end else if (tmp_96_fu_6769_p4[8] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd8;
    end else if (tmp_96_fu_6769_p4[9] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd9;
    end else if (tmp_96_fu_6769_p4[10] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd10;
    end else if (tmp_96_fu_6769_p4[11] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd11;
    end else if (tmp_96_fu_6769_p4[12] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd12;
    end else if (tmp_96_fu_6769_p4[13] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd13;
    end else if (tmp_96_fu_6769_p4[14] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd14;
    end else if (tmp_96_fu_6769_p4[15] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd15;
    end else if (tmp_96_fu_6769_p4[16] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd16;
    end else if (tmp_96_fu_6769_p4[17] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd17;
    end else if (tmp_96_fu_6769_p4[18] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd18;
    end else if (tmp_96_fu_6769_p4[19] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd19;
    end else if (tmp_96_fu_6769_p4[20] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd20;
    end else if (tmp_96_fu_6769_p4[21] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd21;
    end else if (tmp_96_fu_6769_p4[22] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd22;
    end else if (tmp_96_fu_6769_p4[23] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd23;
    end else if (tmp_96_fu_6769_p4[24] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd24;
    end else if (tmp_96_fu_6769_p4[25] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd25;
    end else if (tmp_96_fu_6769_p4[26] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd26;
    end else if (tmp_96_fu_6769_p4[27] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd27;
    end else if (tmp_96_fu_6769_p4[28] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd28;
    end else if (tmp_96_fu_6769_p4[29] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd29;
    end else if (tmp_96_fu_6769_p4[30] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd30;
    end else if (tmp_96_fu_6769_p4[31] == 1'b1) begin
        tmp_97_fu_6779_p3 = 32'd31;
    end else begin
        tmp_97_fu_6779_p3 = 32'd32;
    end
end

assign tmp_98_fu_7432_p3 = {{1'd0}, {add_ln115_11_fu_7426_p2}};

assign tmp_cast_fu_5935_p1 = grp_fu_8207_p3;

assign trunc_ln114_1_fu_6183_p1 = tmp_69_fu_6159_p3[7:0];

assign trunc_ln114_fu_6173_p1 = sub_ln114_fu_6167_p2[4:0];

assign trunc_ln115_1_fu_6721_p1 = tmp_75_fu_6697_p3[7:0];

assign trunc_ln115_2_fu_6752_p1 = sub_ln115_2_fu_6746_p2[4:0];

assign trunc_ln115_3_fu_6762_p1 = tmp_86_fu_6738_p3[7:0];

assign trunc_ln115_4_fu_6793_p1 = sub_ln115_4_fu_6787_p2[4:0];

assign trunc_ln115_5_fu_6803_p1 = tmp_97_fu_6779_p3[7:0];

assign trunc_ln115_fu_6711_p1 = sub_ln115_fu_6705_p2[4:0];

assign trunc_ln116_10_fu_8094_p1 = ashr_ln116_1_reg_11668[23:0];

assign trunc_ln116_12_fu_7531_p1 = bitcast_ln724_3_fu_7527_p1[62:0];

assign trunc_ln116_13_fu_7553_p1 = bitcast_ln724_3_fu_7527_p1[51:0];

assign trunc_ln116_14_fu_7807_p1 = select_ln116_8_fu_7757_p3[23:0];

assign trunc_ln116_15_fu_8145_p1 = ashr_ln116_2_reg_11688[23:0];

assign trunc_ln116_1_fu_7493_p1 = bitcast_ln724_1_fu_7467_p1[51:0];

assign trunc_ln116_2_fu_7627_p1 = select_ln116_fu_7577_p3[23:0];

assign trunc_ln116_3_fu_8043_p1 = ashr_ln116_reg_11648[23:0];

assign trunc_ln116_4_fu_8084_p4 = {{add_ln116_1_fu_8078_p2[23:16]}};

assign trunc_ln116_6_fu_7501_p1 = bitcast_ln724_2_fu_7497_p1[62:0];

assign trunc_ln116_7_fu_7523_p1 = bitcast_ln724_2_fu_7497_p1[51:0];

assign trunc_ln116_8_fu_7717_p1 = select_ln116_4_fu_7667_p3[23:0];

assign trunc_ln116_9_fu_8135_p4 = {{add_ln116_3_fu_8129_p2[23:16]}};

assign trunc_ln116_fu_7471_p1 = bitcast_ln724_1_fu_7467_p1[62:0];

assign trunc_ln116_s_fu_8186_p4 = {{add_ln116_5_fu_8180_p2[23:16]}};

assign trunc_ln92_10_cast_abs_r_fu_1168_p_x = (zext_ln92_10_fu_2472_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_10_fu_2752_p1 = p_0_0_0660_2_647224760_fu_362[7:0];

assign trunc_ln92_11_cast_abs_r_fu_1173_p_x = (zext_ln93_16_fu_2493_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_11_fu_2823_p1 = p_0_0_0660_2_64722_fu_306[7:0];

assign trunc_ln92_12_cast_abs_r_fu_1183_p_x = (zext_ln92_12_fu_2543_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_12_fu_2894_p1 = p_0_0_0660_3_14762_fu_366[7:0];

assign trunc_ln92_13_cast_abs_r_fu_1188_p_x = (zext_ln93_19_fu_2564_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_13_fu_2965_p1 = p_0_0_0660_3_24764_fu_370[7:0];

assign trunc_ln92_14_cast_abs_r_fu_1198_p_x = (zext_ln92_14_fu_2614_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_14_fu_3036_p1 = p_0_0_0660_3_34766_fu_374[7:0];

assign trunc_ln92_15_cast_abs_r_fu_1203_p_x = (zext_ln93_22_fu_2635_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_15_fu_3107_p1 = p_0_0_0660_3_647244770_fu_382[7:0];

assign trunc_ln92_16_cast_abs_r_fu_1213_p_x = (zext_ln92_16_fu_2685_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_16_fu_3178_p1 = p_0_0_0660_3_64724_fu_310[7:0];

assign trunc_ln92_17_cast_abs_r_fu_1218_p_x = (zext_ln93_25_fu_2706_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_17_fu_3249_p1 = select_ln328_3_fu_2049_p3[7:0];

assign trunc_ln92_18_cast_abs_r_fu_1228_p_x = (zext_ln92_18_fu_2756_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_18_fu_3306_p1 = p_0_0_0660_4_24774_fu_386[7:0];

assign trunc_ln92_19_cast_abs_r_fu_1233_p_x = (zext_ln93_28_fu_2777_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_19_fu_3377_p1 = p_0_0_0660_4_34776_fu_390[7:0];

assign trunc_ln92_1_cast_abs_r_fu_1098_p_x = (zext_ln93_fu_2120_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_1_fu_2081_p1 = p_0_0_0660_3_44768_fu_378[7:0];

assign trunc_ln92_20_cast_abs_r_fu_1243_p_x = (zext_ln92_20_fu_2827_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_20_fu_3448_p1 = p_0_0_0660_4_44778_fu_394[7:0];

assign trunc_ln92_21_cast_abs_r_fu_1248_p_x = (zext_ln93_31_fu_2848_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_21_fu_3519_p1 = p_0_0_0660_4_647264780_fu_398[7:0];

assign trunc_ln92_22_cast_abs_r_fu_1258_p_x = (zext_ln92_22_fu_2898_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_22_fu_3590_p1 = p_0_0_0660_4_64726_fu_314[7:0];

assign trunc_ln92_23_cast_abs_r_fu_1263_p_x = (zext_ln93_34_fu_2919_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_23_fu_3661_p1 = p_0_0_0660_5_24784_fu_402[7:0];

assign trunc_ln92_24_cast_abs_r_fu_1273_p_x = (zext_ln92_24_fu_2969_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_24_fu_3732_p1 = p_0_0_0660_5_34786_fu_406[7:0];

assign trunc_ln92_25_cast_abs_r_fu_1278_p_x = (zext_ln93_37_fu_2990_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_25_fu_3803_p1 = p_0_0_0660_5_44788_fu_410[7:0];

assign trunc_ln92_26_cast_abs_r_fu_1288_p_x = (zext_ln92_26_fu_3040_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_26_fu_3874_p1 = p_0_0_0660_5_647284790_fu_414[7:0];

assign trunc_ln92_27_cast_abs_r_fu_1293_p_x = (zext_ln93_40_fu_3061_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_27_fu_3945_p1 = p_0_0_0660_5_64728_fu_318[7:0];

assign trunc_ln92_28_cast_abs_r_fu_1303_p_x = (zext_ln92_28_fu_3111_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_28_fu_4016_p1 = p_0_0_0660_6_44798_fu_418[7:0];

assign trunc_ln92_29_cast_abs_r_fu_1308_p_x = (zext_ln93_43_fu_3132_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_2_cast_abs_r_fu_1108_p_x = (zext_ln92_2_fu_2188_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_2_fu_2184_p1 = p_0_0_0660_1_24744_fu_334[7:0];

assign trunc_ln92_30_cast_abs_r_fu_1318_p_x = (zext_ln92_30_fu_3182_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_31_cast_abs_r_fu_1323_p_x = (zext_ln93_46_fu_3203_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_32_cast_abs_r_fu_1333_p_x = (zext_ln92_32_fu_3253_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_33_cast_abs_r_fu_1338_p_x = (zext_ln93_49_fu_3274_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_34_cast_abs_r_fu_1348_p_x = (zext_ln92_34_fu_3310_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_35_cast_abs_r_fu_1353_p_x = (zext_ln93_52_fu_3331_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_36_cast_abs_r_fu_1363_p_x = (zext_ln92_36_fu_3381_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_37_cast_abs_r_fu_1368_p_x = (zext_ln93_55_fu_3402_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_38_cast_abs_r_fu_1378_p_x = (zext_ln92_38_fu_3452_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_39_cast_abs_r_fu_1383_p_x = (zext_ln93_58_fu_3473_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_3_cast_abs_r_fu_1113_p_x = (zext_ln93_4_fu_2209_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_3_fu_2255_p1 = p_0_0_0660_1_34746_fu_338[7:0];

assign trunc_ln92_40_cast_abs_r_fu_1393_p_x = (zext_ln92_40_fu_3523_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_41_cast_abs_r_fu_1398_p_x = (zext_ln93_61_fu_3544_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_42_cast_abs_r_fu_1408_p_x = (zext_ln92_42_fu_3594_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_43_cast_abs_r_fu_1413_p_x = (zext_ln93_64_fu_3615_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_44_cast_abs_r_fu_1423_p_x = (zext_ln92_44_fu_3665_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_45_cast_abs_r_fu_1428_p_x = (zext_ln93_67_fu_3686_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_46_cast_abs_r_fu_1438_p_x = (zext_ln92_46_fu_3736_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_47_cast_abs_r_fu_1443_p_x = (zext_ln93_70_fu_3757_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_48_cast_abs_r_fu_1453_p_x = (zext_ln92_48_fu_3807_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_49_cast_abs_r_fu_1458_p_x = (zext_ln93_73_fu_3828_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_4_cast_abs_r_fu_1123_p_x = (zext_ln92_4_fu_2259_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_4_fu_2326_p1 = p_0_0_0660_1_44748_fu_342[7:0];

assign trunc_ln92_50_cast_abs_r_fu_1468_p_x = (zext_ln92_50_fu_3878_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_51_cast_abs_r_fu_1473_p_x = (zext_ln93_76_fu_3899_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_52_cast_abs_r_fu_1483_p_x = (zext_ln92_52_fu_3949_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_53_cast_abs_r_fu_1488_p_x = (zext_ln93_79_fu_3970_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_54_cast_abs_r_fu_1498_p_x = (zext_ln92_53_fu_4020_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_55_cast_abs_r_fu_1503_p_x = (zext_ln93_82_fu_4041_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_5_cast_abs_r_fu_1128_p_x = (zext_ln93_7_fu_2280_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_5_fu_2397_p1 = p_0_0_0660_1_647204750_fu_346[7:0];

assign trunc_ln92_6_cast_abs_r_fu_1138_p_x = (zext_ln92_6_fu_2330_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_6_fu_2468_p1 = p_0_0_0660_1_64720_fu_302[7:0];

assign trunc_ln92_7_cast_abs_r_fu_1143_p_x = (zext_ln93_10_fu_2351_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_7_fu_2539_p1 = p_0_0_0660_2_24754_fu_350[7:0];

assign trunc_ln92_8_cast_abs_r_fu_1153_p_x = (zext_ln92_8_fu_2401_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_8_fu_2610_p1 = p_0_0_0660_2_34756_fu_354[7:0];

assign trunc_ln92_9_cast_abs_r_fu_1158_p_x = (zext_ln93_13_fu_2422_p1 - zext_ln93_1_fu_2124_p1);

assign trunc_ln92_9_fu_2681_p1 = p_0_0_0660_2_44758_fu_358[7:0];

assign trunc_ln92_cast_abs_r_fu_1093_p_x = (zext_ln92_fu_2085_p1 - zext_ln92_1_fu_2089_p1);

assign trunc_ln92_fu_2077_p1 = p_0_0_0660_4954738_fu_326[7:0];

assign trunc_ln93_10_cast_abs_r_fu_1253_p_x = (zext_ln94_11_fu_2869_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_11_cast_abs_r_fu_1268_p_x = (zext_ln94_12_fu_2940_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_12_cast_abs_r_fu_1283_p_x = (zext_ln94_13_fu_3011_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_13_cast_abs_r_fu_1298_p_x = (zext_ln94_14_fu_3082_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_14_cast_abs_r_fu_1313_p_x = (zext_ln94_15_fu_3153_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_15_cast_abs_r_fu_1328_p_x = (zext_ln94_16_fu_3224_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_16_cast_abs_r_fu_1343_p_x = (zext_ln94_17_fu_3295_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_17_cast_abs_r_fu_1358_p_x = (zext_ln94_18_fu_3352_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_18_cast_abs_r_fu_1373_p_x = (zext_ln94_19_fu_3423_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_19_cast_abs_r_fu_1388_p_x = (zext_ln94_20_fu_3494_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_1_cast_abs_r_fu_1118_p_x = (zext_ln94_2_fu_2230_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_20_cast_abs_r_fu_1403_p_x = (zext_ln94_21_fu_3565_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_21_cast_abs_r_fu_1418_p_x = (zext_ln94_22_fu_3636_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_22_cast_abs_r_fu_1433_p_x = (zext_ln94_23_fu_3707_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_23_cast_abs_r_fu_1448_p_x = (zext_ln94_24_fu_3778_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_24_cast_abs_r_fu_1463_p_x = (zext_ln94_25_fu_3849_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_25_cast_abs_r_fu_1478_p_x = (zext_ln94_26_fu_3920_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_26_cast_abs_r_fu_1493_p_x = (zext_ln94_27_fu_3991_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_27_cast_abs_r_fu_1508_p_x = (zext_ln94_28_fu_4062_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_2_cast_abs_r_fu_1133_p_x = (zext_ln94_3_fu_2301_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_3_cast_abs_r_fu_1148_p_x = (zext_ln94_4_fu_2372_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_4_cast_abs_r_fu_1163_p_x = (zext_ln94_5_fu_2443_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_5_cast_abs_r_fu_1178_p_x = (zext_ln94_6_fu_2514_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_6_cast_abs_r_fu_1193_p_x = (zext_ln94_7_fu_2585_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_7_cast_abs_r_fu_1208_p_x = (zext_ln94_8_fu_2656_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_8_cast_abs_r_fu_1223_p_x = (zext_ln94_9_fu_2727_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_9_cast_abs_r_fu_1238_p_x = (zext_ln94_10_fu_2798_p1 - zext_ln94_1_fu_2159_p1);

assign trunc_ln93_cast_abs_r_fu_1103_p_x = (zext_ln94_fu_2155_p1 - zext_ln94_1_fu_2159_p1);

assign weight_sum_fu_6139_p2 = (zext_ln108_1_fu_6136_p1 + tmp11_fu_6093_p3);

assign xor_ln114_fu_6337_p2 = (tmp_71_fu_6329_p3 ^ 1'd1);

assign xor_ln115_1_fu_6999_p2 = (tmp_91_fu_6991_p3 ^ 1'd1);

assign xor_ln115_2_fu_7131_p2 = (tmp_114_fu_7123_p3 ^ 1'd1);

assign xor_ln115_fu_6867_p2 = (tmp_77_fu_6859_p3 ^ 1'd1);

assign xor_ln116_1_fu_7888_p2 = (or_ln116_fu_7884_p2 ^ 1'd1);

assign xor_ln116_2_fu_7939_p2 = (icmp_ln116_5_reg_11568 ^ 1'd1);

assign xor_ln116_3_fu_7960_p2 = (or_ln116_1_fu_7956_p2 ^ 1'd1);

assign xor_ln116_4_fu_8011_p2 = (icmp_ln116_10_reg_11608 ^ 1'd1);

assign xor_ln116_5_fu_8032_p2 = (or_ln116_2_fu_8028_p2 ^ 1'd1);

assign xor_ln116_fu_7867_p2 = (icmp_ln116_reg_11528 ^ 1'd1);

assign zext_ln106_10_fu_4699_p1 = diffpx_10_fu_4693_p2;

assign zext_ln106_11_fu_4716_p1 = diffpx_11_fu_4710_p2;

assign zext_ln106_12_fu_4733_p1 = diffpx_12_fu_4727_p2;

assign zext_ln106_13_fu_4750_p1 = diffpx_13_fu_4744_p2;

assign zext_ln106_14_fu_4767_p1 = diffpx_14_fu_4761_p2;

assign zext_ln106_15_fu_4784_p1 = diffpx_15_fu_4778_p2;

assign zext_ln106_16_fu_4814_p1 = diffpx_16_fu_4808_p2;

assign zext_ln106_17_fu_4831_p1 = diffpx_17_fu_4825_p2;

assign zext_ln106_18_fu_4848_p1 = diffpx_18_fu_4842_p2;

assign zext_ln106_19_fu_4865_p1 = diffpx_19_fu_4859_p2;

assign zext_ln106_1_fu_4546_p1 = diffpx_1_fu_4540_p2;

assign zext_ln106_20_fu_4882_p1 = diffpx_20_fu_4876_p2;

assign zext_ln106_21_fu_4899_p1 = diffpx_21_fu_4893_p2;

assign zext_ln106_22_fu_4916_p1 = diffpx_22_fu_4910_p2;

assign zext_ln106_23_fu_4933_p1 = diffpx_23_fu_4927_p2;

assign zext_ln106_24_fu_4950_p1 = diffpx_24_fu_4944_p2;

assign zext_ln106_25_fu_4967_p1 = diffpx_25_fu_4961_p2;

assign zext_ln106_26_fu_4984_p1 = diffpx_26_fu_4978_p2;

assign zext_ln106_27_fu_5001_p1 = diffpx_27_fu_4995_p2;

assign zext_ln106_2_fu_4563_p1 = diffpx_2_fu_4557_p2;

assign zext_ln106_3_fu_4580_p1 = diffpx_3_fu_4574_p2;

assign zext_ln106_4_fu_4597_p1 = diffpx_4_fu_4591_p2;

assign zext_ln106_5_fu_4614_p1 = diffpx_5_fu_4608_p2;

assign zext_ln106_6_fu_4631_p1 = diffpx_6_fu_4625_p2;

assign zext_ln106_7_fu_4648_p1 = diffpx_7_fu_4642_p2;

assign zext_ln106_8_fu_4665_p1 = diffpx_8_fu_4659_p2;

assign zext_ln106_9_fu_4682_p1 = diffpx_9_fu_4676_p2;

assign zext_ln106_fu_4529_p1 = diffpx_fu_4523_p2;

assign zext_ln107_10_fu_5208_p1 = color_weights_5_reg_10071;

assign zext_ln107_12_fu_5214_p1 = color_weights_6_reg_10077;

assign zext_ln107_14_fu_5020_p1 = exp_lut_sigma_color_6_q0;

assign zext_ln107_16_fu_5746_p1 = color_weights_8_reg_10094_pp0_iter7_reg;

assign zext_ln107_18_fu_5226_p1 = color_weights_9_reg_10100;

assign zext_ln107_20_fu_5027_p1 = exp_lut_sigma_color_10_q0;

assign zext_ln107_22_fu_5238_p1 = color_weights_11_reg_10123;

assign zext_ln107_24_fu_5034_p1 = exp_lut_sigma_color_13_q0;

assign zext_ln107_26_fu_5250_p1 = color_weights_13_reg_10146;

assign zext_ln107_29_fu_5256_p1 = color_weights_14_reg_10152;

assign zext_ln107_2_fu_5178_p1 = color_weights_1_reg_10043;

assign zext_ln107_31_fu_5041_p1 = exp_lut_sigma_color_15_q0;

assign zext_ln107_33_fu_5893_p1 = color_weights_16_reg_10175_pp0_iter8_reg;

assign zext_ln107_35_fu_5761_p1 = color_weights_17_reg_10181_pp0_iter7_reg;

assign zext_ln107_37_fu_5268_p1 = color_weights_18_reg_10187;

assign zext_ln107_39_fu_5274_p1 = color_weights_19_reg_10193;

assign zext_ln107_41_fu_5048_p1 = exp_lut_sigma_color_20_q0;

assign zext_ln107_43_fu_5286_p1 = color_weights_21_reg_10216;

assign zext_ln107_45_fu_5292_p1 = color_weights_22_reg_10222;

assign zext_ln107_47_fu_5055_p1 = exp_lut_sigma_color_24_q0;

assign zext_ln107_49_fu_5304_p1 = color_weights_24_reg_10245;

assign zext_ln107_4_fu_5190_p1 = color_weights_2_reg_10048;

assign zext_ln107_51_fu_5062_p1 = exp_lut_sigma_color_25_q0;

assign zext_ln107_53_fu_5316_p1 = color_weights_26_reg_10268;

assign zext_ln107_55_fu_5111_p1 = exp_lut_sigma_color_27_q0;

assign zext_ln107_6_fu_5013_p1 = exp_lut_sigma_color_2_q0;

assign zext_ln107_8_fu_5202_p1 = color_weights_4_reg_10065;

assign zext_ln107_fu_5006_p1 = exp_lut_sigma_color_1_q0;

assign zext_ln108_1_fu_6136_p1 = add_ln108_reg_10945;

assign zext_ln108_fu_5982_p1 = shl_ln1_fu_5975_p3;

assign zext_ln114_1_fu_6384_p1 = add_ln114_1_fu_6379_p2;

assign zext_ln114_2_fu_6399_p1 = sub_ln114_1_fu_6394_p2;

assign zext_ln114_3_fu_6478_p1 = or_ln_reg_11153;

assign zext_ln114_4_fu_6587_p1 = lshr_ln114_1_reg_11198;

assign zext_ln114_5_fu_6303_p1 = sub_ln114_3_reg_11083;

assign zext_ln114_fu_6370_p1 = weight_sum_reg_11065;

assign zext_ln115_10_fu_7193_p1 = sub_ln115_5_fu_7188_p2;

assign zext_ln115_11_fu_7272_p1 = or_ln115_2_reg_11373;

assign zext_ln115_12_fu_7299_p1 = lshr_ln115_1_reg_11393;

assign zext_ln115_13_fu_7355_p1 = lshr_ln115_3_reg_11403;

assign zext_ln115_14_fu_7411_p1 = lshr_ln115_5_reg_11413;

assign zext_ln115_15_fu_6833_p1 = sub_ln115_9_reg_11262;

assign zext_ln115_16_fu_6965_p1 = sub_ln115_10_reg_11285;

assign zext_ln115_17_fu_7097_p1 = sub_ln115_11_reg_11308;

assign zext_ln115_1_fu_6914_p1 = add_ln115_1_fu_6909_p2;

assign zext_ln115_2_fu_6929_p1 = sub_ln115_1_fu_6924_p2;

assign zext_ln115_3_fu_7208_p1 = or_ln1_reg_11323;

assign zext_ln115_4_fu_7032_p1 = px_sum_3_reg_11230_pp0_iter26_reg;

assign zext_ln115_5_fu_7046_p1 = add_ln115_5_fu_7041_p2;

assign zext_ln115_6_fu_7061_p1 = sub_ln115_3_fu_7056_p2;

assign zext_ln115_7_fu_7240_p1 = or_ln115_1_reg_11348;

assign zext_ln115_8_fu_7164_p1 = px_sum_5_reg_11237_pp0_iter26_reg;

assign zext_ln115_9_fu_7178_p1 = add_ln115_9_fu_7173_p2;

assign zext_ln115_fu_6900_p1 = px_sum_1_reg_11218_pp0_iter26_reg;

assign zext_ln116_10_fu_7979_p1 = $unsigned(sext_ln116_2_fu_7971_p1);

assign zext_ln116_1_cast_fu_7560_p3 = {{1'd1}, {trunc_ln116_1_reg_11478}};

assign zext_ln116_1_fu_7567_p1 = zext_ln116_1_cast_fu_7560_p3;

assign zext_ln116_2_fu_7835_p1 = $unsigned(sext_ln116_fu_7827_p1);

assign zext_ln116_4_fu_7647_p1 = tmp_88_reg_11493;

assign zext_ln116_5_cast_fu_7650_p3 = {{1'd1}, {trunc_ln116_7_reg_11498}};

assign zext_ln116_5_fu_7657_p1 = zext_ln116_5_cast_fu_7650_p3;

assign zext_ln116_6_fu_7907_p1 = $unsigned(sext_ln116_1_fu_7899_p1);

assign zext_ln116_8_fu_7737_p1 = tmp_99_reg_11513;

assign zext_ln116_9_cast_fu_7740_p3 = {{1'd1}, {trunc_ln116_13_reg_11518}};

assign zext_ln116_9_fu_7747_p1 = zext_ln116_9_cast_fu_7740_p3;

assign zext_ln116_fu_7557_p1 = tmp_81_reg_11473;

assign zext_ln185_1_fu_1711_p1 = ap_sig_allocacmp_col;

assign zext_ln185_fu_1707_p1 = ap_sig_allocacmp_col;

assign zext_ln192_fu_1744_p1 = col_reg_8990;

assign zext_ln64_fu_6145_p1 = weight_sum_fu_6139_p2;

assign zext_ln65_1_fu_6684_p1 = px_sum_1_reg_11218_pp0_iter25_reg;

assign zext_ln65_3_fu_6725_p1 = px_sum_3_reg_11230_pp0_iter25_reg;

assign zext_ln65_5_fu_6766_p1 = px_sum_5_reg_11237_pp0_iter25_reg;

assign zext_ln68_10_fu_2529_p1 = trunc_ln93_5_cast_abs_r_fu_1178_ap_return;

assign zext_ln68_11_fu_4605_p1 = add_ln68_10_reg_9321;

assign zext_ln68_12_fu_2600_p1 = trunc_ln93_6_cast_abs_r_fu_1193_ap_return;

assign zext_ln68_13_fu_4622_p1 = add_ln68_12_reg_9346;

assign zext_ln68_14_fu_2671_p1 = trunc_ln93_7_cast_abs_r_fu_1208_ap_return;

assign zext_ln68_15_fu_4639_p1 = add_ln68_14_reg_9371;

assign zext_ln68_16_fu_2742_p1 = trunc_ln93_8_cast_abs_r_fu_1223_ap_return;

assign zext_ln68_17_fu_4656_p1 = add_ln68_16_reg_9396;

assign zext_ln68_18_fu_2813_p1 = trunc_ln93_9_cast_abs_r_fu_1238_ap_return;

assign zext_ln68_19_fu_4673_p1 = add_ln68_18_reg_9421;

assign zext_ln68_1_fu_4520_p1 = add_ln68_reg_9196;

assign zext_ln68_20_fu_2884_p1 = trunc_ln93_10_cast_abs_r_fu_1253_ap_return;

assign zext_ln68_21_fu_4690_p1 = add_ln68_20_reg_9446;

assign zext_ln68_22_fu_2955_p1 = trunc_ln93_11_cast_abs_r_fu_1268_ap_return;

assign zext_ln68_23_fu_4707_p1 = add_ln68_22_reg_9471;

assign zext_ln68_24_fu_3026_p1 = trunc_ln93_12_cast_abs_r_fu_1283_ap_return;

assign zext_ln68_25_fu_4724_p1 = add_ln68_24_reg_9496;

assign zext_ln68_26_fu_3097_p1 = trunc_ln93_13_cast_abs_r_fu_1298_ap_return;

assign zext_ln68_27_fu_4741_p1 = add_ln68_26_reg_9521;

assign zext_ln68_29_fu_3168_p1 = trunc_ln93_14_cast_abs_r_fu_1313_ap_return;

assign zext_ln68_2_fu_2245_p1 = trunc_ln93_1_cast_abs_r_fu_1118_ap_return;

assign zext_ln68_30_fu_4758_p1 = add_ln68_28_reg_9546;

assign zext_ln68_32_fu_3239_p1 = trunc_ln93_15_cast_abs_r_fu_1328_ap_return;

assign zext_ln68_33_fu_4775_p1 = add_ln68_30_reg_9571;

assign zext_ln68_34_fu_4795_p1 = trunc_ln93_16_cast_reg_9601;

assign zext_ln68_36_fu_4804_p1 = add_ln68_32_fu_4798_p2;

assign zext_ln68_37_fu_3367_p1 = trunc_ln93_17_cast_abs_r_fu_1358_ap_return;

assign zext_ln68_38_fu_4822_p1 = add_ln68_34_reg_9626;

assign zext_ln68_39_fu_3438_p1 = trunc_ln93_18_cast_abs_r_fu_1373_ap_return;

assign zext_ln68_3_fu_4537_p1 = add_ln68_2_reg_9221;

assign zext_ln68_40_fu_6639_p1 = shl_ln107_1_fu_6632_p3;

assign zext_ln68_41_fu_4839_p1 = add_ln68_36_reg_9651;

assign zext_ln68_42_fu_3509_p1 = trunc_ln93_19_cast_abs_r_fu_1388_ap_return;

assign zext_ln68_43_fu_4856_p1 = add_ln68_38_reg_9676;

assign zext_ln68_44_fu_3580_p1 = trunc_ln93_20_cast_abs_r_fu_1403_ap_return;

assign zext_ln68_45_fu_4873_p1 = add_ln68_40_reg_9701;

assign zext_ln68_46_fu_3651_p1 = trunc_ln93_21_cast_abs_r_fu_1418_ap_return;

assign zext_ln68_47_fu_4890_p1 = add_ln68_42_reg_9726;

assign zext_ln68_48_fu_3722_p1 = trunc_ln93_22_cast_abs_r_fu_1433_ap_return;

assign zext_ln68_49_fu_4907_p1 = add_ln68_44_reg_9751;

assign zext_ln68_4_fu_2316_p1 = trunc_ln93_2_cast_abs_r_fu_1133_ap_return;

assign zext_ln68_50_fu_3793_p1 = trunc_ln93_23_cast_abs_r_fu_1448_ap_return;

assign zext_ln68_51_fu_4924_p1 = add_ln68_46_reg_9776;

assign zext_ln68_52_fu_3864_p1 = trunc_ln93_24_cast_abs_r_fu_1463_ap_return;

assign zext_ln68_54_fu_4941_p1 = add_ln68_48_reg_9801;

assign zext_ln68_55_fu_3935_p1 = trunc_ln93_25_cast_abs_r_fu_1478_ap_return;

assign zext_ln68_57_fu_4958_p1 = add_ln68_50_reg_9826;

assign zext_ln68_58_fu_4006_p1 = trunc_ln93_26_cast_abs_r_fu_1493_ap_return;

assign zext_ln68_59_fu_4975_p1 = add_ln68_52_reg_9851;

assign zext_ln68_5_fu_4554_p1 = add_ln68_4_reg_9246;

assign zext_ln68_61_fu_4077_p1 = trunc_ln93_27_cast_abs_r_fu_1508_ap_return;

assign zext_ln68_62_fu_4992_p1 = add_ln68_54_reg_9876;

assign zext_ln68_65_fu_6663_p1 = shl_ln107_2_fu_6656_p3;

assign zext_ln68_6_fu_2387_p1 = trunc_ln93_3_cast_abs_r_fu_1148_ap_return;

assign zext_ln68_7_fu_4571_p1 = add_ln68_6_reg_9271;

assign zext_ln68_8_fu_2458_p1 = trunc_ln93_4_cast_abs_r_fu_1163_ap_return;

assign zext_ln68_9_fu_4588_p1 = add_ln68_8_reg_9296;

assign zext_ln68_fu_2174_p1 = trunc_ln93_cast_abs_r_fu_1103_ap_return;

assign zext_ln92_10_fu_2472_p1 = trunc_ln92_6_fu_2468_p1;

assign zext_ln92_12_fu_2543_p1 = trunc_ln92_7_fu_2539_p1;

assign zext_ln92_14_fu_2614_p1 = trunc_ln92_8_fu_2610_p1;

assign zext_ln92_16_fu_2685_p1 = trunc_ln92_9_fu_2681_p1;

assign zext_ln92_18_fu_2756_p1 = trunc_ln92_10_fu_2752_p1;

assign zext_ln92_1_fu_2089_p1 = trunc_ln92_1_fu_2081_p1;

assign zext_ln92_20_fu_2827_p1 = trunc_ln92_11_fu_2823_p1;

assign zext_ln92_22_fu_2898_p1 = trunc_ln92_12_fu_2894_p1;

assign zext_ln92_24_fu_2969_p1 = trunc_ln92_13_fu_2965_p1;

assign zext_ln92_26_fu_3040_p1 = trunc_ln92_14_fu_3036_p1;

assign zext_ln92_27_fu_6570_p1 = shl_ln107_fu_6565_p2;

assign zext_ln92_28_fu_3111_p1 = trunc_ln92_15_fu_3107_p1;

assign zext_ln92_2_fu_2188_p1 = trunc_ln92_2_fu_2184_p1;

assign zext_ln92_30_fu_3182_p1 = trunc_ln92_16_fu_3178_p1;

assign zext_ln92_32_fu_3253_p1 = trunc_ln92_17_fu_3249_p1;

assign zext_ln92_34_fu_3310_p1 = trunc_ln92_18_fu_3306_p1;

assign zext_ln92_36_fu_3381_p1 = trunc_ln92_19_fu_3377_p1;

assign zext_ln92_38_fu_3452_p1 = trunc_ln92_20_fu_3448_p1;

assign zext_ln92_40_fu_3523_p1 = trunc_ln92_21_fu_3519_p1;

assign zext_ln92_42_fu_3594_p1 = trunc_ln92_22_fu_3590_p1;

assign zext_ln92_44_fu_3665_p1 = trunc_ln92_23_fu_3661_p1;

assign zext_ln92_46_fu_3736_p1 = trunc_ln92_24_fu_3732_p1;

assign zext_ln92_48_fu_3807_p1 = trunc_ln92_25_fu_3803_p1;

assign zext_ln92_4_fu_2259_p1 = trunc_ln92_3_fu_2255_p1;

assign zext_ln92_50_fu_3878_p1 = trunc_ln92_26_fu_3874_p1;

assign zext_ln92_52_fu_3949_p1 = trunc_ln92_27_fu_3945_p1;

assign zext_ln92_53_fu_4020_p1 = trunc_ln92_28_fu_4016_p1;

assign zext_ln92_6_fu_2330_p1 = trunc_ln92_4_fu_2326_p1;

assign zext_ln92_8_fu_2401_p1 = trunc_ln92_5_fu_2397_p1;

assign zext_ln92_fu_2085_p1 = trunc_ln92_fu_2077_p1;

assign zext_ln93_10_fu_2351_p1 = tmp_18_fu_2341_p4;

assign zext_ln93_11_fu_2383_p1 = trunc_ln92_6_cast_abs_r_fu_1138_ap_return;

assign zext_ln93_12_fu_4568_p1 = trunc_ln92_7_cast_reg_9261;

assign zext_ln93_13_fu_2422_p1 = tmp_20_fu_2412_p4;

assign zext_ln93_14_fu_2454_p1 = trunc_ln92_8_cast_abs_r_fu_1153_ap_return;

assign zext_ln93_15_fu_4585_p1 = trunc_ln92_9_cast_reg_9286;

assign zext_ln93_16_fu_2493_p1 = tmp_22_fu_2483_p4;

assign zext_ln93_17_fu_2525_p1 = trunc_ln92_10_cast_abs_r_fu_1168_ap_return;

assign zext_ln93_18_fu_4602_p1 = trunc_ln92_11_cast_reg_9311;

assign zext_ln93_19_fu_2564_p1 = tmp_24_fu_2554_p4;

assign zext_ln93_1_fu_2124_p1 = tmp_11_fu_2110_p4;

assign zext_ln93_20_fu_2596_p1 = trunc_ln92_12_cast_abs_r_fu_1183_ap_return;

assign zext_ln93_21_fu_4619_p1 = trunc_ln92_13_cast_reg_9336;

assign zext_ln93_22_fu_2635_p1 = tmp_26_fu_2625_p4;

assign zext_ln93_23_fu_2667_p1 = trunc_ln92_14_cast_abs_r_fu_1198_ap_return;

assign zext_ln93_24_fu_4636_p1 = trunc_ln92_15_cast_reg_9361;

assign zext_ln93_25_fu_2706_p1 = tmp_28_fu_2696_p4;

assign zext_ln93_26_fu_2738_p1 = trunc_ln92_16_cast_abs_r_fu_1213_ap_return;

assign zext_ln93_27_fu_4653_p1 = trunc_ln92_17_cast_reg_9386;

assign zext_ln93_28_fu_2777_p1 = tmp_30_fu_2767_p4;

assign zext_ln93_29_fu_2809_p1 = trunc_ln92_18_cast_abs_r_fu_1228_ap_return;

assign zext_ln93_2_fu_2170_p1 = trunc_ln92_cast_abs_r_fu_1093_ap_return;

assign zext_ln93_30_fu_4670_p1 = trunc_ln92_19_cast_reg_9411;

assign zext_ln93_31_fu_2848_p1 = tmp_32_fu_2838_p4;

assign zext_ln93_32_fu_2880_p1 = trunc_ln92_20_cast_abs_r_fu_1243_ap_return;

assign zext_ln93_33_fu_4687_p1 = trunc_ln92_21_cast_reg_9436;

assign zext_ln93_34_fu_2919_p1 = tmp_34_fu_2909_p4;

assign zext_ln93_35_fu_2951_p1 = trunc_ln92_22_cast_abs_r_fu_1258_ap_return;

assign zext_ln93_36_fu_4704_p1 = trunc_ln92_23_cast_reg_9461;

assign zext_ln93_37_fu_2990_p1 = tmp_36_fu_2980_p4;

assign zext_ln93_38_fu_3022_p1 = trunc_ln92_24_cast_abs_r_fu_1273_ap_return;

assign zext_ln93_39_fu_4721_p1 = trunc_ln92_25_cast_reg_9486;

assign zext_ln93_3_fu_4517_p1 = trunc_ln92_1_cast_reg_9186;

assign zext_ln93_40_fu_3061_p1 = tmp_38_fu_3051_p4;

assign zext_ln93_41_fu_3093_p1 = trunc_ln92_26_cast_abs_r_fu_1288_ap_return;

assign zext_ln93_42_fu_4738_p1 = trunc_ln92_27_cast_reg_9511;

assign zext_ln93_43_fu_3132_p1 = tmp_40_fu_3122_p4;

assign zext_ln93_44_fu_3164_p1 = trunc_ln92_28_cast_abs_r_fu_1303_ap_return;

assign zext_ln93_45_fu_4755_p1 = trunc_ln92_29_cast_reg_9536;

assign zext_ln93_46_fu_3203_p1 = tmp_42_fu_3193_p4;

assign zext_ln93_47_fu_3235_p1 = trunc_ln92_30_cast_abs_r_fu_1318_ap_return;

assign zext_ln93_48_fu_4772_p1 = trunc_ln92_31_cast_reg_9561;

assign zext_ln93_49_fu_3274_p1 = tmp_44_fu_3264_p4;

assign zext_ln93_4_fu_2209_p1 = tmp_14_fu_2199_p4;

assign zext_ln93_50_fu_4789_p1 = trunc_ln92_32_cast_reg_9581;

assign zext_ln93_51_fu_4792_p1 = trunc_ln92_33_cast_reg_9591;

assign zext_ln93_52_fu_3331_p1 = tmp_46_fu_3321_p4;

assign zext_ln93_53_fu_3363_p1 = trunc_ln92_34_cast_abs_r_fu_1348_ap_return;

assign zext_ln93_54_fu_4819_p1 = trunc_ln92_35_cast_reg_9616;

assign zext_ln93_55_fu_3402_p1 = tmp_48_fu_3392_p4;

assign zext_ln93_56_fu_3434_p1 = trunc_ln92_36_cast_abs_r_fu_1363_ap_return;

assign zext_ln93_57_fu_4836_p1 = trunc_ln92_37_cast_reg_9641;

assign zext_ln93_58_fu_3473_p1 = tmp_50_fu_3463_p4;

assign zext_ln93_59_fu_3505_p1 = trunc_ln92_38_cast_abs_r_fu_1378_ap_return;

assign zext_ln93_5_fu_2241_p1 = trunc_ln92_2_cast_abs_r_fu_1108_ap_return;

assign zext_ln93_60_fu_4853_p1 = trunc_ln92_39_cast_reg_9666;

assign zext_ln93_61_fu_3544_p1 = tmp_52_fu_3534_p4;

assign zext_ln93_62_fu_3576_p1 = trunc_ln92_40_cast_abs_r_fu_1393_ap_return;

assign zext_ln93_63_fu_4870_p1 = trunc_ln92_41_cast_reg_9691;

assign zext_ln93_64_fu_3615_p1 = tmp_54_fu_3605_p4;

assign zext_ln93_65_fu_3647_p1 = trunc_ln92_42_cast_abs_r_fu_1408_ap_return;

assign zext_ln93_66_fu_4887_p1 = trunc_ln92_43_cast_reg_9716;

assign zext_ln93_67_fu_3686_p1 = tmp_56_fu_3676_p4;

assign zext_ln93_68_fu_3718_p1 = trunc_ln92_44_cast_abs_r_fu_1423_ap_return;

assign zext_ln93_69_fu_4904_p1 = trunc_ln92_45_cast_reg_9741;

assign zext_ln93_6_fu_4534_p1 = trunc_ln92_3_cast_reg_9211;

assign zext_ln93_70_fu_3757_p1 = tmp_58_fu_3747_p4;

assign zext_ln93_71_fu_3789_p1 = trunc_ln92_46_cast_abs_r_fu_1438_ap_return;

assign zext_ln93_72_fu_4921_p1 = trunc_ln92_47_cast_reg_9766;

assign zext_ln93_73_fu_3828_p1 = tmp_60_fu_3818_p4;

assign zext_ln93_74_fu_3860_p1 = trunc_ln92_48_cast_abs_r_fu_1453_ap_return;

assign zext_ln93_75_fu_4938_p1 = trunc_ln92_49_cast_reg_9791;

assign zext_ln93_76_fu_3899_p1 = tmp_62_fu_3889_p4;

assign zext_ln93_77_fu_3931_p1 = trunc_ln92_50_cast_abs_r_fu_1468_ap_return;

assign zext_ln93_78_fu_4955_p1 = trunc_ln92_51_cast_reg_9816;

assign zext_ln93_79_fu_3970_p1 = tmp_64_fu_3960_p4;

assign zext_ln93_7_fu_2280_p1 = tmp_16_fu_2270_p4;

assign zext_ln93_80_fu_4002_p1 = trunc_ln92_52_cast_abs_r_fu_1483_ap_return;

assign zext_ln93_81_fu_4972_p1 = trunc_ln92_53_cast_reg_9841;

assign zext_ln93_82_fu_4041_p1 = tmp_66_fu_4031_p4;

assign zext_ln93_83_fu_4073_p1 = trunc_ln92_54_cast_abs_r_fu_1498_ap_return;

assign zext_ln93_84_fu_4989_p1 = trunc_ln92_55_cast_reg_9866;

assign zext_ln93_8_fu_2312_p1 = trunc_ln92_4_cast_abs_r_fu_1123_ap_return;

assign zext_ln93_9_fu_4551_p1 = trunc_ln92_5_cast_reg_9236;

assign zext_ln93_fu_2120_p1 = tmp_10_fu_2100_p4;

assign zext_ln94_10_fu_2798_p1 = tmp_31_fu_2788_p4;

assign zext_ln94_11_fu_2869_p1 = tmp_33_fu_2859_p4;

assign zext_ln94_12_fu_2940_p1 = tmp_35_fu_2930_p4;

assign zext_ln94_13_fu_3011_p1 = tmp_37_fu_3001_p4;

assign zext_ln94_14_fu_3082_p1 = tmp_39_fu_3072_p4;

assign zext_ln94_15_fu_3153_p1 = tmp_41_fu_3143_p4;

assign zext_ln94_16_fu_3224_p1 = tmp_43_fu_3214_p4;

assign zext_ln94_17_fu_3295_p1 = tmp_45_fu_3285_p4;

assign zext_ln94_18_fu_3352_p1 = tmp_47_fu_3342_p4;

assign zext_ln94_19_fu_3423_p1 = tmp_49_fu_3413_p4;

assign zext_ln94_1_fu_2159_p1 = tmp_13_fu_2145_p4;

assign zext_ln94_20_fu_3494_p1 = tmp_51_fu_3484_p4;

assign zext_ln94_21_fu_3565_p1 = tmp_53_fu_3555_p4;

assign zext_ln94_22_fu_3636_p1 = tmp_55_fu_3626_p4;

assign zext_ln94_23_fu_3707_p1 = tmp_57_fu_3697_p4;

assign zext_ln94_24_fu_3778_p1 = tmp_59_fu_3768_p4;

assign zext_ln94_25_fu_3849_p1 = tmp_61_fu_3839_p4;

assign zext_ln94_26_fu_3920_p1 = tmp_63_fu_3910_p4;

assign zext_ln94_27_fu_3991_p1 = tmp_65_fu_3981_p4;

assign zext_ln94_28_fu_4062_p1 = tmp_67_fu_4052_p4;

assign zext_ln94_2_fu_2230_p1 = tmp_15_fu_2220_p4;

assign zext_ln94_3_fu_2301_p1 = tmp_17_fu_2291_p4;

assign zext_ln94_4_fu_2372_p1 = tmp_19_fu_2362_p4;

assign zext_ln94_5_fu_2443_p1 = tmp_21_fu_2433_p4;

assign zext_ln94_6_fu_2514_p1 = tmp_23_fu_2504_p4;

assign zext_ln94_7_fu_2585_p1 = tmp_25_fu_2575_p4;

assign zext_ln94_8_fu_2656_p1 = tmp_27_fu_2646_p4;

assign zext_ln94_9_fu_2727_p1 = tmp_29_fu_2717_p4;

assign zext_ln94_fu_2155_p1 = tmp_12_fu_2135_p4;

always @ (posedge ap_clk) begin
    add_ln108_reg_10945[0] <= 1'b0;
    weight_sum_reg_11065[0] <= 1'b0;
    zext_ln64_reg_11070[0] <= 1'b0;
    zext_ln64_reg_11070[31:22] <= 10'b0000000000;
    or_ln_reg_11153[1] <= 1'b0;
    px_sum_1_reg_11218[0] <= 1'b0;
    px_sum_1_reg_11218_pp0_iter14_reg[0] <= 1'b0;
    px_sum_1_reg_11218_pp0_iter15_reg[0] <= 1'b0;
    px_sum_1_reg_11218_pp0_iter16_reg[0] <= 1'b0;
    px_sum_1_reg_11218_pp0_iter17_reg[0] <= 1'b0;
    px_sum_1_reg_11218_pp0_iter18_reg[0] <= 1'b0;
    px_sum_1_reg_11218_pp0_iter19_reg[0] <= 1'b0;
    px_sum_1_reg_11218_pp0_iter20_reg[0] <= 1'b0;
    px_sum_1_reg_11218_pp0_iter21_reg[0] <= 1'b0;
    px_sum_1_reg_11218_pp0_iter22_reg[0] <= 1'b0;
    px_sum_1_reg_11218_pp0_iter23_reg[0] <= 1'b0;
    px_sum_1_reg_11218_pp0_iter24_reg[0] <= 1'b0;
    px_sum_1_reg_11218_pp0_iter25_reg[0] <= 1'b0;
    px_sum_1_reg_11218_pp0_iter26_reg[0] <= 1'b0;
    px_sum_3_reg_11230[0] <= 1'b0;
    px_sum_3_reg_11230_pp0_iter14_reg[0] <= 1'b0;
    px_sum_3_reg_11230_pp0_iter15_reg[0] <= 1'b0;
    px_sum_3_reg_11230_pp0_iter16_reg[0] <= 1'b0;
    px_sum_3_reg_11230_pp0_iter17_reg[0] <= 1'b0;
    px_sum_3_reg_11230_pp0_iter18_reg[0] <= 1'b0;
    px_sum_3_reg_11230_pp0_iter19_reg[0] <= 1'b0;
    px_sum_3_reg_11230_pp0_iter20_reg[0] <= 1'b0;
    px_sum_3_reg_11230_pp0_iter21_reg[0] <= 1'b0;
    px_sum_3_reg_11230_pp0_iter22_reg[0] <= 1'b0;
    px_sum_3_reg_11230_pp0_iter23_reg[0] <= 1'b0;
    px_sum_3_reg_11230_pp0_iter24_reg[0] <= 1'b0;
    px_sum_3_reg_11230_pp0_iter25_reg[0] <= 1'b0;
    px_sum_3_reg_11230_pp0_iter26_reg[0] <= 1'b0;
    px_sum_5_reg_11237[0] <= 1'b0;
    px_sum_5_reg_11237_pp0_iter14_reg[0] <= 1'b0;
    px_sum_5_reg_11237_pp0_iter15_reg[0] <= 1'b0;
    px_sum_5_reg_11237_pp0_iter16_reg[0] <= 1'b0;
    px_sum_5_reg_11237_pp0_iter17_reg[0] <= 1'b0;
    px_sum_5_reg_11237_pp0_iter18_reg[0] <= 1'b0;
    px_sum_5_reg_11237_pp0_iter19_reg[0] <= 1'b0;
    px_sum_5_reg_11237_pp0_iter20_reg[0] <= 1'b0;
    px_sum_5_reg_11237_pp0_iter21_reg[0] <= 1'b0;
    px_sum_5_reg_11237_pp0_iter22_reg[0] <= 1'b0;
    px_sum_5_reg_11237_pp0_iter23_reg[0] <= 1'b0;
    px_sum_5_reg_11237_pp0_iter24_reg[0] <= 1'b0;
    px_sum_5_reg_11237_pp0_iter25_reg[0] <= 1'b0;
    px_sum_5_reg_11237_pp0_iter26_reg[0] <= 1'b0;
    zext_ln65_1_reg_11249[0] <= 1'b0;
    zext_ln65_1_reg_11249[31:30] <= 2'b00;
    zext_ln65_3_reg_11272[0] <= 1'b0;
    zext_ln65_3_reg_11272[31:30] <= 2'b00;
    zext_ln65_5_reg_11295[0] <= 1'b0;
    zext_ln65_5_reg_11295[31:30] <= 2'b00;
    or_ln1_reg_11323[1] <= 1'b0;
    or_ln115_1_reg_11348[1] <= 1'b0;
    or_ln115_2_reg_11373[1] <= 1'b0;
end

endmodule //bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop
