umaxtostr DUM,lea|rcx|rsi|+|const_0|	|mov|byte|ptr|rsi|+|const_0|0|	|movabs|rsi|const_4|	|nop|word|ptr|rax|+|rax|	|mov|rax|rdi|	|sub|rcx|1|	|mul|rsi|	|shr|rdx|3|	|lea|rax|rdx|+|rdx*4|	|add|rax|rax|	|sub|rdi|rax|	|add|edi|const_1|	|test|rdx|rdx|	|mov|byte|ptr|rcx|dil|	|mov|rdi|rdx|	|jne|const_7|	|mov|rax|rdi|	|sub|rcx|1|	|mul|rsi|	|shr|rdx|3|	|lea|rax|rdx|+|rdx*4|	|add|rax|rax|	|sub|rdi|rax|	|add|edi|const_1|	|test|rdx|rdx|	|mov|byte|ptr|rcx|dil|	|mov|rdi|rdx|	|jne|const_7|	|mov|rax|rcx|	|ret|	|CONS|<Bool|__eq__|reg_rsi|const_6|>	|<Bool|__le__|__sub__|__add__|const_0|reg_rsi|const_5|const_2|>	|<Bool|__eq__|__sub__|__add__|const_0|reg_rsi|const_5|const_2|>	|<Bool|__eq__|LShR|Extract|127|64|__mul__|ZeroExt|64|reg_rdi|const_4|const_8|const_3|>	,DUM
umaxtostr DUM,lea|rcx|rsi|+|const_0|	|mov|byte|ptr|rsi|+|const_0|0|	|movabs|rsi|const_4|	|nop|word|ptr|rax|+|rax|	|mov|rax|rdi|	|sub|rcx|1|	|mul|rsi|	|shr|rdx|3|	|lea|rax|rdx|+|rdx*4|	|add|rax|rax|	|sub|rdi|rax|	|add|edi|const_1|	|test|rdx|rdx|	|mov|byte|ptr|rcx|dil|	|mov|rdi|rdx|	|jne|const_7|	|mov|rax|rdi|	|sub|rcx|1|	|mul|rsi|	|shr|rdx|3|	|lea|rax|rdx|+|rdx*4|	|add|rax|rax|	|sub|rdi|rax|	|add|edi|const_1|	|test|rdx|rdx|	|mov|byte|ptr|rcx|dil|	|mov|rdi|rdx|	|jne|const_7|	|mov|rax|rdi|	|sub|rcx|1|	|mul|rsi|	|shr|rdx|3|	|lea|rax|rdx|+|rdx*4|	|add|rax|rax|	|sub|rdi|rax|	|add|edi|const_1|	|test|rdx|rdx|	|mov|byte|ptr|rcx|dil|	|mov|rdi|rdx|	|jne|const_7|	|CONS|<Bool|__eq__|reg_rsi|const_6|>	|<Bool|Not|__eq__|Extract|127|67|__mul__|const_4|Concat|const_3|reg_rdi|const_3|>	|<Bool|__le__|__sub__|__add__|const_10|reg_rsi|const_5|const_9|>	|<Bool|__eq__|__sub__|__add__|const_10|reg_rsi|const_5|const_9|>	|<Bool|__eq__|LShR|Extract|127|64|__mul__|ZeroExt|64|Concat|0|Extract|127|67|__mul__|<...>|<...>|const_4|const_8|const_3|>	,DUM
umaxtostr DUM,lea|rcx|rsi|+|const_0|	|mov|byte|ptr|rsi|+|const_0|0|	|movabs|rsi|const_4|	|nop|word|ptr|rax|+|rax|	|mov|rax|rdi|	|sub|rcx|1|	|mul|rsi|	|shr|rdx|3|	|lea|rax|rdx|+|rdx*4|	|add|rax|rax|	|sub|rdi|rax|	|add|edi|const_1|	|test|rdx|rdx|	|mov|byte|ptr|rcx|dil|	|mov|rdi|rdx|	|jne|const_7|	|mov|rax|rdi|	|sub|rcx|1|	|mul|rsi|	|shr|rdx|3|	|lea|rax|rdx|+|rdx*4|	|add|rax|rax|	|sub|rdi|rax|	|add|edi|const_1|	|test|rdx|rdx|	|mov|byte|ptr|rcx|dil|	|mov|rdi|rdx|	|jne|const_7|	|mov|rax|rdi|	|sub|rcx|1|	|mul|rsi|	|shr|rdx|3|	|lea|rax|rdx|+|rdx*4|	|add|rax|rax|	|sub|rdi|rax|	|add|edi|const_1|	|test|rdx|rdx|	|mov|byte|ptr|rcx|dil|	|mov|rdi|rdx|	|jne|const_7|	|CONS|<Bool|__eq__|reg_rsi|const_6|>	|<Bool|Not|__eq__|Extract|127|67|__mul__|const_4|Concat|const_3|reg_rdi|const_3|>	|<Bool|__le__|__sub__|__add__|const_10|reg_rsi|const_5|const_9|>	|<Bool|__eq__|__sub__|__add__|const_10|reg_rsi|const_5|const_9|>	|<Bool|__ne__|LShR|Extract|127|64|__mul__|ZeroExt|64|Concat|0|Extract|127|67|__mul__|<...>|<...>|const_4|const_8|const_3|>	,DUM
