

================================================================
== Vitis HLS Report for 'rgbToGrayscale'
================================================================
* Date:           Thu Nov 17 00:27:29 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        edge_detect_vitishls
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   786595|   786595|  3.933 ms|  3.933 ms|  786596|  786596|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                                     |                                                           |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                               Instance                              |                           Module                          |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_82  |rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2  |   786524|   786524|  3.933 ms|  3.933 ms|  786524|  786524|       no|
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|       2|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        0|     6|     8708|   19562|    0|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|     198|    -|
|Register         |        -|     -|      141|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     6|     8849|   19762|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|    ~0|       ~0|       2|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+-------+-----+
    |                               Instance                              |                           Module                          | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+-------+-----+
    |control_s_axi_U                                                      |control_s_axi                                              |        0|   0|   176|    296|    0|
    |gmem_m_axi_U                                                         |gmem_m_axi                                                 |        0|   0|  4565|   8069|    0|
    |grp_rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_82  |rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2  |        0|   6|  3967|  11197|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                                |                                                           |        0|   6|  8708|  19562|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  86|         73|    1|         73|
    |ap_done        |   2|          2|    1|          2|
    |gmem_ARVALID   |   2|          2|    1|          2|
    |gmem_AWADDR    |  64|          3|   64|        192|
    |gmem_AWLEN     |  32|          3|   32|         96|
    |gmem_AWVALID   |   2|          3|    1|          3|
    |gmem_BREADY    |   2|          3|    1|          3|
    |gmem_RREADY    |   2|          2|    1|          2|
    |gmem_WVALID    |   2|          2|    1|          2|
    |gmem_blk_n_AW  |   2|          2|    1|          2|
    |gmem_blk_n_B   |   2|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 198|         97|  105|        379|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                       | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                         |  72|   0|   72|          0|
    |ap_done_reg                                                                       |   1|   0|    1|          0|
    |ap_rst_n_inv                                                                      |   1|   0|    1|          0|
    |ap_rst_reg_1                                                                      |   1|   0|    1|          0|
    |ap_rst_reg_2                                                                      |   1|   0|    1|          0|
    |grp_rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_82_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln169_reg_135                                                               |   6|   0|    6|          0|
    |trunc_ln_reg_119                                                                  |  58|   0|   58|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                             | 141|   0|  141|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |  Source Object |    C Type    |
+-----------------------+-----+-----+---------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|         control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  rgbToGrayscale|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  rgbToGrayscale|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  rgbToGrayscale|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|            gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|            gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|            gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|            gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|            gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|            gmem|       pointer|
+-----------------------+-----+-----+---------------+----------------+--------------+

