-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity des_dec is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r : IN STD_LOGIC_VECTOR (63 downto 0);
    key : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of des_dec is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "des_dec,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a35tl-cpg236-2L,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.909000,HLS_SYN_LAT=5557,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=0,HLS_SYN_FF=1296,HLS_SYN_LUT=1687,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (27 downto 0) := "0000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (27 downto 0) := "0000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (27 downto 0) := "0000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (27 downto 0) := "0000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (27 downto 0) := "0000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (27 downto 0) := "0000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (27 downto 0) := "0001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (27 downto 0) := "0010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (27 downto 0) := "0100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (27 downto 0) := "1000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_2A : STD_LOGIC_VECTOR (5 downto 0) := "101010";
    constant ap_const_lv6_2B : STD_LOGIC_VECTOR (5 downto 0) := "101011";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv48_840000000000 : STD_LOGIC_VECTOR (47 downto 0) := "100001000000000000000000000000000000000000000000";
    constant ap_const_lv47_780000000000 : STD_LOGIC_VECTOR (46 downto 0) := "11110000000000000000000000000000000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal IP_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal IP_ce0 : STD_LOGIC;
    signal IP_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal PC1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal PC1_ce0 : STD_LOGIC;
    signal PC1_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal PC2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal PC2_ce0 : STD_LOGIC;
    signal PC2_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal E_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal E_ce0 : STD_LOGIC;
    signal E_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal S_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal S_ce0 : STD_LOGIC;
    signal S_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal P_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal P_ce0 : STD_LOGIC;
    signal P_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal PI_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal PI_ce0 : STD_LOGIC;
    signal PI_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_506_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_348 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal reg_359 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal reg_383 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal reg_427 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal reg_473 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal reg_484 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_fu_740_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal reg_751 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal reg_775 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal trunc_ln174_1_fu_920_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln174_1_reg_1479 : STD_LOGIC_VECTOR (62 downto 0);
    signal L_reg_1484 : STD_LOGIC_VECTOR (31 downto 0);
    signal R_fu_934_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal R_reg_1489 : STD_LOGIC_VECTOR (31 downto 0);
    signal init_perm_res_fu_947_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln184_1_fu_959_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln184_1_reg_1507 : STD_LOGIC_VECTOR (62 downto 0);
    signal permuted_choice_1_fu_1001_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal empty_11_reg_1543 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal empty_12_reg_1548 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal empty_14_reg_1553 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal sub_key_addr_reg_1561 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_9_fu_1137_p3 : STD_LOGIC_VECTOR (55 downto 0);
    signal tmp_9_reg_1566 : STD_LOGIC_VECTOR (55 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal trunc_ln218_1_fu_1150_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln218_1_reg_1579 : STD_LOGIC_VECTOR (62 downto 0);
    signal or_ln_fu_1163_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal pre_output_fu_1170_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal pre_output_reg_1592 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_input_fu_1201_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal xor_ln232_fu_1225_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal xor_ln232_reg_1615 : STD_LOGIC_VECTOR (46 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal xor_ln232_1_fu_1231_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal xor_ln232_1_reg_1620 : STD_LOGIC_VECTOR (47 downto 0);
    signal trunc_ln240_fu_1237_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln240_reg_1628 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln240_fu_1254_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln240_reg_1633 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln240_1_fu_1265_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln240_1_reg_1638 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln240_5_fu_1276_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln240_5_reg_1643 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln240_fu_1281_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln240_reg_1648 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln240_1_fu_889_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal lshr_ln240_1_reg_1653 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal trunc_ln254_1_fu_1410_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln254_1_reg_1673 : STD_LOGIC_VECTOR (30 downto 0);
    signal R_1_fu_1414_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_function_res_fu_1429_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal trunc_ln270_1_fu_1441_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln270_1_reg_1696 : STD_LOGIC_VECTOR (62 downto 0);
    signal inv_init_perm_res_fu_1454_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal sub_key_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_key_ce0 : STD_LOGIC;
    signal sub_key_we0 : STD_LOGIC;
    signal sub_key_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal init_perm_res_0_reg_315 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_0_reg_326 : STD_LOGIC_VECTOR (6 downto 0);
    signal permuted_choice_1_0_reg_337 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_i_2_phi_fu_363_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_key_load_1_reg_371 : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_reg_394 : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_reg_404 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_3_reg_415 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_1_reg_439 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_2_reg_450 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal f_function_res_0_reg_462 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_init_perm_res_0_reg_495 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln174_1_fu_915_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln184_1_fu_954_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln214_fu_1132_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln218_fu_1145_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln229_fu_1178_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln232_fu_1183_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln246_3_fu_1383_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln254_fu_1405_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln270_1_fu_1436_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal C_1_fu_182 : STD_LOGIC_VECTOR (27 downto 0);
    signal C_2_fu_1042_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_17_fu_1022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal C_3_fu_1094_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal D_fu_186 : STD_LOGIC_VECTOR (27 downto 0);
    signal D_1_fu_973_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal D_2_fu_1064_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal D_3_fu_1114_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal s_output_1_fu_190 : STD_LOGIC_VECTOR (31 downto 0);
    signal s_output_fu_1392_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_506_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln246_1_fu_1360_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln246_2_fu_1365_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_506_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln246_fu_1351_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln246_fu_1378_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_740_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln240_fu_1249_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_740_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln184_2_fu_987_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln240_2_fu_1260_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_862_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_862_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_868_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_868_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln174_fu_938_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln184_fu_992_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln218_1_fu_1154_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal zext_ln229_1_fu_1188_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln240_4_fu_1285_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln254_1_fu_1420_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln270_fu_1445_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln240_fu_1290_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln240_6_fu_1296_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln240_3_fu_1301_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal and_ln243_fu_1330_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal zext_ln243_fu_1336_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal grp_fu_868_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln174_fu_943_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln184_fu_997_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_13_fu_1013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_15_fu_1017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln203_fu_1028_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_3_fu_1032_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln204_fu_1050_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_s_fu_1054_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln197_fu_1090_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_2_fu_1082_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln198_fu_1110_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_4_fu_1102_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln218_1_fu_1154_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln218_fu_1159_p0 : STD_LOGIC_VECTOR (55 downto 0);
    signal trunc_ln218_fu_1159_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln232_fu_1183_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln229_1_fu_1188_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln229_fu_1193_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln229_1_fu_1197_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln229_fu_1193_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln232_3_fu_1221_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal trunc_ln232_2_fu_1217_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal trunc_ln232_1_fu_1213_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal trunc_ln232_fu_1209_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal shl_ln_fu_1241_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln240_1_fu_1269_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln240_fu_1290_p0 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_5_fu_1308_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln240_1_fu_1305_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln243_fu_893_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal zext_ln243_fu_1336_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_6_fu_1321_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln241_fu_1315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_1341_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln243_1_fu_898_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal trunc_ln246_fu_1356_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln246_2_fu_1365_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_8_fu_1370_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln246_1_fu_1388_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln254_1_fu_1420_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln254_fu_1425_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln254_fu_1425_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln270_fu_1450_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (27 downto 0);

    component des_dec_IP IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component des_dec_PC1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component des_dec_PC2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component des_dec_E IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component des_dec_S IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component des_dec_P IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component des_dec_PI IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component des_dec_sub_key IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    IP_U : component des_dec_IP
    generic map (
        DataWidth => 7,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => IP_address0,
        ce0 => IP_ce0,
        q0 => IP_q0);

    PC1_U : component des_dec_PC1
    generic map (
        DataWidth => 6,
        AddressRange => 56,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => PC1_address0,
        ce0 => PC1_ce0,
        q0 => PC1_q0);

    PC2_U : component des_dec_PC2
    generic map (
        DataWidth => 6,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => PC2_address0,
        ce0 => PC2_ce0,
        q0 => PC2_q0);

    E_U : component des_dec_E
    generic map (
        DataWidth => 6,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => E_address0,
        ce0 => E_ce0,
        q0 => E_q0);

    S_U : component des_dec_S
    generic map (
        DataWidth => 4,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => S_address0,
        ce0 => S_ce0,
        q0 => S_q0);

    P_U : component des_dec_P
    generic map (
        DataWidth => 6,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => P_address0,
        ce0 => P_ce0,
        q0 => P_q0);

    PI_U : component des_dec_PI
    generic map (
        DataWidth => 7,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => PI_address0,
        ce0 => PI_ce0,
        q0 => PI_q0);

    sub_key_U : component des_dec_sub_key
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sub_key_address0,
        ce0 => sub_key_ce0,
        we0 => sub_key_we0,
        d0 => sub_key_load_1_reg_371,
        q0 => sub_key_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    C_1_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (empty_17_fu_1022_p2 = ap_const_lv1_1))) then 
                C_1_fu_182 <= C_3_fu_1094_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (empty_17_fu_1022_p2 = ap_const_lv1_0))) then 
                C_1_fu_182 <= C_2_fu_1042_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_fu_862_p2 = ap_const_lv1_1))) then 
                C_1_fu_182 <= permuted_choice_1_0_reg_337(55 downto 28);
            end if; 
        end if;
    end process;

    D_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (empty_17_fu_1022_p2 = ap_const_lv1_1))) then 
                D_fu_186 <= D_3_fu_1114_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (empty_17_fu_1022_p2 = ap_const_lv1_0))) then 
                D_fu_186 <= D_2_fu_1064_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_fu_862_p2 = ap_const_lv1_1))) then 
                D_fu_186 <= D_1_fu_973_p1;
            end if; 
        end if;
    end process;

    L_0_reg_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_862_p2 = ap_const_lv1_1)) then
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    L_0_reg_404 <= L_reg_1484;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    L_0_reg_404 <= temp_reg_394;
                end if;
            end if; 
        end if;
    end process;

    f_function_res_0_reg_462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state18) and (grp_fu_862_p2 = ap_const_lv1_1))) then 
                f_function_res_0_reg_462 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                f_function_res_0_reg_462 <= f_function_res_fu_1429_p3;
            end if; 
        end if;
    end process;

    i_0_reg_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_0_reg_326 <= reg_427(7 - 1 downto 0);
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_reg_326 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    i_3_reg_415_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_862_p2 = ap_const_lv1_1)) then
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    i_3_reg_415 <= ap_const_lv5_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    i_3_reg_415 <= reg_348(5 - 1 downto 0);
                end if;
            end if; 
        end if;
    end process;

    init_perm_res_0_reg_315_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                init_perm_res_0_reg_315 <= init_perm_res_fu_947_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                init_perm_res_0_reg_315 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    inv_init_perm_res_0_reg_495_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                inv_init_perm_res_0_reg_495 <= inv_init_perm_res_fu_1454_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_fu_862_p2 = ap_const_lv1_1))) then 
                inv_init_perm_res_0_reg_495 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    j_1_reg_439_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                j_1_reg_439 <= reg_484(6 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_fu_862_p2 = ap_const_lv1_0))) then 
                j_1_reg_439 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    j_2_reg_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                j_2_reg_450 <= reg_359(4 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                j_2_reg_450 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    permuted_choice_1_0_reg_337_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                permuted_choice_1_0_reg_337 <= permuted_choice_1_fu_1001_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_fu_862_p2 = ap_const_lv1_1))) then 
                permuted_choice_1_0_reg_337 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    reg_348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                reg_348 <= reg_473;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_fu_862_p2 = ap_const_lv1_1))) then 
                reg_348 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                reg_348 <= grp_fu_506_p2(6 - 1 downto 0);
            end if; 
        end if;
    end process;

    reg_359_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_fu_862_p2 = ap_const_lv1_1))) then 
                reg_359 <= reg_427(5 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_fu_862_p2 = ap_const_lv1_1))) then 
                reg_359 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                reg_359 <= grp_fu_506_p2(5 - 1 downto 0);
            end if; 
        end if;
    end process;

    reg_383_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                reg_383 <= reg_473;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                reg_383 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                reg_383 <= grp_fu_506_p2(6 - 1 downto 0);
            end if; 
        end if;
    end process;

    reg_427_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                reg_427 <= s_input_fu_1201_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_fu_862_p2 = ap_const_lv1_0))) then 
                reg_427 <= ap_const_lv64_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                reg_427 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_506_p2),64));
            end if; 
        end if;
    end process;

    reg_473_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state18) and (grp_fu_862_p2 = ap_const_lv1_1))) then 
                reg_473 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                reg_473 <= reg_383;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                reg_473 <= grp_fu_506_p2(6 - 1 downto 0);
            end if; 
        end if;
    end process;

    reg_484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                reg_484 <= reg_427(7 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_fu_862_p2 = ap_const_lv1_1))) then 
                reg_484 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                reg_484 <= grp_fu_506_p2(7 - 1 downto 0);
            end if; 
        end if;
    end process;

    s_output_1_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                s_output_1_fu_190 <= s_output_fu_1392_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_fu_862_p2 = ap_const_lv1_1))) then 
                s_output_1_fu_190 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    sub_key_load_1_reg_371_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                sub_key_load_1_reg_371 <= or_ln_fu_1163_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                sub_key_load_1_reg_371 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    temp_reg_394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_862_p2 = ap_const_lv1_1)) then
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    temp_reg_394 <= R_reg_1489;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    temp_reg_394 <= R_1_fu_1414_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_fu_862_p2 = ap_const_lv1_1))) then
                L_reg_1484 <= init_perm_res_0_reg_315(63 downto 32);
                R_reg_1489 <= R_fu_934_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                empty_11_reg_1543 <= grp_fu_862_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                empty_12_reg_1548 <= grp_fu_862_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                empty_14_reg_1553 <= grp_fu_862_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                lshr_ln240_1_reg_1653 <= lshr_ln240_1_fu_889_p2;
                sext_ln240_reg_1648 <= sext_ln240_fu_1281_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_fu_862_p2 = ap_const_lv1_1))) then
                pre_output_reg_1592 <= pre_output_fu_1170_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then
                reg_751 <= grp_fu_740_p2(6 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state21) or ((ap_const_logic_1 = ap_CS_fsm_state18) and (grp_fu_862_p2 = ap_const_lv1_0)))) then
                reg_775 <= grp_fu_740_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state18) and (grp_fu_862_p2 = ap_const_lv1_0))) then
                    shl_ln240_reg_1633(3 downto 1) <= shl_ln240_fu_1254_p2(3 downto 1);
                trunc_ln240_reg_1628 <= trunc_ln240_fu_1237_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                sub_key_addr_reg_1561 <= zext_ln214_fu_1132_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                tmp_9_reg_1566 <= tmp_9_fu_1137_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_fu_862_p2 = ap_const_lv1_0))) then
                trunc_ln174_1_reg_1479 <= trunc_ln174_1_fu_920_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_fu_862_p2 = ap_const_lv1_0))) then
                trunc_ln184_1_reg_1507 <= trunc_ln184_1_fu_959_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_fu_862_p2 = ap_const_lv1_0))) then
                trunc_ln218_1_reg_1579 <= trunc_ln218_1_fu_1150_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state25) and (grp_fu_862_p2 = ap_const_lv1_0))) then
                trunc_ln254_1_reg_1673 <= trunc_ln254_1_fu_1410_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state27) and (grp_fu_862_p2 = ap_const_lv1_0))) then
                trunc_ln270_1_reg_1696 <= trunc_ln270_1_fu_1441_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                xor_ln232_1_reg_1620 <= xor_ln232_1_fu_1231_p2;
                xor_ln232_reg_1615 <= xor_ln232_fu_1225_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                    zext_ln240_1_reg_1638(3 downto 1) <= zext_ln240_1_fu_1265_p1(3 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                    zext_ln240_5_reg_1643(4 downto 2) <= zext_ln240_5_fu_1276_p1(4 downto 2);
            end if;
        end if;
    end process;
    shl_ln240_reg_1633(0) <= '0';
    zext_ln240_1_reg_1638(0) <= '0';
    zext_ln240_1_reg_1638(5 downto 4) <= "00";
    zext_ln240_5_reg_1643(1 downto 0) <= "00";
    zext_ln240_5_reg_1643(5) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state25, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state27, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state15, grp_fu_862_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_fu_862_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_fu_862_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_fu_862_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_fu_862_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_fu_862_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_fu_862_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state18) and (grp_fu_862_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state25 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state25) and (grp_fu_862_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state27 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state27) and (grp_fu_862_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    C_2_fu_1042_p3 <= (trunc_ln203_fu_1028_p1 & tmp_3_fu_1032_p4);
    C_3_fu_1094_p3 <= (trunc_ln197_fu_1090_p1 & tmp_2_fu_1082_p3);
    D_1_fu_973_p1 <= permuted_choice_1_0_reg_337(28 - 1 downto 0);
    D_2_fu_1064_p3 <= (trunc_ln204_fu_1050_p1 & tmp_s_fu_1054_p4);
    D_3_fu_1114_p3 <= (trunc_ln198_fu_1110_p1 & tmp_4_fu_1102_p3);
    E_address0 <= zext_ln229_fu_1178_p1(6 - 1 downto 0);

    E_ce0_assign_proc : process(ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            E_ce0 <= ap_const_logic_1;
        else 
            E_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    IP_address0 <= zext_ln174_1_fu_915_p1(6 - 1 downto 0);

    IP_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            IP_ce0 <= ap_const_logic_1;
        else 
            IP_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    PC1_address0 <= zext_ln184_1_fu_954_p1(6 - 1 downto 0);

    PC1_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            PC1_ce0 <= ap_const_logic_1;
        else 
            PC1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    PC2_address0 <= zext_ln218_fu_1145_p1(6 - 1 downto 0);

    PC2_ce0_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            PC2_ce0 <= ap_const_logic_1;
        else 
            PC2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    PI_address0 <= zext_ln270_1_fu_1436_p1(6 - 1 downto 0);

    PI_ce0_assign_proc : process(ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            PI_ce0 <= ap_const_logic_1;
        else 
            PI_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    P_address0 <= zext_ln254_fu_1405_p1(5 - 1 downto 0);

    P_ce0_assign_proc : process(ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            P_ce0 <= ap_const_logic_1;
        else 
            P_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    R_1_fu_1414_p2 <= (f_function_res_0_reg_462 xor L_0_reg_404);
    R_fu_934_p1 <= init_perm_res_0_reg_315(32 - 1 downto 0);
    S_address0 <= sext_ln246_3_fu_1383_p1(9 - 1 downto 0);

    S_ce0_assign_proc : process(ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            S_ce0 <= ap_const_logic_1;
        else 
            S_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    and_ln240_fu_1290_p0 <= grp_fu_868_p2(48 - 1 downto 0);
    and_ln240_fu_1290_p2 <= (xor_ln232_1_reg_1620 and and_ln240_fu_1290_p0);
    and_ln243_fu_1330_p2 <= (xor_ln232_reg_1615 and lshr_ln243_fu_893_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_CS_fsm_state27, grp_fu_862_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) and (grp_fu_862_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_i_2_phi_fu_363_p4 <= reg_359;

    ap_ready_assign_proc : process(ap_CS_fsm_state27, grp_fu_862_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) and (grp_fu_862_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= inv_init_perm_res_0_reg_495;
    empty_13_fu_1013_p2 <= (empty_12_reg_1548 or empty_11_reg_1543);
    empty_15_fu_1017_p2 <= (empty_14_reg_1553 or empty_13_fu_1013_p2);
    empty_17_fu_1022_p2 <= (grp_fu_862_p2 or empty_15_fu_1017_p2);
    f_function_res_fu_1429_p3 <= (trunc_ln254_1_reg_1673 & trunc_ln254_fu_1425_p1);

    grp_fu_506_p0_assign_proc : process(reg_348, ap_CS_fsm_state14, reg_359, ap_CS_fsm_state18, reg_383, ap_CS_fsm_state25, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state22, ap_CS_fsm_state27, reg_473, ap_CS_fsm_state4, ap_CS_fsm_state12, reg_484, ap_CS_fsm_state15, ap_CS_fsm_state23, i_0_reg_326, i_3_reg_415, j_1_reg_439, j_2_reg_450, sext_ln246_1_fu_1360_p1, sext_ln246_2_fu_1365_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_506_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_484),11));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_506_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_473),11));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_506_p0 <= sext_ln246_2_fu_1365_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_506_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln246_1_fu_1360_p1),11));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_506_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_2_reg_450),11));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_506_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_1_reg_439),11));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_506_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_3_reg_415),11));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_506_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_383),11));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_506_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_359),11));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_506_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_348),11));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_506_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_reg_326),11));
        else 
            grp_fu_506_p0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_506_p1_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state25, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state22, ap_CS_fsm_state27, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state23, sext_ln246_fu_1351_p1, zext_ln246_fu_1378_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_506_p1 <= zext_ln246_fu_1378_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln246_fu_1351_p1),11));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv4_1),11));
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            grp_fu_506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv5_1),11));
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv6_1),11));
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_fu_506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv7_1),11));
        else 
            grp_fu_506_p1 <= "XXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_506_p2 <= std_logic_vector(unsigned(grp_fu_506_p0) + unsigned(grp_fu_506_p1));

    grp_fu_740_p0_assign_proc : process(ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state15, reg_751, ap_CS_fsm_state19, ap_CS_fsm_state20, reg_775, ap_CS_fsm_state21, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state26, ap_CS_fsm_state28, zext_ln240_fu_1249_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_740_p0 <= reg_775;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_740_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_const_lv6_2B),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_740_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_751),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_740_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_const_lv6_2A),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_740_p0 <= zext_ln240_fu_1249_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            grp_fu_740_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_const_lv6_20),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_740_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_const_lv5_F),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_740_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_const_lv6_38),7));
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_fu_740_p0 <= ap_const_lv7_40;
        else 
            grp_fu_740_p0 <= "XXXXXXX";
        end if; 
    end process;


    grp_fu_740_p1_assign_proc : process(IP_q0, PC2_q0, E_q0, P_q0, PI_q0, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state13, ap_CS_fsm_state16, zext_ln240_1_fu_1265_p1, zext_ln240_1_reg_1638, zext_ln240_5_fu_1276_p1, zext_ln240_5_reg_1643, ap_CS_fsm_state26, ap_CS_fsm_state28, i_3_reg_415, zext_ln184_2_fu_987_p1, zext_ln240_2_fu_1260_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            grp_fu_740_p1 <= PI_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(P_q0),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln240_5_reg_1643),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln240_1_reg_1638),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln240_5_fu_1276_p1),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln240_1_fu_1265_p1),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_740_p1 <= zext_ln240_2_fu_1260_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(E_q0),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_3_reg_415),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(PC2_q0),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_740_p1 <= zext_ln184_2_fu_987_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_740_p1 <= IP_q0;
        else 
            grp_fu_740_p1 <= "XXXXXXX";
        end if; 
    end process;

    grp_fu_740_p2 <= std_logic_vector(signed(grp_fu_740_p0) - signed(grp_fu_740_p1));

    grp_fu_862_p0_assign_proc : process(reg_348, ap_CS_fsm_state14, reg_359, ap_CS_fsm_state18, reg_383, ap_CS_fsm_state25, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state27, reg_473, ap_CS_fsm_state4, ap_CS_fsm_state12, reg_484, ap_CS_fsm_state15, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, i_0_reg_326, ap_phi_mux_i_2_phi_fu_363_p4, i_3_reg_415, j_1_reg_439, j_2_reg_450)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_862_p0 <= reg_484;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_862_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_473),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_862_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_2_reg_450),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_862_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_1_reg_439),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_862_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_3_reg_415),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_862_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_383),7));
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            grp_fu_862_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_359),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_862_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_i_2_phi_fu_363_p4),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_862_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_348),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_862_p0 <= i_0_reg_326;
        else 
            grp_fu_862_p0 <= "XXXXXXX";
        end if; 
    end process;


    grp_fu_862_p1_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state25, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state27, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_const_lv6_20),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_const_lv4_8),7));
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_const_lv6_30),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_const_lv5_0),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_const_lv5_1),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_const_lv5_8),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_const_lv5_F),7));
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            grp_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_const_lv5_10),7));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_const_lv6_38),7));
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_fu_862_p1 <= ap_const_lv7_40;
        else 
            grp_fu_862_p1 <= "XXXXXXX";
        end if; 
    end process;

    grp_fu_862_p2 <= "1" when (grp_fu_862_p0 = grp_fu_862_p1) else "0";

    grp_fu_868_p0_assign_proc : process(input_r, key, ap_CS_fsm_state21, ap_CS_fsm_state3, ap_CS_fsm_state5, tmp_9_reg_1566, ap_CS_fsm_state13, pre_output_reg_1592, ap_CS_fsm_state16, ap_CS_fsm_state26, ap_CS_fsm_state28, temp_reg_394, s_output_1_fu_190)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            grp_fu_868_p0 <= pre_output_reg_1592;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_868_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(s_output_1_fu_190),64));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_868_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv48_840000000000),64));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_868_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_reg_394),64));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_868_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_reg_1566),64));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_868_p0 <= key;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_868_p0 <= input_r;
        else 
            grp_fu_868_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_868_p1_assign_proc : process(ap_CS_fsm_state21, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state26, ap_CS_fsm_state28, zext_ln174_fu_938_p1, zext_ln184_fu_992_p1, zext_ln218_1_fu_1154_p1, zext_ln229_1_fu_1188_p1, zext_ln240_4_fu_1285_p1, zext_ln254_1_fu_1420_p1, zext_ln270_fu_1445_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            grp_fu_868_p1 <= zext_ln270_fu_1445_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln254_1_fu_1420_p1),64));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln240_4_fu_1285_p1),64));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln229_1_fu_1188_p1),64));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln218_1_fu_1154_p1),64));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_868_p1 <= zext_ln184_fu_992_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_868_p1 <= zext_ln174_fu_938_p1;
        else 
            grp_fu_868_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_868_p2 <= std_logic_vector(shift_right(unsigned(grp_fu_868_p0),to_integer(unsigned('0' & grp_fu_868_p1(31-1 downto 0)))));
    init_perm_res_fu_947_p3 <= (trunc_ln174_1_reg_1479 & trunc_ln174_fu_943_p1);
    inv_init_perm_res_fu_1454_p3 <= (trunc_ln270_1_reg_1696 & trunc_ln270_fu_1450_p1);
    lshr_ln240_1_fu_889_p2 <= std_logic_vector(shift_right(unsigned(and_ln240_fu_1290_p2),to_integer(unsigned('0' & zext_ln240_6_fu_1296_p1(31-1 downto 0)))));
    lshr_ln243_1_fu_898_p2 <= std_logic_vector(shift_right(unsigned(and_ln243_fu_1330_p2),to_integer(unsigned('0' & zext_ln243_fu_1336_p1(31-1 downto 0)))));
    lshr_ln243_fu_893_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv47_780000000000),to_integer(unsigned('0' & zext_ln240_3_fu_1301_p1(31-1 downto 0)))));
    or_ln241_fu_1315_p2 <= (trunc_ln240_1_fu_1305_p1 or tmp_5_fu_1308_p3);
    or_ln_fu_1163_p3 <= (trunc_ln218_1_reg_1579 & trunc_ln218_fu_1159_p1);
    permuted_choice_1_fu_1001_p3 <= (trunc_ln184_1_reg_1507 & trunc_ln184_fu_997_p1);
    pre_output_fu_1170_p3 <= (temp_reg_394 & L_0_reg_404);
    s_input_fu_1201_p3 <= (trunc_ln229_1_fu_1197_p1 & trunc_ln229_fu_1193_p1);
    s_output_fu_1392_p3 <= (trunc_ln246_1_fu_1388_p1 & S_q0);
        sext_ln240_fu_1281_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_775),32));

        sext_ln246_1_fu_1360_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln246_fu_1356_p1),9));

    sext_ln246_2_fu_1365_p0 <= reg_427(9 - 1 downto 0);
        sext_ln246_2_fu_1365_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln246_2_fu_1365_p0),11));

        sext_ln246_3_fu_1383_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_506_p2),64));

        sext_ln246_fu_1351_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_1341_p4),9));

    shl_ln240_1_fu_1269_p3 <= (trunc_ln240_reg_1628 & ap_const_lv2_0);
    shl_ln240_fu_1254_p2 <= std_logic_vector(shift_left(unsigned(j_2_reg_450),to_integer(unsigned('0' & ap_const_lv4_1(4-1 downto 0)))));
    shl_ln_fu_1241_p3 <= (trunc_ln240_fu_1237_p1 & ap_const_lv3_0);

    sub_key_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state15, sub_key_addr_reg_1561, zext_ln232_fu_1183_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            sub_key_address0 <= zext_ln232_fu_1183_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            sub_key_address0 <= sub_key_addr_reg_1561;
        else 
            sub_key_address0 <= "XXXX";
        end if; 
    end process;


    sub_key_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            sub_key_ce0 <= ap_const_logic_1;
        else 
            sub_key_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sub_key_we0_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            sub_key_we0 <= ap_const_logic_1;
        else 
            sub_key_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_2_fu_1082_p3 <= C_1_fu_182(27 downto 27);
    tmp_3_fu_1032_p4 <= C_1_fu_182(27 downto 26);
    tmp_4_fu_1102_p3 <= D_fu_186(27 downto 27);
    tmp_5_fu_1308_p3 <= lshr_ln240_1_reg_1653(4 downto 4);
    tmp_6_fu_1321_p4 <= lshr_ln240_1_reg_1653(7 downto 5);
    tmp_7_fu_1341_p4 <= ((tmp_6_fu_1321_p4 & or_ln241_fu_1315_p2) & ap_const_lv4_0);
    tmp_8_fu_1370_p3 <= (j_2_reg_450 & ap_const_lv6_0);
    tmp_9_fu_1137_p3 <= (C_1_fu_182 & D_fu_186);
    tmp_s_fu_1054_p4 <= D_fu_186(27 downto 26);
    trunc_ln174_1_fu_920_p1 <= init_perm_res_0_reg_315(63 - 1 downto 0);
    trunc_ln174_fu_943_p1 <= grp_fu_868_p2(1 - 1 downto 0);
    trunc_ln184_1_fu_959_p1 <= permuted_choice_1_0_reg_337(63 - 1 downto 0);
    trunc_ln184_fu_997_p1 <= grp_fu_868_p2(1 - 1 downto 0);
    trunc_ln197_fu_1090_p1 <= C_1_fu_182(27 - 1 downto 0);
    trunc_ln198_fu_1110_p1 <= D_fu_186(27 - 1 downto 0);
    trunc_ln203_fu_1028_p1 <= C_1_fu_182(26 - 1 downto 0);
    trunc_ln204_fu_1050_p1 <= D_fu_186(26 - 1 downto 0);
    trunc_ln218_1_fu_1150_p1 <= sub_key_load_1_reg_371(63 - 1 downto 0);
    trunc_ln218_fu_1159_p0 <= grp_fu_868_p2(56 - 1 downto 0);
    trunc_ln218_fu_1159_p1 <= trunc_ln218_fu_1159_p0(1 - 1 downto 0);
    trunc_ln229_1_fu_1197_p1 <= reg_427(63 - 1 downto 0);
    trunc_ln229_fu_1193_p0 <= grp_fu_868_p2(32 - 1 downto 0);
    trunc_ln229_fu_1193_p1 <= trunc_ln229_fu_1193_p0(1 - 1 downto 0);
    trunc_ln232_1_fu_1213_p1 <= sub_key_q0(48 - 1 downto 0);
    trunc_ln232_2_fu_1217_p1 <= reg_427(47 - 1 downto 0);
    trunc_ln232_3_fu_1221_p1 <= sub_key_q0(47 - 1 downto 0);
    trunc_ln232_fu_1209_p1 <= reg_427(48 - 1 downto 0);
    trunc_ln240_1_fu_1305_p1 <= lshr_ln240_1_reg_1653(1 - 1 downto 0);
    trunc_ln240_fu_1237_p1 <= j_2_reg_450(3 - 1 downto 0);
    trunc_ln246_1_fu_1388_p1 <= s_output_1_fu_190(28 - 1 downto 0);
    trunc_ln246_fu_1356_p1 <= lshr_ln243_1_fu_898_p2(8 - 1 downto 0);
    trunc_ln254_1_fu_1410_p1 <= f_function_res_0_reg_462(31 - 1 downto 0);
    trunc_ln254_fu_1425_p0 <= grp_fu_868_p2(32 - 1 downto 0);
    trunc_ln254_fu_1425_p1 <= trunc_ln254_fu_1425_p0(1 - 1 downto 0);
    trunc_ln270_1_fu_1441_p1 <= inv_init_perm_res_0_reg_495(63 - 1 downto 0);
    trunc_ln270_fu_1450_p1 <= grp_fu_868_p2(1 - 1 downto 0);
    xor_ln232_1_fu_1231_p2 <= (trunc_ln232_fu_1209_p1 xor trunc_ln232_1_fu_1213_p1);
    xor_ln232_fu_1225_p2 <= (trunc_ln232_3_fu_1221_p1 xor trunc_ln232_2_fu_1217_p1);
    zext_ln174_1_fu_915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_reg_326),64));
    zext_ln174_fu_938_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_740_p2),64));
    zext_ln184_1_fu_954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_348),64));
    zext_ln184_2_fu_987_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(PC1_q0),7));
    zext_ln184_fu_992_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_740_p2),64));
    zext_ln214_fu_1132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_359),64));
    zext_ln218_1_fu_1154_p0 <= grp_fu_740_p2(6 - 1 downto 0);
    zext_ln218_1_fu_1154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln218_1_fu_1154_p0),56));
    zext_ln218_fu_1145_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_383),64));
    zext_ln229_1_fu_1188_p0 <= grp_fu_740_p2(6 - 1 downto 0);
    zext_ln229_1_fu_1188_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln229_1_fu_1188_p0),32));
    zext_ln229_fu_1178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_1_reg_439),64));
    zext_ln232_fu_1183_p0 <= grp_fu_740_p2(5 - 1 downto 0);
    zext_ln232_fu_1183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln232_fu_1183_p0),64));
    zext_ln240_1_fu_1265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln240_reg_1633),6));
    zext_ln240_2_fu_1260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln240_fu_1254_p2),7));
    zext_ln240_3_fu_1301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln240_reg_1648),47));
    zext_ln240_4_fu_1285_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln240_fu_1281_p1),48));
    zext_ln240_5_fu_1276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln240_1_fu_1269_p3),6));
    zext_ln240_6_fu_1296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_751),48));
    zext_ln240_fu_1249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1241_p3),7));
    zext_ln243_fu_1336_p0 <= grp_fu_740_p2(6 - 1 downto 0);
    zext_ln243_fu_1336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln243_fu_1336_p0),47));
    zext_ln246_fu_1378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_1370_p3),11));
    zext_ln254_1_fu_1420_p0 <= grp_fu_740_p2(6 - 1 downto 0);
    zext_ln254_1_fu_1420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln254_1_fu_1420_p0),32));
    zext_ln254_fu_1405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_473),64));
    zext_ln270_1_fu_1436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_484),64));
    zext_ln270_fu_1445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_740_p2),64));
end behav;
