
MCU_HiL_Board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011d8c  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  08011f8c  08011f8c  00021f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801211c  0801211c  00030334  2**0
                  CONTENTS
  4 .ARM          00000008  0801211c  0801211c  0002211c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012124  08012124  00030334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012124  08012124  00022124  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012128  08012128  00022128  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0801212c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200001f4  08012320  000301f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000294  080123c0  00030294  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00006f4c  20000334  08012460  00030334  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20007280  08012460  00037280  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  00030334  2**0
                  CONTENTS, READONLY
 14 .debug_info   00037047  00000000  00000000  00030362  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00006a38  00000000  00000000  000673a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002790  00000000  00000000  0006dde8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000024c8  00000000  00000000  00070578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0000a2e8  00000000  00000000  00072a40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0003367a  00000000  00000000  0007cd28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0011919a  00000000  00000000  000b03a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  001c953c  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000aa58  00000000  00000000  001c958c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000334 	.word	0x20000334
 800021c:	00000000 	.word	0x00000000
 8000220:	08011f74 	.word	0x08011f74

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000338 	.word	0x20000338
 800023c:	08011f74 	.word	0x08011f74

08000240 <__aeabi_uldivmod>:
 8000240:	b953      	cbnz	r3, 8000258 <__aeabi_uldivmod+0x18>
 8000242:	b94a      	cbnz	r2, 8000258 <__aeabi_uldivmod+0x18>
 8000244:	2900      	cmp	r1, #0
 8000246:	bf08      	it	eq
 8000248:	2800      	cmpeq	r0, #0
 800024a:	bf1c      	itt	ne
 800024c:	f04f 31ff 	movne.w	r1, #4294967295
 8000250:	f04f 30ff 	movne.w	r0, #4294967295
 8000254:	f000 b974 	b.w	8000540 <__aeabi_idiv0>
 8000258:	f1ad 0c08 	sub.w	ip, sp, #8
 800025c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800026c:	b004      	add	sp, #16
 800026e:	4770      	bx	lr

08000270 <__udivmoddi4>:
 8000270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000274:	9d08      	ldr	r5, [sp, #32]
 8000276:	4604      	mov	r4, r0
 8000278:	468e      	mov	lr, r1
 800027a:	2b00      	cmp	r3, #0
 800027c:	d14d      	bne.n	800031a <__udivmoddi4+0xaa>
 800027e:	428a      	cmp	r2, r1
 8000280:	4694      	mov	ip, r2
 8000282:	d969      	bls.n	8000358 <__udivmoddi4+0xe8>
 8000284:	fab2 f282 	clz	r2, r2
 8000288:	b152      	cbz	r2, 80002a0 <__udivmoddi4+0x30>
 800028a:	fa01 f302 	lsl.w	r3, r1, r2
 800028e:	f1c2 0120 	rsb	r1, r2, #32
 8000292:	fa20 f101 	lsr.w	r1, r0, r1
 8000296:	fa0c fc02 	lsl.w	ip, ip, r2
 800029a:	ea41 0e03 	orr.w	lr, r1, r3
 800029e:	4094      	lsls	r4, r2
 80002a0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002a4:	0c21      	lsrs	r1, r4, #16
 80002a6:	fbbe f6f8 	udiv	r6, lr, r8
 80002aa:	fa1f f78c 	uxth.w	r7, ip
 80002ae:	fb08 e316 	mls	r3, r8, r6, lr
 80002b2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002b6:	fb06 f107 	mul.w	r1, r6, r7
 80002ba:	4299      	cmp	r1, r3
 80002bc:	d90a      	bls.n	80002d4 <__udivmoddi4+0x64>
 80002be:	eb1c 0303 	adds.w	r3, ip, r3
 80002c2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002c6:	f080 811f 	bcs.w	8000508 <__udivmoddi4+0x298>
 80002ca:	4299      	cmp	r1, r3
 80002cc:	f240 811c 	bls.w	8000508 <__udivmoddi4+0x298>
 80002d0:	3e02      	subs	r6, #2
 80002d2:	4463      	add	r3, ip
 80002d4:	1a5b      	subs	r3, r3, r1
 80002d6:	b2a4      	uxth	r4, r4
 80002d8:	fbb3 f0f8 	udiv	r0, r3, r8
 80002dc:	fb08 3310 	mls	r3, r8, r0, r3
 80002e0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002e4:	fb00 f707 	mul.w	r7, r0, r7
 80002e8:	42a7      	cmp	r7, r4
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x92>
 80002ec:	eb1c 0404 	adds.w	r4, ip, r4
 80002f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80002f4:	f080 810a 	bcs.w	800050c <__udivmoddi4+0x29c>
 80002f8:	42a7      	cmp	r7, r4
 80002fa:	f240 8107 	bls.w	800050c <__udivmoddi4+0x29c>
 80002fe:	4464      	add	r4, ip
 8000300:	3802      	subs	r0, #2
 8000302:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000306:	1be4      	subs	r4, r4, r7
 8000308:	2600      	movs	r6, #0
 800030a:	b11d      	cbz	r5, 8000314 <__udivmoddi4+0xa4>
 800030c:	40d4      	lsrs	r4, r2
 800030e:	2300      	movs	r3, #0
 8000310:	e9c5 4300 	strd	r4, r3, [r5]
 8000314:	4631      	mov	r1, r6
 8000316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031a:	428b      	cmp	r3, r1
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0xc2>
 800031e:	2d00      	cmp	r5, #0
 8000320:	f000 80ef 	beq.w	8000502 <__udivmoddi4+0x292>
 8000324:	2600      	movs	r6, #0
 8000326:	e9c5 0100 	strd	r0, r1, [r5]
 800032a:	4630      	mov	r0, r6
 800032c:	4631      	mov	r1, r6
 800032e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000332:	fab3 f683 	clz	r6, r3
 8000336:	2e00      	cmp	r6, #0
 8000338:	d14a      	bne.n	80003d0 <__udivmoddi4+0x160>
 800033a:	428b      	cmp	r3, r1
 800033c:	d302      	bcc.n	8000344 <__udivmoddi4+0xd4>
 800033e:	4282      	cmp	r2, r0
 8000340:	f200 80f9 	bhi.w	8000536 <__udivmoddi4+0x2c6>
 8000344:	1a84      	subs	r4, r0, r2
 8000346:	eb61 0303 	sbc.w	r3, r1, r3
 800034a:	2001      	movs	r0, #1
 800034c:	469e      	mov	lr, r3
 800034e:	2d00      	cmp	r5, #0
 8000350:	d0e0      	beq.n	8000314 <__udivmoddi4+0xa4>
 8000352:	e9c5 4e00 	strd	r4, lr, [r5]
 8000356:	e7dd      	b.n	8000314 <__udivmoddi4+0xa4>
 8000358:	b902      	cbnz	r2, 800035c <__udivmoddi4+0xec>
 800035a:	deff      	udf	#255	; 0xff
 800035c:	fab2 f282 	clz	r2, r2
 8000360:	2a00      	cmp	r2, #0
 8000362:	f040 8092 	bne.w	800048a <__udivmoddi4+0x21a>
 8000366:	eba1 010c 	sub.w	r1, r1, ip
 800036a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800036e:	fa1f fe8c 	uxth.w	lr, ip
 8000372:	2601      	movs	r6, #1
 8000374:	0c20      	lsrs	r0, r4, #16
 8000376:	fbb1 f3f7 	udiv	r3, r1, r7
 800037a:	fb07 1113 	mls	r1, r7, r3, r1
 800037e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000382:	fb0e f003 	mul.w	r0, lr, r3
 8000386:	4288      	cmp	r0, r1
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0x12c>
 800038a:	eb1c 0101 	adds.w	r1, ip, r1
 800038e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000392:	d202      	bcs.n	800039a <__udivmoddi4+0x12a>
 8000394:	4288      	cmp	r0, r1
 8000396:	f200 80cb 	bhi.w	8000530 <__udivmoddi4+0x2c0>
 800039a:	4643      	mov	r3, r8
 800039c:	1a09      	subs	r1, r1, r0
 800039e:	b2a4      	uxth	r4, r4
 80003a0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003a4:	fb07 1110 	mls	r1, r7, r0, r1
 80003a8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ac:	fb0e fe00 	mul.w	lr, lr, r0
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x156>
 80003b4:	eb1c 0404 	adds.w	r4, ip, r4
 80003b8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003bc:	d202      	bcs.n	80003c4 <__udivmoddi4+0x154>
 80003be:	45a6      	cmp	lr, r4
 80003c0:	f200 80bb 	bhi.w	800053a <__udivmoddi4+0x2ca>
 80003c4:	4608      	mov	r0, r1
 80003c6:	eba4 040e 	sub.w	r4, r4, lr
 80003ca:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003ce:	e79c      	b.n	800030a <__udivmoddi4+0x9a>
 80003d0:	f1c6 0720 	rsb	r7, r6, #32
 80003d4:	40b3      	lsls	r3, r6
 80003d6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003da:	ea4c 0c03 	orr.w	ip, ip, r3
 80003de:	fa20 f407 	lsr.w	r4, r0, r7
 80003e2:	fa01 f306 	lsl.w	r3, r1, r6
 80003e6:	431c      	orrs	r4, r3
 80003e8:	40f9      	lsrs	r1, r7
 80003ea:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003ee:	fa00 f306 	lsl.w	r3, r0, r6
 80003f2:	fbb1 f8f9 	udiv	r8, r1, r9
 80003f6:	0c20      	lsrs	r0, r4, #16
 80003f8:	fa1f fe8c 	uxth.w	lr, ip
 80003fc:	fb09 1118 	mls	r1, r9, r8, r1
 8000400:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000404:	fb08 f00e 	mul.w	r0, r8, lr
 8000408:	4288      	cmp	r0, r1
 800040a:	fa02 f206 	lsl.w	r2, r2, r6
 800040e:	d90b      	bls.n	8000428 <__udivmoddi4+0x1b8>
 8000410:	eb1c 0101 	adds.w	r1, ip, r1
 8000414:	f108 3aff 	add.w	sl, r8, #4294967295
 8000418:	f080 8088 	bcs.w	800052c <__udivmoddi4+0x2bc>
 800041c:	4288      	cmp	r0, r1
 800041e:	f240 8085 	bls.w	800052c <__udivmoddi4+0x2bc>
 8000422:	f1a8 0802 	sub.w	r8, r8, #2
 8000426:	4461      	add	r1, ip
 8000428:	1a09      	subs	r1, r1, r0
 800042a:	b2a4      	uxth	r4, r4
 800042c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000430:	fb09 1110 	mls	r1, r9, r0, r1
 8000434:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000438:	fb00 fe0e 	mul.w	lr, r0, lr
 800043c:	458e      	cmp	lr, r1
 800043e:	d908      	bls.n	8000452 <__udivmoddi4+0x1e2>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f100 34ff 	add.w	r4, r0, #4294967295
 8000448:	d26c      	bcs.n	8000524 <__udivmoddi4+0x2b4>
 800044a:	458e      	cmp	lr, r1
 800044c:	d96a      	bls.n	8000524 <__udivmoddi4+0x2b4>
 800044e:	3802      	subs	r0, #2
 8000450:	4461      	add	r1, ip
 8000452:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000456:	fba0 9402 	umull	r9, r4, r0, r2
 800045a:	eba1 010e 	sub.w	r1, r1, lr
 800045e:	42a1      	cmp	r1, r4
 8000460:	46c8      	mov	r8, r9
 8000462:	46a6      	mov	lr, r4
 8000464:	d356      	bcc.n	8000514 <__udivmoddi4+0x2a4>
 8000466:	d053      	beq.n	8000510 <__udivmoddi4+0x2a0>
 8000468:	b15d      	cbz	r5, 8000482 <__udivmoddi4+0x212>
 800046a:	ebb3 0208 	subs.w	r2, r3, r8
 800046e:	eb61 010e 	sbc.w	r1, r1, lr
 8000472:	fa01 f707 	lsl.w	r7, r1, r7
 8000476:	fa22 f306 	lsr.w	r3, r2, r6
 800047a:	40f1      	lsrs	r1, r6
 800047c:	431f      	orrs	r7, r3
 800047e:	e9c5 7100 	strd	r7, r1, [r5]
 8000482:	2600      	movs	r6, #0
 8000484:	4631      	mov	r1, r6
 8000486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048a:	f1c2 0320 	rsb	r3, r2, #32
 800048e:	40d8      	lsrs	r0, r3
 8000490:	fa0c fc02 	lsl.w	ip, ip, r2
 8000494:	fa21 f303 	lsr.w	r3, r1, r3
 8000498:	4091      	lsls	r1, r2
 800049a:	4301      	orrs	r1, r0
 800049c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004a0:	fa1f fe8c 	uxth.w	lr, ip
 80004a4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004a8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ac:	0c0b      	lsrs	r3, r1, #16
 80004ae:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004b2:	fb00 f60e 	mul.w	r6, r0, lr
 80004b6:	429e      	cmp	r6, r3
 80004b8:	fa04 f402 	lsl.w	r4, r4, r2
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x260>
 80004be:	eb1c 0303 	adds.w	r3, ip, r3
 80004c2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004c6:	d22f      	bcs.n	8000528 <__udivmoddi4+0x2b8>
 80004c8:	429e      	cmp	r6, r3
 80004ca:	d92d      	bls.n	8000528 <__udivmoddi4+0x2b8>
 80004cc:	3802      	subs	r0, #2
 80004ce:	4463      	add	r3, ip
 80004d0:	1b9b      	subs	r3, r3, r6
 80004d2:	b289      	uxth	r1, r1
 80004d4:	fbb3 f6f7 	udiv	r6, r3, r7
 80004d8:	fb07 3316 	mls	r3, r7, r6, r3
 80004dc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004e0:	fb06 f30e 	mul.w	r3, r6, lr
 80004e4:	428b      	cmp	r3, r1
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x28a>
 80004e8:	eb1c 0101 	adds.w	r1, ip, r1
 80004ec:	f106 38ff 	add.w	r8, r6, #4294967295
 80004f0:	d216      	bcs.n	8000520 <__udivmoddi4+0x2b0>
 80004f2:	428b      	cmp	r3, r1
 80004f4:	d914      	bls.n	8000520 <__udivmoddi4+0x2b0>
 80004f6:	3e02      	subs	r6, #2
 80004f8:	4461      	add	r1, ip
 80004fa:	1ac9      	subs	r1, r1, r3
 80004fc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000500:	e738      	b.n	8000374 <__udivmoddi4+0x104>
 8000502:	462e      	mov	r6, r5
 8000504:	4628      	mov	r0, r5
 8000506:	e705      	b.n	8000314 <__udivmoddi4+0xa4>
 8000508:	4606      	mov	r6, r0
 800050a:	e6e3      	b.n	80002d4 <__udivmoddi4+0x64>
 800050c:	4618      	mov	r0, r3
 800050e:	e6f8      	b.n	8000302 <__udivmoddi4+0x92>
 8000510:	454b      	cmp	r3, r9
 8000512:	d2a9      	bcs.n	8000468 <__udivmoddi4+0x1f8>
 8000514:	ebb9 0802 	subs.w	r8, r9, r2
 8000518:	eb64 0e0c 	sbc.w	lr, r4, ip
 800051c:	3801      	subs	r0, #1
 800051e:	e7a3      	b.n	8000468 <__udivmoddi4+0x1f8>
 8000520:	4646      	mov	r6, r8
 8000522:	e7ea      	b.n	80004fa <__udivmoddi4+0x28a>
 8000524:	4620      	mov	r0, r4
 8000526:	e794      	b.n	8000452 <__udivmoddi4+0x1e2>
 8000528:	4640      	mov	r0, r8
 800052a:	e7d1      	b.n	80004d0 <__udivmoddi4+0x260>
 800052c:	46d0      	mov	r8, sl
 800052e:	e77b      	b.n	8000428 <__udivmoddi4+0x1b8>
 8000530:	3b02      	subs	r3, #2
 8000532:	4461      	add	r1, ip
 8000534:	e732      	b.n	800039c <__udivmoddi4+0x12c>
 8000536:	4630      	mov	r0, r6
 8000538:	e709      	b.n	800034e <__udivmoddi4+0xde>
 800053a:	4464      	add	r4, ip
 800053c:	3802      	subs	r0, #2
 800053e:	e742      	b.n	80003c6 <__udivmoddi4+0x156>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000548:	f3bf 8f4f 	dsb	sy
}
 800054c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800054e:	f3bf 8f6f 	isb	sy
}
 8000552:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000554:	4b0d      	ldr	r3, [pc, #52]	; (800058c <SCB_EnableICache+0x48>)
 8000556:	2200      	movs	r2, #0
 8000558:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800055c:	f3bf 8f4f 	dsb	sy
}
 8000560:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000562:	f3bf 8f6f 	isb	sy
}
 8000566:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000568:	4b08      	ldr	r3, [pc, #32]	; (800058c <SCB_EnableICache+0x48>)
 800056a:	695b      	ldr	r3, [r3, #20]
 800056c:	4a07      	ldr	r2, [pc, #28]	; (800058c <SCB_EnableICache+0x48>)
 800056e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000572:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000574:	f3bf 8f4f 	dsb	sy
}
 8000578:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800057a:	f3bf 8f6f 	isb	sy
}
 800057e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000580:	bf00      	nop
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	e000ed00 	.word	0xe000ed00

08000590 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000590:	b480      	push	{r7}
 8000592:	b085      	sub	sp, #20
 8000594:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000596:	4b1f      	ldr	r3, [pc, #124]	; (8000614 <SCB_EnableDCache+0x84>)
 8000598:	2200      	movs	r2, #0
 800059a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800059e:	f3bf 8f4f 	dsb	sy
}
 80005a2:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80005a4:	4b1b      	ldr	r3, [pc, #108]	; (8000614 <SCB_EnableDCache+0x84>)
 80005a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80005aa:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	0b5b      	lsrs	r3, r3, #13
 80005b0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80005b4:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	08db      	lsrs	r3, r3, #3
 80005ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80005be:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	015a      	lsls	r2, r3, #5
 80005c4:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80005c8:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80005ca:	68ba      	ldr	r2, [r7, #8]
 80005cc:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80005ce:	4911      	ldr	r1, [pc, #68]	; (8000614 <SCB_EnableDCache+0x84>)
 80005d0:	4313      	orrs	r3, r2
 80005d2:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80005d6:	68bb      	ldr	r3, [r7, #8]
 80005d8:	1e5a      	subs	r2, r3, #1
 80005da:	60ba      	str	r2, [r7, #8]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d1ef      	bne.n	80005c0 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	1e5a      	subs	r2, r3, #1
 80005e4:	60fa      	str	r2, [r7, #12]
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d1e5      	bne.n	80005b6 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80005ea:	f3bf 8f4f 	dsb	sy
}
 80005ee:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80005f0:	4b08      	ldr	r3, [pc, #32]	; (8000614 <SCB_EnableDCache+0x84>)
 80005f2:	695b      	ldr	r3, [r3, #20]
 80005f4:	4a07      	ldr	r2, [pc, #28]	; (8000614 <SCB_EnableDCache+0x84>)
 80005f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80005fa:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80005fc:	f3bf 8f4f 	dsb	sy
}
 8000600:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000602:	f3bf 8f6f 	isb	sy
}
 8000606:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000608:	bf00      	nop
 800060a:	3714      	adds	r7, #20
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr
 8000614:	e000ed00 	.word	0xe000ed00

08000618 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 800061c:	f7ff ff92 	bl	8000544 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8000620:	f7ff ffb6 	bl	8000590 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000624:	f001 fa08 	bl	8001a38 <HAL_Init>

  /* USER CODE BEGIN Init */
  memset(temp_light_state, 0, sizeof(temp_light_state));		// Set all to 0.
 8000628:	2203      	movs	r2, #3
 800062a:	2100      	movs	r1, #0
 800062c:	4824      	ldr	r0, [pc, #144]	; (80006c0 <main+0xa8>)
 800062e:	f011 fb33 	bl	8011c98 <memset>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000632:	f000 f863 	bl	80006fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000636:	f000 fb37 	bl	8000ca8 <MX_GPIO_Init>

  MX_DMA_Init();
 800063a:	f000 fb03 	bl	8000c44 <MX_DMA_Init>

  MX_CAN1_Init();
 800063e:	f000 f8cd 	bl	80007dc <MX_CAN1_Init>
  MX_DAC_Init();
 8000642:	f000 f8ff 	bl	8000844 <MX_DAC_Init>
  MX_ETH_Init();
 8000646:	f000 f927 	bl	8000898 <MX_ETH_Init>
  MX_I2C1_Init();
 800064a:	f000 f973 	bl	8000934 <MX_I2C1_Init>
  MX_SPI1_Init();
 800064e:	f000 f9b1 	bl	80009b4 <MX_SPI1_Init>
  MX_SPI3_Init();
 8000652:	f000 f9e9 	bl	8000a28 <MX_SPI3_Init>
  MX_TIM1_Init();
 8000656:	f000 fa21 	bl	8000a9c <MX_TIM1_Init>
  MX_UART7_Init();
 800065a:	f000 fac3 	bl	8000be4 <MX_UART7_Init>
  //	However, MxCube auto generates it to be after the peripherals.
  //	So whenever a change has been done the .ioc-file and code has been generated, the MX_DMA_Init();  n e e d s  t o  b e  m o v e d !

  // ************************************************

  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 800065e:	2100      	movs	r1, #0
 8000660:	4818      	ldr	r0, [pc, #96]	; (80006c4 <main+0xac>)
 8000662:	f001 fc43 	bl	8001eec <HAL_DAC_Start>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart7, uart_rx_buffer, HIL_UART_BUFFER_SIZE);
 8000666:	2280      	movs	r2, #128	; 0x80
 8000668:	4917      	ldr	r1, [pc, #92]	; (80006c8 <main+0xb0>)
 800066a:	4818      	ldr	r0, [pc, #96]	; (80006cc <main+0xb4>)
 800066c:	f009 f820 	bl	80096b0 <HAL_UARTEx_ReceiveToIdle_DMA>
//  initialise_monitor_handles();		//Enables the use of printf-statements. Use for debug.

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000670:	f00d f81e 	bl	800d6b0 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of LightOnSem */
  LightOnSemHandle = osSemaphoreNew(1, 1, &LightOnSem_attributes);
 8000674:	4a16      	ldr	r2, [pc, #88]	; (80006d0 <main+0xb8>)
 8000676:	2101      	movs	r1, #1
 8000678:	2001      	movs	r0, #1
 800067a:	f00d f957 	bl	800d92c <osSemaphoreNew>
 800067e:	4603      	mov	r3, r0
 8000680:	4a14      	ldr	r2, [pc, #80]	; (80006d4 <main+0xbc>)
 8000682:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */

  //Initialize the user defined message queues. For e.g. USB RX.
  HiL_Init_MSGQ();
 8000684:	f00a fcb4 	bl	800aff0 <HiL_Init_MSGQ>

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_controller */
  Task_controllerHandle = osThreadNew(StartTask_controller, NULL, &Task_controller_attributes);
 8000688:	4a13      	ldr	r2, [pc, #76]	; (80006d8 <main+0xc0>)
 800068a:	2100      	movs	r1, #0
 800068c:	4813      	ldr	r0, [pc, #76]	; (80006dc <main+0xc4>)
 800068e:	f00d f879 	bl	800d784 <osThreadNew>
 8000692:	4603      	mov	r3, r0
 8000694:	4a12      	ldr	r2, [pc, #72]	; (80006e0 <main+0xc8>)
 8000696:	6013      	str	r3, [r2, #0]

  /* creation of Task_SHT20 */
  Task_SHT20Handle = osThreadNew(StartTask_SHT20, NULL, &Task_SHT20_attributes);
 8000698:	4a12      	ldr	r2, [pc, #72]	; (80006e4 <main+0xcc>)
 800069a:	2100      	movs	r1, #0
 800069c:	4812      	ldr	r0, [pc, #72]	; (80006e8 <main+0xd0>)
 800069e:	f00d f871 	bl	800d784 <osThreadNew>
 80006a2:	4603      	mov	r3, r0
 80006a4:	4a11      	ldr	r2, [pc, #68]	; (80006ec <main+0xd4>)
 80006a6:	6013      	str	r3, [r2, #0]

  /* creation of Task_74HC595D */
  Task_74HC595DHandle = osThreadNew(StartTask_74HC595D, NULL, &Task_74HC595D_attributes);
 80006a8:	4a11      	ldr	r2, [pc, #68]	; (80006f0 <main+0xd8>)
 80006aa:	2100      	movs	r1, #0
 80006ac:	4811      	ldr	r0, [pc, #68]	; (80006f4 <main+0xdc>)
 80006ae:	f00d f869 	bl	800d784 <osThreadNew>
 80006b2:	4603      	mov	r3, r0
 80006b4:	4a10      	ldr	r2, [pc, #64]	; (80006f8 <main+0xe0>)
 80006b6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80006b8:	f00d f82e 	bl	800d718 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006bc:	e7fe      	b.n	80006bc <main+0xa4>
 80006be:	bf00      	nop
 80006c0:	2000078c 	.word	0x2000078c
 80006c4:	200003b0 	.word	0x200003b0
 80006c8:	20000790 	.word	0x20000790
 80006cc:	2000063c 	.word	0x2000063c
 80006d0:	0801208c 	.word	0x0801208c
 80006d4:	20000730 	.word	0x20000730
 80006d8:	08012020 	.word	0x08012020
 80006dc:	08000f5d 	.word	0x08000f5d
 80006e0:	20000724 	.word	0x20000724
 80006e4:	08012044 	.word	0x08012044
 80006e8:	08000fc9 	.word	0x08000fc9
 80006ec:	20000728 	.word	0x20000728
 80006f0:	08012068 	.word	0x08012068
 80006f4:	08000fd9 	.word	0x08000fd9
 80006f8:	2000072c 	.word	0x2000072c

080006fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b094      	sub	sp, #80	; 0x50
 8000700:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000702:	f107 031c 	add.w	r3, r7, #28
 8000706:	2234      	movs	r2, #52	; 0x34
 8000708:	2100      	movs	r1, #0
 800070a:	4618      	mov	r0, r3
 800070c:	f011 fac4 	bl	8011c98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000710:	f107 0308 	add.w	r3, r7, #8
 8000714:	2200      	movs	r2, #0
 8000716:	601a      	str	r2, [r3, #0]
 8000718:	605a      	str	r2, [r3, #4]
 800071a:	609a      	str	r2, [r3, #8]
 800071c:	60da      	str	r2, [r3, #12]
 800071e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000720:	4b2c      	ldr	r3, [pc, #176]	; (80007d4 <SystemClock_Config+0xd8>)
 8000722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000724:	4a2b      	ldr	r2, [pc, #172]	; (80007d4 <SystemClock_Config+0xd8>)
 8000726:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800072a:	6413      	str	r3, [r2, #64]	; 0x40
 800072c:	4b29      	ldr	r3, [pc, #164]	; (80007d4 <SystemClock_Config+0xd8>)
 800072e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000730:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000734:	607b      	str	r3, [r7, #4]
 8000736:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000738:	4b27      	ldr	r3, [pc, #156]	; (80007d8 <SystemClock_Config+0xdc>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000740:	4a25      	ldr	r2, [pc, #148]	; (80007d8 <SystemClock_Config+0xdc>)
 8000742:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000746:	6013      	str	r3, [r2, #0]
 8000748:	4b23      	ldr	r3, [pc, #140]	; (80007d8 <SystemClock_Config+0xdc>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000750:	603b      	str	r3, [r7, #0]
 8000752:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000754:	2301      	movs	r3, #1
 8000756:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000758:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800075c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800075e:	2302      	movs	r3, #2
 8000760:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000762:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000766:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000768:	2304      	movs	r3, #4
 800076a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 800076c:	2360      	movs	r3, #96	; 0x60
 800076e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000770:	2302      	movs	r3, #2
 8000772:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000774:	2304      	movs	r3, #4
 8000776:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000778:	2302      	movs	r3, #2
 800077a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800077c:	f107 031c 	add.w	r3, r7, #28
 8000780:	4618      	mov	r0, r3
 8000782:	f004 fa3d 	bl	8004c00 <HAL_RCC_OscConfig>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800078c:	f000 fc6a 	bl	8001064 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000790:	f004 f9e6 	bl	8004b60 <HAL_PWREx_EnableOverDrive>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800079a:	f000 fc63 	bl	8001064 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800079e:	230f      	movs	r3, #15
 80007a0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007a2:	2302      	movs	r3, #2
 80007a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a6:	2300      	movs	r3, #0
 80007a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007b0:	2300      	movs	r3, #0
 80007b2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80007b4:	f107 0308 	add.w	r3, r7, #8
 80007b8:	2103      	movs	r1, #3
 80007ba:	4618      	mov	r0, r3
 80007bc:	f004 fcce 	bl	800515c <HAL_RCC_ClockConfig>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <SystemClock_Config+0xce>
  {
    Error_Handler();
 80007c6:	f000 fc4d 	bl	8001064 <Error_Handler>
  }
}
 80007ca:	bf00      	nop
 80007cc:	3750      	adds	r7, #80	; 0x50
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	40023800 	.word	0x40023800
 80007d8:	40007000 	.word	0x40007000

080007dc <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80007e0:	4b16      	ldr	r3, [pc, #88]	; (800083c <MX_CAN1_Init+0x60>)
 80007e2:	4a17      	ldr	r2, [pc, #92]	; (8000840 <MX_CAN1_Init+0x64>)
 80007e4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80007e6:	4b15      	ldr	r3, [pc, #84]	; (800083c <MX_CAN1_Init+0x60>)
 80007e8:	2210      	movs	r2, #16
 80007ea:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80007ec:	4b13      	ldr	r3, [pc, #76]	; (800083c <MX_CAN1_Init+0x60>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80007f2:	4b12      	ldr	r3, [pc, #72]	; (800083c <MX_CAN1_Init+0x60>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 80007f8:	4b10      	ldr	r3, [pc, #64]	; (800083c <MX_CAN1_Init+0x60>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80007fe:	4b0f      	ldr	r3, [pc, #60]	; (800083c <MX_CAN1_Init+0x60>)
 8000800:	2200      	movs	r2, #0
 8000802:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000804:	4b0d      	ldr	r3, [pc, #52]	; (800083c <MX_CAN1_Init+0x60>)
 8000806:	2200      	movs	r2, #0
 8000808:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800080a:	4b0c      	ldr	r3, [pc, #48]	; (800083c <MX_CAN1_Init+0x60>)
 800080c:	2200      	movs	r2, #0
 800080e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000810:	4b0a      	ldr	r3, [pc, #40]	; (800083c <MX_CAN1_Init+0x60>)
 8000812:	2200      	movs	r2, #0
 8000814:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000816:	4b09      	ldr	r3, [pc, #36]	; (800083c <MX_CAN1_Init+0x60>)
 8000818:	2200      	movs	r2, #0
 800081a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800081c:	4b07      	ldr	r3, [pc, #28]	; (800083c <MX_CAN1_Init+0x60>)
 800081e:	2200      	movs	r2, #0
 8000820:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000822:	4b06      	ldr	r3, [pc, #24]	; (800083c <MX_CAN1_Init+0x60>)
 8000824:	2200      	movs	r2, #0
 8000826:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000828:	4804      	ldr	r0, [pc, #16]	; (800083c <MX_CAN1_Init+0x60>)
 800082a:	f001 f95f 	bl	8001aec <HAL_CAN_Init>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8000834:	f000 fc16 	bl	8001064 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000838:	bf00      	nop
 800083a:	bd80      	pop	{r7, pc}
 800083c:	20000388 	.word	0x20000388
 8000840:	40006400 	.word	0x40006400

08000844 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800084a:	463b      	mov	r3, r7
 800084c:	2200      	movs	r2, #0
 800084e:	601a      	str	r2, [r3, #0]
 8000850:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000852:	4b0f      	ldr	r3, [pc, #60]	; (8000890 <MX_DAC_Init+0x4c>)
 8000854:	4a0f      	ldr	r2, [pc, #60]	; (8000894 <MX_DAC_Init+0x50>)
 8000856:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000858:	480d      	ldr	r0, [pc, #52]	; (8000890 <MX_DAC_Init+0x4c>)
 800085a:	f001 fb25 	bl	8001ea8 <HAL_DAC_Init>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000864:	f000 fbfe 	bl	8001064 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000868:	2300      	movs	r3, #0
 800086a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800086c:	2300      	movs	r3, #0
 800086e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000870:	463b      	mov	r3, r7
 8000872:	2200      	movs	r2, #0
 8000874:	4619      	mov	r1, r3
 8000876:	4806      	ldr	r0, [pc, #24]	; (8000890 <MX_DAC_Init+0x4c>)
 8000878:	f001 fc13 	bl	80020a2 <HAL_DAC_ConfigChannel>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000882:	f000 fbef 	bl	8001064 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000886:	bf00      	nop
 8000888:	3708      	adds	r7, #8
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	200003b0 	.word	0x200003b0
 8000894:	40007400 	.word	0x40007400

08000898 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800089c:	4b1f      	ldr	r3, [pc, #124]	; (800091c <MX_ETH_Init+0x84>)
 800089e:	4a20      	ldr	r2, [pc, #128]	; (8000920 <MX_ETH_Init+0x88>)
 80008a0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80008a2:	4b20      	ldr	r3, [pc, #128]	; (8000924 <MX_ETH_Init+0x8c>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80008a8:	4b1e      	ldr	r3, [pc, #120]	; (8000924 <MX_ETH_Init+0x8c>)
 80008aa:	2280      	movs	r2, #128	; 0x80
 80008ac:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80008ae:	4b1d      	ldr	r3, [pc, #116]	; (8000924 <MX_ETH_Init+0x8c>)
 80008b0:	22e1      	movs	r2, #225	; 0xe1
 80008b2:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80008b4:	4b1b      	ldr	r3, [pc, #108]	; (8000924 <MX_ETH_Init+0x8c>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80008ba:	4b1a      	ldr	r3, [pc, #104]	; (8000924 <MX_ETH_Init+0x8c>)
 80008bc:	2200      	movs	r2, #0
 80008be:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80008c0:	4b18      	ldr	r3, [pc, #96]	; (8000924 <MX_ETH_Init+0x8c>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80008c6:	4b15      	ldr	r3, [pc, #84]	; (800091c <MX_ETH_Init+0x84>)
 80008c8:	4a16      	ldr	r2, [pc, #88]	; (8000924 <MX_ETH_Init+0x8c>)
 80008ca:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80008cc:	4b13      	ldr	r3, [pc, #76]	; (800091c <MX_ETH_Init+0x84>)
 80008ce:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80008d2:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80008d4:	4b11      	ldr	r3, [pc, #68]	; (800091c <MX_ETH_Init+0x84>)
 80008d6:	4a14      	ldr	r2, [pc, #80]	; (8000928 <MX_ETH_Init+0x90>)
 80008d8:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80008da:	4b10      	ldr	r3, [pc, #64]	; (800091c <MX_ETH_Init+0x84>)
 80008dc:	4a13      	ldr	r2, [pc, #76]	; (800092c <MX_ETH_Init+0x94>)
 80008de:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80008e0:	4b0e      	ldr	r3, [pc, #56]	; (800091c <MX_ETH_Init+0x84>)
 80008e2:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80008e6:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80008e8:	480c      	ldr	r0, [pc, #48]	; (800091c <MX_ETH_Init+0x84>)
 80008ea:	f002 f83d 	bl	8002968 <HAL_ETH_Init>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80008f4:	f000 fbb6 	bl	8001064 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80008f8:	2238      	movs	r2, #56	; 0x38
 80008fa:	2100      	movs	r1, #0
 80008fc:	480c      	ldr	r0, [pc, #48]	; (8000930 <MX_ETH_Init+0x98>)
 80008fe:	f011 f9cb 	bl	8011c98 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000902:	4b0b      	ldr	r3, [pc, #44]	; (8000930 <MX_ETH_Init+0x98>)
 8000904:	2221      	movs	r2, #33	; 0x21
 8000906:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000908:	4b09      	ldr	r3, [pc, #36]	; (8000930 <MX_ETH_Init+0x98>)
 800090a:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800090e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000910:	4b07      	ldr	r3, [pc, #28]	; (8000930 <MX_ETH_Init+0x98>)
 8000912:	2200      	movs	r2, #0
 8000914:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000916:	bf00      	nop
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	200003c4 	.word	0x200003c4
 8000920:	40028000 	.word	0x40028000
 8000924:	20000810 	.word	0x20000810
 8000928:	20000294 	.word	0x20000294
 800092c:	200001f4 	.word	0x200001f4
 8000930:	20000350 	.word	0x20000350

08000934 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000938:	4b1b      	ldr	r3, [pc, #108]	; (80009a8 <MX_I2C1_Init+0x74>)
 800093a:	4a1c      	ldr	r2, [pc, #112]	; (80009ac <MX_I2C1_Init+0x78>)
 800093c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 800093e:	4b1a      	ldr	r3, [pc, #104]	; (80009a8 <MX_I2C1_Init+0x74>)
 8000940:	4a1b      	ldr	r2, [pc, #108]	; (80009b0 <MX_I2C1_Init+0x7c>)
 8000942:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000944:	4b18      	ldr	r3, [pc, #96]	; (80009a8 <MX_I2C1_Init+0x74>)
 8000946:	2200      	movs	r2, #0
 8000948:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800094a:	4b17      	ldr	r3, [pc, #92]	; (80009a8 <MX_I2C1_Init+0x74>)
 800094c:	2201      	movs	r2, #1
 800094e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000950:	4b15      	ldr	r3, [pc, #84]	; (80009a8 <MX_I2C1_Init+0x74>)
 8000952:	2200      	movs	r2, #0
 8000954:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000956:	4b14      	ldr	r3, [pc, #80]	; (80009a8 <MX_I2C1_Init+0x74>)
 8000958:	2200      	movs	r2, #0
 800095a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800095c:	4b12      	ldr	r3, [pc, #72]	; (80009a8 <MX_I2C1_Init+0x74>)
 800095e:	2200      	movs	r2, #0
 8000960:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000962:	4b11      	ldr	r3, [pc, #68]	; (80009a8 <MX_I2C1_Init+0x74>)
 8000964:	2200      	movs	r2, #0
 8000966:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000968:	4b0f      	ldr	r3, [pc, #60]	; (80009a8 <MX_I2C1_Init+0x74>)
 800096a:	2200      	movs	r2, #0
 800096c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800096e:	480e      	ldr	r0, [pc, #56]	; (80009a8 <MX_I2C1_Init+0x74>)
 8000970:	f002 fd16 	bl	80033a0 <HAL_I2C_Init>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800097a:	f000 fb73 	bl	8001064 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800097e:	2100      	movs	r1, #0
 8000980:	4809      	ldr	r0, [pc, #36]	; (80009a8 <MX_I2C1_Init+0x74>)
 8000982:	f002 fd9d 	bl	80034c0 <HAL_I2CEx_ConfigAnalogFilter>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800098c:	f000 fb6a 	bl	8001064 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000990:	2100      	movs	r1, #0
 8000992:	4805      	ldr	r0, [pc, #20]	; (80009a8 <MX_I2C1_Init+0x74>)
 8000994:	f002 fddf 	bl	8003556 <HAL_I2CEx_ConfigDigitalFilter>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800099e:	f000 fb61 	bl	8001064 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009a2:	bf00      	nop
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	20000474 	.word	0x20000474
 80009ac:	40005400 	.word	0x40005400
 80009b0:	20303e5d 	.word	0x20303e5d

080009b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
void MX_SPI1_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80009b8:	4b19      	ldr	r3, [pc, #100]	; (8000a20 <MX_SPI1_Init+0x6c>)
 80009ba:	4a1a      	ldr	r2, [pc, #104]	; (8000a24 <MX_SPI1_Init+0x70>)
 80009bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80009be:	4b18      	ldr	r3, [pc, #96]	; (8000a20 <MX_SPI1_Init+0x6c>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80009c4:	4b16      	ldr	r3, [pc, #88]	; (8000a20 <MX_SPI1_Init+0x6c>)
 80009c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80009ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80009cc:	4b14      	ldr	r3, [pc, #80]	; (8000a20 <MX_SPI1_Init+0x6c>)
 80009ce:	f44f 7240 	mov.w	r2, #768	; 0x300
 80009d2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009d4:	4b12      	ldr	r3, [pc, #72]	; (8000a20 <MX_SPI1_Init+0x6c>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009da:	4b11      	ldr	r3, [pc, #68]	; (8000a20 <MX_SPI1_Init+0x6c>)
 80009dc:	2200      	movs	r2, #0
 80009de:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80009e0:	4b0f      	ldr	r3, [pc, #60]	; (8000a20 <MX_SPI1_Init+0x6c>)
 80009e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009e6:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009e8:	4b0d      	ldr	r3, [pc, #52]	; (8000a20 <MX_SPI1_Init+0x6c>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009ee:	4b0c      	ldr	r3, [pc, #48]	; (8000a20 <MX_SPI1_Init+0x6c>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009f4:	4b0a      	ldr	r3, [pc, #40]	; (8000a20 <MX_SPI1_Init+0x6c>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80009fa:	4b09      	ldr	r3, [pc, #36]	; (8000a20 <MX_SPI1_Init+0x6c>)
 80009fc:	2207      	movs	r2, #7
 80009fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a00:	4b07      	ldr	r3, [pc, #28]	; (8000a20 <MX_SPI1_Init+0x6c>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000a06:	4b06      	ldr	r3, [pc, #24]	; (8000a20 <MX_SPI1_Init+0x6c>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a0c:	4804      	ldr	r0, [pc, #16]	; (8000a20 <MX_SPI1_Init+0x6c>)
 8000a0e:	f005 fa25 	bl	8005e5c <HAL_SPI_Init>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <MX_SPI1_Init+0x68>
  {
    Error_Handler();
 8000a18:	f000 fb24 	bl	8001064 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a1c:	bf00      	nop
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	200004c8 	.word	0x200004c8
 8000a24:	40013000 	.word	0x40013000

08000a28 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000a2c:	4b19      	ldr	r3, [pc, #100]	; (8000a94 <MX_SPI3_Init+0x6c>)
 8000a2e:	4a1a      	ldr	r2, [pc, #104]	; (8000a98 <MX_SPI3_Init+0x70>)
 8000a30:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_SLAVE;
 8000a32:	4b18      	ldr	r3, [pc, #96]	; (8000a94 <MX_SPI3_Init+0x6c>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8000a38:	4b16      	ldr	r3, [pc, #88]	; (8000a94 <MX_SPI3_Init+0x6c>)
 8000a3a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a3e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000a40:	4b14      	ldr	r3, [pc, #80]	; (8000a94 <MX_SPI3_Init+0x6c>)
 8000a42:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000a46:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a48:	4b12      	ldr	r3, [pc, #72]	; (8000a94 <MX_SPI3_Init+0x6c>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a4e:	4b11      	ldr	r3, [pc, #68]	; (8000a94 <MX_SPI3_Init+0x6c>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000a54:	4b0f      	ldr	r3, [pc, #60]	; (8000a94 <MX_SPI3_Init+0x6c>)
 8000a56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a5a:	619a      	str	r2, [r3, #24]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a5c:	4b0d      	ldr	r3, [pc, #52]	; (8000a94 <MX_SPI3_Init+0x6c>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a62:	4b0c      	ldr	r3, [pc, #48]	; (8000a94 <MX_SPI3_Init+0x6c>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a68:	4b0a      	ldr	r3, [pc, #40]	; (8000a94 <MX_SPI3_Init+0x6c>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000a6e:	4b09      	ldr	r3, [pc, #36]	; (8000a94 <MX_SPI3_Init+0x6c>)
 8000a70:	2207      	movs	r2, #7
 8000a72:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a74:	4b07      	ldr	r3, [pc, #28]	; (8000a94 <MX_SPI3_Init+0x6c>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000a7a:	4b06      	ldr	r3, [pc, #24]	; (8000a94 <MX_SPI3_Init+0x6c>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000a80:	4804      	ldr	r0, [pc, #16]	; (8000a94 <MX_SPI3_Init+0x6c>)
 8000a82:	f005 f9eb 	bl	8005e5c <HAL_SPI_Init>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <MX_SPI3_Init+0x68>
  {
    Error_Handler();
 8000a8c:	f000 faea 	bl	8001064 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000a90:	bf00      	nop
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	2000052c 	.word	0x2000052c
 8000a98:	40003c00 	.word	0x40003c00

08000a9c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b090      	sub	sp, #64	; 0x40
 8000aa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aa2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	601a      	str	r2, [r3, #0]
 8000aaa:	605a      	str	r2, [r3, #4]
 8000aac:	609a      	str	r2, [r3, #8]
 8000aae:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000ab0:	f107 031c 	add.w	r3, r7, #28
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	601a      	str	r2, [r3, #0]
 8000ab8:	605a      	str	r2, [r3, #4]
 8000aba:	609a      	str	r2, [r3, #8]
 8000abc:	60da      	str	r2, [r3, #12]
 8000abe:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000ac0:	f107 030c 	add.w	r3, r7, #12
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	601a      	str	r2, [r3, #0]
 8000ac8:	605a      	str	r2, [r3, #4]
 8000aca:	609a      	str	r2, [r3, #8]
 8000acc:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ace:	463b      	mov	r3, r7
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	601a      	str	r2, [r3, #0]
 8000ad4:	605a      	str	r2, [r3, #4]
 8000ad6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000ad8:	4b40      	ldr	r3, [pc, #256]	; (8000bdc <MX_TIM1_Init+0x140>)
 8000ada:	4a41      	ldr	r2, [pc, #260]	; (8000be0 <MX_TIM1_Init+0x144>)
 8000adc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000ade:	4b3f      	ldr	r3, [pc, #252]	; (8000bdc <MX_TIM1_Init+0x140>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ae4:	4b3d      	ldr	r3, [pc, #244]	; (8000bdc <MX_TIM1_Init+0x140>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000aea:	4b3c      	ldr	r3, [pc, #240]	; (8000bdc <MX_TIM1_Init+0x140>)
 8000aec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000af0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000af2:	4b3a      	ldr	r3, [pc, #232]	; (8000bdc <MX_TIM1_Init+0x140>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000af8:	4b38      	ldr	r3, [pc, #224]	; (8000bdc <MX_TIM1_Init+0x140>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000afe:	4b37      	ldr	r3, [pc, #220]	; (8000bdc <MX_TIM1_Init+0x140>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b04:	4835      	ldr	r0, [pc, #212]	; (8000bdc <MX_TIM1_Init+0x140>)
 8000b06:	f006 f84b 	bl	8006ba0 <HAL_TIM_Base_Init>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8000b10:	f000 faa8 	bl	8001064 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b18:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b1a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b1e:	4619      	mov	r1, r3
 8000b20:	482e      	ldr	r0, [pc, #184]	; (8000bdc <MX_TIM1_Init+0x140>)
 8000b22:	f006 feaf 	bl	8007884 <HAL_TIM_ConfigClockSource>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d001      	beq.n	8000b30 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8000b2c:	f000 fa9a 	bl	8001064 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8000b30:	482a      	ldr	r0, [pc, #168]	; (8000bdc <MX_TIM1_Init+0x140>)
 8000b32:	f006 f905 	bl	8006d40 <HAL_TIM_IC_Init>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8000b3c:	f000 fa92 	bl	8001064 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8000b40:	2304      	movs	r3, #4
 8000b42:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000b44:	2350      	movs	r3, #80	; 0x50
 8000b46:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8000b50:	2300      	movs	r3, #0
 8000b52:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000b54:	f107 031c 	add.w	r3, r7, #28
 8000b58:	4619      	mov	r1, r3
 8000b5a:	4820      	ldr	r0, [pc, #128]	; (8000bdc <MX_TIM1_Init+0x140>)
 8000b5c:	f006 ff5c 	bl	8007a18 <HAL_TIM_SlaveConfigSynchro>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 8000b66:	f000 fa7d 	bl	8001064 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000b72:	2300      	movs	r3, #0
 8000b74:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8000b76:	2300      	movs	r3, #0
 8000b78:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000b7a:	f107 030c 	add.w	r3, r7, #12
 8000b7e:	2200      	movs	r2, #0
 8000b80:	4619      	mov	r1, r3
 8000b82:	4816      	ldr	r0, [pc, #88]	; (8000bdc <MX_TIM1_Init+0x140>)
 8000b84:	f006 fde1 	bl	800774a <HAL_TIM_IC_ConfigChannel>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8000b8e:	f000 fa69 	bl	8001064 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000b92:	2302      	movs	r3, #2
 8000b94:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000b96:	2302      	movs	r3, #2
 8000b98:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000b9a:	f107 030c 	add.w	r3, r7, #12
 8000b9e:	2204      	movs	r2, #4
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	480e      	ldr	r0, [pc, #56]	; (8000bdc <MX_TIM1_Init+0x140>)
 8000ba4:	f006 fdd1 	bl	800774a <HAL_TIM_IC_ConfigChannel>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8000bae:	f000 fa59 	bl	8001064 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000bbe:	463b      	mov	r3, r7
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4806      	ldr	r0, [pc, #24]	; (8000bdc <MX_TIM1_Init+0x140>)
 8000bc4:	f007 faea 	bl	800819c <HAL_TIMEx_MasterConfigSynchronization>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <MX_TIM1_Init+0x136>
  {
    Error_Handler();
 8000bce:	f000 fa49 	bl	8001064 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000bd2:	bf00      	nop
 8000bd4:	3740      	adds	r7, #64	; 0x40
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	200005f0 	.word	0x200005f0
 8000be0:	40010000 	.word	0x40010000

08000be4 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8000be8:	4b14      	ldr	r3, [pc, #80]	; (8000c3c <MX_UART7_Init+0x58>)
 8000bea:	4a15      	ldr	r2, [pc, #84]	; (8000c40 <MX_UART7_Init+0x5c>)
 8000bec:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8000bee:	4b13      	ldr	r3, [pc, #76]	; (8000c3c <MX_UART7_Init+0x58>)
 8000bf0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bf4:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8000bf6:	4b11      	ldr	r3, [pc, #68]	; (8000c3c <MX_UART7_Init+0x58>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8000bfc:	4b0f      	ldr	r3, [pc, #60]	; (8000c3c <MX_UART7_Init+0x58>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8000c02:	4b0e      	ldr	r3, [pc, #56]	; (8000c3c <MX_UART7_Init+0x58>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8000c08:	4b0c      	ldr	r3, [pc, #48]	; (8000c3c <MX_UART7_Init+0x58>)
 8000c0a:	220c      	movs	r2, #12
 8000c0c:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c0e:	4b0b      	ldr	r3, [pc, #44]	; (8000c3c <MX_UART7_Init+0x58>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c14:	4b09      	ldr	r3, [pc, #36]	; (8000c3c <MX_UART7_Init+0x58>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c1a:	4b08      	ldr	r3, [pc, #32]	; (8000c3c <MX_UART7_Init+0x58>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c20:	4b06      	ldr	r3, [pc, #24]	; (8000c3c <MX_UART7_Init+0x58>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8000c26:	4805      	ldr	r0, [pc, #20]	; (8000c3c <MX_UART7_Init+0x58>)
 8000c28:	f007 fb64 	bl	80082f4 <HAL_UART_Init>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <MX_UART7_Init+0x52>
  {
    Error_Handler();
 8000c32:	f000 fa17 	bl	8001064 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	2000063c 	.word	0x2000063c
 8000c40:	40007800 	.word	0x40007800

08000c44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c4a:	4b16      	ldr	r3, [pc, #88]	; (8000ca4 <MX_DMA_Init+0x60>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4e:	4a15      	ldr	r2, [pc, #84]	; (8000ca4 <MX_DMA_Init+0x60>)
 8000c50:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c54:	6313      	str	r3, [r2, #48]	; 0x30
 8000c56:	4b13      	ldr	r3, [pc, #76]	; (8000ca4 <MX_DMA_Init+0x60>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c5e:	607b      	str	r3, [r7, #4]
 8000c60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000c62:	4b10      	ldr	r3, [pc, #64]	; (8000ca4 <MX_DMA_Init+0x60>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c66:	4a0f      	ldr	r2, [pc, #60]	; (8000ca4 <MX_DMA_Init+0x60>)
 8000c68:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c6e:	4b0d      	ldr	r3, [pc, #52]	; (8000ca4 <MX_DMA_Init+0x60>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c76:	603b      	str	r3, [r7, #0]
 8000c78:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	2105      	movs	r1, #5
 8000c7e:	200e      	movs	r0, #14
 8000c80:	f001 f8e8 	bl	8001e54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000c84:	200e      	movs	r0, #14
 8000c86:	f001 f901 	bl	8001e8c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2105      	movs	r1, #5
 8000c8e:	2038      	movs	r0, #56	; 0x38
 8000c90:	f001 f8e0 	bl	8001e54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000c94:	2038      	movs	r0, #56	; 0x38
 8000c96:	f001 f8f9 	bl	8001e8c <HAL_NVIC_EnableIRQ>

}
 8000c9a:	bf00      	nop
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	40023800 	.word	0x40023800

08000ca8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b08e      	sub	sp, #56	; 0x38
 8000cac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	601a      	str	r2, [r3, #0]
 8000cb6:	605a      	str	r2, [r3, #4]
 8000cb8:	609a      	str	r2, [r3, #8]
 8000cba:	60da      	str	r2, [r3, #12]
 8000cbc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000cbe:	4b9f      	ldr	r3, [pc, #636]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc2:	4a9e      	ldr	r2, [pc, #632]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000cc4:	f043 0310 	orr.w	r3, r3, #16
 8000cc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cca:	4b9c      	ldr	r3, [pc, #624]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cce:	f003 0310 	and.w	r3, r3, #16
 8000cd2:	623b      	str	r3, [r7, #32]
 8000cd4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cd6:	4b99      	ldr	r3, [pc, #612]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cda:	4a98      	ldr	r2, [pc, #608]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000cdc:	f043 0304 	orr.w	r3, r3, #4
 8000ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ce2:	4b96      	ldr	r3, [pc, #600]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	f003 0304 	and.w	r3, r3, #4
 8000cea:	61fb      	str	r3, [r7, #28]
 8000cec:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cee:	4b93      	ldr	r3, [pc, #588]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf2:	4a92      	ldr	r2, [pc, #584]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000cf4:	f043 0320 	orr.w	r3, r3, #32
 8000cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cfa:	4b90      	ldr	r3, [pc, #576]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfe:	f003 0320 	and.w	r3, r3, #32
 8000d02:	61bb      	str	r3, [r7, #24]
 8000d04:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d06:	4b8d      	ldr	r3, [pc, #564]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0a:	4a8c      	ldr	r2, [pc, #560]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000d0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d10:	6313      	str	r3, [r2, #48]	; 0x30
 8000d12:	4b8a      	ldr	r3, [pc, #552]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d1a:	617b      	str	r3, [r7, #20]
 8000d1c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d1e:	4b87      	ldr	r3, [pc, #540]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d22:	4a86      	ldr	r2, [pc, #536]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000d24:	f043 0301 	orr.w	r3, r3, #1
 8000d28:	6313      	str	r3, [r2, #48]	; 0x30
 8000d2a:	4b84      	ldr	r3, [pc, #528]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2e:	f003 0301 	and.w	r3, r3, #1
 8000d32:	613b      	str	r3, [r7, #16]
 8000d34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d36:	4b81      	ldr	r3, [pc, #516]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3a:	4a80      	ldr	r2, [pc, #512]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000d3c:	f043 0302 	orr.w	r3, r3, #2
 8000d40:	6313      	str	r3, [r2, #48]	; 0x30
 8000d42:	4b7e      	ldr	r3, [pc, #504]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d46:	f003 0302 	and.w	r3, r3, #2
 8000d4a:	60fb      	str	r3, [r7, #12]
 8000d4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d4e:	4b7b      	ldr	r3, [pc, #492]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d52:	4a7a      	ldr	r2, [pc, #488]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000d54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d58:	6313      	str	r3, [r2, #48]	; 0x30
 8000d5a:	4b78      	ldr	r3, [pc, #480]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d62:	60bb      	str	r3, [r7, #8]
 8000d64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d66:	4b75      	ldr	r3, [pc, #468]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6a:	4a74      	ldr	r2, [pc, #464]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000d6c:	f043 0308 	orr.w	r3, r3, #8
 8000d70:	6313      	str	r3, [r2, #48]	; 0x30
 8000d72:	4b72      	ldr	r3, [pc, #456]	; (8000f3c <MX_GPIO_Init+0x294>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d76:	f003 0308 	and.w	r3, r3, #8
 8000d7a:	607b      	str	r3, [r7, #4]
 8000d7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HiL_TL2_Car_GPIO_Port, HiL_TL2_Car_Pin, GPIO_PIN_RESET);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	2180      	movs	r1, #128	; 0x80
 8000d82:	486f      	ldr	r0, [pc, #444]	; (8000f40 <MX_GPIO_Init+0x298>)
 8000d84:	f002 fada 	bl	800333c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|HiL_LIS2DW12TR_Int1_Pin|HiL_TL3_Car_Pin, GPIO_PIN_RESET);
 8000d88:	2200      	movs	r2, #0
 8000d8a:	f248 4120 	movw	r1, #33824	; 0x8420
 8000d8e:	486d      	ldr	r0, [pc, #436]	; (8000f44 <MX_GPIO_Init+0x29c>)
 8000d90:	f002 fad4 	bl	800333c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, HiL_SW5_Pin|HiL_SW8_Pin|HiL_SW6_Pin|HiL_SW7_Pin
 8000d94:	2200      	movs	r2, #0
 8000d96:	f24c 41b0 	movw	r1, #50352	; 0xc4b0
 8000d9a:	486b      	ldr	r0, [pc, #428]	; (8000f48 <MX_GPIO_Init+0x2a0>)
 8000d9c:	f002 face 	bl	800333c <HAL_GPIO_WritePin>
                          |HiL_LIS2DW12TR_Int2_Pin|LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, HiL_button3_B_Pin|HiL_button3_A_Pin, GPIO_PIN_RESET);
 8000da0:	2200      	movs	r2, #0
 8000da2:	210c      	movs	r1, #12
 8000da4:	4869      	ldr	r0, [pc, #420]	; (8000f4c <MX_GPIO_Init+0x2a4>)
 8000da6:	f002 fac9 	bl	800333c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HiL_TL1_Car_GPIO_Port, HiL_TL1_Car_Pin, GPIO_PIN_RESET);
 8000daa:	2200      	movs	r2, #0
 8000dac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000db0:	4867      	ldr	r0, [pc, #412]	; (8000f50 <MX_GPIO_Init+0x2a8>)
 8000db2:	f002 fac3 	bl	800333c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, HiL_TL4_Car_Pin|HiL_button3_C_Pin|HiL_button3_D_Pin|HiL_button3_center_Pin, GPIO_PIN_RESET);
 8000db6:	2200      	movs	r2, #0
 8000db8:	2174      	movs	r1, #116	; 0x74
 8000dba:	4866      	ldr	r0, [pc, #408]	; (8000f54 <MX_GPIO_Init+0x2ac>)
 8000dbc:	f002 fabe 	bl	800333c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : HiL_Disp_Data_Instr_Pin HiL_Disp_CS_Pin */
  GPIO_InitStruct.Pin = HiL_Disp_Data_Instr_Pin|HiL_Disp_CS_Pin;
 8000dc0:	f241 0308 	movw	r3, #4104	; 0x1008
 8000dc4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	4860      	ldr	r0, [pc, #384]	; (8000f58 <MX_GPIO_Init+0x2b0>)
 8000dd6:	f002 f8ed 	bl	8002fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : HiL_595_Reset_Pin */
  GPIO_InitStruct.Pin = HiL_595_Reset_Pin;
 8000dda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000dde:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000de0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000de4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000de6:	2301      	movs	r3, #1
 8000de8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(HiL_595_Reset_GPIO_Port, &GPIO_InitStruct);
 8000dea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dee:	4619      	mov	r1, r3
 8000df0:	4857      	ldr	r0, [pc, #348]	; (8000f50 <MX_GPIO_Init+0x2a8>)
 8000df2:	f002 f8df 	bl	8002fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : HiL_TL2_Car_Pin */
  GPIO_InitStruct.Pin = HiL_TL2_Car_Pin;
 8000df6:	2380      	movs	r3, #128	; 0x80
 8000df8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e02:	2300      	movs	r3, #0
 8000e04:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(HiL_TL2_Car_GPIO_Port, &GPIO_InitStruct);
 8000e06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	484c      	ldr	r0, [pc, #304]	; (8000f40 <MX_GPIO_Init+0x298>)
 8000e0e:	f002 f8d1 	bl	8002fb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : HiL_Disp_Reset_Pin HiL_595_STCP_Pin */
  GPIO_InitStruct.Pin = HiL_Disp_Reset_Pin|HiL_595_STCP_Pin;
 8000e12:	2305      	movs	r3, #5
 8000e14:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e16:	2300      	movs	r3, #0
 8000e18:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e22:	4619      	mov	r1, r3
 8000e24:	484a      	ldr	r0, [pc, #296]	; (8000f50 <MX_GPIO_Init+0x2a8>)
 8000e26:	f002 f8c5 	bl	8002fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : HiL_USR_LED1_Pin */
  GPIO_InitStruct.Pin = HiL_USR_LED1_Pin;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e32:	2300      	movs	r3, #0
 8000e34:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(HiL_USR_LED1_GPIO_Port, &GPIO_InitStruct);
 8000e36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	4841      	ldr	r0, [pc, #260]	; (8000f44 <MX_GPIO_Init+0x29c>)
 8000e3e:	f002 f8b9 	bl	8002fb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 HiL_LIS2DW12TR_Int1_Pin HiL_TL3_Car_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_5|HiL_LIS2DW12TR_Int1_Pin|HiL_TL3_Car_Pin;
 8000e42:	f248 4320 	movw	r3, #33824	; 0x8420
 8000e46:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e50:	2300      	movs	r3, #0
 8000e52:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e58:	4619      	mov	r1, r3
 8000e5a:	483a      	ldr	r0, [pc, #232]	; (8000f44 <MX_GPIO_Init+0x29c>)
 8000e5c:	f002 f8aa 	bl	8002fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : HiL_USR_LED2_Pin */
  GPIO_InitStruct.Pin = HiL_USR_LED2_Pin;
 8000e60:	2301      	movs	r3, #1
 8000e62:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e64:	2300      	movs	r3, #0
 8000e66:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(HiL_USR_LED2_GPIO_Port, &GPIO_InitStruct);
 8000e6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e70:	4619      	mov	r1, r3
 8000e72:	4835      	ldr	r0, [pc, #212]	; (8000f48 <MX_GPIO_Init+0x2a0>)
 8000e74:	f002 f89e 	bl	8002fb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : HiL_SW5_Pin HiL_SW8_Pin HiL_SW6_Pin HiL_SW7_Pin */
  GPIO_InitStruct.Pin = HiL_SW5_Pin|HiL_SW8_Pin|HiL_SW6_Pin|HiL_SW7_Pin;
 8000e78:	f24c 4310 	movw	r3, #50192	; 0xc410
 8000e7c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000e7e:	2311      	movs	r3, #17
 8000e80:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e82:	2300      	movs	r3, #0
 8000e84:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e86:	2300      	movs	r3, #0
 8000e88:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e8e:	4619      	mov	r1, r3
 8000e90:	482d      	ldr	r0, [pc, #180]	; (8000f48 <MX_GPIO_Init+0x2a0>)
 8000e92:	f002 f88f 	bl	8002fb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : HiL_button3_B_Pin HiL_button3_A_Pin */
  GPIO_InitStruct.Pin = HiL_button3_B_Pin|HiL_button3_A_Pin;
 8000e96:	230c      	movs	r3, #12
 8000e98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000e9a:	2311      	movs	r3, #17
 8000e9c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ea6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eaa:	4619      	mov	r1, r3
 8000eac:	4827      	ldr	r0, [pc, #156]	; (8000f4c <MX_GPIO_Init+0x2a4>)
 8000eae:	f002 f881 	bl	8002fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : HiL_TL1_Car_Pin */
  GPIO_InitStruct.Pin = HiL_TL1_Car_Pin;
 8000eb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eb6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb8:	2301      	movs	r3, #1
 8000eba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(HiL_TL1_Car_GPIO_Port, &GPIO_InitStruct);
 8000ec4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4821      	ldr	r0, [pc, #132]	; (8000f50 <MX_GPIO_Init+0x2a8>)
 8000ecc:	f002 f872 	bl	8002fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : HiL_TL4_Car_Pin */
  GPIO_InitStruct.Pin = HiL_TL4_Car_Pin;
 8000ed0:	2304      	movs	r3, #4
 8000ed2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000edc:	2300      	movs	r3, #0
 8000ede:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(HiL_TL4_Car_GPIO_Port, &GPIO_InitStruct);
 8000ee0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	481b      	ldr	r0, [pc, #108]	; (8000f54 <MX_GPIO_Init+0x2ac>)
 8000ee8:	f002 f864 	bl	8002fb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : HiL_button3_C_Pin HiL_button3_D_Pin HiL_button3_center_Pin */
  GPIO_InitStruct.Pin = HiL_button3_C_Pin|HiL_button3_D_Pin|HiL_button3_center_Pin;
 8000eec:	2370      	movs	r3, #112	; 0x70
 8000eee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000ef0:	2311      	movs	r3, #17
 8000ef2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000efc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f00:	4619      	mov	r1, r3
 8000f02:	4814      	ldr	r0, [pc, #80]	; (8000f54 <MX_GPIO_Init+0x2ac>)
 8000f04:	f002 f856 	bl	8002fb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : HiL_LIS2DW12TR_Int2_Pin LD2_Pin */
  GPIO_InitStruct.Pin = HiL_LIS2DW12TR_Int2_Pin|LD2_Pin;
 8000f08:	23a0      	movs	r3, #160	; 0xa0
 8000f0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f10:	2300      	movs	r3, #0
 8000f12:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f14:	2300      	movs	r3, #0
 8000f16:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	480a      	ldr	r0, [pc, #40]	; (8000f48 <MX_GPIO_Init+0x2a0>)
 8000f20:	f002 f848 	bl	8002fb4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000f24:	2200      	movs	r2, #0
 8000f26:	2105      	movs	r1, #5
 8000f28:	2028      	movs	r0, #40	; 0x28
 8000f2a:	f000 ff93 	bl	8001e54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f2e:	2028      	movs	r0, #40	; 0x28
 8000f30:	f000 ffac 	bl	8001e8c <HAL_NVIC_EnableIRQ>

}
 8000f34:	bf00      	nop
 8000f36:	3738      	adds	r7, #56	; 0x38
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40023800 	.word	0x40023800
 8000f40:	40021400 	.word	0x40021400
 8000f44:	40020000 	.word	0x40020000
 8000f48:	40020400 	.word	0x40020400
 8000f4c:	40021800 	.word	0x40021800
 8000f50:	40020800 	.word	0x40020800
 8000f54:	40020c00 	.word	0x40020c00
 8000f58:	40021000 	.word	0x40021000

08000f5c <StartTask_controller>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_controller */
void StartTask_controller(void *argument)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b086      	sub	sp, #24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000f64:	f010 f8aa 	bl	80110bc <MX_USB_DEVICE_Init>
  uint8_t recieve_message[4];

  /* Infinite loop */
  for(;;)
  {
	  if( USB_MSGQ_Rx != NULL )
 8000f68:	4b16      	ldr	r3, [pc, #88]	; (8000fc4 <StartTask_controller+0x68>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d024      	beq.n	8000fba <StartTask_controller+0x5e>
	 	  {

	 			status = osMessageQueueGet(USB_MSGQ_Rx, &msg, NULL, 0U);		// Try to get message with instructions from USB message queue
 8000f70:	4b14      	ldr	r3, [pc, #80]	; (8000fc4 <StartTask_controller+0x68>)
 8000f72:	6818      	ldr	r0, [r3, #0]
 8000f74:	f107 010c 	add.w	r1, r7, #12
 8000f78:	2300      	movs	r3, #0
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	f00c ff2a 	bl	800ddd4 <osMessageQueueGet>
 8000f80:	6138      	str	r0, [r7, #16]

	 			if (status == osOK)
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d118      	bne.n	8000fba <StartTask_controller+0x5e>
	 			{
	 				for (int i = 0; i < sizeof(msg.Buf); i++)
 8000f88:	2300      	movs	r3, #0
 8000f8a:	617b      	str	r3, [r7, #20]
 8000f8c:	e00d      	b.n	8000faa <StartTask_controller+0x4e>
	 				{
	 					recieve_message[i] = msg.Buf[i];					//		Dummy processing of message. Could be in any other task
 8000f8e:	f107 020c 	add.w	r2, r7, #12
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	4413      	add	r3, r2
 8000f96:	7819      	ldrb	r1, [r3, #0]
 8000f98:	f107 0208 	add.w	r2, r7, #8
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	4413      	add	r3, r2
 8000fa0:	460a      	mov	r2, r1
 8000fa2:	701a      	strb	r2, [r3, #0]
	 				for (int i = 0; i < sizeof(msg.Buf); i++)
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	617b      	str	r3, [r7, #20]
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	2b03      	cmp	r3, #3
 8000fae:	d9ee      	bls.n	8000f8e <StartTask_controller+0x32>
	 				}

	 				HiL_controller_read_message(recieve_message);
 8000fb0:	f107 0308 	add.w	r3, r7, #8
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f00a f8db 	bl	800b170 <HiL_controller_read_message>
	 			}
	 	  }
	  osDelay(10);
 8000fba:	200a      	movs	r0, #10
 8000fbc:	f00c fc88 	bl	800d8d0 <osDelay>
	  if( USB_MSGQ_Rx != NULL )
 8000fc0:	e7d2      	b.n	8000f68 <StartTask_controller+0xc>
 8000fc2:	bf00      	nop
 8000fc4:	20000784 	.word	0x20000784

08000fc8 <StartTask_SHT20>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_SHT20 */
void StartTask_SHT20(void *argument)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_SHT20 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000fd0:	2001      	movs	r0, #1
 8000fd2:	f00c fc7d 	bl	800d8d0 <osDelay>
 8000fd6:	e7fb      	b.n	8000fd0 <StartTask_SHT20+0x8>

08000fd8 <StartTask_74HC595D>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_74HC595D */
void StartTask_74HC595D(void *argument)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_74HC595D */
	osStatus status;
	osSemaphoreAcquire(LightOnSemHandle, 1000);
 8000fe0:	4b13      	ldr	r3, [pc, #76]	; (8001030 <StartTask_74HC595D+0x58>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f00c fd3b 	bl	800da64 <osSemaphoreAcquire>

  /* Infinite loop */
  for(;;)
  {

	  HAL_SPI_Receive_DMA(&hspi1, temp_light_state, sizeof(temp_light_state));
 8000fee:	2203      	movs	r2, #3
 8000ff0:	4910      	ldr	r1, [pc, #64]	; (8001034 <StartTask_74HC595D+0x5c>)
 8000ff2:	4811      	ldr	r0, [pc, #68]	; (8001038 <StartTask_74HC595D+0x60>)
 8000ff4:	f004 ffde 	bl	8005fb4 <HAL_SPI_Receive_DMA>

	  again:
	  	  status = osSemaphoreAcquire(LightOnSemHandle, 2000);
 8000ff8:	4b0d      	ldr	r3, [pc, #52]	; (8001030 <StartTask_74HC595D+0x58>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001000:	4618      	mov	r0, r3
 8001002:	f00c fd2f 	bl	800da64 <osSemaphoreAcquire>
 8001006:	60f8      	str	r0, [r7, #12]
	  	  if(status != osOK){
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d000      	beq.n	8001010 <StartTask_74HC595D+0x38>

	  		  goto again;
 800100e:	e7f3      	b.n	8000ff8 <StartTask_74HC595D+0x20>
	  	  }
	  	  memcpy(light_state, temp_light_state, sizeof(light_state));
 8001010:	4b0a      	ldr	r3, [pc, #40]	; (800103c <StartTask_74HC595D+0x64>)
 8001012:	4a08      	ldr	r2, [pc, #32]	; (8001034 <StartTask_74HC595D+0x5c>)
 8001014:	6812      	ldr	r2, [r2, #0]
 8001016:	4611      	mov	r1, r2
 8001018:	8019      	strh	r1, [r3, #0]
 800101a:	3302      	adds	r3, #2
 800101c:	0c12      	lsrs	r2, r2, #16
 800101e:	701a      	strb	r2, [r3, #0]
	  	  CDC_Transmit_FS( (uint8_t *) light_state, sizeof(light_state));		// DEBUG ONLY: Transmit over USB what's been received to SPI
 8001020:	2103      	movs	r1, #3
 8001022:	4806      	ldr	r0, [pc, #24]	; (800103c <StartTask_74HC595D+0x64>)
 8001024:	f010 f926 	bl	8011274 <CDC_Transmit_FS>
	  osDelay(1);
 8001028:	2001      	movs	r0, #1
 800102a:	f00c fc51 	bl	800d8d0 <osDelay>
	  HAL_SPI_Receive_DMA(&hspi1, temp_light_state, sizeof(temp_light_state));
 800102e:	e7de      	b.n	8000fee <StartTask_74HC595D+0x16>
 8001030:	20000730 	.word	0x20000730
 8001034:	2000078c 	.word	0x2000078c
 8001038:	200004c8 	.word	0x200004c8
 800103c:	20000788 	.word	0x20000788

08001040 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a04      	ldr	r2, [pc, #16]	; (8001060 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d101      	bne.n	8001056 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001052:	f000 fd07 	bl	8001a64 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001056:	bf00      	nop
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40001000 	.word	0x40001000

08001064 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001068:	b672      	cpsid	i
}
 800106a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800106c:	e7fe      	b.n	800106c <Error_Handler+0x8>
	...

08001070 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001076:	4b11      	ldr	r3, [pc, #68]	; (80010bc <HAL_MspInit+0x4c>)
 8001078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800107a:	4a10      	ldr	r2, [pc, #64]	; (80010bc <HAL_MspInit+0x4c>)
 800107c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001080:	6413      	str	r3, [r2, #64]	; 0x40
 8001082:	4b0e      	ldr	r3, [pc, #56]	; (80010bc <HAL_MspInit+0x4c>)
 8001084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001086:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800108a:	607b      	str	r3, [r7, #4]
 800108c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800108e:	4b0b      	ldr	r3, [pc, #44]	; (80010bc <HAL_MspInit+0x4c>)
 8001090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001092:	4a0a      	ldr	r2, [pc, #40]	; (80010bc <HAL_MspInit+0x4c>)
 8001094:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001098:	6453      	str	r3, [r2, #68]	; 0x44
 800109a:	4b08      	ldr	r3, [pc, #32]	; (80010bc <HAL_MspInit+0x4c>)
 800109c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800109e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010a2:	603b      	str	r3, [r7, #0]
 80010a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010a6:	2200      	movs	r2, #0
 80010a8:	210f      	movs	r1, #15
 80010aa:	f06f 0001 	mvn.w	r0, #1
 80010ae:	f000 fed1 	bl	8001e54 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010b2:	bf00      	nop
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	40023800 	.word	0x40023800

080010c0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b08a      	sub	sp, #40	; 0x28
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c8:	f107 0314 	add.w	r3, r7, #20
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a17      	ldr	r2, [pc, #92]	; (800113c <HAL_CAN_MspInit+0x7c>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d127      	bne.n	8001132 <HAL_CAN_MspInit+0x72>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80010e2:	4b17      	ldr	r3, [pc, #92]	; (8001140 <HAL_CAN_MspInit+0x80>)
 80010e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e6:	4a16      	ldr	r2, [pc, #88]	; (8001140 <HAL_CAN_MspInit+0x80>)
 80010e8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010ec:	6413      	str	r3, [r2, #64]	; 0x40
 80010ee:	4b14      	ldr	r3, [pc, #80]	; (8001140 <HAL_CAN_MspInit+0x80>)
 80010f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010f6:	613b      	str	r3, [r7, #16]
 80010f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010fa:	4b11      	ldr	r3, [pc, #68]	; (8001140 <HAL_CAN_MspInit+0x80>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fe:	4a10      	ldr	r2, [pc, #64]	; (8001140 <HAL_CAN_MspInit+0x80>)
 8001100:	f043 0308 	orr.w	r3, r3, #8
 8001104:	6313      	str	r3, [r2, #48]	; 0x30
 8001106:	4b0e      	ldr	r3, [pc, #56]	; (8001140 <HAL_CAN_MspInit+0x80>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110a:	f003 0308 	and.w	r3, r3, #8
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = HiL_CAN1_RX_Pin|HiL_CAN1_TX_Pin;
 8001112:	2303      	movs	r3, #3
 8001114:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001116:	2302      	movs	r3, #2
 8001118:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111a:	2300      	movs	r3, #0
 800111c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800111e:	2303      	movs	r3, #3
 8001120:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001122:	2309      	movs	r3, #9
 8001124:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001126:	f107 0314 	add.w	r3, r7, #20
 800112a:	4619      	mov	r1, r3
 800112c:	4805      	ldr	r0, [pc, #20]	; (8001144 <HAL_CAN_MspInit+0x84>)
 800112e:	f001 ff41 	bl	8002fb4 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001132:	bf00      	nop
 8001134:	3728      	adds	r7, #40	; 0x28
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	40006400 	.word	0x40006400
 8001140:	40023800 	.word	0x40023800
 8001144:	40020c00 	.word	0x40020c00

08001148 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b08a      	sub	sp, #40	; 0x28
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001150:	f107 0314 	add.w	r3, r7, #20
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]
 8001158:	605a      	str	r2, [r3, #4]
 800115a:	609a      	str	r2, [r3, #8]
 800115c:	60da      	str	r2, [r3, #12]
 800115e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a19      	ldr	r2, [pc, #100]	; (80011cc <HAL_DAC_MspInit+0x84>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d12b      	bne.n	80011c2 <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800116a:	4b19      	ldr	r3, [pc, #100]	; (80011d0 <HAL_DAC_MspInit+0x88>)
 800116c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800116e:	4a18      	ldr	r2, [pc, #96]	; (80011d0 <HAL_DAC_MspInit+0x88>)
 8001170:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001174:	6413      	str	r3, [r2, #64]	; 0x40
 8001176:	4b16      	ldr	r3, [pc, #88]	; (80011d0 <HAL_DAC_MspInit+0x88>)
 8001178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800117e:	613b      	str	r3, [r7, #16]
 8001180:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001182:	4b13      	ldr	r3, [pc, #76]	; (80011d0 <HAL_DAC_MspInit+0x88>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001186:	4a12      	ldr	r2, [pc, #72]	; (80011d0 <HAL_DAC_MspInit+0x88>)
 8001188:	f043 0301 	orr.w	r3, r3, #1
 800118c:	6313      	str	r3, [r2, #48]	; 0x30
 800118e:	4b10      	ldr	r3, [pc, #64]	; (80011d0 <HAL_DAC_MspInit+0x88>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001192:	f003 0301 	and.w	r3, r3, #1
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = HiL_Poti_Pin;
 800119a:	2310      	movs	r3, #16
 800119c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800119e:	2303      	movs	r3, #3
 80011a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a2:	2300      	movs	r3, #0
 80011a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(HiL_Poti_GPIO_Port, &GPIO_InitStruct);
 80011a6:	f107 0314 	add.w	r3, r7, #20
 80011aa:	4619      	mov	r1, r3
 80011ac:	4809      	ldr	r0, [pc, #36]	; (80011d4 <HAL_DAC_MspInit+0x8c>)
 80011ae:	f001 ff01 	bl	8002fb4 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 80011b2:	2200      	movs	r2, #0
 80011b4:	210f      	movs	r1, #15
 80011b6:	2036      	movs	r0, #54	; 0x36
 80011b8:	f000 fe4c 	bl	8001e54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80011bc:	2036      	movs	r0, #54	; 0x36
 80011be:	f000 fe65 	bl	8001e8c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80011c2:	bf00      	nop
 80011c4:	3728      	adds	r7, #40	; 0x28
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40007400 	.word	0x40007400
 80011d0:	40023800 	.word	0x40023800
 80011d4:	40020000 	.word	0x40020000

080011d8 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08e      	sub	sp, #56	; 0x38
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]
 80011ec:	60da      	str	r2, [r3, #12]
 80011ee:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a4e      	ldr	r2, [pc, #312]	; (8001330 <HAL_ETH_MspInit+0x158>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	f040 8096 	bne.w	8001328 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80011fc:	4b4d      	ldr	r3, [pc, #308]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 80011fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001200:	4a4c      	ldr	r2, [pc, #304]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 8001202:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001206:	6313      	str	r3, [r2, #48]	; 0x30
 8001208:	4b4a      	ldr	r3, [pc, #296]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 800120a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001210:	623b      	str	r3, [r7, #32]
 8001212:	6a3b      	ldr	r3, [r7, #32]
 8001214:	4b47      	ldr	r3, [pc, #284]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 8001216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001218:	4a46      	ldr	r2, [pc, #280]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 800121a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800121e:	6313      	str	r3, [r2, #48]	; 0x30
 8001220:	4b44      	ldr	r3, [pc, #272]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 8001222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001224:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001228:	61fb      	str	r3, [r7, #28]
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	4b41      	ldr	r3, [pc, #260]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 800122e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001230:	4a40      	ldr	r2, [pc, #256]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 8001232:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001236:	6313      	str	r3, [r2, #48]	; 0x30
 8001238:	4b3e      	ldr	r3, [pc, #248]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 800123a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001240:	61bb      	str	r3, [r7, #24]
 8001242:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001244:	4b3b      	ldr	r3, [pc, #236]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 8001246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001248:	4a3a      	ldr	r2, [pc, #232]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 800124a:	f043 0304 	orr.w	r3, r3, #4
 800124e:	6313      	str	r3, [r2, #48]	; 0x30
 8001250:	4b38      	ldr	r3, [pc, #224]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 8001252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001254:	f003 0304 	and.w	r3, r3, #4
 8001258:	617b      	str	r3, [r7, #20]
 800125a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800125c:	4b35      	ldr	r3, [pc, #212]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 800125e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001260:	4a34      	ldr	r2, [pc, #208]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 8001262:	f043 0301 	orr.w	r3, r3, #1
 8001266:	6313      	str	r3, [r2, #48]	; 0x30
 8001268:	4b32      	ldr	r3, [pc, #200]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 800126a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126c:	f003 0301 	and.w	r3, r3, #1
 8001270:	613b      	str	r3, [r7, #16]
 8001272:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001274:	4b2f      	ldr	r3, [pc, #188]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 8001276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001278:	4a2e      	ldr	r2, [pc, #184]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 800127a:	f043 0302 	orr.w	r3, r3, #2
 800127e:	6313      	str	r3, [r2, #48]	; 0x30
 8001280:	4b2c      	ldr	r3, [pc, #176]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 8001282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001284:	f003 0302 	and.w	r3, r3, #2
 8001288:	60fb      	str	r3, [r7, #12]
 800128a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800128c:	4b29      	ldr	r3, [pc, #164]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 800128e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001290:	4a28      	ldr	r2, [pc, #160]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 8001292:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001296:	6313      	str	r3, [r2, #48]	; 0x30
 8001298:	4b26      	ldr	r3, [pc, #152]	; (8001334 <HAL_ETH_MspInit+0x15c>)
 800129a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012a0:	60bb      	str	r3, [r7, #8]
 80012a2:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80012a4:	2332      	movs	r3, #50	; 0x32
 80012a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a8:	2302      	movs	r3, #2
 80012aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ac:	2300      	movs	r3, #0
 80012ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b0:	2303      	movs	r3, #3
 80012b2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012b4:	230b      	movs	r3, #11
 80012b6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012bc:	4619      	mov	r1, r3
 80012be:	481e      	ldr	r0, [pc, #120]	; (8001338 <HAL_ETH_MspInit+0x160>)
 80012c0:	f001 fe78 	bl	8002fb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 80012c4:	2386      	movs	r3, #134	; 0x86
 80012c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c8:	2302      	movs	r3, #2
 80012ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012d0:	2303      	movs	r3, #3
 80012d2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012d4:	230b      	movs	r3, #11
 80012d6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012dc:	4619      	mov	r1, r3
 80012de:	4817      	ldr	r0, [pc, #92]	; (800133c <HAL_ETH_MspInit+0x164>)
 80012e0:	f001 fe68 	bl	8002fb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80012e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ea:	2302      	movs	r3, #2
 80012ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ee:	2300      	movs	r3, #0
 80012f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012f2:	2303      	movs	r3, #3
 80012f4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012f6:	230b      	movs	r3, #11
 80012f8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012fe:	4619      	mov	r1, r3
 8001300:	480f      	ldr	r0, [pc, #60]	; (8001340 <HAL_ETH_MspInit+0x168>)
 8001302:	f001 fe57 	bl	8002fb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8001306:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800130a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130c:	2302      	movs	r3, #2
 800130e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001310:	2300      	movs	r3, #0
 8001312:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001314:	2303      	movs	r3, #3
 8001316:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001318:	230b      	movs	r3, #11
 800131a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800131c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001320:	4619      	mov	r1, r3
 8001322:	4808      	ldr	r0, [pc, #32]	; (8001344 <HAL_ETH_MspInit+0x16c>)
 8001324:	f001 fe46 	bl	8002fb4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001328:	bf00      	nop
 800132a:	3738      	adds	r7, #56	; 0x38
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	40028000 	.word	0x40028000
 8001334:	40023800 	.word	0x40023800
 8001338:	40020800 	.word	0x40020800
 800133c:	40020000 	.word	0x40020000
 8001340:	40020400 	.word	0x40020400
 8001344:	40021800 	.word	0x40021800

08001348 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b0ae      	sub	sp, #184	; 0xb8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001350:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]
 800135e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001360:	f107 0314 	add.w	r3, r7, #20
 8001364:	2290      	movs	r2, #144	; 0x90
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f010 fc95 	bl	8011c98 <memset>
  if(hi2c->Instance==I2C1)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a22      	ldr	r2, [pc, #136]	; (80013fc <HAL_I2C_MspInit+0xb4>)
 8001374:	4293      	cmp	r3, r2
 8001376:	d13c      	bne.n	80013f2 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001378:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800137c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800137e:	2300      	movs	r3, #0
 8001380:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001382:	f107 0314 	add.w	r3, r7, #20
 8001386:	4618      	mov	r0, r3
 8001388:	f004 f940 	bl	800560c <HAL_RCCEx_PeriphCLKConfig>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001392:	f7ff fe67 	bl	8001064 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001396:	4b1a      	ldr	r3, [pc, #104]	; (8001400 <HAL_I2C_MspInit+0xb8>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139a:	4a19      	ldr	r2, [pc, #100]	; (8001400 <HAL_I2C_MspInit+0xb8>)
 800139c:	f043 0302 	orr.w	r3, r3, #2
 80013a0:	6313      	str	r3, [r2, #48]	; 0x30
 80013a2:	4b17      	ldr	r3, [pc, #92]	; (8001400 <HAL_I2C_MspInit+0xb8>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	613b      	str	r3, [r7, #16]
 80013ac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = HiL_I2C1_SCL_Pin|HiL_I2C1_SDA_Pin;
 80013ae:	f44f 7340 	mov.w	r3, #768	; 0x300
 80013b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013b6:	2312      	movs	r3, #18
 80013b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c2:	2303      	movs	r3, #3
 80013c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013c8:	2304      	movs	r3, #4
 80013ca:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ce:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80013d2:	4619      	mov	r1, r3
 80013d4:	480b      	ldr	r0, [pc, #44]	; (8001404 <HAL_I2C_MspInit+0xbc>)
 80013d6:	f001 fded 	bl	8002fb4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013da:	4b09      	ldr	r3, [pc, #36]	; (8001400 <HAL_I2C_MspInit+0xb8>)
 80013dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013de:	4a08      	ldr	r2, [pc, #32]	; (8001400 <HAL_I2C_MspInit+0xb8>)
 80013e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013e4:	6413      	str	r3, [r2, #64]	; 0x40
 80013e6:	4b06      	ldr	r3, [pc, #24]	; (8001400 <HAL_I2C_MspInit+0xb8>)
 80013e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80013f2:	bf00      	nop
 80013f4:	37b8      	adds	r7, #184	; 0xb8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40005400 	.word	0x40005400
 8001400:	40023800 	.word	0x40023800
 8001404:	40020400 	.word	0x40020400

08001408 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b08e      	sub	sp, #56	; 0x38
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001410:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	60da      	str	r2, [r3, #12]
 800141e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a61      	ldr	r2, [pc, #388]	; (80015ac <HAL_SPI_MspInit+0x1a4>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d172      	bne.n	8001510 <HAL_SPI_MspInit+0x108>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800142a:	4b61      	ldr	r3, [pc, #388]	; (80015b0 <HAL_SPI_MspInit+0x1a8>)
 800142c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800142e:	4a60      	ldr	r2, [pc, #384]	; (80015b0 <HAL_SPI_MspInit+0x1a8>)
 8001430:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001434:	6453      	str	r3, [r2, #68]	; 0x44
 8001436:	4b5e      	ldr	r3, [pc, #376]	; (80015b0 <HAL_SPI_MspInit+0x1a8>)
 8001438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800143a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800143e:	623b      	str	r3, [r7, #32]
 8001440:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001442:	4b5b      	ldr	r3, [pc, #364]	; (80015b0 <HAL_SPI_MspInit+0x1a8>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001446:	4a5a      	ldr	r2, [pc, #360]	; (80015b0 <HAL_SPI_MspInit+0x1a8>)
 8001448:	f043 0308 	orr.w	r3, r3, #8
 800144c:	6313      	str	r3, [r2, #48]	; 0x30
 800144e:	4b58      	ldr	r3, [pc, #352]	; (80015b0 <HAL_SPI_MspInit+0x1a8>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001452:	f003 0308 	and.w	r3, r3, #8
 8001456:	61fb      	str	r3, [r7, #28]
 8001458:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800145a:	4b55      	ldr	r3, [pc, #340]	; (80015b0 <HAL_SPI_MspInit+0x1a8>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145e:	4a54      	ldr	r2, [pc, #336]	; (80015b0 <HAL_SPI_MspInit+0x1a8>)
 8001460:	f043 0302 	orr.w	r3, r3, #2
 8001464:	6313      	str	r3, [r2, #48]	; 0x30
 8001466:	4b52      	ldr	r3, [pc, #328]	; (80015b0 <HAL_SPI_MspInit+0x1a8>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146a:	f003 0302 	and.w	r3, r3, #2
 800146e:	61bb      	str	r3, [r7, #24]
 8001470:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = HiL_595_DS_Pin;
 8001472:	2380      	movs	r3, #128	; 0x80
 8001474:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001476:	2302      	movs	r3, #2
 8001478:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147a:	2300      	movs	r3, #0
 800147c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800147e:	2303      	movs	r3, #3
 8001480:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001482:	2305      	movs	r3, #5
 8001484:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(HiL_595_DS_GPIO_Port, &GPIO_InitStruct);
 8001486:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800148a:	4619      	mov	r1, r3
 800148c:	4849      	ldr	r0, [pc, #292]	; (80015b4 <HAL_SPI_MspInit+0x1ac>)
 800148e:	f001 fd91 	bl	8002fb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001492:	2308      	movs	r3, #8
 8001494:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001496:	2302      	movs	r3, #2
 8001498:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800149e:	2303      	movs	r3, #3
 80014a0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014a2:	2305      	movs	r3, #5
 80014a4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014aa:	4619      	mov	r1, r3
 80014ac:	4842      	ldr	r0, [pc, #264]	; (80015b8 <HAL_SPI_MspInit+0x1b0>)
 80014ae:	f001 fd81 	bl	8002fb4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 80014b2:	4b42      	ldr	r3, [pc, #264]	; (80015bc <HAL_SPI_MspInit+0x1b4>)
 80014b4:	4a42      	ldr	r2, [pc, #264]	; (80015c0 <HAL_SPI_MspInit+0x1b8>)
 80014b6:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 80014b8:	4b40      	ldr	r3, [pc, #256]	; (80015bc <HAL_SPI_MspInit+0x1b4>)
 80014ba:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80014be:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014c0:	4b3e      	ldr	r3, [pc, #248]	; (80015bc <HAL_SPI_MspInit+0x1b4>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014c6:	4b3d      	ldr	r3, [pc, #244]	; (80015bc <HAL_SPI_MspInit+0x1b4>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80014cc:	4b3b      	ldr	r3, [pc, #236]	; (80015bc <HAL_SPI_MspInit+0x1b4>)
 80014ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014d2:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014d4:	4b39      	ldr	r3, [pc, #228]	; (80015bc <HAL_SPI_MspInit+0x1b4>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014da:	4b38      	ldr	r3, [pc, #224]	; (80015bc <HAL_SPI_MspInit+0x1b4>)
 80014dc:	2200      	movs	r2, #0
 80014de:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80014e0:	4b36      	ldr	r3, [pc, #216]	; (80015bc <HAL_SPI_MspInit+0x1b4>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80014e6:	4b35      	ldr	r3, [pc, #212]	; (80015bc <HAL_SPI_MspInit+0x1b4>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014ec:	4b33      	ldr	r3, [pc, #204]	; (80015bc <HAL_SPI_MspInit+0x1b4>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80014f2:	4832      	ldr	r0, [pc, #200]	; (80015bc <HAL_SPI_MspInit+0x1b4>)
 80014f4:	f000 fe2e 	bl	8002154 <HAL_DMA_Init>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <HAL_SPI_MspInit+0xfa>
    {
      Error_Handler();
 80014fe:	f7ff fdb1 	bl	8001064 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4a2d      	ldr	r2, [pc, #180]	; (80015bc <HAL_SPI_MspInit+0x1b4>)
 8001506:	659a      	str	r2, [r3, #88]	; 0x58
 8001508:	4a2c      	ldr	r2, [pc, #176]	; (80015bc <HAL_SPI_MspInit+0x1b4>)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800150e:	e049      	b.n	80015a4 <HAL_SPI_MspInit+0x19c>
  else if(hspi->Instance==SPI3)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a2b      	ldr	r2, [pc, #172]	; (80015c4 <HAL_SPI_MspInit+0x1bc>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d144      	bne.n	80015a4 <HAL_SPI_MspInit+0x19c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800151a:	4b25      	ldr	r3, [pc, #148]	; (80015b0 <HAL_SPI_MspInit+0x1a8>)
 800151c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151e:	4a24      	ldr	r2, [pc, #144]	; (80015b0 <HAL_SPI_MspInit+0x1a8>)
 8001520:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001524:	6413      	str	r3, [r2, #64]	; 0x40
 8001526:	4b22      	ldr	r3, [pc, #136]	; (80015b0 <HAL_SPI_MspInit+0x1a8>)
 8001528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800152a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800152e:	617b      	str	r3, [r7, #20]
 8001530:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001532:	4b1f      	ldr	r3, [pc, #124]	; (80015b0 <HAL_SPI_MspInit+0x1a8>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	4a1e      	ldr	r2, [pc, #120]	; (80015b0 <HAL_SPI_MspInit+0x1a8>)
 8001538:	f043 0302 	orr.w	r3, r3, #2
 800153c:	6313      	str	r3, [r2, #48]	; 0x30
 800153e:	4b1c      	ldr	r3, [pc, #112]	; (80015b0 <HAL_SPI_MspInit+0x1a8>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	f003 0302 	and.w	r3, r3, #2
 8001546:	613b      	str	r3, [r7, #16]
 8001548:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800154a:	4b19      	ldr	r3, [pc, #100]	; (80015b0 <HAL_SPI_MspInit+0x1a8>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154e:	4a18      	ldr	r2, [pc, #96]	; (80015b0 <HAL_SPI_MspInit+0x1a8>)
 8001550:	f043 0304 	orr.w	r3, r3, #4
 8001554:	6313      	str	r3, [r2, #48]	; 0x30
 8001556:	4b16      	ldr	r3, [pc, #88]	; (80015b0 <HAL_SPI_MspInit+0x1a8>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155a:	f003 0304 	and.w	r3, r3, #4
 800155e:	60fb      	str	r3, [r7, #12]
 8001560:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = HiL_SPI3_MOSI_Pin;
 8001562:	2304      	movs	r3, #4
 8001564:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001566:	2302      	movs	r3, #2
 8001568:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156a:	2300      	movs	r3, #0
 800156c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800156e:	2303      	movs	r3, #3
 8001570:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001572:	2307      	movs	r3, #7
 8001574:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(HiL_SPI3_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001576:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800157a:	4619      	mov	r1, r3
 800157c:	480e      	ldr	r0, [pc, #56]	; (80015b8 <HAL_SPI_MspInit+0x1b0>)
 800157e:	f001 fd19 	bl	8002fb4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = HiL_SPI3_SCK_Pin;
 8001582:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001586:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001588:	2302      	movs	r3, #2
 800158a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158c:	2300      	movs	r3, #0
 800158e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001590:	2303      	movs	r3, #3
 8001592:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001594:	2306      	movs	r3, #6
 8001596:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(HiL_SPI3_SCK_GPIO_Port, &GPIO_InitStruct);
 8001598:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800159c:	4619      	mov	r1, r3
 800159e:	480a      	ldr	r0, [pc, #40]	; (80015c8 <HAL_SPI_MspInit+0x1c0>)
 80015a0:	f001 fd08 	bl	8002fb4 <HAL_GPIO_Init>
}
 80015a4:	bf00      	nop
 80015a6:	3738      	adds	r7, #56	; 0x38
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	40013000 	.word	0x40013000
 80015b0:	40023800 	.word	0x40023800
 80015b4:	40020c00 	.word	0x40020c00
 80015b8:	40020400 	.word	0x40020400
 80015bc:	20000590 	.word	0x20000590
 80015c0:	40026410 	.word	0x40026410
 80015c4:	40003c00 	.word	0x40003c00
 80015c8:	40020800 	.word	0x40020800

080015cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b08a      	sub	sp, #40	; 0x28
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d4:	f107 0314 	add.w	r3, r7, #20
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	609a      	str	r2, [r3, #8]
 80015e0:	60da      	str	r2, [r3, #12]
 80015e2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a1b      	ldr	r2, [pc, #108]	; (8001658 <HAL_TIM_Base_MspInit+0x8c>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d130      	bne.n	8001650 <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80015ee:	4b1b      	ldr	r3, [pc, #108]	; (800165c <HAL_TIM_Base_MspInit+0x90>)
 80015f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015f2:	4a1a      	ldr	r2, [pc, #104]	; (800165c <HAL_TIM_Base_MspInit+0x90>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	6453      	str	r3, [r2, #68]	; 0x44
 80015fa:	4b18      	ldr	r3, [pc, #96]	; (800165c <HAL_TIM_Base_MspInit+0x90>)
 80015fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	613b      	str	r3, [r7, #16]
 8001604:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001606:	4b15      	ldr	r3, [pc, #84]	; (800165c <HAL_TIM_Base_MspInit+0x90>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160a:	4a14      	ldr	r2, [pc, #80]	; (800165c <HAL_TIM_Base_MspInit+0x90>)
 800160c:	f043 0310 	orr.w	r3, r3, #16
 8001610:	6313      	str	r3, [r2, #48]	; 0x30
 8001612:	4b12      	ldr	r3, [pc, #72]	; (800165c <HAL_TIM_Base_MspInit+0x90>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001616:	f003 0310 	and.w	r3, r3, #16
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = HiL_595_Enable_Pin;
 800161e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001622:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001624:	2302      	movs	r3, #2
 8001626:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001628:	2300      	movs	r3, #0
 800162a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162c:	2300      	movs	r3, #0
 800162e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001630:	2301      	movs	r3, #1
 8001632:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(HiL_595_Enable_GPIO_Port, &GPIO_InitStruct);
 8001634:	f107 0314 	add.w	r3, r7, #20
 8001638:	4619      	mov	r1, r3
 800163a:	4809      	ldr	r0, [pc, #36]	; (8001660 <HAL_TIM_Base_MspInit+0x94>)
 800163c:	f001 fcba 	bl	8002fb4 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8001640:	2200      	movs	r2, #0
 8001642:	2105      	movs	r1, #5
 8001644:	201b      	movs	r0, #27
 8001646:	f000 fc05 	bl	8001e54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800164a:	201b      	movs	r0, #27
 800164c:	f000 fc1e 	bl	8001e8c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001650:	bf00      	nop
 8001652:	3728      	adds	r7, #40	; 0x28
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	40010000 	.word	0x40010000
 800165c:	40023800 	.word	0x40023800
 8001660:	40021000 	.word	0x40021000

08001664 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b0ae      	sub	sp, #184	; 0xb8
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	605a      	str	r2, [r3, #4]
 8001676:	609a      	str	r2, [r3, #8]
 8001678:	60da      	str	r2, [r3, #12]
 800167a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800167c:	f107 0314 	add.w	r3, r7, #20
 8001680:	2290      	movs	r2, #144	; 0x90
 8001682:	2100      	movs	r1, #0
 8001684:	4618      	mov	r0, r3
 8001686:	f010 fb07 	bl	8011c98 <memset>
  if(huart->Instance==UART7)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a3d      	ldr	r2, [pc, #244]	; (8001784 <HAL_UART_MspInit+0x120>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d172      	bne.n	800177a <HAL_UART_MspInit+0x116>

  /* USER CODE END UART7_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8001694:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001698:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 800169a:	2300      	movs	r3, #0
 800169c:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800169e:	f107 0314 	add.w	r3, r7, #20
 80016a2:	4618      	mov	r0, r3
 80016a4:	f003 ffb2 	bl	800560c <HAL_RCCEx_PeriphCLKConfig>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80016ae:	f7ff fcd9 	bl	8001064 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 80016b2:	4b35      	ldr	r3, [pc, #212]	; (8001788 <HAL_UART_MspInit+0x124>)
 80016b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b6:	4a34      	ldr	r2, [pc, #208]	; (8001788 <HAL_UART_MspInit+0x124>)
 80016b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80016bc:	6413      	str	r3, [r2, #64]	; 0x40
 80016be:	4b32      	ldr	r3, [pc, #200]	; (8001788 <HAL_UART_MspInit+0x124>)
 80016c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80016c6:	613b      	str	r3, [r7, #16]
 80016c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80016ca:	4b2f      	ldr	r3, [pc, #188]	; (8001788 <HAL_UART_MspInit+0x124>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	4a2e      	ldr	r2, [pc, #184]	; (8001788 <HAL_UART_MspInit+0x124>)
 80016d0:	f043 0310 	orr.w	r3, r3, #16
 80016d4:	6313      	str	r3, [r2, #48]	; 0x30
 80016d6:	4b2c      	ldr	r3, [pc, #176]	; (8001788 <HAL_UART_MspInit+0x124>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016da:	f003 0310 	and.w	r3, r3, #16
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	68fb      	ldr	r3, [r7, #12]
    /**UART7 GPIO Configuration
    PE7     ------> UART7_RX
    PE8     ------> UART7_TX
    */
    GPIO_InitStruct.Pin = HiL_UART7_RX_Pin|HiL_UART7_TX_Pin;
 80016e2:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80016e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ea:	2302      	movs	r3, #2
 80016ec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f0:	2300      	movs	r3, #0
 80016f2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016f6:	2303      	movs	r3, #3
 80016f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 80016fc:	2308      	movs	r3, #8
 80016fe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001702:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001706:	4619      	mov	r1, r3
 8001708:	4820      	ldr	r0, [pc, #128]	; (800178c <HAL_UART_MspInit+0x128>)
 800170a:	f001 fc53 	bl	8002fb4 <HAL_GPIO_Init>

    /* UART7 DMA Init */
    /* UART7_RX Init */
    hdma_uart7_rx.Instance = DMA1_Stream3;
 800170e:	4b20      	ldr	r3, [pc, #128]	; (8001790 <HAL_UART_MspInit+0x12c>)
 8001710:	4a20      	ldr	r2, [pc, #128]	; (8001794 <HAL_UART_MspInit+0x130>)
 8001712:	601a      	str	r2, [r3, #0]
    hdma_uart7_rx.Init.Channel = DMA_CHANNEL_5;
 8001714:	4b1e      	ldr	r3, [pc, #120]	; (8001790 <HAL_UART_MspInit+0x12c>)
 8001716:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800171a:	605a      	str	r2, [r3, #4]
    hdma_uart7_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800171c:	4b1c      	ldr	r3, [pc, #112]	; (8001790 <HAL_UART_MspInit+0x12c>)
 800171e:	2200      	movs	r2, #0
 8001720:	609a      	str	r2, [r3, #8]
    hdma_uart7_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001722:	4b1b      	ldr	r3, [pc, #108]	; (8001790 <HAL_UART_MspInit+0x12c>)
 8001724:	2200      	movs	r2, #0
 8001726:	60da      	str	r2, [r3, #12]
    hdma_uart7_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001728:	4b19      	ldr	r3, [pc, #100]	; (8001790 <HAL_UART_MspInit+0x12c>)
 800172a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800172e:	611a      	str	r2, [r3, #16]
    hdma_uart7_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001730:	4b17      	ldr	r3, [pc, #92]	; (8001790 <HAL_UART_MspInit+0x12c>)
 8001732:	2200      	movs	r2, #0
 8001734:	615a      	str	r2, [r3, #20]
    hdma_uart7_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001736:	4b16      	ldr	r3, [pc, #88]	; (8001790 <HAL_UART_MspInit+0x12c>)
 8001738:	2200      	movs	r2, #0
 800173a:	619a      	str	r2, [r3, #24]
    hdma_uart7_rx.Init.Mode = DMA_NORMAL;
 800173c:	4b14      	ldr	r3, [pc, #80]	; (8001790 <HAL_UART_MspInit+0x12c>)
 800173e:	2200      	movs	r2, #0
 8001740:	61da      	str	r2, [r3, #28]
    hdma_uart7_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001742:	4b13      	ldr	r3, [pc, #76]	; (8001790 <HAL_UART_MspInit+0x12c>)
 8001744:	2200      	movs	r2, #0
 8001746:	621a      	str	r2, [r3, #32]
    hdma_uart7_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001748:	4b11      	ldr	r3, [pc, #68]	; (8001790 <HAL_UART_MspInit+0x12c>)
 800174a:	2200      	movs	r2, #0
 800174c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart7_rx) != HAL_OK)
 800174e:	4810      	ldr	r0, [pc, #64]	; (8001790 <HAL_UART_MspInit+0x12c>)
 8001750:	f000 fd00 	bl	8002154 <HAL_DMA_Init>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <HAL_UART_MspInit+0xfa>
    {
      Error_Handler();
 800175a:	f7ff fc83 	bl	8001064 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart7_rx);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4a0b      	ldr	r2, [pc, #44]	; (8001790 <HAL_UART_MspInit+0x12c>)
 8001762:	675a      	str	r2, [r3, #116]	; 0x74
 8001764:	4a0a      	ldr	r2, [pc, #40]	; (8001790 <HAL_UART_MspInit+0x12c>)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART7 interrupt Init */
    HAL_NVIC_SetPriority(UART7_IRQn, 5, 0);
 800176a:	2200      	movs	r2, #0
 800176c:	2105      	movs	r1, #5
 800176e:	2052      	movs	r0, #82	; 0x52
 8001770:	f000 fb70 	bl	8001e54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8001774:	2052      	movs	r0, #82	; 0x52
 8001776:	f000 fb89 	bl	8001e8c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }

}
 800177a:	bf00      	nop
 800177c:	37b8      	adds	r7, #184	; 0xb8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40007800 	.word	0x40007800
 8001788:	40023800 	.word	0x40023800
 800178c:	40021000 	.word	0x40021000
 8001790:	200006c4 	.word	0x200006c4
 8001794:	40026058 	.word	0x40026058

08001798 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b08e      	sub	sp, #56	; 0x38
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80017a0:	2300      	movs	r3, #0
 80017a2:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80017a4:	2300      	movs	r3, #0
 80017a6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80017a8:	4b33      	ldr	r3, [pc, #204]	; (8001878 <HAL_InitTick+0xe0>)
 80017aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ac:	4a32      	ldr	r2, [pc, #200]	; (8001878 <HAL_InitTick+0xe0>)
 80017ae:	f043 0310 	orr.w	r3, r3, #16
 80017b2:	6413      	str	r3, [r2, #64]	; 0x40
 80017b4:	4b30      	ldr	r3, [pc, #192]	; (8001878 <HAL_InitTick+0xe0>)
 80017b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b8:	f003 0310 	and.w	r3, r3, #16
 80017bc:	60fb      	str	r3, [r7, #12]
 80017be:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80017c0:	f107 0210 	add.w	r2, r7, #16
 80017c4:	f107 0314 	add.w	r3, r7, #20
 80017c8:	4611      	mov	r1, r2
 80017ca:	4618      	mov	r0, r3
 80017cc:	f003 feec 	bl	80055a8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80017d0:	6a3b      	ldr	r3, [r7, #32]
 80017d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80017d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d103      	bne.n	80017e2 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80017da:	f003 febd 	bl	8005558 <HAL_RCC_GetPCLK1Freq>
 80017de:	6378      	str	r0, [r7, #52]	; 0x34
 80017e0:	e004      	b.n	80017ec <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80017e2:	f003 feb9 	bl	8005558 <HAL_RCC_GetPCLK1Freq>
 80017e6:	4603      	mov	r3, r0
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80017ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017ee:	4a23      	ldr	r2, [pc, #140]	; (800187c <HAL_InitTick+0xe4>)
 80017f0:	fba2 2303 	umull	r2, r3, r2, r3
 80017f4:	0c9b      	lsrs	r3, r3, #18
 80017f6:	3b01      	subs	r3, #1
 80017f8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80017fa:	4b21      	ldr	r3, [pc, #132]	; (8001880 <HAL_InitTick+0xe8>)
 80017fc:	4a21      	ldr	r2, [pc, #132]	; (8001884 <HAL_InitTick+0xec>)
 80017fe:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001800:	4b1f      	ldr	r3, [pc, #124]	; (8001880 <HAL_InitTick+0xe8>)
 8001802:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001806:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001808:	4a1d      	ldr	r2, [pc, #116]	; (8001880 <HAL_InitTick+0xe8>)
 800180a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800180c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800180e:	4b1c      	ldr	r3, [pc, #112]	; (8001880 <HAL_InitTick+0xe8>)
 8001810:	2200      	movs	r2, #0
 8001812:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001814:	4b1a      	ldr	r3, [pc, #104]	; (8001880 <HAL_InitTick+0xe8>)
 8001816:	2200      	movs	r2, #0
 8001818:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800181a:	4b19      	ldr	r3, [pc, #100]	; (8001880 <HAL_InitTick+0xe8>)
 800181c:	2200      	movs	r2, #0
 800181e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001820:	4817      	ldr	r0, [pc, #92]	; (8001880 <HAL_InitTick+0xe8>)
 8001822:	f005 f9bd 	bl	8006ba0 <HAL_TIM_Base_Init>
 8001826:	4603      	mov	r3, r0
 8001828:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800182c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001830:	2b00      	cmp	r3, #0
 8001832:	d11b      	bne.n	800186c <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001834:	4812      	ldr	r0, [pc, #72]	; (8001880 <HAL_InitTick+0xe8>)
 8001836:	f005 fa0b 	bl	8006c50 <HAL_TIM_Base_Start_IT>
 800183a:	4603      	mov	r3, r0
 800183c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001840:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001844:	2b00      	cmp	r3, #0
 8001846:	d111      	bne.n	800186c <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001848:	2036      	movs	r0, #54	; 0x36
 800184a:	f000 fb1f 	bl	8001e8c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2b0f      	cmp	r3, #15
 8001852:	d808      	bhi.n	8001866 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001854:	2200      	movs	r2, #0
 8001856:	6879      	ldr	r1, [r7, #4]
 8001858:	2036      	movs	r0, #54	; 0x36
 800185a:	f000 fafb 	bl	8001e54 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800185e:	4a0a      	ldr	r2, [pc, #40]	; (8001888 <HAL_InitTick+0xf0>)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6013      	str	r3, [r2, #0]
 8001864:	e002      	b.n	800186c <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800186c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001870:	4618      	mov	r0, r3
 8001872:	3738      	adds	r7, #56	; 0x38
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40023800 	.word	0x40023800
 800187c:	431bde83 	.word	0x431bde83
 8001880:	20000818 	.word	0x20000818
 8001884:	40001000 	.word	0x40001000
 8001888:	20000004 	.word	0x20000004

0800188c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001890:	e7fe      	b.n	8001890 <NMI_Handler+0x4>

08001892 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001892:	b480      	push	{r7}
 8001894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001896:	e7fe      	b.n	8001896 <HardFault_Handler+0x4>

08001898 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800189c:	e7fe      	b.n	800189c <MemManage_Handler+0x4>

0800189e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800189e:	b480      	push	{r7}
 80018a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018a2:	e7fe      	b.n	80018a2 <BusFault_Handler+0x4>

080018a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018a8:	e7fe      	b.n	80018a8 <UsageFault_Handler+0x4>

080018aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018aa:	b480      	push	{r7}
 80018ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018ae:	bf00      	nop
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_rx);
 80018bc:	4802      	ldr	r0, [pc, #8]	; (80018c8 <DMA1_Stream3_IRQHandler+0x10>)
 80018be:	f000 fde9 	bl	8002494 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	200006c4 	.word	0x200006c4

080018cc <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80018d0:	4802      	ldr	r0, [pc, #8]	; (80018dc <TIM1_CC_IRQHandler+0x10>)
 80018d2:	f005 fe1b 	bl	800750c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	200005f0 	.word	0x200005f0

080018e0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HiL_595_Reset_Pin);
 80018e4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80018e8:	f001 fd42 	bl	8003370 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80018ec:	bf00      	nop
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 80018f4:	4b06      	ldr	r3, [pc, #24]	; (8001910 <TIM6_DAC_IRQHandler+0x20>)
 80018f6:	791b      	ldrb	r3, [r3, #4]
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d002      	beq.n	8001904 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 80018fe:	4804      	ldr	r0, [pc, #16]	; (8001910 <TIM6_DAC_IRQHandler+0x20>)
 8001900:	f000 fb46 	bl	8001f90 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 8001904:	4803      	ldr	r0, [pc, #12]	; (8001914 <TIM6_DAC_IRQHandler+0x24>)
 8001906:	f005 fe01 	bl	800750c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800190a:	bf00      	nop
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	200003b0 	.word	0x200003b0
 8001914:	20000818 	.word	0x20000818

08001918 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800191c:	4802      	ldr	r0, [pc, #8]	; (8001928 <DMA2_Stream0_IRQHandler+0x10>)
 800191e:	f000 fdb9 	bl	8002494 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001922:	bf00      	nop
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	20000590 	.word	0x20000590

0800192c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001930:	4802      	ldr	r0, [pc, #8]	; (800193c <OTG_FS_IRQHandler+0x10>)
 8001932:	f001 ffa2 	bl	800387a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001936:	bf00      	nop
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	20006d68 	.word	0x20006d68

08001940 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8001944:	4802      	ldr	r0, [pc, #8]	; (8001950 <UART7_IRQHandler+0x10>)
 8001946:	f006 fd23 	bl	8008390 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 800194a:	bf00      	nop
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	2000063c 	.word	0x2000063c

08001954 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b086      	sub	sp, #24
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800195c:	4a14      	ldr	r2, [pc, #80]	; (80019b0 <_sbrk+0x5c>)
 800195e:	4b15      	ldr	r3, [pc, #84]	; (80019b4 <_sbrk+0x60>)
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001968:	4b13      	ldr	r3, [pc, #76]	; (80019b8 <_sbrk+0x64>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d102      	bne.n	8001976 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001970:	4b11      	ldr	r3, [pc, #68]	; (80019b8 <_sbrk+0x64>)
 8001972:	4a12      	ldr	r2, [pc, #72]	; (80019bc <_sbrk+0x68>)
 8001974:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001976:	4b10      	ldr	r3, [pc, #64]	; (80019b8 <_sbrk+0x64>)
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4413      	add	r3, r2
 800197e:	693a      	ldr	r2, [r7, #16]
 8001980:	429a      	cmp	r2, r3
 8001982:	d207      	bcs.n	8001994 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001984:	f010 f93e 	bl	8011c04 <__errno>
 8001988:	4603      	mov	r3, r0
 800198a:	220c      	movs	r2, #12
 800198c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800198e:	f04f 33ff 	mov.w	r3, #4294967295
 8001992:	e009      	b.n	80019a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001994:	4b08      	ldr	r3, [pc, #32]	; (80019b8 <_sbrk+0x64>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800199a:	4b07      	ldr	r3, [pc, #28]	; (80019b8 <_sbrk+0x64>)
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	4413      	add	r3, r2
 80019a2:	4a05      	ldr	r2, [pc, #20]	; (80019b8 <_sbrk+0x64>)
 80019a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019a6:	68fb      	ldr	r3, [r7, #12]
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	3718      	adds	r7, #24
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	20080000 	.word	0x20080000
 80019b4:	00000400 	.word	0x00000400
 80019b8:	20000864 	.word	0x20000864
 80019bc:	20007280 	.word	0x20007280

080019c0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019c4:	4b06      	ldr	r3, [pc, #24]	; (80019e0 <SystemInit+0x20>)
 80019c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019ca:	4a05      	ldr	r2, [pc, #20]	; (80019e0 <SystemInit+0x20>)
 80019cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019d4:	bf00      	nop
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	e000ed00 	.word	0xe000ed00

080019e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80019e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a1c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019e8:	480d      	ldr	r0, [pc, #52]	; (8001a20 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80019ea:	490e      	ldr	r1, [pc, #56]	; (8001a24 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80019ec:	4a0e      	ldr	r2, [pc, #56]	; (8001a28 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80019ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019f0:	e002      	b.n	80019f8 <LoopCopyDataInit>

080019f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019f6:	3304      	adds	r3, #4

080019f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019fc:	d3f9      	bcc.n	80019f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019fe:	4a0b      	ldr	r2, [pc, #44]	; (8001a2c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001a00:	4c0b      	ldr	r4, [pc, #44]	; (8001a30 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001a02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a04:	e001      	b.n	8001a0a <LoopFillZerobss>

08001a06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a08:	3204      	adds	r2, #4

08001a0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a0c:	d3fb      	bcc.n	8001a06 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a0e:	f7ff ffd7 	bl	80019c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a12:	f010 f8fd 	bl	8011c10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a16:	f7fe fdff 	bl	8000618 <main>
  bx  lr    
 8001a1a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a1c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001a20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a24:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001a28:	0801212c 	.word	0x0801212c
  ldr r2, =_sbss
 8001a2c:	20000334 	.word	0x20000334
  ldr r4, =_ebss
 8001a30:	20007280 	.word	0x20007280

08001a34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a34:	e7fe      	b.n	8001a34 <ADC_IRQHandler>
	...

08001a38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a3c:	4b08      	ldr	r3, [pc, #32]	; (8001a60 <HAL_Init+0x28>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a07      	ldr	r2, [pc, #28]	; (8001a60 <HAL_Init+0x28>)
 8001a42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a48:	2003      	movs	r0, #3
 8001a4a:	f000 f9f8 	bl	8001e3e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a4e:	200f      	movs	r0, #15
 8001a50:	f7ff fea2 	bl	8001798 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a54:	f7ff fb0c 	bl	8001070 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40023c00 	.word	0x40023c00

08001a64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a68:	4b06      	ldr	r3, [pc, #24]	; (8001a84 <HAL_IncTick+0x20>)
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	4b06      	ldr	r3, [pc, #24]	; (8001a88 <HAL_IncTick+0x24>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4413      	add	r3, r2
 8001a74:	4a04      	ldr	r2, [pc, #16]	; (8001a88 <HAL_IncTick+0x24>)
 8001a76:	6013      	str	r3, [r2, #0]
}
 8001a78:	bf00      	nop
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	20000008 	.word	0x20000008
 8001a88:	20000868 	.word	0x20000868

08001a8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a90:	4b03      	ldr	r3, [pc, #12]	; (8001aa0 <HAL_GetTick+0x14>)
 8001a92:	681b      	ldr	r3, [r3, #0]
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	20000868 	.word	0x20000868

08001aa4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001aac:	f7ff ffee 	bl	8001a8c <HAL_GetTick>
 8001ab0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001abc:	d005      	beq.n	8001aca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001abe:	4b0a      	ldr	r3, [pc, #40]	; (8001ae8 <HAL_Delay+0x44>)
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	4413      	add	r3, r2
 8001ac8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001aca:	bf00      	nop
 8001acc:	f7ff ffde 	bl	8001a8c <HAL_GetTick>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	68fa      	ldr	r2, [r7, #12]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d8f7      	bhi.n	8001acc <HAL_Delay+0x28>
  {
  }
}
 8001adc:	bf00      	nop
 8001ade:	bf00      	nop
 8001ae0:	3710      	adds	r7, #16
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	20000008 	.word	0x20000008

08001aec <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b084      	sub	sp, #16
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d101      	bne.n	8001afe <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
 8001afc:	e0ed      	b.n	8001cda <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d102      	bne.n	8001b10 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f7ff fad8 	bl	80010c0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f042 0201 	orr.w	r2, r2, #1
 8001b1e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b20:	f7ff ffb4 	bl	8001a8c <HAL_GetTick>
 8001b24:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001b26:	e012      	b.n	8001b4e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b28:	f7ff ffb0 	bl	8001a8c <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	2b0a      	cmp	r3, #10
 8001b34:	d90b      	bls.n	8001b4e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b3a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2205      	movs	r2, #5
 8001b46:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e0c5      	b.n	8001cda <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f003 0301 	and.w	r3, r3, #1
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d0e5      	beq.n	8001b28 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f022 0202 	bic.w	r2, r2, #2
 8001b6a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b6c:	f7ff ff8e 	bl	8001a8c <HAL_GetTick>
 8001b70:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001b72:	e012      	b.n	8001b9a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b74:	f7ff ff8a 	bl	8001a8c <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	2b0a      	cmp	r3, #10
 8001b80:	d90b      	bls.n	8001b9a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b86:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2205      	movs	r2, #5
 8001b92:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e09f      	b.n	8001cda <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	f003 0302 	and.w	r3, r3, #2
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d1e5      	bne.n	8001b74 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	7e1b      	ldrb	r3, [r3, #24]
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d108      	bne.n	8001bc2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	e007      	b.n	8001bd2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001bd0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	7e5b      	ldrb	r3, [r3, #25]
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d108      	bne.n	8001bec <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	e007      	b.n	8001bfc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001bfa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	7e9b      	ldrb	r3, [r3, #26]
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d108      	bne.n	8001c16 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f042 0220 	orr.w	r2, r2, #32
 8001c12:	601a      	str	r2, [r3, #0]
 8001c14:	e007      	b.n	8001c26 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f022 0220 	bic.w	r2, r2, #32
 8001c24:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	7edb      	ldrb	r3, [r3, #27]
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d108      	bne.n	8001c40 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f022 0210 	bic.w	r2, r2, #16
 8001c3c:	601a      	str	r2, [r3, #0]
 8001c3e:	e007      	b.n	8001c50 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f042 0210 	orr.w	r2, r2, #16
 8001c4e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	7f1b      	ldrb	r3, [r3, #28]
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d108      	bne.n	8001c6a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f042 0208 	orr.w	r2, r2, #8
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	e007      	b.n	8001c7a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f022 0208 	bic.w	r2, r2, #8
 8001c78:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	7f5b      	ldrb	r3, [r3, #29]
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d108      	bne.n	8001c94 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f042 0204 	orr.w	r2, r2, #4
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	e007      	b.n	8001ca4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f022 0204 	bic.w	r2, r2, #4
 8001ca2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	689a      	ldr	r2, [r3, #8]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	431a      	orrs	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	691b      	ldr	r3, [r3, #16]
 8001cb2:	431a      	orrs	r2, r3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	695b      	ldr	r3, [r3, #20]
 8001cb8:	ea42 0103 	orr.w	r1, r2, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	1e5a      	subs	r2, r3, #1
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	430a      	orrs	r2, r1
 8001cc8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3710      	adds	r7, #16
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
	...

08001ce4 <__NVIC_SetPriorityGrouping>:
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b085      	sub	sp, #20
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f003 0307 	and.w	r3, r3, #7
 8001cf2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cf4:	4b0b      	ldr	r3, [pc, #44]	; (8001d24 <__NVIC_SetPriorityGrouping+0x40>)
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cfa:	68ba      	ldr	r2, [r7, #8]
 8001cfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d00:	4013      	ands	r3, r2
 8001d02:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001d0c:	4b06      	ldr	r3, [pc, #24]	; (8001d28 <__NVIC_SetPriorityGrouping+0x44>)
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d12:	4a04      	ldr	r2, [pc, #16]	; (8001d24 <__NVIC_SetPriorityGrouping+0x40>)
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	60d3      	str	r3, [r2, #12]
}
 8001d18:	bf00      	nop
 8001d1a:	3714      	adds	r7, #20
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	e000ed00 	.word	0xe000ed00
 8001d28:	05fa0000 	.word	0x05fa0000

08001d2c <__NVIC_GetPriorityGrouping>:
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d30:	4b04      	ldr	r3, [pc, #16]	; (8001d44 <__NVIC_GetPriorityGrouping+0x18>)
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	0a1b      	lsrs	r3, r3, #8
 8001d36:	f003 0307 	and.w	r3, r3, #7
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	e000ed00 	.word	0xe000ed00

08001d48 <__NVIC_EnableIRQ>:
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	4603      	mov	r3, r0
 8001d50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	db0b      	blt.n	8001d72 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d5a:	79fb      	ldrb	r3, [r7, #7]
 8001d5c:	f003 021f 	and.w	r2, r3, #31
 8001d60:	4907      	ldr	r1, [pc, #28]	; (8001d80 <__NVIC_EnableIRQ+0x38>)
 8001d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d66:	095b      	lsrs	r3, r3, #5
 8001d68:	2001      	movs	r0, #1
 8001d6a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001d72:	bf00      	nop
 8001d74:	370c      	adds	r7, #12
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	e000e100 	.word	0xe000e100

08001d84 <__NVIC_SetPriority>:
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	6039      	str	r1, [r7, #0]
 8001d8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	db0a      	blt.n	8001dae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	b2da      	uxtb	r2, r3
 8001d9c:	490c      	ldr	r1, [pc, #48]	; (8001dd0 <__NVIC_SetPriority+0x4c>)
 8001d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da2:	0112      	lsls	r2, r2, #4
 8001da4:	b2d2      	uxtb	r2, r2
 8001da6:	440b      	add	r3, r1
 8001da8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001dac:	e00a      	b.n	8001dc4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	b2da      	uxtb	r2, r3
 8001db2:	4908      	ldr	r1, [pc, #32]	; (8001dd4 <__NVIC_SetPriority+0x50>)
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	f003 030f 	and.w	r3, r3, #15
 8001dba:	3b04      	subs	r3, #4
 8001dbc:	0112      	lsls	r2, r2, #4
 8001dbe:	b2d2      	uxtb	r2, r2
 8001dc0:	440b      	add	r3, r1
 8001dc2:	761a      	strb	r2, [r3, #24]
}
 8001dc4:	bf00      	nop
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr
 8001dd0:	e000e100 	.word	0xe000e100
 8001dd4:	e000ed00 	.word	0xe000ed00

08001dd8 <NVIC_EncodePriority>:
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b089      	sub	sp, #36	; 0x24
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f003 0307 	and.w	r3, r3, #7
 8001dea:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	f1c3 0307 	rsb	r3, r3, #7
 8001df2:	2b04      	cmp	r3, #4
 8001df4:	bf28      	it	cs
 8001df6:	2304      	movcs	r3, #4
 8001df8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	3304      	adds	r3, #4
 8001dfe:	2b06      	cmp	r3, #6
 8001e00:	d902      	bls.n	8001e08 <NVIC_EncodePriority+0x30>
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	3b03      	subs	r3, #3
 8001e06:	e000      	b.n	8001e0a <NVIC_EncodePriority+0x32>
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e10:	69bb      	ldr	r3, [r7, #24]
 8001e12:	fa02 f303 	lsl.w	r3, r2, r3
 8001e16:	43da      	mvns	r2, r3
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	401a      	ands	r2, r3
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e20:	f04f 31ff 	mov.w	r1, #4294967295
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	fa01 f303 	lsl.w	r3, r1, r3
 8001e2a:	43d9      	mvns	r1, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e30:	4313      	orrs	r3, r2
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3724      	adds	r7, #36	; 0x24
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr

08001e3e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	b082      	sub	sp, #8
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f7ff ff4c 	bl	8001ce4 <__NVIC_SetPriorityGrouping>
}
 8001e4c:	bf00      	nop
 8001e4e:	3708      	adds	r7, #8
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b086      	sub	sp, #24
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	60b9      	str	r1, [r7, #8]
 8001e5e:	607a      	str	r2, [r7, #4]
 8001e60:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e62:	2300      	movs	r3, #0
 8001e64:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e66:	f7ff ff61 	bl	8001d2c <__NVIC_GetPriorityGrouping>
 8001e6a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	68b9      	ldr	r1, [r7, #8]
 8001e70:	6978      	ldr	r0, [r7, #20]
 8001e72:	f7ff ffb1 	bl	8001dd8 <NVIC_EncodePriority>
 8001e76:	4602      	mov	r2, r0
 8001e78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e7c:	4611      	mov	r1, r2
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7ff ff80 	bl	8001d84 <__NVIC_SetPriority>
}
 8001e84:	bf00      	nop
 8001e86:	3718      	adds	r7, #24
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	4603      	mov	r3, r0
 8001e94:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7ff ff54 	bl	8001d48 <__NVIC_EnableIRQ>
}
 8001ea0:	bf00      	nop
 8001ea2:	3708      	adds	r7, #8
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}

08001ea8 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d101      	bne.n	8001eba <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e014      	b.n	8001ee4 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	791b      	ldrb	r3, [r3, #4]
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d105      	bne.n	8001ed0 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f7ff f93c 	bl	8001148 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2202      	movs	r2, #2
 8001ed4:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2201      	movs	r2, #1
 8001ee0:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001ee2:	2300      	movs	r3, #0
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3708      	adds	r7, #8
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}

08001eec <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	795b      	ldrb	r3, [r3, #5]
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d101      	bne.n	8001f02 <HAL_DAC_Start+0x16>
 8001efe:	2302      	movs	r3, #2
 8001f00:	e040      	b.n	8001f84 <HAL_DAC_Start+0x98>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2201      	movs	r2, #1
 8001f06:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2202      	movs	r2, #2
 8001f0c:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	6819      	ldr	r1, [r3, #0]
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	f003 0310 	and.w	r3, r3, #16
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	409a      	lsls	r2, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	430a      	orrs	r2, r1
 8001f24:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d10f      	bne.n	8001f4c <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8001f36:	2b3c      	cmp	r3, #60	; 0x3c
 8001f38:	d11d      	bne.n	8001f76 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	685a      	ldr	r2, [r3, #4]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f042 0201 	orr.w	r2, r2, #1
 8001f48:	605a      	str	r2, [r3, #4]
 8001f4a:	e014      	b.n	8001f76 <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	f003 0310 	and.w	r3, r3, #16
 8001f5c:	213c      	movs	r1, #60	; 0x3c
 8001f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d107      	bne.n	8001f76 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	685a      	ldr	r2, [r3, #4]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f042 0202 	orr.w	r2, r2, #2
 8001f74:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2201      	movs	r2, #1
 8001f7a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001f82:	2300      	movs	r3, #0
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	370c      	adds	r7, #12
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr

08001f90 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001fa2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001fa6:	d120      	bne.n	8001fea <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001fb2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001fb6:	d118      	bne.n	8001fea <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2204      	movs	r2, #4
 8001fbc:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	691b      	ldr	r3, [r3, #16]
 8001fc2:	f043 0201 	orr.w	r2, r3, #1
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fd2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001fe2:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f000 f852 	bl	800208e <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001ff4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001ff8:	d120      	bne.n	800203c <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002000:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002004:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002008:	d118      	bne.n	800203c <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2204      	movs	r2, #4
 800200e:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	691b      	ldr	r3, [r3, #16]
 8002014:	f043 0202 	orr.w	r2, r3, #2
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002024:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8002034:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f000 f882 	bl	8002140 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 800203c:	bf00      	nop
 800203e:	3708      	adds	r7, #8
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}

08002044 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002044:	b480      	push	{r7}
 8002046:	b087      	sub	sp, #28
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
 8002050:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8002052:	2300      	movs	r3, #0
 8002054:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d105      	bne.n	800206e <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002062:	697a      	ldr	r2, [r7, #20]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4413      	add	r3, r2
 8002068:	3308      	adds	r3, #8
 800206a:	617b      	str	r3, [r7, #20]
 800206c:	e004      	b.n	8002078 <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800206e:	697a      	ldr	r2, [r7, #20]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	4413      	add	r3, r2
 8002074:	3314      	adds	r3, #20
 8002076:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	461a      	mov	r2, r3
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002080:	2300      	movs	r3, #0
}
 8002082:	4618      	mov	r0, r3
 8002084:	371c      	adds	r7, #28
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr

0800208e <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800208e:	b480      	push	{r7}
 8002090:	b083      	sub	sp, #12
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8002096:	bf00      	nop
 8002098:	370c      	adds	r7, #12
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr

080020a2 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80020a2:	b480      	push	{r7}
 80020a4:	b087      	sub	sp, #28
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	60f8      	str	r0, [r7, #12]
 80020aa:	60b9      	str	r1, [r7, #8]
 80020ac:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	795b      	ldrb	r3, [r3, #5]
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d101      	bne.n	80020ba <HAL_DAC_ConfigChannel+0x18>
 80020b6:	2302      	movs	r3, #2
 80020b8:	e03c      	b.n	8002134 <HAL_DAC_ConfigChannel+0x92>
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	2201      	movs	r2, #1
 80020be:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2202      	movs	r2, #2
 80020c4:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	f003 0310 	and.w	r3, r3, #16
 80020d4:	f640 72fe 	movw	r2, #4094	; 0xffe
 80020d8:	fa02 f303 	lsl.w	r3, r2, r3
 80020dc:	43db      	mvns	r3, r3
 80020de:	697a      	ldr	r2, [r7, #20]
 80020e0:	4013      	ands	r3, r2
 80020e2:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f003 0310 	and.w	r3, r3, #16
 80020f6:	693a      	ldr	r2, [r7, #16]
 80020f8:	fa02 f303 	lsl.w	r3, r2, r3
 80020fc:	697a      	ldr	r2, [r7, #20]
 80020fe:	4313      	orrs	r3, r2
 8002100:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	697a      	ldr	r2, [r7, #20]
 8002108:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	6819      	ldr	r1, [r3, #0]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f003 0310 	and.w	r3, r3, #16
 8002116:	22c0      	movs	r2, #192	; 0xc0
 8002118:	fa02 f303 	lsl.w	r3, r2, r3
 800211c:	43da      	mvns	r2, r3
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	400a      	ands	r2, r1
 8002124:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2201      	movs	r2, #1
 800212a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2200      	movs	r2, #0
 8002130:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002132:	2300      	movs	r3, #0
}
 8002134:	4618      	mov	r0, r3
 8002136:	371c      	adds	r7, #28
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr

08002140 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8002148:	bf00      	nop
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b086      	sub	sp, #24
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800215c:	2300      	movs	r3, #0
 800215e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002160:	f7ff fc94 	bl	8001a8c <HAL_GetTick>
 8002164:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d101      	bne.n	8002170 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e099      	b.n	80022a4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2202      	movs	r2, #2
 8002174:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2200      	movs	r2, #0
 800217c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f022 0201 	bic.w	r2, r2, #1
 800218e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002190:	e00f      	b.n	80021b2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002192:	f7ff fc7b 	bl	8001a8c <HAL_GetTick>
 8002196:	4602      	mov	r2, r0
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	1ad3      	subs	r3, r2, r3
 800219c:	2b05      	cmp	r3, #5
 800219e:	d908      	bls.n	80021b2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2220      	movs	r2, #32
 80021a4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2203      	movs	r2, #3
 80021aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e078      	b.n	80022a4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 0301 	and.w	r3, r3, #1
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d1e8      	bne.n	8002192 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80021c8:	697a      	ldr	r2, [r7, #20]
 80021ca:	4b38      	ldr	r3, [pc, #224]	; (80022ac <HAL_DMA_Init+0x158>)
 80021cc:	4013      	ands	r3, r2
 80021ce:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685a      	ldr	r2, [r3, #4]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021de:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	691b      	ldr	r3, [r3, #16]
 80021e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	699b      	ldr	r3, [r3, #24]
 80021f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a1b      	ldr	r3, [r3, #32]
 80021fc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021fe:	697a      	ldr	r2, [r7, #20]
 8002200:	4313      	orrs	r3, r2
 8002202:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002208:	2b04      	cmp	r3, #4
 800220a:	d107      	bne.n	800221c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002214:	4313      	orrs	r3, r2
 8002216:	697a      	ldr	r2, [r7, #20]
 8002218:	4313      	orrs	r3, r2
 800221a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	697a      	ldr	r2, [r7, #20]
 8002222:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	695b      	ldr	r3, [r3, #20]
 800222a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	f023 0307 	bic.w	r3, r3, #7
 8002232:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002238:	697a      	ldr	r2, [r7, #20]
 800223a:	4313      	orrs	r3, r2
 800223c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002242:	2b04      	cmp	r3, #4
 8002244:	d117      	bne.n	8002276 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800224a:	697a      	ldr	r2, [r7, #20]
 800224c:	4313      	orrs	r3, r2
 800224e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002254:	2b00      	cmp	r3, #0
 8002256:	d00e      	beq.n	8002276 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f000 fb09 	bl	8002870 <DMA_CheckFifoParam>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d008      	beq.n	8002276 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2240      	movs	r2, #64	; 0x40
 8002268:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2201      	movs	r2, #1
 800226e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002272:	2301      	movs	r3, #1
 8002274:	e016      	b.n	80022a4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	697a      	ldr	r2, [r7, #20]
 800227c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 fac0 	bl	8002804 <DMA_CalcBaseAndBitshift>
 8002284:	4603      	mov	r3, r0
 8002286:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800228c:	223f      	movs	r2, #63	; 0x3f
 800228e:	409a      	lsls	r2, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2200      	movs	r2, #0
 8002298:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2201      	movs	r2, #1
 800229e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80022a2:	2300      	movs	r3, #0
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3718      	adds	r7, #24
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	e010803f 	.word	0xe010803f

080022b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b086      	sub	sp, #24
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	60f8      	str	r0, [r7, #12]
 80022b8:	60b9      	str	r1, [r7, #8]
 80022ba:	607a      	str	r2, [r7, #4]
 80022bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022be:	2300      	movs	r3, #0
 80022c0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d101      	bne.n	80022d6 <HAL_DMA_Start_IT+0x26>
 80022d2:	2302      	movs	r3, #2
 80022d4:	e048      	b.n	8002368 <HAL_DMA_Start_IT+0xb8>
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2201      	movs	r2, #1
 80022da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d137      	bne.n	800235a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	2202      	movs	r2, #2
 80022ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2200      	movs	r2, #0
 80022f6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	68b9      	ldr	r1, [r7, #8]
 80022fe:	68f8      	ldr	r0, [r7, #12]
 8002300:	f000 fa52 	bl	80027a8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002308:	223f      	movs	r2, #63	; 0x3f
 800230a:	409a      	lsls	r2, r3
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f042 0216 	orr.w	r2, r2, #22
 800231e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	695a      	ldr	r2, [r3, #20]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800232e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002334:	2b00      	cmp	r3, #0
 8002336:	d007      	beq.n	8002348 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f042 0208 	orr.w	r2, r2, #8
 8002346:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f042 0201 	orr.w	r2, r2, #1
 8002356:	601a      	str	r2, [r3, #0]
 8002358:	e005      	b.n	8002366 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2200      	movs	r2, #0
 800235e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002362:	2302      	movs	r3, #2
 8002364:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002366:	7dfb      	ldrb	r3, [r7, #23]
}
 8002368:	4618      	mov	r0, r3
 800236a:	3718      	adds	r7, #24
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b084      	sub	sp, #16
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800237c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800237e:	f7ff fb85 	bl	8001a8c <HAL_GetTick>
 8002382:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800238a:	b2db      	uxtb	r3, r3
 800238c:	2b02      	cmp	r3, #2
 800238e:	d008      	beq.n	80023a2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2280      	movs	r2, #128	; 0x80
 8002394:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e052      	b.n	8002448 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f022 0216 	bic.w	r2, r2, #22
 80023b0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	695a      	ldr	r2, [r3, #20]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023c0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d103      	bne.n	80023d2 <HAL_DMA_Abort+0x62>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d007      	beq.n	80023e2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f022 0208 	bic.w	r2, r2, #8
 80023e0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f022 0201 	bic.w	r2, r2, #1
 80023f0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023f2:	e013      	b.n	800241c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80023f4:	f7ff fb4a 	bl	8001a8c <HAL_GetTick>
 80023f8:	4602      	mov	r2, r0
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	2b05      	cmp	r3, #5
 8002400:	d90c      	bls.n	800241c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2220      	movs	r2, #32
 8002406:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2203      	movs	r2, #3
 800240c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002418:	2303      	movs	r3, #3
 800241a:	e015      	b.n	8002448 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0301 	and.w	r3, r3, #1
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1e4      	bne.n	80023f4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800242e:	223f      	movs	r2, #63	; 0x3f
 8002430:	409a      	lsls	r2, r3
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2201      	movs	r2, #1
 800243a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8002446:	2300      	movs	r3, #0
}
 8002448:	4618      	mov	r0, r3
 800244a:	3710      	adds	r7, #16
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}

08002450 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800245e:	b2db      	uxtb	r3, r3
 8002460:	2b02      	cmp	r3, #2
 8002462:	d004      	beq.n	800246e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2280      	movs	r2, #128	; 0x80
 8002468:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e00c      	b.n	8002488 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2205      	movs	r2, #5
 8002472:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f022 0201 	bic.w	r2, r2, #1
 8002484:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002486:	2300      	movs	r3, #0
}
 8002488:	4618      	mov	r0, r3
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b086      	sub	sp, #24
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800249c:	2300      	movs	r3, #0
 800249e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80024a0:	4b8e      	ldr	r3, [pc, #568]	; (80026dc <HAL_DMA_IRQHandler+0x248>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a8e      	ldr	r2, [pc, #568]	; (80026e0 <HAL_DMA_IRQHandler+0x24c>)
 80024a6:	fba2 2303 	umull	r2, r3, r2, r3
 80024aa:	0a9b      	lsrs	r3, r3, #10
 80024ac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024b2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024be:	2208      	movs	r2, #8
 80024c0:	409a      	lsls	r2, r3
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	4013      	ands	r3, r2
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d01a      	beq.n	8002500 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 0304 	and.w	r3, r3, #4
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d013      	beq.n	8002500 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f022 0204 	bic.w	r2, r2, #4
 80024e6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ec:	2208      	movs	r2, #8
 80024ee:	409a      	lsls	r2, r3
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024f8:	f043 0201 	orr.w	r2, r3, #1
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002504:	2201      	movs	r2, #1
 8002506:	409a      	lsls	r2, r3
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	4013      	ands	r3, r2
 800250c:	2b00      	cmp	r3, #0
 800250e:	d012      	beq.n	8002536 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	695b      	ldr	r3, [r3, #20]
 8002516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800251a:	2b00      	cmp	r3, #0
 800251c:	d00b      	beq.n	8002536 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002522:	2201      	movs	r2, #1
 8002524:	409a      	lsls	r2, r3
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800252e:	f043 0202 	orr.w	r2, r3, #2
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800253a:	2204      	movs	r2, #4
 800253c:	409a      	lsls	r2, r3
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	4013      	ands	r3, r2
 8002542:	2b00      	cmp	r3, #0
 8002544:	d012      	beq.n	800256c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0302 	and.w	r3, r3, #2
 8002550:	2b00      	cmp	r3, #0
 8002552:	d00b      	beq.n	800256c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002558:	2204      	movs	r2, #4
 800255a:	409a      	lsls	r2, r3
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002564:	f043 0204 	orr.w	r2, r3, #4
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002570:	2210      	movs	r2, #16
 8002572:	409a      	lsls	r2, r3
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	4013      	ands	r3, r2
 8002578:	2b00      	cmp	r3, #0
 800257a:	d043      	beq.n	8002604 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 0308 	and.w	r3, r3, #8
 8002586:	2b00      	cmp	r3, #0
 8002588:	d03c      	beq.n	8002604 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800258e:	2210      	movs	r2, #16
 8002590:	409a      	lsls	r2, r3
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d018      	beq.n	80025d6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d108      	bne.n	80025c4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d024      	beq.n	8002604 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	4798      	blx	r3
 80025c2:	e01f      	b.n	8002604 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d01b      	beq.n	8002604 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	4798      	blx	r3
 80025d4:	e016      	b.n	8002604 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d107      	bne.n	80025f4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f022 0208 	bic.w	r2, r2, #8
 80025f2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d003      	beq.n	8002604 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002608:	2220      	movs	r2, #32
 800260a:	409a      	lsls	r2, r3
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	4013      	ands	r3, r2
 8002610:	2b00      	cmp	r3, #0
 8002612:	f000 808f 	beq.w	8002734 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0310 	and.w	r3, r3, #16
 8002620:	2b00      	cmp	r3, #0
 8002622:	f000 8087 	beq.w	8002734 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800262a:	2220      	movs	r2, #32
 800262c:	409a      	lsls	r2, r3
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002638:	b2db      	uxtb	r3, r3
 800263a:	2b05      	cmp	r3, #5
 800263c:	d136      	bne.n	80026ac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f022 0216 	bic.w	r2, r2, #22
 800264c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	695a      	ldr	r2, [r3, #20]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800265c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002662:	2b00      	cmp	r3, #0
 8002664:	d103      	bne.n	800266e <HAL_DMA_IRQHandler+0x1da>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800266a:	2b00      	cmp	r3, #0
 800266c:	d007      	beq.n	800267e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f022 0208 	bic.w	r2, r2, #8
 800267c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002682:	223f      	movs	r2, #63	; 0x3f
 8002684:	409a      	lsls	r2, r3
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2201      	movs	r2, #1
 800268e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d07e      	beq.n	80027a0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	4798      	blx	r3
        }
        return;
 80026aa:	e079      	b.n	80027a0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d01d      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d10d      	bne.n	80026e4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d031      	beq.n	8002734 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	4798      	blx	r3
 80026d8:	e02c      	b.n	8002734 <HAL_DMA_IRQHandler+0x2a0>
 80026da:	bf00      	nop
 80026dc:	20000000 	.word	0x20000000
 80026e0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d023      	beq.n	8002734 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	4798      	blx	r3
 80026f4:	e01e      	b.n	8002734 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002700:	2b00      	cmp	r3, #0
 8002702:	d10f      	bne.n	8002724 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f022 0210 	bic.w	r2, r2, #16
 8002712:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2201      	movs	r2, #1
 8002718:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2200      	movs	r2, #0
 8002720:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002728:	2b00      	cmp	r3, #0
 800272a:	d003      	beq.n	8002734 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002738:	2b00      	cmp	r3, #0
 800273a:	d032      	beq.n	80027a2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002740:	f003 0301 	and.w	r3, r3, #1
 8002744:	2b00      	cmp	r3, #0
 8002746:	d022      	beq.n	800278e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2205      	movs	r2, #5
 800274c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f022 0201 	bic.w	r2, r2, #1
 800275e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	3301      	adds	r3, #1
 8002764:	60bb      	str	r3, [r7, #8]
 8002766:	697a      	ldr	r2, [r7, #20]
 8002768:	429a      	cmp	r2, r3
 800276a:	d307      	bcc.n	800277c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0301 	and.w	r3, r3, #1
 8002776:	2b00      	cmp	r3, #0
 8002778:	d1f2      	bne.n	8002760 <HAL_DMA_IRQHandler+0x2cc>
 800277a:	e000      	b.n	800277e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800277c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2201      	movs	r2, #1
 8002782:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002792:	2b00      	cmp	r3, #0
 8002794:	d005      	beq.n	80027a2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	4798      	blx	r3
 800279e:	e000      	b.n	80027a2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80027a0:	bf00      	nop
    }
  }
}
 80027a2:	3718      	adds	r7, #24
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b085      	sub	sp, #20
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	60f8      	str	r0, [r7, #12]
 80027b0:	60b9      	str	r1, [r7, #8]
 80027b2:	607a      	str	r2, [r7, #4]
 80027b4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80027c4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	683a      	ldr	r2, [r7, #0]
 80027cc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	2b40      	cmp	r3, #64	; 0x40
 80027d4:	d108      	bne.n	80027e8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	687a      	ldr	r2, [r7, #4]
 80027dc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	68ba      	ldr	r2, [r7, #8]
 80027e4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80027e6:	e007      	b.n	80027f8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	68ba      	ldr	r2, [r7, #8]
 80027ee:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	60da      	str	r2, [r3, #12]
}
 80027f8:	bf00      	nop
 80027fa:	3714      	adds	r7, #20
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002804:	b480      	push	{r7}
 8002806:	b085      	sub	sp, #20
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	b2db      	uxtb	r3, r3
 8002812:	3b10      	subs	r3, #16
 8002814:	4a13      	ldr	r2, [pc, #76]	; (8002864 <DMA_CalcBaseAndBitshift+0x60>)
 8002816:	fba2 2303 	umull	r2, r3, r2, r3
 800281a:	091b      	lsrs	r3, r3, #4
 800281c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800281e:	4a12      	ldr	r2, [pc, #72]	; (8002868 <DMA_CalcBaseAndBitshift+0x64>)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	4413      	add	r3, r2
 8002824:	781b      	ldrb	r3, [r3, #0]
 8002826:	461a      	mov	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2b03      	cmp	r3, #3
 8002830:	d908      	bls.n	8002844 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	461a      	mov	r2, r3
 8002838:	4b0c      	ldr	r3, [pc, #48]	; (800286c <DMA_CalcBaseAndBitshift+0x68>)
 800283a:	4013      	ands	r3, r2
 800283c:	1d1a      	adds	r2, r3, #4
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	659a      	str	r2, [r3, #88]	; 0x58
 8002842:	e006      	b.n	8002852 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	461a      	mov	r2, r3
 800284a:	4b08      	ldr	r3, [pc, #32]	; (800286c <DMA_CalcBaseAndBitshift+0x68>)
 800284c:	4013      	ands	r3, r2
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002856:	4618      	mov	r0, r3
 8002858:	3714      	adds	r7, #20
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	aaaaaaab 	.word	0xaaaaaaab
 8002868:	080120b4 	.word	0x080120b4
 800286c:	fffffc00 	.word	0xfffffc00

08002870 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002870:	b480      	push	{r7}
 8002872:	b085      	sub	sp, #20
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002878:	2300      	movs	r3, #0
 800287a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002880:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	699b      	ldr	r3, [r3, #24]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d11f      	bne.n	80028ca <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	2b03      	cmp	r3, #3
 800288e:	d856      	bhi.n	800293e <DMA_CheckFifoParam+0xce>
 8002890:	a201      	add	r2, pc, #4	; (adr r2, 8002898 <DMA_CheckFifoParam+0x28>)
 8002892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002896:	bf00      	nop
 8002898:	080028a9 	.word	0x080028a9
 800289c:	080028bb 	.word	0x080028bb
 80028a0:	080028a9 	.word	0x080028a9
 80028a4:	0800293f 	.word	0x0800293f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d046      	beq.n	8002942 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028b8:	e043      	b.n	8002942 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028be:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80028c2:	d140      	bne.n	8002946 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028c8:	e03d      	b.n	8002946 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	699b      	ldr	r3, [r3, #24]
 80028ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028d2:	d121      	bne.n	8002918 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	2b03      	cmp	r3, #3
 80028d8:	d837      	bhi.n	800294a <DMA_CheckFifoParam+0xda>
 80028da:	a201      	add	r2, pc, #4	; (adr r2, 80028e0 <DMA_CheckFifoParam+0x70>)
 80028dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028e0:	080028f1 	.word	0x080028f1
 80028e4:	080028f7 	.word	0x080028f7
 80028e8:	080028f1 	.word	0x080028f1
 80028ec:	08002909 	.word	0x08002909
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	73fb      	strb	r3, [r7, #15]
      break;
 80028f4:	e030      	b.n	8002958 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028fa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d025      	beq.n	800294e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002906:	e022      	b.n	800294e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800290c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002910:	d11f      	bne.n	8002952 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002916:	e01c      	b.n	8002952 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	2b02      	cmp	r3, #2
 800291c:	d903      	bls.n	8002926 <DMA_CheckFifoParam+0xb6>
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	2b03      	cmp	r3, #3
 8002922:	d003      	beq.n	800292c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002924:	e018      	b.n	8002958 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	73fb      	strb	r3, [r7, #15]
      break;
 800292a:	e015      	b.n	8002958 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002930:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002934:	2b00      	cmp	r3, #0
 8002936:	d00e      	beq.n	8002956 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	73fb      	strb	r3, [r7, #15]
      break;
 800293c:	e00b      	b.n	8002956 <DMA_CheckFifoParam+0xe6>
      break;
 800293e:	bf00      	nop
 8002940:	e00a      	b.n	8002958 <DMA_CheckFifoParam+0xe8>
      break;
 8002942:	bf00      	nop
 8002944:	e008      	b.n	8002958 <DMA_CheckFifoParam+0xe8>
      break;
 8002946:	bf00      	nop
 8002948:	e006      	b.n	8002958 <DMA_CheckFifoParam+0xe8>
      break;
 800294a:	bf00      	nop
 800294c:	e004      	b.n	8002958 <DMA_CheckFifoParam+0xe8>
      break;
 800294e:	bf00      	nop
 8002950:	e002      	b.n	8002958 <DMA_CheckFifoParam+0xe8>
      break;   
 8002952:	bf00      	nop
 8002954:	e000      	b.n	8002958 <DMA_CheckFifoParam+0xe8>
      break;
 8002956:	bf00      	nop
    }
  } 
  
  return status; 
 8002958:	7bfb      	ldrb	r3, [r7, #15]
}
 800295a:	4618      	mov	r0, r3
 800295c:	3714      	adds	r7, #20
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop

08002968 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d101      	bne.n	800297a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e06a      	b.n	8002a50 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002980:	2b00      	cmp	r3, #0
 8002982:	d106      	bne.n	8002992 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2223      	movs	r2, #35	; 0x23
 8002988:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	f7fe fc23 	bl	80011d8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002992:	4b31      	ldr	r3, [pc, #196]	; (8002a58 <HAL_ETH_Init+0xf0>)
 8002994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002996:	4a30      	ldr	r2, [pc, #192]	; (8002a58 <HAL_ETH_Init+0xf0>)
 8002998:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800299c:	6453      	str	r3, [r2, #68]	; 0x44
 800299e:	4b2e      	ldr	r3, [pc, #184]	; (8002a58 <HAL_ETH_Init+0xf0>)
 80029a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029a6:	60bb      	str	r3, [r7, #8]
 80029a8:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80029aa:	4b2c      	ldr	r3, [pc, #176]	; (8002a5c <HAL_ETH_Init+0xf4>)
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	4a2b      	ldr	r2, [pc, #172]	; (8002a5c <HAL_ETH_Init+0xf4>)
 80029b0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80029b4:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80029b6:	4b29      	ldr	r3, [pc, #164]	; (8002a5c <HAL_ETH_Init+0xf4>)
 80029b8:	685a      	ldr	r2, [r3, #4]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	4927      	ldr	r1, [pc, #156]	; (8002a5c <HAL_ETH_Init+0xf4>)
 80029c0:	4313      	orrs	r3, r2
 80029c2:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80029c4:	4b25      	ldr	r3, [pc, #148]	; (8002a5c <HAL_ETH_Init+0xf4>)
 80029c6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	6812      	ldr	r2, [r2, #0]
 80029d6:	f043 0301 	orr.w	r3, r3, #1
 80029da:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80029de:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029e0:	f7ff f854 	bl	8001a8c <HAL_GetTick>
 80029e4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80029e6:	e011      	b.n	8002a0c <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80029e8:	f7ff f850 	bl	8001a8c <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80029f6:	d909      	bls.n	8002a0c <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2204      	movs	r2, #4
 80029fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	22e0      	movs	r2, #224	; 0xe0
 8002a04:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e021      	b.n	8002a50 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d1e4      	bne.n	80029e8 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f000 f958 	bl	8002cd4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	f000 f9ff 	bl	8002e28 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f000 fa55 	bl	8002eda <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	461a      	mov	r2, r3
 8002a36:	2100      	movs	r1, #0
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f000 f9bd 	bl	8002db8 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2210      	movs	r2, #16
 8002a4a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8002a4e:	2300      	movs	r3, #0
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3710      	adds	r7, #16
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	40023800 	.word	0x40023800
 8002a5c:	40013800 	.word	0x40013800

08002a60 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b084      	sub	sp, #16
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
 8002a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002a72:	68fa      	ldr	r2, [r7, #12]
 8002a74:	4b51      	ldr	r3, [pc, #324]	; (8002bbc <ETH_SetMACConfig+0x15c>)
 8002a76:	4013      	ands	r3, r2
 8002a78:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	7c1b      	ldrb	r3, [r3, #16]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d102      	bne.n	8002a88 <ETH_SetMACConfig+0x28>
 8002a82:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002a86:	e000      	b.n	8002a8a <ETH_SetMACConfig+0x2a>
 8002a88:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	7c5b      	ldrb	r3, [r3, #17]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d102      	bne.n	8002a98 <ETH_SetMACConfig+0x38>
 8002a92:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a96:	e000      	b.n	8002a9a <ETH_SetMACConfig+0x3a>
 8002a98:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002a9a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002aa0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	7fdb      	ldrb	r3, [r3, #31]
 8002aa6:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002aa8:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002aae:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002ab0:	683a      	ldr	r2, [r7, #0]
 8002ab2:	7f92      	ldrb	r2, [r2, #30]
 8002ab4:	2a00      	cmp	r2, #0
 8002ab6:	d102      	bne.n	8002abe <ETH_SetMACConfig+0x5e>
 8002ab8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002abc:	e000      	b.n	8002ac0 <ETH_SetMACConfig+0x60>
 8002abe:	2200      	movs	r2, #0
                        macconf->Speed |
 8002ac0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	7f1b      	ldrb	r3, [r3, #28]
 8002ac6:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002ac8:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002ace:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	791b      	ldrb	r3, [r3, #4]
 8002ad4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002ad6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002ad8:	683a      	ldr	r2, [r7, #0]
 8002ada:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002ade:	2a00      	cmp	r2, #0
 8002ae0:	d102      	bne.n	8002ae8 <ETH_SetMACConfig+0x88>
 8002ae2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ae6:	e000      	b.n	8002aea <ETH_SetMACConfig+0x8a>
 8002ae8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002aea:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	7bdb      	ldrb	r3, [r3, #15]
 8002af0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002af2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002af8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002b00:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002b02:	4313      	orrs	r3, r2
 8002b04:	68fa      	ldr	r2, [r7, #12]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	68fa      	ldr	r2, [r7, #12]
 8002b10:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002b1a:	2001      	movs	r0, #1
 8002b1c:	f7fe ffc2 	bl	8001aa4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	68fa      	ldr	r2, [r7, #12]
 8002b26:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	699b      	ldr	r3, [r3, #24]
 8002b2e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002b30:	68fa      	ldr	r2, [r7, #12]
 8002b32:	f64f 7341 	movw	r3, #65345	; 0xff41
 8002b36:	4013      	ands	r3, r2
 8002b38:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b3e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002b40:	683a      	ldr	r2, [r7, #0]
 8002b42:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8002b46:	2a00      	cmp	r2, #0
 8002b48:	d101      	bne.n	8002b4e <ETH_SetMACConfig+0xee>
 8002b4a:	2280      	movs	r2, #128	; 0x80
 8002b4c:	e000      	b.n	8002b50 <ETH_SetMACConfig+0xf0>
 8002b4e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002b50:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002b56:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002b58:	683a      	ldr	r2, [r7, #0]
 8002b5a:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8002b5e:	2a01      	cmp	r2, #1
 8002b60:	d101      	bne.n	8002b66 <ETH_SetMACConfig+0x106>
 8002b62:	2208      	movs	r2, #8
 8002b64:	e000      	b.n	8002b68 <ETH_SetMACConfig+0x108>
 8002b66:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002b68:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002b6a:	683a      	ldr	r2, [r7, #0]
 8002b6c:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8002b70:	2a01      	cmp	r2, #1
 8002b72:	d101      	bne.n	8002b78 <ETH_SetMACConfig+0x118>
 8002b74:	2204      	movs	r2, #4
 8002b76:	e000      	b.n	8002b7a <ETH_SetMACConfig+0x11a>
 8002b78:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002b7a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002b7c:	683a      	ldr	r2, [r7, #0]
 8002b7e:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8002b82:	2a01      	cmp	r2, #1
 8002b84:	d101      	bne.n	8002b8a <ETH_SetMACConfig+0x12a>
 8002b86:	2202      	movs	r2, #2
 8002b88:	e000      	b.n	8002b8c <ETH_SetMACConfig+0x12c>
 8002b8a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	68fa      	ldr	r2, [r7, #12]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	68fa      	ldr	r2, [r7, #12]
 8002b9a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	699b      	ldr	r3, [r3, #24]
 8002ba2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002ba4:	2001      	movs	r0, #1
 8002ba6:	f7fe ff7d 	bl	8001aa4 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	68fa      	ldr	r2, [r7, #12]
 8002bb0:	619a      	str	r2, [r3, #24]
}
 8002bb2:	bf00      	nop
 8002bb4:	3710      	adds	r7, #16
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	ff20810f 	.word	0xff20810f

08002bc0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002bd2:	699b      	ldr	r3, [r3, #24]
 8002bd4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002bd6:	68fa      	ldr	r2, [r7, #12]
 8002bd8:	4b3d      	ldr	r3, [pc, #244]	; (8002cd0 <ETH_SetDMAConfig+0x110>)
 8002bda:	4013      	ands	r3, r2
 8002bdc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	7b1b      	ldrb	r3, [r3, #12]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d102      	bne.n	8002bec <ETH_SetDMAConfig+0x2c>
 8002be6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002bea:	e000      	b.n	8002bee <ETH_SetDMAConfig+0x2e>
 8002bec:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	7b5b      	ldrb	r3, [r3, #13]
 8002bf2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002bf4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002bf6:	683a      	ldr	r2, [r7, #0]
 8002bf8:	7f52      	ldrb	r2, [r2, #29]
 8002bfa:	2a00      	cmp	r2, #0
 8002bfc:	d102      	bne.n	8002c04 <ETH_SetDMAConfig+0x44>
 8002bfe:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002c02:	e000      	b.n	8002c06 <ETH_SetDMAConfig+0x46>
 8002c04:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002c06:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	7b9b      	ldrb	r3, [r3, #14]
 8002c0c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002c0e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002c14:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	7f1b      	ldrb	r3, [r3, #28]
 8002c1a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002c1c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	7f9b      	ldrb	r3, [r3, #30]
 8002c22:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002c24:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002c2a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c32:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002c34:	4313      	orrs	r3, r2
 8002c36:	68fa      	ldr	r2, [r7, #12]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c44:	461a      	mov	r2, r3
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c52:	699b      	ldr	r3, [r3, #24]
 8002c54:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002c56:	2001      	movs	r0, #1
 8002c58:	f7fe ff24 	bl	8001aa4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c64:	461a      	mov	r2, r3
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	791b      	ldrb	r3, [r3, #4]
 8002c6e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002c74:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002c7a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002c80:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002c88:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002c8a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c90:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002c92:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002c98:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	6812      	ldr	r2, [r2, #0]
 8002c9e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002ca2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002ca6:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002cb4:	2001      	movs	r0, #1
 8002cb6:	f7fe fef5 	bl	8001aa4 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	6013      	str	r3, [r2, #0]
}
 8002cc8:	bf00      	nop
 8002cca:	3710      	adds	r7, #16
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	f8de3f23 	.word	0xf8de3f23

08002cd4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b0a6      	sub	sp, #152	; 0x98
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002cec:	2300      	movs	r3, #0
 8002cee:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002d04:	2300      	movs	r3, #0
 8002d06:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002d10:	2300      	movs	r3, #0
 8002d12:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002d14:	2300      	movs	r3, #0
 8002d16:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002d24:	2300      	movs	r3, #0
 8002d26:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002d30:	2300      	movs	r3, #0
 8002d32:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002d36:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d3a:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002d3c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002d40:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002d42:	2300      	movs	r3, #0
 8002d44:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002d48:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f7ff fe86 	bl	8002a60 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002d54:	2301      	movs	r3, #1
 8002d56:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002d62:	2301      	movs	r3, #1
 8002d64:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002d66:	2300      	movs	r3, #0
 8002d68:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002d70:	2300      	movs	r3, #0
 8002d72:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002d76:	2300      	movs	r3, #0
 8002d78:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002d80:	2301      	movs	r3, #1
 8002d82:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002d84:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d88:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002d8a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002d8e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002d90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d94:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002d96:	2301      	movs	r3, #1
 8002d98:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002da0:	2300      	movs	r3, #0
 8002da2:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002da4:	f107 0308 	add.w	r3, r7, #8
 8002da8:	4619      	mov	r1, r3
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f7ff ff08 	bl	8002bc0 <ETH_SetDMAConfig>
}
 8002db0:	bf00      	nop
 8002db2:	3798      	adds	r7, #152	; 0x98
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}

08002db8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b087      	sub	sp, #28
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	60f8      	str	r0, [r7, #12]
 8002dc0:	60b9      	str	r1, [r7, #8]
 8002dc2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	3305      	adds	r3, #5
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	021b      	lsls	r3, r3, #8
 8002dcc:	687a      	ldr	r2, [r7, #4]
 8002dce:	3204      	adds	r2, #4
 8002dd0:	7812      	ldrb	r2, [r2, #0]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002dd6:	68ba      	ldr	r2, [r7, #8]
 8002dd8:	4b11      	ldr	r3, [pc, #68]	; (8002e20 <ETH_MACAddressConfig+0x68>)
 8002dda:	4413      	add	r3, r2
 8002ddc:	461a      	mov	r2, r3
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	3303      	adds	r3, #3
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	061a      	lsls	r2, r3, #24
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	3302      	adds	r3, #2
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	041b      	lsls	r3, r3, #16
 8002df2:	431a      	orrs	r2, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	3301      	adds	r3, #1
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	021b      	lsls	r3, r3, #8
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	7812      	ldrb	r2, [r2, #0]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002e06:	68ba      	ldr	r2, [r7, #8]
 8002e08:	4b06      	ldr	r3, [pc, #24]	; (8002e24 <ETH_MACAddressConfig+0x6c>)
 8002e0a:	4413      	add	r3, r2
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	6013      	str	r3, [r2, #0]
}
 8002e12:	bf00      	nop
 8002e14:	371c      	adds	r7, #28
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	40028040 	.word	0x40028040
 8002e24:	40028044 	.word	0x40028044

08002e28 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b085      	sub	sp, #20
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002e30:	2300      	movs	r3, #0
 8002e32:	60fb      	str	r3, [r7, #12]
 8002e34:	e03e      	b.n	8002eb4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	68d9      	ldr	r1, [r3, #12]
 8002e3a:	68fa      	ldr	r2, [r7, #12]
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	4413      	add	r3, r2
 8002e42:	00db      	lsls	r3, r3, #3
 8002e44:	440b      	add	r3, r1
 8002e46:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	2200      	movs	r2, #0
 8002e52:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	2200      	movs	r2, #0
 8002e58:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002e60:	68b9      	ldr	r1, [r7, #8]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	68fa      	ldr	r2, [r7, #12]
 8002e66:	3206      	adds	r2, #6
 8002e68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d80c      	bhi.n	8002e98 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	68d9      	ldr	r1, [r3, #12]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	1c5a      	adds	r2, r3, #1
 8002e86:	4613      	mov	r3, r2
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	4413      	add	r3, r2
 8002e8c:	00db      	lsls	r3, r3, #3
 8002e8e:	440b      	add	r3, r1
 8002e90:	461a      	mov	r2, r3
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	60da      	str	r2, [r3, #12]
 8002e96:	e004      	b.n	8002ea2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	60fb      	str	r3, [r7, #12]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2b03      	cmp	r3, #3
 8002eb8:	d9bd      	bls.n	8002e36 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	68da      	ldr	r2, [r3, #12]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ecc:	611a      	str	r2, [r3, #16]
}
 8002ece:	bf00      	nop
 8002ed0:	3714      	adds	r7, #20
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr

08002eda <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002eda:	b480      	push	{r7}
 8002edc:	b085      	sub	sp, #20
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	60fb      	str	r3, [r7, #12]
 8002ee6:	e046      	b.n	8002f76 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6919      	ldr	r1, [r3, #16]
 8002eec:	68fa      	ldr	r2, [r7, #12]
 8002eee:	4613      	mov	r3, r2
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	4413      	add	r3, r2
 8002ef4:	00db      	lsls	r3, r3, #3
 8002ef6:	440b      	add	r3, r1
 8002ef8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	2200      	movs	r2, #0
 8002efe:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	2200      	movs	r2, #0
 8002f04:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	2200      	movs	r2, #0
 8002f16:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002f24:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	f244 52f8 	movw	r2, #17912	; 0x45f8
 8002f2c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002f3a:	68b9      	ldr	r1, [r7, #8]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	68fa      	ldr	r2, [r7, #12]
 8002f40:	3212      	adds	r2, #18
 8002f42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d80c      	bhi.n	8002f66 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6919      	ldr	r1, [r3, #16]
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	1c5a      	adds	r2, r3, #1
 8002f54:	4613      	mov	r3, r2
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	4413      	add	r3, r2
 8002f5a:	00db      	lsls	r3, r3, #3
 8002f5c:	440b      	add	r3, r1
 8002f5e:	461a      	mov	r2, r3
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	60da      	str	r2, [r3, #12]
 8002f64:	e004      	b.n	8002f70 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	461a      	mov	r2, r3
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	3301      	adds	r3, #1
 8002f74:	60fb      	str	r3, [r7, #12]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2b03      	cmp	r3, #3
 8002f7a:	d9b5      	bls.n	8002ee8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2200      	movs	r2, #0
 8002f92:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2200      	movs	r2, #0
 8002f98:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	691a      	ldr	r2, [r3, #16]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002fa6:	60da      	str	r2, [r3, #12]
}
 8002fa8:	bf00      	nop
 8002faa:	3714      	adds	r7, #20
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr

08002fb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b089      	sub	sp, #36	; 0x24
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002fce:	2300      	movs	r3, #0
 8002fd0:	61fb      	str	r3, [r7, #28]
 8002fd2:	e175      	b.n	80032c0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	69fb      	ldr	r3, [r7, #28]
 8002fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fdc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	697a      	ldr	r2, [r7, #20]
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002fe8:	693a      	ldr	r2, [r7, #16]
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	f040 8164 	bne.w	80032ba <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f003 0303 	and.w	r3, r3, #3
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d005      	beq.n	800300a <HAL_GPIO_Init+0x56>
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	f003 0303 	and.w	r3, r3, #3
 8003006:	2b02      	cmp	r3, #2
 8003008:	d130      	bne.n	800306c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003010:	69fb      	ldr	r3, [r7, #28]
 8003012:	005b      	lsls	r3, r3, #1
 8003014:	2203      	movs	r2, #3
 8003016:	fa02 f303 	lsl.w	r3, r2, r3
 800301a:	43db      	mvns	r3, r3
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	4013      	ands	r3, r2
 8003020:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	68da      	ldr	r2, [r3, #12]
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	005b      	lsls	r3, r3, #1
 800302a:	fa02 f303 	lsl.w	r3, r2, r3
 800302e:	69ba      	ldr	r2, [r7, #24]
 8003030:	4313      	orrs	r3, r2
 8003032:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	69ba      	ldr	r2, [r7, #24]
 8003038:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003040:	2201      	movs	r2, #1
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	fa02 f303 	lsl.w	r3, r2, r3
 8003048:	43db      	mvns	r3, r3
 800304a:	69ba      	ldr	r2, [r7, #24]
 800304c:	4013      	ands	r3, r2
 800304e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	091b      	lsrs	r3, r3, #4
 8003056:	f003 0201 	and.w	r2, r3, #1
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	fa02 f303 	lsl.w	r3, r2, r3
 8003060:	69ba      	ldr	r2, [r7, #24]
 8003062:	4313      	orrs	r3, r2
 8003064:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	69ba      	ldr	r2, [r7, #24]
 800306a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f003 0303 	and.w	r3, r3, #3
 8003074:	2b03      	cmp	r3, #3
 8003076:	d017      	beq.n	80030a8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	68db      	ldr	r3, [r3, #12]
 800307c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	2203      	movs	r2, #3
 8003084:	fa02 f303 	lsl.w	r3, r2, r3
 8003088:	43db      	mvns	r3, r3
 800308a:	69ba      	ldr	r2, [r7, #24]
 800308c:	4013      	ands	r3, r2
 800308e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	689a      	ldr	r2, [r3, #8]
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	005b      	lsls	r3, r3, #1
 8003098:	fa02 f303 	lsl.w	r3, r2, r3
 800309c:	69ba      	ldr	r2, [r7, #24]
 800309e:	4313      	orrs	r3, r2
 80030a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	69ba      	ldr	r2, [r7, #24]
 80030a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f003 0303 	and.w	r3, r3, #3
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d123      	bne.n	80030fc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	08da      	lsrs	r2, r3, #3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	3208      	adds	r2, #8
 80030bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80030c2:	69fb      	ldr	r3, [r7, #28]
 80030c4:	f003 0307 	and.w	r3, r3, #7
 80030c8:	009b      	lsls	r3, r3, #2
 80030ca:	220f      	movs	r2, #15
 80030cc:	fa02 f303 	lsl.w	r3, r2, r3
 80030d0:	43db      	mvns	r3, r3
 80030d2:	69ba      	ldr	r2, [r7, #24]
 80030d4:	4013      	ands	r3, r2
 80030d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	691a      	ldr	r2, [r3, #16]
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	f003 0307 	and.w	r3, r3, #7
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	fa02 f303 	lsl.w	r3, r2, r3
 80030e8:	69ba      	ldr	r2, [r7, #24]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	08da      	lsrs	r2, r3, #3
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	3208      	adds	r2, #8
 80030f6:	69b9      	ldr	r1, [r7, #24]
 80030f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	2203      	movs	r2, #3
 8003108:	fa02 f303 	lsl.w	r3, r2, r3
 800310c:	43db      	mvns	r3, r3
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	4013      	ands	r3, r2
 8003112:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f003 0203 	and.w	r2, r3, #3
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	005b      	lsls	r3, r3, #1
 8003120:	fa02 f303 	lsl.w	r3, r2, r3
 8003124:	69ba      	ldr	r2, [r7, #24]
 8003126:	4313      	orrs	r3, r2
 8003128:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	69ba      	ldr	r2, [r7, #24]
 800312e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003138:	2b00      	cmp	r3, #0
 800313a:	f000 80be 	beq.w	80032ba <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800313e:	4b66      	ldr	r3, [pc, #408]	; (80032d8 <HAL_GPIO_Init+0x324>)
 8003140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003142:	4a65      	ldr	r2, [pc, #404]	; (80032d8 <HAL_GPIO_Init+0x324>)
 8003144:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003148:	6453      	str	r3, [r2, #68]	; 0x44
 800314a:	4b63      	ldr	r3, [pc, #396]	; (80032d8 <HAL_GPIO_Init+0x324>)
 800314c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800314e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003152:	60fb      	str	r3, [r7, #12]
 8003154:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003156:	4a61      	ldr	r2, [pc, #388]	; (80032dc <HAL_GPIO_Init+0x328>)
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	089b      	lsrs	r3, r3, #2
 800315c:	3302      	adds	r3, #2
 800315e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003162:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003164:	69fb      	ldr	r3, [r7, #28]
 8003166:	f003 0303 	and.w	r3, r3, #3
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	220f      	movs	r2, #15
 800316e:	fa02 f303 	lsl.w	r3, r2, r3
 8003172:	43db      	mvns	r3, r3
 8003174:	69ba      	ldr	r2, [r7, #24]
 8003176:	4013      	ands	r3, r2
 8003178:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4a58      	ldr	r2, [pc, #352]	; (80032e0 <HAL_GPIO_Init+0x32c>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d037      	beq.n	80031f2 <HAL_GPIO_Init+0x23e>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	4a57      	ldr	r2, [pc, #348]	; (80032e4 <HAL_GPIO_Init+0x330>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d031      	beq.n	80031ee <HAL_GPIO_Init+0x23a>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	4a56      	ldr	r2, [pc, #344]	; (80032e8 <HAL_GPIO_Init+0x334>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d02b      	beq.n	80031ea <HAL_GPIO_Init+0x236>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4a55      	ldr	r2, [pc, #340]	; (80032ec <HAL_GPIO_Init+0x338>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d025      	beq.n	80031e6 <HAL_GPIO_Init+0x232>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4a54      	ldr	r2, [pc, #336]	; (80032f0 <HAL_GPIO_Init+0x33c>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d01f      	beq.n	80031e2 <HAL_GPIO_Init+0x22e>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a53      	ldr	r2, [pc, #332]	; (80032f4 <HAL_GPIO_Init+0x340>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d019      	beq.n	80031de <HAL_GPIO_Init+0x22a>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4a52      	ldr	r2, [pc, #328]	; (80032f8 <HAL_GPIO_Init+0x344>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d013      	beq.n	80031da <HAL_GPIO_Init+0x226>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a51      	ldr	r2, [pc, #324]	; (80032fc <HAL_GPIO_Init+0x348>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d00d      	beq.n	80031d6 <HAL_GPIO_Init+0x222>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a50      	ldr	r2, [pc, #320]	; (8003300 <HAL_GPIO_Init+0x34c>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d007      	beq.n	80031d2 <HAL_GPIO_Init+0x21e>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4a4f      	ldr	r2, [pc, #316]	; (8003304 <HAL_GPIO_Init+0x350>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d101      	bne.n	80031ce <HAL_GPIO_Init+0x21a>
 80031ca:	2309      	movs	r3, #9
 80031cc:	e012      	b.n	80031f4 <HAL_GPIO_Init+0x240>
 80031ce:	230a      	movs	r3, #10
 80031d0:	e010      	b.n	80031f4 <HAL_GPIO_Init+0x240>
 80031d2:	2308      	movs	r3, #8
 80031d4:	e00e      	b.n	80031f4 <HAL_GPIO_Init+0x240>
 80031d6:	2307      	movs	r3, #7
 80031d8:	e00c      	b.n	80031f4 <HAL_GPIO_Init+0x240>
 80031da:	2306      	movs	r3, #6
 80031dc:	e00a      	b.n	80031f4 <HAL_GPIO_Init+0x240>
 80031de:	2305      	movs	r3, #5
 80031e0:	e008      	b.n	80031f4 <HAL_GPIO_Init+0x240>
 80031e2:	2304      	movs	r3, #4
 80031e4:	e006      	b.n	80031f4 <HAL_GPIO_Init+0x240>
 80031e6:	2303      	movs	r3, #3
 80031e8:	e004      	b.n	80031f4 <HAL_GPIO_Init+0x240>
 80031ea:	2302      	movs	r3, #2
 80031ec:	e002      	b.n	80031f4 <HAL_GPIO_Init+0x240>
 80031ee:	2301      	movs	r3, #1
 80031f0:	e000      	b.n	80031f4 <HAL_GPIO_Init+0x240>
 80031f2:	2300      	movs	r3, #0
 80031f4:	69fa      	ldr	r2, [r7, #28]
 80031f6:	f002 0203 	and.w	r2, r2, #3
 80031fa:	0092      	lsls	r2, r2, #2
 80031fc:	4093      	lsls	r3, r2
 80031fe:	69ba      	ldr	r2, [r7, #24]
 8003200:	4313      	orrs	r3, r2
 8003202:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003204:	4935      	ldr	r1, [pc, #212]	; (80032dc <HAL_GPIO_Init+0x328>)
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	089b      	lsrs	r3, r3, #2
 800320a:	3302      	adds	r3, #2
 800320c:	69ba      	ldr	r2, [r7, #24]
 800320e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003212:	4b3d      	ldr	r3, [pc, #244]	; (8003308 <HAL_GPIO_Init+0x354>)
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	43db      	mvns	r3, r3
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	4013      	ands	r3, r2
 8003220:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d003      	beq.n	8003236 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800322e:	69ba      	ldr	r2, [r7, #24]
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	4313      	orrs	r3, r2
 8003234:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003236:	4a34      	ldr	r2, [pc, #208]	; (8003308 <HAL_GPIO_Init+0x354>)
 8003238:	69bb      	ldr	r3, [r7, #24]
 800323a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800323c:	4b32      	ldr	r3, [pc, #200]	; (8003308 <HAL_GPIO_Init+0x354>)
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	43db      	mvns	r3, r3
 8003246:	69ba      	ldr	r2, [r7, #24]
 8003248:	4013      	ands	r3, r2
 800324a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d003      	beq.n	8003260 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003258:	69ba      	ldr	r2, [r7, #24]
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	4313      	orrs	r3, r2
 800325e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003260:	4a29      	ldr	r2, [pc, #164]	; (8003308 <HAL_GPIO_Init+0x354>)
 8003262:	69bb      	ldr	r3, [r7, #24]
 8003264:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003266:	4b28      	ldr	r3, [pc, #160]	; (8003308 <HAL_GPIO_Init+0x354>)
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	43db      	mvns	r3, r3
 8003270:	69ba      	ldr	r2, [r7, #24]
 8003272:	4013      	ands	r3, r2
 8003274:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d003      	beq.n	800328a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003282:	69ba      	ldr	r2, [r7, #24]
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	4313      	orrs	r3, r2
 8003288:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800328a:	4a1f      	ldr	r2, [pc, #124]	; (8003308 <HAL_GPIO_Init+0x354>)
 800328c:	69bb      	ldr	r3, [r7, #24]
 800328e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003290:	4b1d      	ldr	r3, [pc, #116]	; (8003308 <HAL_GPIO_Init+0x354>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	43db      	mvns	r3, r3
 800329a:	69ba      	ldr	r2, [r7, #24]
 800329c:	4013      	ands	r3, r2
 800329e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d003      	beq.n	80032b4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80032ac:	69ba      	ldr	r2, [r7, #24]
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80032b4:	4a14      	ldr	r2, [pc, #80]	; (8003308 <HAL_GPIO_Init+0x354>)
 80032b6:	69bb      	ldr	r3, [r7, #24]
 80032b8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	3301      	adds	r3, #1
 80032be:	61fb      	str	r3, [r7, #28]
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	2b0f      	cmp	r3, #15
 80032c4:	f67f ae86 	bls.w	8002fd4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80032c8:	bf00      	nop
 80032ca:	bf00      	nop
 80032cc:	3724      	adds	r7, #36	; 0x24
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	40023800 	.word	0x40023800
 80032dc:	40013800 	.word	0x40013800
 80032e0:	40020000 	.word	0x40020000
 80032e4:	40020400 	.word	0x40020400
 80032e8:	40020800 	.word	0x40020800
 80032ec:	40020c00 	.word	0x40020c00
 80032f0:	40021000 	.word	0x40021000
 80032f4:	40021400 	.word	0x40021400
 80032f8:	40021800 	.word	0x40021800
 80032fc:	40021c00 	.word	0x40021c00
 8003300:	40022000 	.word	0x40022000
 8003304:	40022400 	.word	0x40022400
 8003308:	40013c00 	.word	0x40013c00

0800330c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800330c:	b480      	push	{r7}
 800330e:	b085      	sub	sp, #20
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
 8003314:	460b      	mov	r3, r1
 8003316:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	691a      	ldr	r2, [r3, #16]
 800331c:	887b      	ldrh	r3, [r7, #2]
 800331e:	4013      	ands	r3, r2
 8003320:	2b00      	cmp	r3, #0
 8003322:	d002      	beq.n	800332a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003324:	2301      	movs	r3, #1
 8003326:	73fb      	strb	r3, [r7, #15]
 8003328:	e001      	b.n	800332e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800332a:	2300      	movs	r3, #0
 800332c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800332e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003330:	4618      	mov	r0, r3
 8003332:	3714      	adds	r7, #20
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	460b      	mov	r3, r1
 8003346:	807b      	strh	r3, [r7, #2]
 8003348:	4613      	mov	r3, r2
 800334a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800334c:	787b      	ldrb	r3, [r7, #1]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d003      	beq.n	800335a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003352:	887a      	ldrh	r2, [r7, #2]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003358:	e003      	b.n	8003362 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800335a:	887b      	ldrh	r3, [r7, #2]
 800335c:	041a      	lsls	r2, r3, #16
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	619a      	str	r2, [r3, #24]
}
 8003362:	bf00      	nop
 8003364:	370c      	adds	r7, #12
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
	...

08003370 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b082      	sub	sp, #8
 8003374:	af00      	add	r7, sp, #0
 8003376:	4603      	mov	r3, r0
 8003378:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800337a:	4b08      	ldr	r3, [pc, #32]	; (800339c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800337c:	695a      	ldr	r2, [r3, #20]
 800337e:	88fb      	ldrh	r3, [r7, #6]
 8003380:	4013      	ands	r3, r2
 8003382:	2b00      	cmp	r3, #0
 8003384:	d006      	beq.n	8003394 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003386:	4a05      	ldr	r2, [pc, #20]	; (800339c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003388:	88fb      	ldrh	r3, [r7, #6]
 800338a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800338c:	88fb      	ldrh	r3, [r7, #6]
 800338e:	4618      	mov	r0, r3
 8003390:	f007 fea6 	bl	800b0e0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003394:	bf00      	nop
 8003396:	3708      	adds	r7, #8
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}
 800339c:	40013c00 	.word	0x40013c00

080033a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d101      	bne.n	80033b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e07f      	b.n	80034b2 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d106      	bne.n	80033cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f7fd ffbe 	bl	8001348 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2224      	movs	r2, #36	; 0x24
 80033d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f022 0201 	bic.w	r2, r2, #1
 80033e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685a      	ldr	r2, [r3, #4]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80033f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	689a      	ldr	r2, [r3, #8]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003400:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d107      	bne.n	800341a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	689a      	ldr	r2, [r3, #8]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003416:	609a      	str	r2, [r3, #8]
 8003418:	e006      	b.n	8003428 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	689a      	ldr	r2, [r3, #8]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003426:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	2b02      	cmp	r3, #2
 800342e:	d104      	bne.n	800343a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003438:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	6859      	ldr	r1, [r3, #4]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	4b1d      	ldr	r3, [pc, #116]	; (80034bc <HAL_I2C_Init+0x11c>)
 8003446:	430b      	orrs	r3, r1
 8003448:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	68da      	ldr	r2, [r3, #12]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003458:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	691a      	ldr	r2, [r3, #16]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	699b      	ldr	r3, [r3, #24]
 800346a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	430a      	orrs	r2, r1
 8003472:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	69d9      	ldr	r1, [r3, #28]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6a1a      	ldr	r2, [r3, #32]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	430a      	orrs	r2, r1
 8003482:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f042 0201 	orr.w	r2, r2, #1
 8003492:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2220      	movs	r2, #32
 800349e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2200      	movs	r2, #0
 80034ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80034b0:	2300      	movs	r3, #0
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3708      	adds	r7, #8
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	02008000 	.word	0x02008000

080034c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	2b20      	cmp	r3, #32
 80034d4:	d138      	bne.n	8003548 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d101      	bne.n	80034e4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80034e0:	2302      	movs	r3, #2
 80034e2:	e032      	b.n	800354a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2201      	movs	r2, #1
 80034e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2224      	movs	r2, #36	; 0x24
 80034f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f022 0201 	bic.w	r2, r2, #1
 8003502:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003512:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	6819      	ldr	r1, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	683a      	ldr	r2, [r7, #0]
 8003520:	430a      	orrs	r2, r1
 8003522:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f042 0201 	orr.w	r2, r2, #1
 8003532:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2220      	movs	r2, #32
 8003538:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003544:	2300      	movs	r3, #0
 8003546:	e000      	b.n	800354a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003548:	2302      	movs	r3, #2
  }
}
 800354a:	4618      	mov	r0, r3
 800354c:	370c      	adds	r7, #12
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr

08003556 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003556:	b480      	push	{r7}
 8003558:	b085      	sub	sp, #20
 800355a:	af00      	add	r7, sp, #0
 800355c:	6078      	str	r0, [r7, #4]
 800355e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003566:	b2db      	uxtb	r3, r3
 8003568:	2b20      	cmp	r3, #32
 800356a:	d139      	bne.n	80035e0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003572:	2b01      	cmp	r3, #1
 8003574:	d101      	bne.n	800357a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003576:	2302      	movs	r3, #2
 8003578:	e033      	b.n	80035e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2201      	movs	r2, #1
 800357e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2224      	movs	r2, #36	; 0x24
 8003586:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f022 0201 	bic.w	r2, r2, #1
 8003598:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80035a8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	021b      	lsls	r3, r3, #8
 80035ae:	68fa      	ldr	r2, [r7, #12]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	68fa      	ldr	r2, [r7, #12]
 80035ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f042 0201 	orr.w	r2, r2, #1
 80035ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2220      	movs	r2, #32
 80035d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80035dc:	2300      	movs	r3, #0
 80035de:	e000      	b.n	80035e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80035e0:	2302      	movs	r3, #2
  }
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3714      	adds	r7, #20
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr

080035ee <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80035ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035f0:	b08f      	sub	sp, #60	; 0x3c
 80035f2:	af0a      	add	r7, sp, #40	; 0x28
 80035f4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d101      	bne.n	8003600 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e116      	b.n	800382e <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800360c:	b2db      	uxtb	r3, r3
 800360e:	2b00      	cmp	r3, #0
 8003610:	d106      	bne.n	8003620 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2200      	movs	r2, #0
 8003616:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f00d ff84 	bl	8011528 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2203      	movs	r2, #3
 8003624:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800362c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003630:	2b00      	cmp	r3, #0
 8003632:	d102      	bne.n	800363a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4618      	mov	r0, r3
 8003640:	f006 f995 	bl	800996e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	603b      	str	r3, [r7, #0]
 800364a:	687e      	ldr	r6, [r7, #4]
 800364c:	466d      	mov	r5, sp
 800364e:	f106 0410 	add.w	r4, r6, #16
 8003652:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003654:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003656:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003658:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800365a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800365e:	e885 0003 	stmia.w	r5, {r0, r1}
 8003662:	1d33      	adds	r3, r6, #4
 8003664:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003666:	6838      	ldr	r0, [r7, #0]
 8003668:	f006 f876 	bl	8009758 <USB_CoreInit>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d005      	beq.n	800367e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2202      	movs	r2, #2
 8003676:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e0d7      	b.n	800382e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2100      	movs	r1, #0
 8003684:	4618      	mov	r0, r3
 8003686:	f006 f983 	bl	8009990 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800368a:	2300      	movs	r3, #0
 800368c:	73fb      	strb	r3, [r7, #15]
 800368e:	e04a      	b.n	8003726 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003690:	7bfa      	ldrb	r2, [r7, #15]
 8003692:	6879      	ldr	r1, [r7, #4]
 8003694:	4613      	mov	r3, r2
 8003696:	00db      	lsls	r3, r3, #3
 8003698:	4413      	add	r3, r2
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	440b      	add	r3, r1
 800369e:	333d      	adds	r3, #61	; 0x3d
 80036a0:	2201      	movs	r2, #1
 80036a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80036a4:	7bfa      	ldrb	r2, [r7, #15]
 80036a6:	6879      	ldr	r1, [r7, #4]
 80036a8:	4613      	mov	r3, r2
 80036aa:	00db      	lsls	r3, r3, #3
 80036ac:	4413      	add	r3, r2
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	440b      	add	r3, r1
 80036b2:	333c      	adds	r3, #60	; 0x3c
 80036b4:	7bfa      	ldrb	r2, [r7, #15]
 80036b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80036b8:	7bfa      	ldrb	r2, [r7, #15]
 80036ba:	7bfb      	ldrb	r3, [r7, #15]
 80036bc:	b298      	uxth	r0, r3
 80036be:	6879      	ldr	r1, [r7, #4]
 80036c0:	4613      	mov	r3, r2
 80036c2:	00db      	lsls	r3, r3, #3
 80036c4:	4413      	add	r3, r2
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	440b      	add	r3, r1
 80036ca:	3344      	adds	r3, #68	; 0x44
 80036cc:	4602      	mov	r2, r0
 80036ce:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80036d0:	7bfa      	ldrb	r2, [r7, #15]
 80036d2:	6879      	ldr	r1, [r7, #4]
 80036d4:	4613      	mov	r3, r2
 80036d6:	00db      	lsls	r3, r3, #3
 80036d8:	4413      	add	r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	440b      	add	r3, r1
 80036de:	3340      	adds	r3, #64	; 0x40
 80036e0:	2200      	movs	r2, #0
 80036e2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80036e4:	7bfa      	ldrb	r2, [r7, #15]
 80036e6:	6879      	ldr	r1, [r7, #4]
 80036e8:	4613      	mov	r3, r2
 80036ea:	00db      	lsls	r3, r3, #3
 80036ec:	4413      	add	r3, r2
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	440b      	add	r3, r1
 80036f2:	3348      	adds	r3, #72	; 0x48
 80036f4:	2200      	movs	r2, #0
 80036f6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80036f8:	7bfa      	ldrb	r2, [r7, #15]
 80036fa:	6879      	ldr	r1, [r7, #4]
 80036fc:	4613      	mov	r3, r2
 80036fe:	00db      	lsls	r3, r3, #3
 8003700:	4413      	add	r3, r2
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	440b      	add	r3, r1
 8003706:	334c      	adds	r3, #76	; 0x4c
 8003708:	2200      	movs	r2, #0
 800370a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800370c:	7bfa      	ldrb	r2, [r7, #15]
 800370e:	6879      	ldr	r1, [r7, #4]
 8003710:	4613      	mov	r3, r2
 8003712:	00db      	lsls	r3, r3, #3
 8003714:	4413      	add	r3, r2
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	440b      	add	r3, r1
 800371a:	3354      	adds	r3, #84	; 0x54
 800371c:	2200      	movs	r2, #0
 800371e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003720:	7bfb      	ldrb	r3, [r7, #15]
 8003722:	3301      	adds	r3, #1
 8003724:	73fb      	strb	r3, [r7, #15]
 8003726:	7bfa      	ldrb	r2, [r7, #15]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	429a      	cmp	r2, r3
 800372e:	d3af      	bcc.n	8003690 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003730:	2300      	movs	r3, #0
 8003732:	73fb      	strb	r3, [r7, #15]
 8003734:	e044      	b.n	80037c0 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003736:	7bfa      	ldrb	r2, [r7, #15]
 8003738:	6879      	ldr	r1, [r7, #4]
 800373a:	4613      	mov	r3, r2
 800373c:	00db      	lsls	r3, r3, #3
 800373e:	4413      	add	r3, r2
 8003740:	009b      	lsls	r3, r3, #2
 8003742:	440b      	add	r3, r1
 8003744:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003748:	2200      	movs	r2, #0
 800374a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800374c:	7bfa      	ldrb	r2, [r7, #15]
 800374e:	6879      	ldr	r1, [r7, #4]
 8003750:	4613      	mov	r3, r2
 8003752:	00db      	lsls	r3, r3, #3
 8003754:	4413      	add	r3, r2
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	440b      	add	r3, r1
 800375a:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800375e:	7bfa      	ldrb	r2, [r7, #15]
 8003760:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003762:	7bfa      	ldrb	r2, [r7, #15]
 8003764:	6879      	ldr	r1, [r7, #4]
 8003766:	4613      	mov	r3, r2
 8003768:	00db      	lsls	r3, r3, #3
 800376a:	4413      	add	r3, r2
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	440b      	add	r3, r1
 8003770:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003774:	2200      	movs	r2, #0
 8003776:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003778:	7bfa      	ldrb	r2, [r7, #15]
 800377a:	6879      	ldr	r1, [r7, #4]
 800377c:	4613      	mov	r3, r2
 800377e:	00db      	lsls	r3, r3, #3
 8003780:	4413      	add	r3, r2
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	440b      	add	r3, r1
 8003786:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800378a:	2200      	movs	r2, #0
 800378c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800378e:	7bfa      	ldrb	r2, [r7, #15]
 8003790:	6879      	ldr	r1, [r7, #4]
 8003792:	4613      	mov	r3, r2
 8003794:	00db      	lsls	r3, r3, #3
 8003796:	4413      	add	r3, r2
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	440b      	add	r3, r1
 800379c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80037a0:	2200      	movs	r2, #0
 80037a2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80037a4:	7bfa      	ldrb	r2, [r7, #15]
 80037a6:	6879      	ldr	r1, [r7, #4]
 80037a8:	4613      	mov	r3, r2
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	4413      	add	r3, r2
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	440b      	add	r3, r1
 80037b2:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80037b6:	2200      	movs	r2, #0
 80037b8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037ba:	7bfb      	ldrb	r3, [r7, #15]
 80037bc:	3301      	adds	r3, #1
 80037be:	73fb      	strb	r3, [r7, #15]
 80037c0:	7bfa      	ldrb	r2, [r7, #15]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d3b5      	bcc.n	8003736 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	603b      	str	r3, [r7, #0]
 80037d0:	687e      	ldr	r6, [r7, #4]
 80037d2:	466d      	mov	r5, sp
 80037d4:	f106 0410 	add.w	r4, r6, #16
 80037d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037e0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80037e4:	e885 0003 	stmia.w	r5, {r0, r1}
 80037e8:	1d33      	adds	r3, r6, #4
 80037ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037ec:	6838      	ldr	r0, [r7, #0]
 80037ee:	f006 f91b 	bl	8009a28 <USB_DevInit>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d005      	beq.n	8003804 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2202      	movs	r2, #2
 80037fc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e014      	b.n	800382e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003818:	2b01      	cmp	r3, #1
 800381a:	d102      	bne.n	8003822 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	f001 f97b 	bl	8004b18 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4618      	mov	r0, r3
 8003828:	f007 fa69 	bl	800acfe <USB_DevDisconnect>

  return HAL_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3714      	adds	r7, #20
 8003832:	46bd      	mov	sp, r7
 8003834:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003836 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003836:	b580      	push	{r7, lr}
 8003838:	b082      	sub	sp, #8
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003844:	2b01      	cmp	r3, #1
 8003846:	d101      	bne.n	800384c <HAL_PCD_Start+0x16>
 8003848:	2302      	movs	r3, #2
 800384a:	e012      	b.n	8003872 <HAL_PCD_Start+0x3c>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  __HAL_PCD_ENABLE(hpcd);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4618      	mov	r0, r3
 800385a:	f006 f877 	bl	800994c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4618      	mov	r0, r3
 8003864:	f007 fa2a 	bl	800acbc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003870:	2300      	movs	r3, #0
}
 8003872:	4618      	mov	r0, r3
 8003874:	3708      	adds	r7, #8
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}

0800387a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800387a:	b590      	push	{r4, r7, lr}
 800387c:	b08d      	sub	sp, #52	; 0x34
 800387e:	af00      	add	r7, sp, #0
 8003880:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003888:	6a3b      	ldr	r3, [r7, #32]
 800388a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4618      	mov	r0, r3
 8003892:	f007 fae8 	bl	800ae66 <USB_GetMode>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	f040 84b7 	bne.w	800420c <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4618      	mov	r0, r3
 80038a4:	f007 fa4c 	bl	800ad40 <USB_ReadInterrupts>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	f000 84ad 	beq.w	800420a <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	0a1b      	lsrs	r3, r3, #8
 80038ba:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4618      	mov	r0, r3
 80038ca:	f007 fa39 	bl	800ad40 <USB_ReadInterrupts>
 80038ce:	4603      	mov	r3, r0
 80038d0:	f003 0302 	and.w	r3, r3, #2
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d107      	bne.n	80038e8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	695a      	ldr	r2, [r3, #20]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f002 0202 	and.w	r2, r2, #2
 80038e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4618      	mov	r0, r3
 80038ee:	f007 fa27 	bl	800ad40 <USB_ReadInterrupts>
 80038f2:	4603      	mov	r3, r0
 80038f4:	f003 0310 	and.w	r3, r3, #16
 80038f8:	2b10      	cmp	r3, #16
 80038fa:	d161      	bne.n	80039c0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	699a      	ldr	r2, [r3, #24]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f022 0210 	bic.w	r2, r2, #16
 800390a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800390c:	6a3b      	ldr	r3, [r7, #32]
 800390e:	6a1b      	ldr	r3, [r3, #32]
 8003910:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	f003 020f 	and.w	r2, r3, #15
 8003918:	4613      	mov	r3, r2
 800391a:	00db      	lsls	r3, r3, #3
 800391c:	4413      	add	r3, r2
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003924:	687a      	ldr	r2, [r7, #4]
 8003926:	4413      	add	r3, r2
 8003928:	3304      	adds	r3, #4
 800392a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800392c:	69bb      	ldr	r3, [r7, #24]
 800392e:	0c5b      	lsrs	r3, r3, #17
 8003930:	f003 030f 	and.w	r3, r3, #15
 8003934:	2b02      	cmp	r3, #2
 8003936:	d124      	bne.n	8003982 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003938:	69ba      	ldr	r2, [r7, #24]
 800393a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800393e:	4013      	ands	r3, r2
 8003940:	2b00      	cmp	r3, #0
 8003942:	d035      	beq.n	80039b0 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003948:	69bb      	ldr	r3, [r7, #24]
 800394a:	091b      	lsrs	r3, r3, #4
 800394c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800394e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003952:	b29b      	uxth	r3, r3
 8003954:	461a      	mov	r2, r3
 8003956:	6a38      	ldr	r0, [r7, #32]
 8003958:	f007 f85e 	bl	800aa18 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	691a      	ldr	r2, [r3, #16]
 8003960:	69bb      	ldr	r3, [r7, #24]
 8003962:	091b      	lsrs	r3, r3, #4
 8003964:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003968:	441a      	add	r2, r3
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	6a1a      	ldr	r2, [r3, #32]
 8003972:	69bb      	ldr	r3, [r7, #24]
 8003974:	091b      	lsrs	r3, r3, #4
 8003976:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800397a:	441a      	add	r2, r3
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	621a      	str	r2, [r3, #32]
 8003980:	e016      	b.n	80039b0 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003982:	69bb      	ldr	r3, [r7, #24]
 8003984:	0c5b      	lsrs	r3, r3, #17
 8003986:	f003 030f 	and.w	r3, r3, #15
 800398a:	2b06      	cmp	r3, #6
 800398c:	d110      	bne.n	80039b0 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003994:	2208      	movs	r2, #8
 8003996:	4619      	mov	r1, r3
 8003998:	6a38      	ldr	r0, [r7, #32]
 800399a:	f007 f83d 	bl	800aa18 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	6a1a      	ldr	r2, [r3, #32]
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	091b      	lsrs	r3, r3, #4
 80039a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80039aa:	441a      	add	r2, r3
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	699a      	ldr	r2, [r3, #24]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f042 0210 	orr.w	r2, r2, #16
 80039be:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4618      	mov	r0, r3
 80039c6:	f007 f9bb 	bl	800ad40 <USB_ReadInterrupts>
 80039ca:	4603      	mov	r3, r0
 80039cc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039d0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80039d4:	f040 80a7 	bne.w	8003b26 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80039d8:	2300      	movs	r3, #0
 80039da:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4618      	mov	r0, r3
 80039e2:	f007 f9c0 	bl	800ad66 <USB_ReadDevAllOutEpInterrupt>
 80039e6:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80039e8:	e099      	b.n	8003b1e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80039ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039ec:	f003 0301 	and.w	r3, r3, #1
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	f000 808e 	beq.w	8003b12 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039fc:	b2d2      	uxtb	r2, r2
 80039fe:	4611      	mov	r1, r2
 8003a00:	4618      	mov	r0, r3
 8003a02:	f007 f9e4 	bl	800adce <USB_ReadDevOutEPInterrupt>
 8003a06:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	f003 0301 	and.w	r3, r3, #1
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d00c      	beq.n	8003a2c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a14:	015a      	lsls	r2, r3, #5
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	4413      	add	r3, r2
 8003a1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a1e:	461a      	mov	r2, r3
 8003a20:	2301      	movs	r3, #1
 8003a22:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003a24:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f000 fef0 	bl	800480c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	f003 0308 	and.w	r3, r3, #8
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d00c      	beq.n	8003a50 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a38:	015a      	lsls	r2, r3, #5
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a42:	461a      	mov	r2, r3
 8003a44:	2308      	movs	r3, #8
 8003a46:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003a48:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f000 ffc6 	bl	80049dc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	f003 0310 	and.w	r3, r3, #16
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d008      	beq.n	8003a6c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a5c:	015a      	lsls	r2, r3, #5
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	4413      	add	r3, r2
 8003a62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a66:	461a      	mov	r2, r3
 8003a68:	2310      	movs	r3, #16
 8003a6a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	f003 0302 	and.w	r3, r3, #2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d030      	beq.n	8003ad8 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003a76:	6a3b      	ldr	r3, [r7, #32]
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a7e:	2b80      	cmp	r3, #128	; 0x80
 8003a80:	d109      	bne.n	8003a96 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	69fa      	ldr	r2, [r7, #28]
 8003a8c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a90:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a94:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003a96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a98:	4613      	mov	r3, r2
 8003a9a:	00db      	lsls	r3, r3, #3
 8003a9c:	4413      	add	r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003aa4:	687a      	ldr	r2, [r7, #4]
 8003aa6:	4413      	add	r3, r2
 8003aa8:	3304      	adds	r3, #4
 8003aaa:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	78db      	ldrb	r3, [r3, #3]
 8003ab0:	2b01      	cmp	r3, #1
 8003ab2:	d108      	bne.n	8003ac6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	4619      	mov	r1, r3
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f00d fe55 	bl	8011770 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac8:	015a      	lsls	r2, r3, #5
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	4413      	add	r3, r2
 8003ace:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	2302      	movs	r3, #2
 8003ad6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	f003 0320 	and.w	r3, r3, #32
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d008      	beq.n	8003af4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae4:	015a      	lsls	r2, r3, #5
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	4413      	add	r3, r2
 8003aea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003aee:	461a      	mov	r2, r3
 8003af0:	2320      	movs	r3, #32
 8003af2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d009      	beq.n	8003b12 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b00:	015a      	lsls	r2, r3, #5
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	4413      	add	r3, r2
 8003b06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b0a:	461a      	mov	r2, r3
 8003b0c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b10:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b14:	3301      	adds	r3, #1
 8003b16:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b1a:	085b      	lsrs	r3, r3, #1
 8003b1c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	f47f af62 	bne.w	80039ea <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f007 f908 	bl	800ad40 <USB_ReadInterrupts>
 8003b30:	4603      	mov	r3, r0
 8003b32:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b36:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003b3a:	f040 80db 	bne.w	8003cf4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4618      	mov	r0, r3
 8003b44:	f007 f929 	bl	800ad9a <USB_ReadDevAllInEpInterrupt>
 8003b48:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003b4e:	e0cd      	b.n	8003cec <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003b50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b52:	f003 0301 	and.w	r3, r3, #1
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	f000 80c2 	beq.w	8003ce0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b62:	b2d2      	uxtb	r2, r2
 8003b64:	4611      	mov	r1, r2
 8003b66:	4618      	mov	r0, r3
 8003b68:	f007 f94f 	bl	800ae0a <USB_ReadDevInEPInterrupt>
 8003b6c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	f003 0301 	and.w	r3, r3, #1
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d057      	beq.n	8003c28 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7a:	f003 030f 	and.w	r3, r3, #15
 8003b7e:	2201      	movs	r2, #1
 8003b80:	fa02 f303 	lsl.w	r3, r2, r3
 8003b84:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	43db      	mvns	r3, r3
 8003b92:	69f9      	ldr	r1, [r7, #28]
 8003b94:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003b98:	4013      	ands	r3, r2
 8003b9a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9e:	015a      	lsls	r2, r3, #5
 8003ba0:	69fb      	ldr	r3, [r7, #28]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ba8:	461a      	mov	r2, r3
 8003baa:	2301      	movs	r3, #1
 8003bac:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	691b      	ldr	r3, [r3, #16]
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d132      	bne.n	8003c1c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003bb6:	6879      	ldr	r1, [r7, #4]
 8003bb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bba:	4613      	mov	r3, r2
 8003bbc:	00db      	lsls	r3, r3, #3
 8003bbe:	4413      	add	r3, r2
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	440b      	add	r3, r1
 8003bc4:	334c      	adds	r3, #76	; 0x4c
 8003bc6:	6819      	ldr	r1, [r3, #0]
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bcc:	4613      	mov	r3, r2
 8003bce:	00db      	lsls	r3, r3, #3
 8003bd0:	4413      	add	r3, r2
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	4403      	add	r3, r0
 8003bd6:	3348      	adds	r3, #72	; 0x48
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4419      	add	r1, r3
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003be0:	4613      	mov	r3, r2
 8003be2:	00db      	lsls	r3, r3, #3
 8003be4:	4413      	add	r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	4403      	add	r3, r0
 8003bea:	334c      	adds	r3, #76	; 0x4c
 8003bec:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d113      	bne.n	8003c1c <HAL_PCD_IRQHandler+0x3a2>
 8003bf4:	6879      	ldr	r1, [r7, #4]
 8003bf6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bf8:	4613      	mov	r3, r2
 8003bfa:	00db      	lsls	r3, r3, #3
 8003bfc:	4413      	add	r3, r2
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	440b      	add	r3, r1
 8003c02:	3354      	adds	r3, #84	; 0x54
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d108      	bne.n	8003c1c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6818      	ldr	r0, [r3, #0]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003c14:	461a      	mov	r2, r3
 8003c16:	2101      	movs	r1, #1
 8003c18:	f007 f958 	bl	800aecc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	4619      	mov	r1, r3
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f00d fd1f 	bl	8011666 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	f003 0308 	and.w	r3, r3, #8
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d008      	beq.n	8003c44 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c34:	015a      	lsls	r2, r3, #5
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	4413      	add	r3, r2
 8003c3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c3e:	461a      	mov	r2, r3
 8003c40:	2308      	movs	r3, #8
 8003c42:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	f003 0310 	and.w	r3, r3, #16
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d008      	beq.n	8003c60 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c50:	015a      	lsls	r2, r3, #5
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	4413      	add	r3, r2
 8003c56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	2310      	movs	r3, #16
 8003c5e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d008      	beq.n	8003c7c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6c:	015a      	lsls	r2, r3, #5
 8003c6e:	69fb      	ldr	r3, [r7, #28]
 8003c70:	4413      	add	r3, r2
 8003c72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c76:	461a      	mov	r2, r3
 8003c78:	2340      	movs	r3, #64	; 0x40
 8003c7a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	f003 0302 	and.w	r3, r3, #2
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d023      	beq.n	8003cce <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003c86:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003c88:	6a38      	ldr	r0, [r7, #32]
 8003c8a:	f006 f82b 	bl	8009ce4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003c8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c90:	4613      	mov	r3, r2
 8003c92:	00db      	lsls	r3, r3, #3
 8003c94:	4413      	add	r3, r2
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	3338      	adds	r3, #56	; 0x38
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	4413      	add	r3, r2
 8003c9e:	3304      	adds	r3, #4
 8003ca0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	78db      	ldrb	r3, [r3, #3]
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d108      	bne.n	8003cbc <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	2200      	movs	r2, #0
 8003cae:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	4619      	mov	r1, r3
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f00d fd6c 	bl	8011794 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cbe:	015a      	lsls	r2, r3, #5
 8003cc0:	69fb      	ldr	r3, [r7, #28]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003cc8:	461a      	mov	r2, r3
 8003cca:	2302      	movs	r3, #2
 8003ccc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d003      	beq.n	8003ce0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003cd8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f000 fd08 	bl	80046f0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ce8:	085b      	lsrs	r3, r3, #1
 8003cea:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	f47f af2e 	bne.w	8003b50 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f007 f821 	bl	800ad40 <USB_ReadInterrupts>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003d04:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003d08:	d122      	bne.n	8003d50 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	69fa      	ldr	r2, [r7, #28]
 8003d14:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d18:	f023 0301 	bic.w	r3, r3, #1
 8003d1c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d108      	bne.n	8003d3a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003d30:	2100      	movs	r1, #0
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f00d fee6 	bl	8011b04 <HAL_PCDEx_LPM_Callback>
 8003d38:	e002      	b.n	8003d40 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f00d fd0a 	bl	8011754 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	695a      	ldr	r2, [r3, #20]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003d4e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4618      	mov	r0, r3
 8003d56:	f006 fff3 	bl	800ad40 <USB_ReadInterrupts>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d64:	d112      	bne.n	8003d8c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f003 0301 	and.w	r3, r3, #1
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d102      	bne.n	8003d7c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f00d fcc6 	bl	8011708 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	695a      	ldr	r2, [r3, #20]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003d8a:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4618      	mov	r0, r3
 8003d92:	f006 ffd5 	bl	800ad40 <USB_ReadInterrupts>
 8003d96:	4603      	mov	r3, r0
 8003d98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d9c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003da0:	d121      	bne.n	8003de6 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	695a      	ldr	r2, [r3, #20]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8003db0:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d111      	bne.n	8003de0 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dca:	089b      	lsrs	r3, r3, #2
 8003dcc:	f003 020f 	and.w	r2, r3, #15
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003dd6:	2101      	movs	r1, #1
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f00d fe93 	bl	8011b04 <HAL_PCDEx_LPM_Callback>
 8003dde:	e002      	b.n	8003de6 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003de0:	6878      	ldr	r0, [r7, #4]
 8003de2:	f00d fc91 	bl	8011708 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4618      	mov	r0, r3
 8003dec:	f006 ffa8 	bl	800ad40 <USB_ReadInterrupts>
 8003df0:	4603      	mov	r3, r0
 8003df2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003df6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dfa:	f040 80b7 	bne.w	8003f6c <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	69fa      	ldr	r2, [r7, #28]
 8003e08:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e0c:	f023 0301 	bic.w	r3, r3, #1
 8003e10:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	2110      	movs	r1, #16
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f005 ff63 	bl	8009ce4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e1e:	2300      	movs	r3, #0
 8003e20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e22:	e046      	b.n	8003eb2 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003e24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e26:	015a      	lsls	r2, r3, #5
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	4413      	add	r3, r2
 8003e2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e30:	461a      	mov	r2, r3
 8003e32:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003e36:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e3a:	015a      	lsls	r2, r3, #5
 8003e3c:	69fb      	ldr	r3, [r7, #28]
 8003e3e:	4413      	add	r3, r2
 8003e40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e48:	0151      	lsls	r1, r2, #5
 8003e4a:	69fa      	ldr	r2, [r7, #28]
 8003e4c:	440a      	add	r2, r1
 8003e4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003e52:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003e56:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003e58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e5a:	015a      	lsls	r2, r3, #5
 8003e5c:	69fb      	ldr	r3, [r7, #28]
 8003e5e:	4413      	add	r3, r2
 8003e60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e64:	461a      	mov	r2, r3
 8003e66:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003e6a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e6e:	015a      	lsls	r2, r3, #5
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	4413      	add	r3, r2
 8003e74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e7c:	0151      	lsls	r1, r2, #5
 8003e7e:	69fa      	ldr	r2, [r7, #28]
 8003e80:	440a      	add	r2, r1
 8003e82:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003e86:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003e8a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e8e:	015a      	lsls	r2, r3, #5
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	4413      	add	r3, r2
 8003e94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e9c:	0151      	lsls	r1, r2, #5
 8003e9e:	69fa      	ldr	r2, [r7, #28]
 8003ea0:	440a      	add	r2, r1
 8003ea2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003ea6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003eaa:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003eac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eae:	3301      	adds	r3, #1
 8003eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d3b3      	bcc.n	8003e24 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003ebc:	69fb      	ldr	r3, [r7, #28]
 8003ebe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ec2:	69db      	ldr	r3, [r3, #28]
 8003ec4:	69fa      	ldr	r2, [r7, #28]
 8003ec6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003eca:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003ece:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d016      	beq.n	8003f06 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003ed8:	69fb      	ldr	r3, [r7, #28]
 8003eda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ede:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ee2:	69fa      	ldr	r2, [r7, #28]
 8003ee4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ee8:	f043 030b 	orr.w	r3, r3, #11
 8003eec:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003ef0:	69fb      	ldr	r3, [r7, #28]
 8003ef2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ef6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ef8:	69fa      	ldr	r2, [r7, #28]
 8003efa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003efe:	f043 030b 	orr.w	r3, r3, #11
 8003f02:	6453      	str	r3, [r2, #68]	; 0x44
 8003f04:	e015      	b.n	8003f32 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f0c:	695a      	ldr	r2, [r3, #20]
 8003f0e:	69fb      	ldr	r3, [r7, #28]
 8003f10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f14:	4619      	mov	r1, r3
 8003f16:	f242 032b 	movw	r3, #8235	; 0x202b
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003f1e:	69fb      	ldr	r3, [r7, #28]
 8003f20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f24:	691b      	ldr	r3, [r3, #16]
 8003f26:	69fa      	ldr	r2, [r7, #28]
 8003f28:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f2c:	f043 030b 	orr.w	r3, r3, #11
 8003f30:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	69fa      	ldr	r2, [r7, #28]
 8003f3c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f40:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003f44:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6818      	ldr	r0, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	691b      	ldr	r3, [r3, #16]
 8003f4e:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003f56:	461a      	mov	r2, r3
 8003f58:	f006 ffb8 	bl	800aecc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	695a      	ldr	r2, [r3, #20]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003f6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4618      	mov	r0, r3
 8003f72:	f006 fee5 	bl	800ad40 <USB_ReadInterrupts>
 8003f76:	4603      	mov	r3, r0
 8003f78:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f80:	d124      	bne.n	8003fcc <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4618      	mov	r0, r3
 8003f88:	f006 ff7c 	bl	800ae84 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4618      	mov	r0, r3
 8003f92:	f005 ff24 	bl	8009dde <USB_GetDevSpeed>
 8003f96:	4603      	mov	r3, r0
 8003f98:	461a      	mov	r2, r3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681c      	ldr	r4, [r3, #0]
 8003fa2:	f001 facd 	bl	8005540 <HAL_RCC_GetHCLKFreq>
 8003fa6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	461a      	mov	r2, r3
 8003fb0:	4620      	mov	r0, r4
 8003fb2:	f005 fc29 	bl	8009808 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f00d fb7d 	bl	80116b6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	695a      	ldr	r2, [r3, #20]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003fca:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f006 feb5 	bl	800ad40 <USB_ReadInterrupts>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	f003 0308 	and.w	r3, r3, #8
 8003fdc:	2b08      	cmp	r3, #8
 8003fde:	d10a      	bne.n	8003ff6 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003fe0:	6878      	ldr	r0, [r7, #4]
 8003fe2:	f00d fb5a 	bl	801169a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	695a      	ldr	r2, [r3, #20]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f002 0208 	and.w	r2, r2, #8
 8003ff4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f006 fea0 	bl	800ad40 <USB_ReadInterrupts>
 8004000:	4603      	mov	r3, r0
 8004002:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004006:	2b80      	cmp	r3, #128	; 0x80
 8004008:	d122      	bne.n	8004050 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800400a:	6a3b      	ldr	r3, [r7, #32]
 800400c:	699b      	ldr	r3, [r3, #24]
 800400e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004012:	6a3b      	ldr	r3, [r7, #32]
 8004014:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004016:	2301      	movs	r3, #1
 8004018:	627b      	str	r3, [r7, #36]	; 0x24
 800401a:	e014      	b.n	8004046 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800401c:	6879      	ldr	r1, [r7, #4]
 800401e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004020:	4613      	mov	r3, r2
 8004022:	00db      	lsls	r3, r3, #3
 8004024:	4413      	add	r3, r2
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	440b      	add	r3, r1
 800402a:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800402e:	781b      	ldrb	r3, [r3, #0]
 8004030:	2b01      	cmp	r3, #1
 8004032:	d105      	bne.n	8004040 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004036:	b2db      	uxtb	r3, r3
 8004038:	4619      	mov	r1, r3
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f000 fb27 	bl	800468e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004042:	3301      	adds	r3, #1
 8004044:	627b      	str	r3, [r7, #36]	; 0x24
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800404c:	429a      	cmp	r2, r3
 800404e:	d3e5      	bcc.n	800401c <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4618      	mov	r0, r3
 8004056:	f006 fe73 	bl	800ad40 <USB_ReadInterrupts>
 800405a:	4603      	mov	r3, r0
 800405c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004060:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004064:	d13b      	bne.n	80040de <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004066:	2301      	movs	r3, #1
 8004068:	627b      	str	r3, [r7, #36]	; 0x24
 800406a:	e02b      	b.n	80040c4 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800406c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800406e:	015a      	lsls	r2, r3, #5
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	4413      	add	r3, r2
 8004074:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800407c:	6879      	ldr	r1, [r7, #4]
 800407e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004080:	4613      	mov	r3, r2
 8004082:	00db      	lsls	r3, r3, #3
 8004084:	4413      	add	r3, r2
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	440b      	add	r3, r1
 800408a:	3340      	adds	r3, #64	; 0x40
 800408c:	781b      	ldrb	r3, [r3, #0]
 800408e:	2b01      	cmp	r3, #1
 8004090:	d115      	bne.n	80040be <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004092:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004094:	2b00      	cmp	r3, #0
 8004096:	da12      	bge.n	80040be <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004098:	6879      	ldr	r1, [r7, #4]
 800409a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800409c:	4613      	mov	r3, r2
 800409e:	00db      	lsls	r3, r3, #3
 80040a0:	4413      	add	r3, r2
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	440b      	add	r3, r1
 80040a6:	333f      	adds	r3, #63	; 0x3f
 80040a8:	2201      	movs	r2, #1
 80040aa:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80040ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	4619      	mov	r1, r3
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	f000 fae8 	bl	800468e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80040be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c0:	3301      	adds	r3, #1
 80040c2:	627b      	str	r3, [r7, #36]	; 0x24
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d3ce      	bcc.n	800406c <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	695a      	ldr	r2, [r3, #20]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80040dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4618      	mov	r0, r3
 80040e4:	f006 fe2c 	bl	800ad40 <USB_ReadInterrupts>
 80040e8:	4603      	mov	r3, r0
 80040ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040ee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80040f2:	d155      	bne.n	80041a0 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80040f4:	2301      	movs	r3, #1
 80040f6:	627b      	str	r3, [r7, #36]	; 0x24
 80040f8:	e045      	b.n	8004186 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80040fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040fc:	015a      	lsls	r2, r3, #5
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	4413      	add	r3, r2
 8004102:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800410a:	6879      	ldr	r1, [r7, #4]
 800410c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800410e:	4613      	mov	r3, r2
 8004110:	00db      	lsls	r3, r3, #3
 8004112:	4413      	add	r3, r2
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	440b      	add	r3, r1
 8004118:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800411c:	781b      	ldrb	r3, [r3, #0]
 800411e:	2b01      	cmp	r3, #1
 8004120:	d12e      	bne.n	8004180 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004122:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004124:	2b00      	cmp	r3, #0
 8004126:	da2b      	bge.n	8004180 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004128:	69bb      	ldr	r3, [r7, #24]
 800412a:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8004134:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004138:	429a      	cmp	r2, r3
 800413a:	d121      	bne.n	8004180 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800413c:	6879      	ldr	r1, [r7, #4]
 800413e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004140:	4613      	mov	r3, r2
 8004142:	00db      	lsls	r3, r3, #3
 8004144:	4413      	add	r3, r2
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	440b      	add	r3, r1
 800414a:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800414e:	2201      	movs	r2, #1
 8004150:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004152:	6a3b      	ldr	r3, [r7, #32]
 8004154:	699b      	ldr	r3, [r3, #24]
 8004156:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800415a:	6a3b      	ldr	r3, [r7, #32]
 800415c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800415e:	6a3b      	ldr	r3, [r7, #32]
 8004160:	695b      	ldr	r3, [r3, #20]
 8004162:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004166:	2b00      	cmp	r3, #0
 8004168:	d10a      	bne.n	8004180 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800416a:	69fb      	ldr	r3, [r7, #28]
 800416c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	69fa      	ldr	r2, [r7, #28]
 8004174:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004178:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800417c:	6053      	str	r3, [r2, #4]
            break;
 800417e:	e007      	b.n	8004190 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004182:	3301      	adds	r3, #1
 8004184:	627b      	str	r3, [r7, #36]	; 0x24
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800418c:	429a      	cmp	r2, r3
 800418e:	d3b4      	bcc.n	80040fa <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	695a      	ldr	r2, [r3, #20]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800419e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4618      	mov	r0, r3
 80041a6:	f006 fdcb 	bl	800ad40 <USB_ReadInterrupts>
 80041aa:	4603      	mov	r3, r0
 80041ac:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80041b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041b4:	d10a      	bne.n	80041cc <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f00d fafe 	bl	80117b8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	695a      	ldr	r2, [r3, #20]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80041ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4618      	mov	r0, r3
 80041d2:	f006 fdb5 	bl	800ad40 <USB_ReadInterrupts>
 80041d6:	4603      	mov	r3, r0
 80041d8:	f003 0304 	and.w	r3, r3, #4
 80041dc:	2b04      	cmp	r3, #4
 80041de:	d115      	bne.n	800420c <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80041e8:	69bb      	ldr	r3, [r7, #24]
 80041ea:	f003 0304 	and.w	r3, r3, #4
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d002      	beq.n	80041f8 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f00d faee 	bl	80117d4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	6859      	ldr	r1, [r3, #4]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	69ba      	ldr	r2, [r7, #24]
 8004204:	430a      	orrs	r2, r1
 8004206:	605a      	str	r2, [r3, #4]
 8004208:	e000      	b.n	800420c <HAL_PCD_IRQHandler+0x992>
      return;
 800420a:	bf00      	nop
    }
  }
}
 800420c:	3734      	adds	r7, #52	; 0x34
 800420e:	46bd      	mov	sp, r7
 8004210:	bd90      	pop	{r4, r7, pc}

08004212 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004212:	b580      	push	{r7, lr}
 8004214:	b082      	sub	sp, #8
 8004216:	af00      	add	r7, sp, #0
 8004218:	6078      	str	r0, [r7, #4]
 800421a:	460b      	mov	r3, r1
 800421c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004224:	2b01      	cmp	r3, #1
 8004226:	d101      	bne.n	800422c <HAL_PCD_SetAddress+0x1a>
 8004228:	2302      	movs	r3, #2
 800422a:	e013      	b.n	8004254 <HAL_PCD_SetAddress+0x42>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	78fa      	ldrb	r2, [r7, #3]
 8004238:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	78fa      	ldrb	r2, [r7, #3]
 8004242:	4611      	mov	r1, r2
 8004244:	4618      	mov	r0, r3
 8004246:	f006 fd13 	bl	800ac70 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2200      	movs	r2, #0
 800424e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004252:	2300      	movs	r3, #0
}
 8004254:	4618      	mov	r0, r3
 8004256:	3708      	adds	r7, #8
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}

0800425c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b084      	sub	sp, #16
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	4608      	mov	r0, r1
 8004266:	4611      	mov	r1, r2
 8004268:	461a      	mov	r2, r3
 800426a:	4603      	mov	r3, r0
 800426c:	70fb      	strb	r3, [r7, #3]
 800426e:	460b      	mov	r3, r1
 8004270:	803b      	strh	r3, [r7, #0]
 8004272:	4613      	mov	r3, r2
 8004274:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004276:	2300      	movs	r3, #0
 8004278:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800427a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800427e:	2b00      	cmp	r3, #0
 8004280:	da0f      	bge.n	80042a2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004282:	78fb      	ldrb	r3, [r7, #3]
 8004284:	f003 020f 	and.w	r2, r3, #15
 8004288:	4613      	mov	r3, r2
 800428a:	00db      	lsls	r3, r3, #3
 800428c:	4413      	add	r3, r2
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	3338      	adds	r3, #56	; 0x38
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	4413      	add	r3, r2
 8004296:	3304      	adds	r3, #4
 8004298:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2201      	movs	r2, #1
 800429e:	705a      	strb	r2, [r3, #1]
 80042a0:	e00f      	b.n	80042c2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80042a2:	78fb      	ldrb	r3, [r7, #3]
 80042a4:	f003 020f 	and.w	r2, r3, #15
 80042a8:	4613      	mov	r3, r2
 80042aa:	00db      	lsls	r3, r3, #3
 80042ac:	4413      	add	r3, r2
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	4413      	add	r3, r2
 80042b8:	3304      	adds	r3, #4
 80042ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2200      	movs	r2, #0
 80042c0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80042c2:	78fb      	ldrb	r3, [r7, #3]
 80042c4:	f003 030f 	and.w	r3, r3, #15
 80042c8:	b2da      	uxtb	r2, r3
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80042ce:	883a      	ldrh	r2, [r7, #0]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	78ba      	ldrb	r2, [r7, #2]
 80042d8:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	785b      	ldrb	r3, [r3, #1]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d004      	beq.n	80042ec <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	781b      	ldrb	r3, [r3, #0]
 80042e6:	b29a      	uxth	r2, r3
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80042ec:	78bb      	ldrb	r3, [r7, #2]
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d102      	bne.n	80042f8 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2200      	movs	r2, #0
 80042f6:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d101      	bne.n	8004306 <HAL_PCD_EP_Open+0xaa>
 8004302:	2302      	movs	r3, #2
 8004304:	e00e      	b.n	8004324 <HAL_PCD_EP_Open+0xc8>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2201      	movs	r2, #1
 800430a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68f9      	ldr	r1, [r7, #12]
 8004314:	4618      	mov	r0, r3
 8004316:	f005 fd87 	bl	8009e28 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8004322:	7afb      	ldrb	r3, [r7, #11]
}
 8004324:	4618      	mov	r0, r3
 8004326:	3710      	adds	r7, #16
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}

0800432c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	460b      	mov	r3, r1
 8004336:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004338:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800433c:	2b00      	cmp	r3, #0
 800433e:	da0f      	bge.n	8004360 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004340:	78fb      	ldrb	r3, [r7, #3]
 8004342:	f003 020f 	and.w	r2, r3, #15
 8004346:	4613      	mov	r3, r2
 8004348:	00db      	lsls	r3, r3, #3
 800434a:	4413      	add	r3, r2
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	3338      	adds	r3, #56	; 0x38
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	4413      	add	r3, r2
 8004354:	3304      	adds	r3, #4
 8004356:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2201      	movs	r2, #1
 800435c:	705a      	strb	r2, [r3, #1]
 800435e:	e00f      	b.n	8004380 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004360:	78fb      	ldrb	r3, [r7, #3]
 8004362:	f003 020f 	and.w	r2, r3, #15
 8004366:	4613      	mov	r3, r2
 8004368:	00db      	lsls	r3, r3, #3
 800436a:	4413      	add	r3, r2
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	4413      	add	r3, r2
 8004376:	3304      	adds	r3, #4
 8004378:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2200      	movs	r2, #0
 800437e:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004380:	78fb      	ldrb	r3, [r7, #3]
 8004382:	f003 030f 	and.w	r3, r3, #15
 8004386:	b2da      	uxtb	r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004392:	2b01      	cmp	r3, #1
 8004394:	d101      	bne.n	800439a <HAL_PCD_EP_Close+0x6e>
 8004396:	2302      	movs	r3, #2
 8004398:	e00e      	b.n	80043b8 <HAL_PCD_EP_Close+0x8c>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2201      	movs	r2, #1
 800439e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	68f9      	ldr	r1, [r7, #12]
 80043a8:	4618      	mov	r0, r3
 80043aa:	f005 fdc5 	bl	8009f38 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2200      	movs	r2, #0
 80043b2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80043b6:	2300      	movs	r3, #0
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3710      	adds	r7, #16
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}

080043c0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b086      	sub	sp, #24
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	60f8      	str	r0, [r7, #12]
 80043c8:	607a      	str	r2, [r7, #4]
 80043ca:	603b      	str	r3, [r7, #0]
 80043cc:	460b      	mov	r3, r1
 80043ce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043d0:	7afb      	ldrb	r3, [r7, #11]
 80043d2:	f003 020f 	and.w	r2, r3, #15
 80043d6:	4613      	mov	r3, r2
 80043d8:	00db      	lsls	r3, r3, #3
 80043da:	4413      	add	r3, r2
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80043e2:	68fa      	ldr	r2, [r7, #12]
 80043e4:	4413      	add	r3, r2
 80043e6:	3304      	adds	r3, #4
 80043e8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	683a      	ldr	r2, [r7, #0]
 80043f4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	2200      	movs	r2, #0
 80043fa:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	2200      	movs	r2, #0
 8004400:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004402:	7afb      	ldrb	r3, [r7, #11]
 8004404:	f003 030f 	and.w	r3, r3, #15
 8004408:	b2da      	uxtb	r2, r3
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	691b      	ldr	r3, [r3, #16]
 8004412:	2b01      	cmp	r3, #1
 8004414:	d102      	bne.n	800441c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800441c:	7afb      	ldrb	r3, [r7, #11]
 800441e:	f003 030f 	and.w	r3, r3, #15
 8004422:	2b00      	cmp	r3, #0
 8004424:	d109      	bne.n	800443a <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	6818      	ldr	r0, [r3, #0]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	691b      	ldr	r3, [r3, #16]
 800442e:	b2db      	uxtb	r3, r3
 8004430:	461a      	mov	r2, r3
 8004432:	6979      	ldr	r1, [r7, #20]
 8004434:	f006 f8ac 	bl	800a590 <USB_EP0StartXfer>
 8004438:	e008      	b.n	800444c <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	6818      	ldr	r0, [r3, #0]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	b2db      	uxtb	r3, r3
 8004444:	461a      	mov	r2, r3
 8004446:	6979      	ldr	r1, [r7, #20]
 8004448:	f005 fe52 	bl	800a0f0 <USB_EPStartXfer>
  }

  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3718      	adds	r7, #24
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}

08004456 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004456:	b480      	push	{r7}
 8004458:	b083      	sub	sp, #12
 800445a:	af00      	add	r7, sp, #0
 800445c:	6078      	str	r0, [r7, #4]
 800445e:	460b      	mov	r3, r1
 8004460:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004462:	78fb      	ldrb	r3, [r7, #3]
 8004464:	f003 020f 	and.w	r2, r3, #15
 8004468:	6879      	ldr	r1, [r7, #4]
 800446a:	4613      	mov	r3, r2
 800446c:	00db      	lsls	r3, r3, #3
 800446e:	4413      	add	r3, r2
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	440b      	add	r3, r1
 8004474:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8004478:	681b      	ldr	r3, [r3, #0]
}
 800447a:	4618      	mov	r0, r3
 800447c:	370c      	adds	r7, #12
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr

08004486 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004486:	b580      	push	{r7, lr}
 8004488:	b086      	sub	sp, #24
 800448a:	af00      	add	r7, sp, #0
 800448c:	60f8      	str	r0, [r7, #12]
 800448e:	607a      	str	r2, [r7, #4]
 8004490:	603b      	str	r3, [r7, #0]
 8004492:	460b      	mov	r3, r1
 8004494:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004496:	7afb      	ldrb	r3, [r7, #11]
 8004498:	f003 020f 	and.w	r2, r3, #15
 800449c:	4613      	mov	r3, r2
 800449e:	00db      	lsls	r3, r3, #3
 80044a0:	4413      	add	r3, r2
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	3338      	adds	r3, #56	; 0x38
 80044a6:	68fa      	ldr	r2, [r7, #12]
 80044a8:	4413      	add	r3, r2
 80044aa:	3304      	adds	r3, #4
 80044ac:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	683a      	ldr	r2, [r7, #0]
 80044b8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	2200      	movs	r2, #0
 80044be:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	2201      	movs	r2, #1
 80044c4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80044c6:	7afb      	ldrb	r3, [r7, #11]
 80044c8:	f003 030f 	and.w	r3, r3, #15
 80044cc:	b2da      	uxtb	r2, r3
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	691b      	ldr	r3, [r3, #16]
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d102      	bne.n	80044e0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80044e0:	7afb      	ldrb	r3, [r7, #11]
 80044e2:	f003 030f 	and.w	r3, r3, #15
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d109      	bne.n	80044fe <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6818      	ldr	r0, [r3, #0]
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	461a      	mov	r2, r3
 80044f6:	6979      	ldr	r1, [r7, #20]
 80044f8:	f006 f84a 	bl	800a590 <USB_EP0StartXfer>
 80044fc:	e008      	b.n	8004510 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6818      	ldr	r0, [r3, #0]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	691b      	ldr	r3, [r3, #16]
 8004506:	b2db      	uxtb	r3, r3
 8004508:	461a      	mov	r2, r3
 800450a:	6979      	ldr	r1, [r7, #20]
 800450c:	f005 fdf0 	bl	800a0f0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004510:	2300      	movs	r3, #0
}
 8004512:	4618      	mov	r0, r3
 8004514:	3718      	adds	r7, #24
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}

0800451a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800451a:	b580      	push	{r7, lr}
 800451c:	b084      	sub	sp, #16
 800451e:	af00      	add	r7, sp, #0
 8004520:	6078      	str	r0, [r7, #4]
 8004522:	460b      	mov	r3, r1
 8004524:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004526:	78fb      	ldrb	r3, [r7, #3]
 8004528:	f003 020f 	and.w	r2, r3, #15
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	429a      	cmp	r2, r3
 8004532:	d901      	bls.n	8004538 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	e050      	b.n	80045da <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004538:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800453c:	2b00      	cmp	r3, #0
 800453e:	da0f      	bge.n	8004560 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004540:	78fb      	ldrb	r3, [r7, #3]
 8004542:	f003 020f 	and.w	r2, r3, #15
 8004546:	4613      	mov	r3, r2
 8004548:	00db      	lsls	r3, r3, #3
 800454a:	4413      	add	r3, r2
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	3338      	adds	r3, #56	; 0x38
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	4413      	add	r3, r2
 8004554:	3304      	adds	r3, #4
 8004556:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2201      	movs	r2, #1
 800455c:	705a      	strb	r2, [r3, #1]
 800455e:	e00d      	b.n	800457c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004560:	78fa      	ldrb	r2, [r7, #3]
 8004562:	4613      	mov	r3, r2
 8004564:	00db      	lsls	r3, r3, #3
 8004566:	4413      	add	r3, r2
 8004568:	009b      	lsls	r3, r3, #2
 800456a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	4413      	add	r3, r2
 8004572:	3304      	adds	r3, #4
 8004574:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2200      	movs	r2, #0
 800457a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2201      	movs	r2, #1
 8004580:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004582:	78fb      	ldrb	r3, [r7, #3]
 8004584:	f003 030f 	and.w	r3, r3, #15
 8004588:	b2da      	uxtb	r2, r3
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004594:	2b01      	cmp	r3, #1
 8004596:	d101      	bne.n	800459c <HAL_PCD_EP_SetStall+0x82>
 8004598:	2302      	movs	r3, #2
 800459a:	e01e      	b.n	80045da <HAL_PCD_EP_SetStall+0xc0>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	68f9      	ldr	r1, [r7, #12]
 80045aa:	4618      	mov	r0, r3
 80045ac:	f006 fa8c 	bl	800aac8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80045b0:	78fb      	ldrb	r3, [r7, #3]
 80045b2:	f003 030f 	and.w	r3, r3, #15
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d10a      	bne.n	80045d0 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6818      	ldr	r0, [r3, #0]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	b2d9      	uxtb	r1, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80045ca:	461a      	mov	r2, r3
 80045cc:	f006 fc7e 	bl	800aecc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80045d8:	2300      	movs	r3, #0
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3710      	adds	r7, #16
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}

080045e2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80045e2:	b580      	push	{r7, lr}
 80045e4:	b084      	sub	sp, #16
 80045e6:	af00      	add	r7, sp, #0
 80045e8:	6078      	str	r0, [r7, #4]
 80045ea:	460b      	mov	r3, r1
 80045ec:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80045ee:	78fb      	ldrb	r3, [r7, #3]
 80045f0:	f003 020f 	and.w	r2, r3, #15
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d901      	bls.n	8004600 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e042      	b.n	8004686 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004600:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004604:	2b00      	cmp	r3, #0
 8004606:	da0f      	bge.n	8004628 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004608:	78fb      	ldrb	r3, [r7, #3]
 800460a:	f003 020f 	and.w	r2, r3, #15
 800460e:	4613      	mov	r3, r2
 8004610:	00db      	lsls	r3, r3, #3
 8004612:	4413      	add	r3, r2
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	3338      	adds	r3, #56	; 0x38
 8004618:	687a      	ldr	r2, [r7, #4]
 800461a:	4413      	add	r3, r2
 800461c:	3304      	adds	r3, #4
 800461e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2201      	movs	r2, #1
 8004624:	705a      	strb	r2, [r3, #1]
 8004626:	e00f      	b.n	8004648 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004628:	78fb      	ldrb	r3, [r7, #3]
 800462a:	f003 020f 	and.w	r2, r3, #15
 800462e:	4613      	mov	r3, r2
 8004630:	00db      	lsls	r3, r3, #3
 8004632:	4413      	add	r3, r2
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	4413      	add	r3, r2
 800463e:	3304      	adds	r3, #4
 8004640:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2200      	movs	r2, #0
 8004646:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2200      	movs	r2, #0
 800464c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800464e:	78fb      	ldrb	r3, [r7, #3]
 8004650:	f003 030f 	and.w	r3, r3, #15
 8004654:	b2da      	uxtb	r2, r3
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004660:	2b01      	cmp	r3, #1
 8004662:	d101      	bne.n	8004668 <HAL_PCD_EP_ClrStall+0x86>
 8004664:	2302      	movs	r3, #2
 8004666:	e00e      	b.n	8004686 <HAL_PCD_EP_ClrStall+0xa4>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	68f9      	ldr	r1, [r7, #12]
 8004676:	4618      	mov	r0, r3
 8004678:	f006 fa94 	bl	800aba4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2200      	movs	r2, #0
 8004680:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004684:	2300      	movs	r3, #0
}
 8004686:	4618      	mov	r0, r3
 8004688:	3710      	adds	r7, #16
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}

0800468e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800468e:	b580      	push	{r7, lr}
 8004690:	b084      	sub	sp, #16
 8004692:	af00      	add	r7, sp, #0
 8004694:	6078      	str	r0, [r7, #4]
 8004696:	460b      	mov	r3, r1
 8004698:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800469a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	da0c      	bge.n	80046bc <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80046a2:	78fb      	ldrb	r3, [r7, #3]
 80046a4:	f003 020f 	and.w	r2, r3, #15
 80046a8:	4613      	mov	r3, r2
 80046aa:	00db      	lsls	r3, r3, #3
 80046ac:	4413      	add	r3, r2
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	3338      	adds	r3, #56	; 0x38
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	4413      	add	r3, r2
 80046b6:	3304      	adds	r3, #4
 80046b8:	60fb      	str	r3, [r7, #12]
 80046ba:	e00c      	b.n	80046d6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80046bc:	78fb      	ldrb	r3, [r7, #3]
 80046be:	f003 020f 	and.w	r2, r3, #15
 80046c2:	4613      	mov	r3, r2
 80046c4:	00db      	lsls	r3, r3, #3
 80046c6:	4413      	add	r3, r2
 80046c8:	009b      	lsls	r3, r3, #2
 80046ca:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	4413      	add	r3, r2
 80046d2:	3304      	adds	r3, #4
 80046d4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68f9      	ldr	r1, [r7, #12]
 80046dc:	4618      	mov	r0, r3
 80046de:	f006 f8b3 	bl	800a848 <USB_EPStopXfer>
 80046e2:	4603      	mov	r3, r0
 80046e4:	72fb      	strb	r3, [r7, #11]

  return ret;
 80046e6:	7afb      	ldrb	r3, [r7, #11]
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3710      	adds	r7, #16
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}

080046f0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b08a      	sub	sp, #40	; 0x28
 80046f4:	af02      	add	r7, sp, #8
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004704:	683a      	ldr	r2, [r7, #0]
 8004706:	4613      	mov	r3, r2
 8004708:	00db      	lsls	r3, r3, #3
 800470a:	4413      	add	r3, r2
 800470c:	009b      	lsls	r3, r3, #2
 800470e:	3338      	adds	r3, #56	; 0x38
 8004710:	687a      	ldr	r2, [r7, #4]
 8004712:	4413      	add	r3, r2
 8004714:	3304      	adds	r3, #4
 8004716:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	6a1a      	ldr	r2, [r3, #32]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	699b      	ldr	r3, [r3, #24]
 8004720:	429a      	cmp	r2, r3
 8004722:	d901      	bls.n	8004728 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e06c      	b.n	8004802 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	699a      	ldr	r2, [r3, #24]
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6a1b      	ldr	r3, [r3, #32]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	69fa      	ldr	r2, [r7, #28]
 800473a:	429a      	cmp	r2, r3
 800473c:	d902      	bls.n	8004744 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004744:	69fb      	ldr	r3, [r7, #28]
 8004746:	3303      	adds	r3, #3
 8004748:	089b      	lsrs	r3, r3, #2
 800474a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800474c:	e02b      	b.n	80047a6 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	699a      	ldr	r2, [r3, #24]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6a1b      	ldr	r3, [r3, #32]
 8004756:	1ad3      	subs	r3, r2, r3
 8004758:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	69fa      	ldr	r2, [r7, #28]
 8004760:	429a      	cmp	r2, r3
 8004762:	d902      	bls.n	800476a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	3303      	adds	r3, #3
 800476e:	089b      	lsrs	r3, r3, #2
 8004770:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6919      	ldr	r1, [r3, #16]
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	b2da      	uxtb	r2, r3
 800477a:	69fb      	ldr	r3, [r7, #28]
 800477c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004782:	b2db      	uxtb	r3, r3
 8004784:	9300      	str	r3, [sp, #0]
 8004786:	4603      	mov	r3, r0
 8004788:	6978      	ldr	r0, [r7, #20]
 800478a:	f006 f907 	bl	800a99c <USB_WritePacket>

    ep->xfer_buff  += len;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	691a      	ldr	r2, [r3, #16]
 8004792:	69fb      	ldr	r3, [r7, #28]
 8004794:	441a      	add	r2, r3
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6a1a      	ldr	r2, [r3, #32]
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	441a      	add	r2, r3
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	015a      	lsls	r2, r3, #5
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	4413      	add	r3, r2
 80047ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047b2:	699b      	ldr	r3, [r3, #24]
 80047b4:	b29b      	uxth	r3, r3
 80047b6:	69ba      	ldr	r2, [r7, #24]
 80047b8:	429a      	cmp	r2, r3
 80047ba:	d809      	bhi.n	80047d0 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6a1a      	ldr	r2, [r3, #32]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d203      	bcs.n	80047d0 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	699b      	ldr	r3, [r3, #24]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d1be      	bne.n	800474e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	699a      	ldr	r2, [r3, #24]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	6a1b      	ldr	r3, [r3, #32]
 80047d8:	429a      	cmp	r2, r3
 80047da:	d811      	bhi.n	8004800 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	f003 030f 	and.w	r3, r3, #15
 80047e2:	2201      	movs	r2, #1
 80047e4:	fa02 f303 	lsl.w	r3, r2, r3
 80047e8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	43db      	mvns	r3, r3
 80047f6:	6939      	ldr	r1, [r7, #16]
 80047f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80047fc:	4013      	ands	r3, r2
 80047fe:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004800:	2300      	movs	r3, #0
}
 8004802:	4618      	mov	r0, r3
 8004804:	3720      	adds	r7, #32
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}
	...

0800480c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b088      	sub	sp, #32
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800481c:	69fb      	ldr	r3, [r7, #28]
 800481e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	333c      	adds	r3, #60	; 0x3c
 8004824:	3304      	adds	r3, #4
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	015a      	lsls	r2, r3, #5
 800482e:	69bb      	ldr	r3, [r7, #24]
 8004830:	4413      	add	r3, r2
 8004832:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	691b      	ldr	r3, [r3, #16]
 800483e:	2b01      	cmp	r3, #1
 8004840:	d17b      	bne.n	800493a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	f003 0308 	and.w	r3, r3, #8
 8004848:	2b00      	cmp	r3, #0
 800484a:	d015      	beq.n	8004878 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	4a61      	ldr	r2, [pc, #388]	; (80049d4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004850:	4293      	cmp	r3, r2
 8004852:	f240 80b9 	bls.w	80049c8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800485c:	2b00      	cmp	r3, #0
 800485e:	f000 80b3 	beq.w	80049c8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	015a      	lsls	r2, r3, #5
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	4413      	add	r3, r2
 800486a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800486e:	461a      	mov	r2, r3
 8004870:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004874:	6093      	str	r3, [r2, #8]
 8004876:	e0a7      	b.n	80049c8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	f003 0320 	and.w	r3, r3, #32
 800487e:	2b00      	cmp	r3, #0
 8004880:	d009      	beq.n	8004896 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	015a      	lsls	r2, r3, #5
 8004886:	69bb      	ldr	r3, [r7, #24]
 8004888:	4413      	add	r3, r2
 800488a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800488e:	461a      	mov	r2, r3
 8004890:	2320      	movs	r3, #32
 8004892:	6093      	str	r3, [r2, #8]
 8004894:	e098      	b.n	80049c8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800489c:	2b00      	cmp	r3, #0
 800489e:	f040 8093 	bne.w	80049c8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	4a4b      	ldr	r2, [pc, #300]	; (80049d4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d90f      	bls.n	80048ca <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d00a      	beq.n	80048ca <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	015a      	lsls	r2, r3, #5
 80048b8:	69bb      	ldr	r3, [r7, #24]
 80048ba:	4413      	add	r3, r2
 80048bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048c0:	461a      	mov	r2, r3
 80048c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048c6:	6093      	str	r3, [r2, #8]
 80048c8:	e07e      	b.n	80049c8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80048ca:	683a      	ldr	r2, [r7, #0]
 80048cc:	4613      	mov	r3, r2
 80048ce:	00db      	lsls	r3, r3, #3
 80048d0:	4413      	add	r3, r2
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	4413      	add	r3, r2
 80048dc:	3304      	adds	r3, #4
 80048de:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	69da      	ldr	r2, [r3, #28]
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	0159      	lsls	r1, r3, #5
 80048e8:	69bb      	ldr	r3, [r7, #24]
 80048ea:	440b      	add	r3, r1
 80048ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048f6:	1ad2      	subs	r2, r2, r3
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d114      	bne.n	800492c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	699b      	ldr	r3, [r3, #24]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d109      	bne.n	800491e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6818      	ldr	r0, [r3, #0]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004914:	461a      	mov	r2, r3
 8004916:	2101      	movs	r1, #1
 8004918:	f006 fad8 	bl	800aecc <USB_EP0_OutStart>
 800491c:	e006      	b.n	800492c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	691a      	ldr	r2, [r3, #16]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	441a      	add	r2, r3
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	b2db      	uxtb	r3, r3
 8004930:	4619      	mov	r1, r3
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f00c fe7c 	bl	8011630 <HAL_PCD_DataOutStageCallback>
 8004938:	e046      	b.n	80049c8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	4a26      	ldr	r2, [pc, #152]	; (80049d8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d124      	bne.n	800498c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004948:	2b00      	cmp	r3, #0
 800494a:	d00a      	beq.n	8004962 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	015a      	lsls	r2, r3, #5
 8004950:	69bb      	ldr	r3, [r7, #24]
 8004952:	4413      	add	r3, r2
 8004954:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004958:	461a      	mov	r2, r3
 800495a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800495e:	6093      	str	r3, [r2, #8]
 8004960:	e032      	b.n	80049c8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	f003 0320 	and.w	r3, r3, #32
 8004968:	2b00      	cmp	r3, #0
 800496a:	d008      	beq.n	800497e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	015a      	lsls	r2, r3, #5
 8004970:	69bb      	ldr	r3, [r7, #24]
 8004972:	4413      	add	r3, r2
 8004974:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004978:	461a      	mov	r2, r3
 800497a:	2320      	movs	r3, #32
 800497c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	b2db      	uxtb	r3, r3
 8004982:	4619      	mov	r1, r3
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	f00c fe53 	bl	8011630 <HAL_PCD_DataOutStageCallback>
 800498a:	e01d      	b.n	80049c8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d114      	bne.n	80049bc <PCD_EP_OutXfrComplete_int+0x1b0>
 8004992:	6879      	ldr	r1, [r7, #4]
 8004994:	683a      	ldr	r2, [r7, #0]
 8004996:	4613      	mov	r3, r2
 8004998:	00db      	lsls	r3, r3, #3
 800499a:	4413      	add	r3, r2
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	440b      	add	r3, r1
 80049a0:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d108      	bne.n	80049bc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6818      	ldr	r0, [r3, #0]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80049b4:	461a      	mov	r2, r3
 80049b6:	2100      	movs	r1, #0
 80049b8:	f006 fa88 	bl	800aecc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	4619      	mov	r1, r3
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f00c fe34 	bl	8011630 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80049c8:	2300      	movs	r3, #0
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3720      	adds	r7, #32
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	bf00      	nop
 80049d4:	4f54300a 	.word	0x4f54300a
 80049d8:	4f54310a 	.word	0x4f54310a

080049dc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b086      	sub	sp, #24
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	333c      	adds	r3, #60	; 0x3c
 80049f4:	3304      	adds	r3, #4
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	015a      	lsls	r2, r3, #5
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	4413      	add	r3, r2
 8004a02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	4a15      	ldr	r2, [pc, #84]	; (8004a64 <PCD_EP_OutSetupPacket_int+0x88>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d90e      	bls.n	8004a30 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d009      	beq.n	8004a30 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	015a      	lsls	r2, r3, #5
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	4413      	add	r3, r2
 8004a24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a28:	461a      	mov	r2, r3
 8004a2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a2e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f00c fdeb 	bl	801160c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	4a0a      	ldr	r2, [pc, #40]	; (8004a64 <PCD_EP_OutSetupPacket_int+0x88>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d90c      	bls.n	8004a58 <PCD_EP_OutSetupPacket_int+0x7c>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	691b      	ldr	r3, [r3, #16]
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d108      	bne.n	8004a58 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6818      	ldr	r0, [r3, #0]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004a50:	461a      	mov	r2, r3
 8004a52:	2101      	movs	r1, #1
 8004a54:	f006 fa3a 	bl	800aecc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004a58:	2300      	movs	r3, #0
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3718      	adds	r7, #24
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	bf00      	nop
 8004a64:	4f54300a 	.word	0x4f54300a

08004a68 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b085      	sub	sp, #20
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	460b      	mov	r3, r1
 8004a72:	70fb      	strb	r3, [r7, #3]
 8004a74:	4613      	mov	r3, r2
 8004a76:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004a80:	78fb      	ldrb	r3, [r7, #3]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d107      	bne.n	8004a96 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004a86:	883b      	ldrh	r3, [r7, #0]
 8004a88:	0419      	lsls	r1, r3, #16
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	68ba      	ldr	r2, [r7, #8]
 8004a90:	430a      	orrs	r2, r1
 8004a92:	629a      	str	r2, [r3, #40]	; 0x28
 8004a94:	e028      	b.n	8004ae8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a9c:	0c1b      	lsrs	r3, r3, #16
 8004a9e:	68ba      	ldr	r2, [r7, #8]
 8004aa0:	4413      	add	r3, r2
 8004aa2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	73fb      	strb	r3, [r7, #15]
 8004aa8:	e00d      	b.n	8004ac6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	7bfb      	ldrb	r3, [r7, #15]
 8004ab0:	3340      	adds	r3, #64	; 0x40
 8004ab2:	009b      	lsls	r3, r3, #2
 8004ab4:	4413      	add	r3, r2
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	0c1b      	lsrs	r3, r3, #16
 8004aba:	68ba      	ldr	r2, [r7, #8]
 8004abc:	4413      	add	r3, r2
 8004abe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004ac0:	7bfb      	ldrb	r3, [r7, #15]
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	73fb      	strb	r3, [r7, #15]
 8004ac6:	7bfa      	ldrb	r2, [r7, #15]
 8004ac8:	78fb      	ldrb	r3, [r7, #3]
 8004aca:	3b01      	subs	r3, #1
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d3ec      	bcc.n	8004aaa <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004ad0:	883b      	ldrh	r3, [r7, #0]
 8004ad2:	0418      	lsls	r0, r3, #16
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6819      	ldr	r1, [r3, #0]
 8004ad8:	78fb      	ldrb	r3, [r7, #3]
 8004ada:	3b01      	subs	r3, #1
 8004adc:	68ba      	ldr	r2, [r7, #8]
 8004ade:	4302      	orrs	r2, r0
 8004ae0:	3340      	adds	r3, #64	; 0x40
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	440b      	add	r3, r1
 8004ae6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004ae8:	2300      	movs	r3, #0
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3714      	adds	r7, #20
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr

08004af6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004af6:	b480      	push	{r7}
 8004af8:	b083      	sub	sp, #12
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	6078      	str	r0, [r7, #4]
 8004afe:	460b      	mov	r3, r1
 8004b00:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	887a      	ldrh	r2, [r7, #2]
 8004b08:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004b0a:	2300      	movs	r3, #0
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	370c      	adds	r7, #12
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr

08004b18 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b085      	sub	sp, #20
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2201      	movs	r2, #1
 8004b2a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2200      	movs	r2, #0
 8004b32:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	699b      	ldr	r3, [r3, #24]
 8004b3a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004b46:	4b05      	ldr	r3, [pc, #20]	; (8004b5c <HAL_PCDEx_ActivateLPM+0x44>)
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	68fa      	ldr	r2, [r7, #12]
 8004b4c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8004b4e:	2300      	movs	r3, #0
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	3714      	adds	r7, #20
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr
 8004b5c:	10000003 	.word	0x10000003

08004b60 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b082      	sub	sp, #8
 8004b64:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004b66:	2300      	movs	r3, #0
 8004b68:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004b6a:	4b23      	ldr	r3, [pc, #140]	; (8004bf8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b6e:	4a22      	ldr	r2, [pc, #136]	; (8004bf8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004b70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b74:	6413      	str	r3, [r2, #64]	; 0x40
 8004b76:	4b20      	ldr	r3, [pc, #128]	; (8004bf8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b7e:	603b      	str	r3, [r7, #0]
 8004b80:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004b82:	4b1e      	ldr	r3, [pc, #120]	; (8004bfc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a1d      	ldr	r2, [pc, #116]	; (8004bfc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b8c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b8e:	f7fc ff7d 	bl	8001a8c <HAL_GetTick>
 8004b92:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004b94:	e009      	b.n	8004baa <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004b96:	f7fc ff79 	bl	8001a8c <HAL_GetTick>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004ba4:	d901      	bls.n	8004baa <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	e022      	b.n	8004bf0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004baa:	4b14      	ldr	r3, [pc, #80]	; (8004bfc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bb6:	d1ee      	bne.n	8004b96 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004bb8:	4b10      	ldr	r3, [pc, #64]	; (8004bfc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a0f      	ldr	r2, [pc, #60]	; (8004bfc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004bbe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bc2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004bc4:	f7fc ff62 	bl	8001a8c <HAL_GetTick>
 8004bc8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004bca:	e009      	b.n	8004be0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004bcc:	f7fc ff5e 	bl	8001a8c <HAL_GetTick>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004bda:	d901      	bls.n	8004be0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004bdc:	2303      	movs	r3, #3
 8004bde:	e007      	b.n	8004bf0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004be0:	4b06      	ldr	r3, [pc, #24]	; (8004bfc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004be8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004bec:	d1ee      	bne.n	8004bcc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004bee:	2300      	movs	r3, #0
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3708      	adds	r7, #8
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	40023800 	.word	0x40023800
 8004bfc:	40007000 	.word	0x40007000

08004c00 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b086      	sub	sp, #24
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d101      	bne.n	8004c16 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	e29b      	b.n	800514e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 0301 	and.w	r3, r3, #1
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	f000 8087 	beq.w	8004d32 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c24:	4b96      	ldr	r3, [pc, #600]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	f003 030c 	and.w	r3, r3, #12
 8004c2c:	2b04      	cmp	r3, #4
 8004c2e:	d00c      	beq.n	8004c4a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c30:	4b93      	ldr	r3, [pc, #588]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	f003 030c 	and.w	r3, r3, #12
 8004c38:	2b08      	cmp	r3, #8
 8004c3a:	d112      	bne.n	8004c62 <HAL_RCC_OscConfig+0x62>
 8004c3c:	4b90      	ldr	r3, [pc, #576]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c44:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c48:	d10b      	bne.n	8004c62 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c4a:	4b8d      	ldr	r3, [pc, #564]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d06c      	beq.n	8004d30 <HAL_RCC_OscConfig+0x130>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d168      	bne.n	8004d30 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e275      	b.n	800514e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c6a:	d106      	bne.n	8004c7a <HAL_RCC_OscConfig+0x7a>
 8004c6c:	4b84      	ldr	r3, [pc, #528]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a83      	ldr	r2, [pc, #524]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004c72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c76:	6013      	str	r3, [r2, #0]
 8004c78:	e02e      	b.n	8004cd8 <HAL_RCC_OscConfig+0xd8>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d10c      	bne.n	8004c9c <HAL_RCC_OscConfig+0x9c>
 8004c82:	4b7f      	ldr	r3, [pc, #508]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a7e      	ldr	r2, [pc, #504]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004c88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c8c:	6013      	str	r3, [r2, #0]
 8004c8e:	4b7c      	ldr	r3, [pc, #496]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a7b      	ldr	r2, [pc, #492]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004c94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c98:	6013      	str	r3, [r2, #0]
 8004c9a:	e01d      	b.n	8004cd8 <HAL_RCC_OscConfig+0xd8>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ca4:	d10c      	bne.n	8004cc0 <HAL_RCC_OscConfig+0xc0>
 8004ca6:	4b76      	ldr	r3, [pc, #472]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a75      	ldr	r2, [pc, #468]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004cac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004cb0:	6013      	str	r3, [r2, #0]
 8004cb2:	4b73      	ldr	r3, [pc, #460]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a72      	ldr	r2, [pc, #456]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004cb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cbc:	6013      	str	r3, [r2, #0]
 8004cbe:	e00b      	b.n	8004cd8 <HAL_RCC_OscConfig+0xd8>
 8004cc0:	4b6f      	ldr	r3, [pc, #444]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a6e      	ldr	r2, [pc, #440]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004cc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cca:	6013      	str	r3, [r2, #0]
 8004ccc:	4b6c      	ldr	r3, [pc, #432]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a6b      	ldr	r2, [pc, #428]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004cd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cd6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d013      	beq.n	8004d08 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ce0:	f7fc fed4 	bl	8001a8c <HAL_GetTick>
 8004ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ce6:	e008      	b.n	8004cfa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ce8:	f7fc fed0 	bl	8001a8c <HAL_GetTick>
 8004cec:	4602      	mov	r2, r0
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	1ad3      	subs	r3, r2, r3
 8004cf2:	2b64      	cmp	r3, #100	; 0x64
 8004cf4:	d901      	bls.n	8004cfa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	e229      	b.n	800514e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cfa:	4b61      	ldr	r3, [pc, #388]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d0f0      	beq.n	8004ce8 <HAL_RCC_OscConfig+0xe8>
 8004d06:	e014      	b.n	8004d32 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d08:	f7fc fec0 	bl	8001a8c <HAL_GetTick>
 8004d0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d0e:	e008      	b.n	8004d22 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d10:	f7fc febc 	bl	8001a8c <HAL_GetTick>
 8004d14:	4602      	mov	r2, r0
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	2b64      	cmp	r3, #100	; 0x64
 8004d1c:	d901      	bls.n	8004d22 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	e215      	b.n	800514e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d22:	4b57      	ldr	r3, [pc, #348]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d1f0      	bne.n	8004d10 <HAL_RCC_OscConfig+0x110>
 8004d2e:	e000      	b.n	8004d32 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f003 0302 	and.w	r3, r3, #2
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d069      	beq.n	8004e12 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004d3e:	4b50      	ldr	r3, [pc, #320]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	f003 030c 	and.w	r3, r3, #12
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d00b      	beq.n	8004d62 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d4a:	4b4d      	ldr	r3, [pc, #308]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	f003 030c 	and.w	r3, r3, #12
 8004d52:	2b08      	cmp	r3, #8
 8004d54:	d11c      	bne.n	8004d90 <HAL_RCC_OscConfig+0x190>
 8004d56:	4b4a      	ldr	r3, [pc, #296]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d116      	bne.n	8004d90 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d62:	4b47      	ldr	r3, [pc, #284]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 0302 	and.w	r3, r3, #2
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d005      	beq.n	8004d7a <HAL_RCC_OscConfig+0x17a>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	68db      	ldr	r3, [r3, #12]
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d001      	beq.n	8004d7a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e1e9      	b.n	800514e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d7a:	4b41      	ldr	r3, [pc, #260]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	00db      	lsls	r3, r3, #3
 8004d88:	493d      	ldr	r1, [pc, #244]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d8e:	e040      	b.n	8004e12 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d023      	beq.n	8004de0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d98:	4b39      	ldr	r3, [pc, #228]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a38      	ldr	r2, [pc, #224]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004d9e:	f043 0301 	orr.w	r3, r3, #1
 8004da2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004da4:	f7fc fe72 	bl	8001a8c <HAL_GetTick>
 8004da8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004daa:	e008      	b.n	8004dbe <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004dac:	f7fc fe6e 	bl	8001a8c <HAL_GetTick>
 8004db0:	4602      	mov	r2, r0
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	2b02      	cmp	r3, #2
 8004db8:	d901      	bls.n	8004dbe <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e1c7      	b.n	800514e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dbe:	4b30      	ldr	r3, [pc, #192]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f003 0302 	and.w	r3, r3, #2
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d0f0      	beq.n	8004dac <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dca:	4b2d      	ldr	r3, [pc, #180]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	691b      	ldr	r3, [r3, #16]
 8004dd6:	00db      	lsls	r3, r3, #3
 8004dd8:	4929      	ldr	r1, [pc, #164]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	600b      	str	r3, [r1, #0]
 8004dde:	e018      	b.n	8004e12 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004de0:	4b27      	ldr	r3, [pc, #156]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a26      	ldr	r2, [pc, #152]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004de6:	f023 0301 	bic.w	r3, r3, #1
 8004dea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dec:	f7fc fe4e 	bl	8001a8c <HAL_GetTick>
 8004df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004df2:	e008      	b.n	8004e06 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004df4:	f7fc fe4a 	bl	8001a8c <HAL_GetTick>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	2b02      	cmp	r3, #2
 8004e00:	d901      	bls.n	8004e06 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004e02:	2303      	movs	r3, #3
 8004e04:	e1a3      	b.n	800514e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e06:	4b1e      	ldr	r3, [pc, #120]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f003 0302 	and.w	r3, r3, #2
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d1f0      	bne.n	8004df4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0308 	and.w	r3, r3, #8
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d038      	beq.n	8004e90 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	695b      	ldr	r3, [r3, #20]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d019      	beq.n	8004e5a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e26:	4b16      	ldr	r3, [pc, #88]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004e28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e2a:	4a15      	ldr	r2, [pc, #84]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004e2c:	f043 0301 	orr.w	r3, r3, #1
 8004e30:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e32:	f7fc fe2b 	bl	8001a8c <HAL_GetTick>
 8004e36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e38:	e008      	b.n	8004e4c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e3a:	f7fc fe27 	bl	8001a8c <HAL_GetTick>
 8004e3e:	4602      	mov	r2, r0
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	1ad3      	subs	r3, r2, r3
 8004e44:	2b02      	cmp	r3, #2
 8004e46:	d901      	bls.n	8004e4c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004e48:	2303      	movs	r3, #3
 8004e4a:	e180      	b.n	800514e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e4c:	4b0c      	ldr	r3, [pc, #48]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004e4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e50:	f003 0302 	and.w	r3, r3, #2
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d0f0      	beq.n	8004e3a <HAL_RCC_OscConfig+0x23a>
 8004e58:	e01a      	b.n	8004e90 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e5a:	4b09      	ldr	r3, [pc, #36]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004e5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e5e:	4a08      	ldr	r2, [pc, #32]	; (8004e80 <HAL_RCC_OscConfig+0x280>)
 8004e60:	f023 0301 	bic.w	r3, r3, #1
 8004e64:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e66:	f7fc fe11 	bl	8001a8c <HAL_GetTick>
 8004e6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e6c:	e00a      	b.n	8004e84 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e6e:	f7fc fe0d 	bl	8001a8c <HAL_GetTick>
 8004e72:	4602      	mov	r2, r0
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	1ad3      	subs	r3, r2, r3
 8004e78:	2b02      	cmp	r3, #2
 8004e7a:	d903      	bls.n	8004e84 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004e7c:	2303      	movs	r3, #3
 8004e7e:	e166      	b.n	800514e <HAL_RCC_OscConfig+0x54e>
 8004e80:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e84:	4b92      	ldr	r3, [pc, #584]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004e86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e88:	f003 0302 	and.w	r3, r3, #2
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d1ee      	bne.n	8004e6e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 0304 	and.w	r3, r3, #4
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	f000 80a4 	beq.w	8004fe6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e9e:	4b8c      	ldr	r3, [pc, #560]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d10d      	bne.n	8004ec6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004eaa:	4b89      	ldr	r3, [pc, #548]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eae:	4a88      	ldr	r2, [pc, #544]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004eb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004eb4:	6413      	str	r3, [r2, #64]	; 0x40
 8004eb6:	4b86      	ldr	r3, [pc, #536]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ebe:	60bb      	str	r3, [r7, #8]
 8004ec0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ec6:	4b83      	ldr	r3, [pc, #524]	; (80050d4 <HAL_RCC_OscConfig+0x4d4>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d118      	bne.n	8004f04 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004ed2:	4b80      	ldr	r3, [pc, #512]	; (80050d4 <HAL_RCC_OscConfig+0x4d4>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a7f      	ldr	r2, [pc, #508]	; (80050d4 <HAL_RCC_OscConfig+0x4d4>)
 8004ed8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004edc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ede:	f7fc fdd5 	bl	8001a8c <HAL_GetTick>
 8004ee2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ee4:	e008      	b.n	8004ef8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ee6:	f7fc fdd1 	bl	8001a8c <HAL_GetTick>
 8004eea:	4602      	mov	r2, r0
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	1ad3      	subs	r3, r2, r3
 8004ef0:	2b64      	cmp	r3, #100	; 0x64
 8004ef2:	d901      	bls.n	8004ef8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004ef4:	2303      	movs	r3, #3
 8004ef6:	e12a      	b.n	800514e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ef8:	4b76      	ldr	r3, [pc, #472]	; (80050d4 <HAL_RCC_OscConfig+0x4d4>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d0f0      	beq.n	8004ee6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d106      	bne.n	8004f1a <HAL_RCC_OscConfig+0x31a>
 8004f0c:	4b70      	ldr	r3, [pc, #448]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004f0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f10:	4a6f      	ldr	r2, [pc, #444]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004f12:	f043 0301 	orr.w	r3, r3, #1
 8004f16:	6713      	str	r3, [r2, #112]	; 0x70
 8004f18:	e02d      	b.n	8004f76 <HAL_RCC_OscConfig+0x376>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d10c      	bne.n	8004f3c <HAL_RCC_OscConfig+0x33c>
 8004f22:	4b6b      	ldr	r3, [pc, #428]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004f24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f26:	4a6a      	ldr	r2, [pc, #424]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004f28:	f023 0301 	bic.w	r3, r3, #1
 8004f2c:	6713      	str	r3, [r2, #112]	; 0x70
 8004f2e:	4b68      	ldr	r3, [pc, #416]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f32:	4a67      	ldr	r2, [pc, #412]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004f34:	f023 0304 	bic.w	r3, r3, #4
 8004f38:	6713      	str	r3, [r2, #112]	; 0x70
 8004f3a:	e01c      	b.n	8004f76 <HAL_RCC_OscConfig+0x376>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	2b05      	cmp	r3, #5
 8004f42:	d10c      	bne.n	8004f5e <HAL_RCC_OscConfig+0x35e>
 8004f44:	4b62      	ldr	r3, [pc, #392]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004f46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f48:	4a61      	ldr	r2, [pc, #388]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004f4a:	f043 0304 	orr.w	r3, r3, #4
 8004f4e:	6713      	str	r3, [r2, #112]	; 0x70
 8004f50:	4b5f      	ldr	r3, [pc, #380]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f54:	4a5e      	ldr	r2, [pc, #376]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004f56:	f043 0301 	orr.w	r3, r3, #1
 8004f5a:	6713      	str	r3, [r2, #112]	; 0x70
 8004f5c:	e00b      	b.n	8004f76 <HAL_RCC_OscConfig+0x376>
 8004f5e:	4b5c      	ldr	r3, [pc, #368]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f62:	4a5b      	ldr	r2, [pc, #364]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004f64:	f023 0301 	bic.w	r3, r3, #1
 8004f68:	6713      	str	r3, [r2, #112]	; 0x70
 8004f6a:	4b59      	ldr	r3, [pc, #356]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f6e:	4a58      	ldr	r2, [pc, #352]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004f70:	f023 0304 	bic.w	r3, r3, #4
 8004f74:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d015      	beq.n	8004faa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f7e:	f7fc fd85 	bl	8001a8c <HAL_GetTick>
 8004f82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f84:	e00a      	b.n	8004f9c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f86:	f7fc fd81 	bl	8001a8c <HAL_GetTick>
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	1ad3      	subs	r3, r2, r3
 8004f90:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d901      	bls.n	8004f9c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	e0d8      	b.n	800514e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f9c:	4b4c      	ldr	r3, [pc, #304]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fa0:	f003 0302 	and.w	r3, r3, #2
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d0ee      	beq.n	8004f86 <HAL_RCC_OscConfig+0x386>
 8004fa8:	e014      	b.n	8004fd4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004faa:	f7fc fd6f 	bl	8001a8c <HAL_GetTick>
 8004fae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004fb0:	e00a      	b.n	8004fc8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fb2:	f7fc fd6b 	bl	8001a8c <HAL_GetTick>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d901      	bls.n	8004fc8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004fc4:	2303      	movs	r3, #3
 8004fc6:	e0c2      	b.n	800514e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004fc8:	4b41      	ldr	r3, [pc, #260]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004fca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fcc:	f003 0302 	and.w	r3, r3, #2
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d1ee      	bne.n	8004fb2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004fd4:	7dfb      	ldrb	r3, [r7, #23]
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d105      	bne.n	8004fe6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fda:	4b3d      	ldr	r3, [pc, #244]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fde:	4a3c      	ldr	r2, [pc, #240]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004fe0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fe4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	699b      	ldr	r3, [r3, #24]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	f000 80ae 	beq.w	800514c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ff0:	4b37      	ldr	r3, [pc, #220]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8004ff2:	689b      	ldr	r3, [r3, #8]
 8004ff4:	f003 030c 	and.w	r3, r3, #12
 8004ff8:	2b08      	cmp	r3, #8
 8004ffa:	d06d      	beq.n	80050d8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	699b      	ldr	r3, [r3, #24]
 8005000:	2b02      	cmp	r3, #2
 8005002:	d14b      	bne.n	800509c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005004:	4b32      	ldr	r3, [pc, #200]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a31      	ldr	r2, [pc, #196]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 800500a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800500e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005010:	f7fc fd3c 	bl	8001a8c <HAL_GetTick>
 8005014:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005016:	e008      	b.n	800502a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005018:	f7fc fd38 	bl	8001a8c <HAL_GetTick>
 800501c:	4602      	mov	r2, r0
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	1ad3      	subs	r3, r2, r3
 8005022:	2b02      	cmp	r3, #2
 8005024:	d901      	bls.n	800502a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e091      	b.n	800514e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800502a:	4b29      	ldr	r3, [pc, #164]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005032:	2b00      	cmp	r3, #0
 8005034:	d1f0      	bne.n	8005018 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	69da      	ldr	r2, [r3, #28]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6a1b      	ldr	r3, [r3, #32]
 800503e:	431a      	orrs	r2, r3
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005044:	019b      	lsls	r3, r3, #6
 8005046:	431a      	orrs	r2, r3
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800504c:	085b      	lsrs	r3, r3, #1
 800504e:	3b01      	subs	r3, #1
 8005050:	041b      	lsls	r3, r3, #16
 8005052:	431a      	orrs	r2, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005058:	061b      	lsls	r3, r3, #24
 800505a:	431a      	orrs	r2, r3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005060:	071b      	lsls	r3, r3, #28
 8005062:	491b      	ldr	r1, [pc, #108]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8005064:	4313      	orrs	r3, r2
 8005066:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005068:	4b19      	ldr	r3, [pc, #100]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a18      	ldr	r2, [pc, #96]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 800506e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005072:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005074:	f7fc fd0a 	bl	8001a8c <HAL_GetTick>
 8005078:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800507a:	e008      	b.n	800508e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800507c:	f7fc fd06 	bl	8001a8c <HAL_GetTick>
 8005080:	4602      	mov	r2, r0
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	1ad3      	subs	r3, r2, r3
 8005086:	2b02      	cmp	r3, #2
 8005088:	d901      	bls.n	800508e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	e05f      	b.n	800514e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800508e:	4b10      	ldr	r3, [pc, #64]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005096:	2b00      	cmp	r3, #0
 8005098:	d0f0      	beq.n	800507c <HAL_RCC_OscConfig+0x47c>
 800509a:	e057      	b.n	800514c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800509c:	4b0c      	ldr	r3, [pc, #48]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a0b      	ldr	r2, [pc, #44]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 80050a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80050a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a8:	f7fc fcf0 	bl	8001a8c <HAL_GetTick>
 80050ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050ae:	e008      	b.n	80050c2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050b0:	f7fc fcec 	bl	8001a8c <HAL_GetTick>
 80050b4:	4602      	mov	r2, r0
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	d901      	bls.n	80050c2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80050be:	2303      	movs	r3, #3
 80050c0:	e045      	b.n	800514e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050c2:	4b03      	ldr	r3, [pc, #12]	; (80050d0 <HAL_RCC_OscConfig+0x4d0>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d1f0      	bne.n	80050b0 <HAL_RCC_OscConfig+0x4b0>
 80050ce:	e03d      	b.n	800514c <HAL_RCC_OscConfig+0x54c>
 80050d0:	40023800 	.word	0x40023800
 80050d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80050d8:	4b1f      	ldr	r3, [pc, #124]	; (8005158 <HAL_RCC_OscConfig+0x558>)
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	699b      	ldr	r3, [r3, #24]
 80050e2:	2b01      	cmp	r3, #1
 80050e4:	d030      	beq.n	8005148 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d129      	bne.n	8005148 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050fe:	429a      	cmp	r2, r3
 8005100:	d122      	bne.n	8005148 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005102:	68fa      	ldr	r2, [r7, #12]
 8005104:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005108:	4013      	ands	r3, r2
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800510e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005110:	4293      	cmp	r3, r2
 8005112:	d119      	bne.n	8005148 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800511e:	085b      	lsrs	r3, r3, #1
 8005120:	3b01      	subs	r3, #1
 8005122:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005124:	429a      	cmp	r2, r3
 8005126:	d10f      	bne.n	8005148 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005132:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005134:	429a      	cmp	r2, r3
 8005136:	d107      	bne.n	8005148 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005142:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005144:	429a      	cmp	r2, r3
 8005146:	d001      	beq.n	800514c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	e000      	b.n	800514e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800514c:	2300      	movs	r3, #0
}
 800514e:	4618      	mov	r0, r3
 8005150:	3718      	adds	r7, #24
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop
 8005158:	40023800 	.word	0x40023800

0800515c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b084      	sub	sp, #16
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005166:	2300      	movs	r3, #0
 8005168:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d101      	bne.n	8005174 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	e0d0      	b.n	8005316 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005174:	4b6a      	ldr	r3, [pc, #424]	; (8005320 <HAL_RCC_ClockConfig+0x1c4>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 030f 	and.w	r3, r3, #15
 800517c:	683a      	ldr	r2, [r7, #0]
 800517e:	429a      	cmp	r2, r3
 8005180:	d910      	bls.n	80051a4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005182:	4b67      	ldr	r3, [pc, #412]	; (8005320 <HAL_RCC_ClockConfig+0x1c4>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f023 020f 	bic.w	r2, r3, #15
 800518a:	4965      	ldr	r1, [pc, #404]	; (8005320 <HAL_RCC_ClockConfig+0x1c4>)
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	4313      	orrs	r3, r2
 8005190:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005192:	4b63      	ldr	r3, [pc, #396]	; (8005320 <HAL_RCC_ClockConfig+0x1c4>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f003 030f 	and.w	r3, r3, #15
 800519a:	683a      	ldr	r2, [r7, #0]
 800519c:	429a      	cmp	r2, r3
 800519e:	d001      	beq.n	80051a4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e0b8      	b.n	8005316 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 0302 	and.w	r3, r3, #2
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d020      	beq.n	80051f2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 0304 	and.w	r3, r3, #4
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d005      	beq.n	80051c8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80051bc:	4b59      	ldr	r3, [pc, #356]	; (8005324 <HAL_RCC_ClockConfig+0x1c8>)
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	4a58      	ldr	r2, [pc, #352]	; (8005324 <HAL_RCC_ClockConfig+0x1c8>)
 80051c2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80051c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 0308 	and.w	r3, r3, #8
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d005      	beq.n	80051e0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80051d4:	4b53      	ldr	r3, [pc, #332]	; (8005324 <HAL_RCC_ClockConfig+0x1c8>)
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	4a52      	ldr	r2, [pc, #328]	; (8005324 <HAL_RCC_ClockConfig+0x1c8>)
 80051da:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80051de:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051e0:	4b50      	ldr	r3, [pc, #320]	; (8005324 <HAL_RCC_ClockConfig+0x1c8>)
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	494d      	ldr	r1, [pc, #308]	; (8005324 <HAL_RCC_ClockConfig+0x1c8>)
 80051ee:	4313      	orrs	r3, r2
 80051f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f003 0301 	and.w	r3, r3, #1
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d040      	beq.n	8005280 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	2b01      	cmp	r3, #1
 8005204:	d107      	bne.n	8005216 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005206:	4b47      	ldr	r3, [pc, #284]	; (8005324 <HAL_RCC_ClockConfig+0x1c8>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800520e:	2b00      	cmp	r3, #0
 8005210:	d115      	bne.n	800523e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	e07f      	b.n	8005316 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	2b02      	cmp	r3, #2
 800521c:	d107      	bne.n	800522e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800521e:	4b41      	ldr	r3, [pc, #260]	; (8005324 <HAL_RCC_ClockConfig+0x1c8>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005226:	2b00      	cmp	r3, #0
 8005228:	d109      	bne.n	800523e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e073      	b.n	8005316 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800522e:	4b3d      	ldr	r3, [pc, #244]	; (8005324 <HAL_RCC_ClockConfig+0x1c8>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 0302 	and.w	r3, r3, #2
 8005236:	2b00      	cmp	r3, #0
 8005238:	d101      	bne.n	800523e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e06b      	b.n	8005316 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800523e:	4b39      	ldr	r3, [pc, #228]	; (8005324 <HAL_RCC_ClockConfig+0x1c8>)
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	f023 0203 	bic.w	r2, r3, #3
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	4936      	ldr	r1, [pc, #216]	; (8005324 <HAL_RCC_ClockConfig+0x1c8>)
 800524c:	4313      	orrs	r3, r2
 800524e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005250:	f7fc fc1c 	bl	8001a8c <HAL_GetTick>
 8005254:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005256:	e00a      	b.n	800526e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005258:	f7fc fc18 	bl	8001a8c <HAL_GetTick>
 800525c:	4602      	mov	r2, r0
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	1ad3      	subs	r3, r2, r3
 8005262:	f241 3288 	movw	r2, #5000	; 0x1388
 8005266:	4293      	cmp	r3, r2
 8005268:	d901      	bls.n	800526e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800526a:	2303      	movs	r3, #3
 800526c:	e053      	b.n	8005316 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800526e:	4b2d      	ldr	r3, [pc, #180]	; (8005324 <HAL_RCC_ClockConfig+0x1c8>)
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	f003 020c 	and.w	r2, r3, #12
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	009b      	lsls	r3, r3, #2
 800527c:	429a      	cmp	r2, r3
 800527e:	d1eb      	bne.n	8005258 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005280:	4b27      	ldr	r3, [pc, #156]	; (8005320 <HAL_RCC_ClockConfig+0x1c4>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 030f 	and.w	r3, r3, #15
 8005288:	683a      	ldr	r2, [r7, #0]
 800528a:	429a      	cmp	r2, r3
 800528c:	d210      	bcs.n	80052b0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800528e:	4b24      	ldr	r3, [pc, #144]	; (8005320 <HAL_RCC_ClockConfig+0x1c4>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f023 020f 	bic.w	r2, r3, #15
 8005296:	4922      	ldr	r1, [pc, #136]	; (8005320 <HAL_RCC_ClockConfig+0x1c4>)
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	4313      	orrs	r3, r2
 800529c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800529e:	4b20      	ldr	r3, [pc, #128]	; (8005320 <HAL_RCC_ClockConfig+0x1c4>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 030f 	and.w	r3, r3, #15
 80052a6:	683a      	ldr	r2, [r7, #0]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d001      	beq.n	80052b0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	e032      	b.n	8005316 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 0304 	and.w	r3, r3, #4
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d008      	beq.n	80052ce <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052bc:	4b19      	ldr	r3, [pc, #100]	; (8005324 <HAL_RCC_ClockConfig+0x1c8>)
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	68db      	ldr	r3, [r3, #12]
 80052c8:	4916      	ldr	r1, [pc, #88]	; (8005324 <HAL_RCC_ClockConfig+0x1c8>)
 80052ca:	4313      	orrs	r3, r2
 80052cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f003 0308 	and.w	r3, r3, #8
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d009      	beq.n	80052ee <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80052da:	4b12      	ldr	r3, [pc, #72]	; (8005324 <HAL_RCC_ClockConfig+0x1c8>)
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	691b      	ldr	r3, [r3, #16]
 80052e6:	00db      	lsls	r3, r3, #3
 80052e8:	490e      	ldr	r1, [pc, #56]	; (8005324 <HAL_RCC_ClockConfig+0x1c8>)
 80052ea:	4313      	orrs	r3, r2
 80052ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80052ee:	f000 f821 	bl	8005334 <HAL_RCC_GetSysClockFreq>
 80052f2:	4602      	mov	r2, r0
 80052f4:	4b0b      	ldr	r3, [pc, #44]	; (8005324 <HAL_RCC_ClockConfig+0x1c8>)
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	091b      	lsrs	r3, r3, #4
 80052fa:	f003 030f 	and.w	r3, r3, #15
 80052fe:	490a      	ldr	r1, [pc, #40]	; (8005328 <HAL_RCC_ClockConfig+0x1cc>)
 8005300:	5ccb      	ldrb	r3, [r1, r3]
 8005302:	fa22 f303 	lsr.w	r3, r2, r3
 8005306:	4a09      	ldr	r2, [pc, #36]	; (800532c <HAL_RCC_ClockConfig+0x1d0>)
 8005308:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800530a:	4b09      	ldr	r3, [pc, #36]	; (8005330 <HAL_RCC_ClockConfig+0x1d4>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4618      	mov	r0, r3
 8005310:	f7fc fa42 	bl	8001798 <HAL_InitTick>

  return HAL_OK;
 8005314:	2300      	movs	r3, #0
}
 8005316:	4618      	mov	r0, r3
 8005318:	3710      	adds	r7, #16
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}
 800531e:	bf00      	nop
 8005320:	40023c00 	.word	0x40023c00
 8005324:	40023800 	.word	0x40023800
 8005328:	0801209c 	.word	0x0801209c
 800532c:	20000000 	.word	0x20000000
 8005330:	20000004 	.word	0x20000004

08005334 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005334:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005338:	b094      	sub	sp, #80	; 0x50
 800533a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800533c:	2300      	movs	r3, #0
 800533e:	647b      	str	r3, [r7, #68]	; 0x44
 8005340:	2300      	movs	r3, #0
 8005342:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005344:	2300      	movs	r3, #0
 8005346:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8005348:	2300      	movs	r3, #0
 800534a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800534c:	4b79      	ldr	r3, [pc, #484]	; (8005534 <HAL_RCC_GetSysClockFreq+0x200>)
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	f003 030c 	and.w	r3, r3, #12
 8005354:	2b08      	cmp	r3, #8
 8005356:	d00d      	beq.n	8005374 <HAL_RCC_GetSysClockFreq+0x40>
 8005358:	2b08      	cmp	r3, #8
 800535a:	f200 80e1 	bhi.w	8005520 <HAL_RCC_GetSysClockFreq+0x1ec>
 800535e:	2b00      	cmp	r3, #0
 8005360:	d002      	beq.n	8005368 <HAL_RCC_GetSysClockFreq+0x34>
 8005362:	2b04      	cmp	r3, #4
 8005364:	d003      	beq.n	800536e <HAL_RCC_GetSysClockFreq+0x3a>
 8005366:	e0db      	b.n	8005520 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005368:	4b73      	ldr	r3, [pc, #460]	; (8005538 <HAL_RCC_GetSysClockFreq+0x204>)
 800536a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800536c:	e0db      	b.n	8005526 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800536e:	4b73      	ldr	r3, [pc, #460]	; (800553c <HAL_RCC_GetSysClockFreq+0x208>)
 8005370:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005372:	e0d8      	b.n	8005526 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005374:	4b6f      	ldr	r3, [pc, #444]	; (8005534 <HAL_RCC_GetSysClockFreq+0x200>)
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800537c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800537e:	4b6d      	ldr	r3, [pc, #436]	; (8005534 <HAL_RCC_GetSysClockFreq+0x200>)
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005386:	2b00      	cmp	r3, #0
 8005388:	d063      	beq.n	8005452 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800538a:	4b6a      	ldr	r3, [pc, #424]	; (8005534 <HAL_RCC_GetSysClockFreq+0x200>)
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	099b      	lsrs	r3, r3, #6
 8005390:	2200      	movs	r2, #0
 8005392:	63bb      	str	r3, [r7, #56]	; 0x38
 8005394:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005396:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005398:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800539c:	633b      	str	r3, [r7, #48]	; 0x30
 800539e:	2300      	movs	r3, #0
 80053a0:	637b      	str	r3, [r7, #52]	; 0x34
 80053a2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80053a6:	4622      	mov	r2, r4
 80053a8:	462b      	mov	r3, r5
 80053aa:	f04f 0000 	mov.w	r0, #0
 80053ae:	f04f 0100 	mov.w	r1, #0
 80053b2:	0159      	lsls	r1, r3, #5
 80053b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80053b8:	0150      	lsls	r0, r2, #5
 80053ba:	4602      	mov	r2, r0
 80053bc:	460b      	mov	r3, r1
 80053be:	4621      	mov	r1, r4
 80053c0:	1a51      	subs	r1, r2, r1
 80053c2:	6139      	str	r1, [r7, #16]
 80053c4:	4629      	mov	r1, r5
 80053c6:	eb63 0301 	sbc.w	r3, r3, r1
 80053ca:	617b      	str	r3, [r7, #20]
 80053cc:	f04f 0200 	mov.w	r2, #0
 80053d0:	f04f 0300 	mov.w	r3, #0
 80053d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80053d8:	4659      	mov	r1, fp
 80053da:	018b      	lsls	r3, r1, #6
 80053dc:	4651      	mov	r1, sl
 80053de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80053e2:	4651      	mov	r1, sl
 80053e4:	018a      	lsls	r2, r1, #6
 80053e6:	4651      	mov	r1, sl
 80053e8:	ebb2 0801 	subs.w	r8, r2, r1
 80053ec:	4659      	mov	r1, fp
 80053ee:	eb63 0901 	sbc.w	r9, r3, r1
 80053f2:	f04f 0200 	mov.w	r2, #0
 80053f6:	f04f 0300 	mov.w	r3, #0
 80053fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80053fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005402:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005406:	4690      	mov	r8, r2
 8005408:	4699      	mov	r9, r3
 800540a:	4623      	mov	r3, r4
 800540c:	eb18 0303 	adds.w	r3, r8, r3
 8005410:	60bb      	str	r3, [r7, #8]
 8005412:	462b      	mov	r3, r5
 8005414:	eb49 0303 	adc.w	r3, r9, r3
 8005418:	60fb      	str	r3, [r7, #12]
 800541a:	f04f 0200 	mov.w	r2, #0
 800541e:	f04f 0300 	mov.w	r3, #0
 8005422:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005426:	4629      	mov	r1, r5
 8005428:	024b      	lsls	r3, r1, #9
 800542a:	4621      	mov	r1, r4
 800542c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005430:	4621      	mov	r1, r4
 8005432:	024a      	lsls	r2, r1, #9
 8005434:	4610      	mov	r0, r2
 8005436:	4619      	mov	r1, r3
 8005438:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800543a:	2200      	movs	r2, #0
 800543c:	62bb      	str	r3, [r7, #40]	; 0x28
 800543e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005440:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005444:	f7fa fefc 	bl	8000240 <__aeabi_uldivmod>
 8005448:	4602      	mov	r2, r0
 800544a:	460b      	mov	r3, r1
 800544c:	4613      	mov	r3, r2
 800544e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005450:	e058      	b.n	8005504 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005452:	4b38      	ldr	r3, [pc, #224]	; (8005534 <HAL_RCC_GetSysClockFreq+0x200>)
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	099b      	lsrs	r3, r3, #6
 8005458:	2200      	movs	r2, #0
 800545a:	4618      	mov	r0, r3
 800545c:	4611      	mov	r1, r2
 800545e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005462:	623b      	str	r3, [r7, #32]
 8005464:	2300      	movs	r3, #0
 8005466:	627b      	str	r3, [r7, #36]	; 0x24
 8005468:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800546c:	4642      	mov	r2, r8
 800546e:	464b      	mov	r3, r9
 8005470:	f04f 0000 	mov.w	r0, #0
 8005474:	f04f 0100 	mov.w	r1, #0
 8005478:	0159      	lsls	r1, r3, #5
 800547a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800547e:	0150      	lsls	r0, r2, #5
 8005480:	4602      	mov	r2, r0
 8005482:	460b      	mov	r3, r1
 8005484:	4641      	mov	r1, r8
 8005486:	ebb2 0a01 	subs.w	sl, r2, r1
 800548a:	4649      	mov	r1, r9
 800548c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005490:	f04f 0200 	mov.w	r2, #0
 8005494:	f04f 0300 	mov.w	r3, #0
 8005498:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800549c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80054a0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80054a4:	ebb2 040a 	subs.w	r4, r2, sl
 80054a8:	eb63 050b 	sbc.w	r5, r3, fp
 80054ac:	f04f 0200 	mov.w	r2, #0
 80054b0:	f04f 0300 	mov.w	r3, #0
 80054b4:	00eb      	lsls	r3, r5, #3
 80054b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80054ba:	00e2      	lsls	r2, r4, #3
 80054bc:	4614      	mov	r4, r2
 80054be:	461d      	mov	r5, r3
 80054c0:	4643      	mov	r3, r8
 80054c2:	18e3      	adds	r3, r4, r3
 80054c4:	603b      	str	r3, [r7, #0]
 80054c6:	464b      	mov	r3, r9
 80054c8:	eb45 0303 	adc.w	r3, r5, r3
 80054cc:	607b      	str	r3, [r7, #4]
 80054ce:	f04f 0200 	mov.w	r2, #0
 80054d2:	f04f 0300 	mov.w	r3, #0
 80054d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80054da:	4629      	mov	r1, r5
 80054dc:	028b      	lsls	r3, r1, #10
 80054de:	4621      	mov	r1, r4
 80054e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80054e4:	4621      	mov	r1, r4
 80054e6:	028a      	lsls	r2, r1, #10
 80054e8:	4610      	mov	r0, r2
 80054ea:	4619      	mov	r1, r3
 80054ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054ee:	2200      	movs	r2, #0
 80054f0:	61bb      	str	r3, [r7, #24]
 80054f2:	61fa      	str	r2, [r7, #28]
 80054f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80054f8:	f7fa fea2 	bl	8000240 <__aeabi_uldivmod>
 80054fc:	4602      	mov	r2, r0
 80054fe:	460b      	mov	r3, r1
 8005500:	4613      	mov	r3, r2
 8005502:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005504:	4b0b      	ldr	r3, [pc, #44]	; (8005534 <HAL_RCC_GetSysClockFreq+0x200>)
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	0c1b      	lsrs	r3, r3, #16
 800550a:	f003 0303 	and.w	r3, r3, #3
 800550e:	3301      	adds	r3, #1
 8005510:	005b      	lsls	r3, r3, #1
 8005512:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8005514:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005516:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005518:	fbb2 f3f3 	udiv	r3, r2, r3
 800551c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800551e:	e002      	b.n	8005526 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005520:	4b05      	ldr	r3, [pc, #20]	; (8005538 <HAL_RCC_GetSysClockFreq+0x204>)
 8005522:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005524:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005526:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005528:	4618      	mov	r0, r3
 800552a:	3750      	adds	r7, #80	; 0x50
 800552c:	46bd      	mov	sp, r7
 800552e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005532:	bf00      	nop
 8005534:	40023800 	.word	0x40023800
 8005538:	00f42400 	.word	0x00f42400
 800553c:	007a1200 	.word	0x007a1200

08005540 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005540:	b480      	push	{r7}
 8005542:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005544:	4b03      	ldr	r3, [pc, #12]	; (8005554 <HAL_RCC_GetHCLKFreq+0x14>)
 8005546:	681b      	ldr	r3, [r3, #0]
}
 8005548:	4618      	mov	r0, r3
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr
 8005552:	bf00      	nop
 8005554:	20000000 	.word	0x20000000

08005558 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800555c:	f7ff fff0 	bl	8005540 <HAL_RCC_GetHCLKFreq>
 8005560:	4602      	mov	r2, r0
 8005562:	4b05      	ldr	r3, [pc, #20]	; (8005578 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	0a9b      	lsrs	r3, r3, #10
 8005568:	f003 0307 	and.w	r3, r3, #7
 800556c:	4903      	ldr	r1, [pc, #12]	; (800557c <HAL_RCC_GetPCLK1Freq+0x24>)
 800556e:	5ccb      	ldrb	r3, [r1, r3]
 8005570:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005574:	4618      	mov	r0, r3
 8005576:	bd80      	pop	{r7, pc}
 8005578:	40023800 	.word	0x40023800
 800557c:	080120ac 	.word	0x080120ac

08005580 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005584:	f7ff ffdc 	bl	8005540 <HAL_RCC_GetHCLKFreq>
 8005588:	4602      	mov	r2, r0
 800558a:	4b05      	ldr	r3, [pc, #20]	; (80055a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	0b5b      	lsrs	r3, r3, #13
 8005590:	f003 0307 	and.w	r3, r3, #7
 8005594:	4903      	ldr	r1, [pc, #12]	; (80055a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005596:	5ccb      	ldrb	r3, [r1, r3]
 8005598:	fa22 f303 	lsr.w	r3, r2, r3
}
 800559c:	4618      	mov	r0, r3
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	40023800 	.word	0x40023800
 80055a4:	080120ac 	.word	0x080120ac

080055a8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b083      	sub	sp, #12
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	220f      	movs	r2, #15
 80055b6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80055b8:	4b12      	ldr	r3, [pc, #72]	; (8005604 <HAL_RCC_GetClockConfig+0x5c>)
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	f003 0203 	and.w	r2, r3, #3
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80055c4:	4b0f      	ldr	r3, [pc, #60]	; (8005604 <HAL_RCC_GetClockConfig+0x5c>)
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80055d0:	4b0c      	ldr	r3, [pc, #48]	; (8005604 <HAL_RCC_GetClockConfig+0x5c>)
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80055dc:	4b09      	ldr	r3, [pc, #36]	; (8005604 <HAL_RCC_GetClockConfig+0x5c>)
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	08db      	lsrs	r3, r3, #3
 80055e2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80055ea:	4b07      	ldr	r3, [pc, #28]	; (8005608 <HAL_RCC_GetClockConfig+0x60>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f003 020f 	and.w	r2, r3, #15
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	601a      	str	r2, [r3, #0]
}
 80055f6:	bf00      	nop
 80055f8:	370c      	adds	r7, #12
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr
 8005602:	bf00      	nop
 8005604:	40023800 	.word	0x40023800
 8005608:	40023c00 	.word	0x40023c00

0800560c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b088      	sub	sp, #32
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005614:	2300      	movs	r3, #0
 8005616:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005618:	2300      	movs	r3, #0
 800561a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800561c:	2300      	movs	r3, #0
 800561e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005620:	2300      	movs	r3, #0
 8005622:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005624:	2300      	movs	r3, #0
 8005626:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 0301 	and.w	r3, r3, #1
 8005630:	2b00      	cmp	r3, #0
 8005632:	d012      	beq.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005634:	4b69      	ldr	r3, [pc, #420]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	4a68      	ldr	r2, [pc, #416]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800563a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800563e:	6093      	str	r3, [r2, #8]
 8005640:	4b66      	ldr	r3, [pc, #408]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005642:	689a      	ldr	r2, [r3, #8]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005648:	4964      	ldr	r1, [pc, #400]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800564a:	4313      	orrs	r3, r2
 800564c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005652:	2b00      	cmp	r3, #0
 8005654:	d101      	bne.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005656:	2301      	movs	r3, #1
 8005658:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005662:	2b00      	cmp	r3, #0
 8005664:	d017      	beq.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005666:	4b5d      	ldr	r3, [pc, #372]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005668:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800566c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005674:	4959      	ldr	r1, [pc, #356]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005676:	4313      	orrs	r3, r2
 8005678:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005680:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005684:	d101      	bne.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005686:	2301      	movs	r3, #1
 8005688:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800568e:	2b00      	cmp	r3, #0
 8005690:	d101      	bne.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005692:	2301      	movs	r3, #1
 8005694:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d017      	beq.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80056a2:	4b4e      	ldr	r3, [pc, #312]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056a8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b0:	494a      	ldr	r1, [pc, #296]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056b2:	4313      	orrs	r3, r2
 80056b4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056c0:	d101      	bne.n	80056c6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80056c2:	2301      	movs	r3, #1
 80056c4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d101      	bne.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80056ce:	2301      	movs	r3, #1
 80056d0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d001      	beq.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80056de:	2301      	movs	r3, #1
 80056e0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0320 	and.w	r3, r3, #32
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	f000 808b 	beq.w	8005806 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80056f0:	4b3a      	ldr	r3, [pc, #232]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f4:	4a39      	ldr	r2, [pc, #228]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056fa:	6413      	str	r3, [r2, #64]	; 0x40
 80056fc:	4b37      	ldr	r3, [pc, #220]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005700:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005704:	60bb      	str	r3, [r7, #8]
 8005706:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005708:	4b35      	ldr	r3, [pc, #212]	; (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a34      	ldr	r2, [pc, #208]	; (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800570e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005712:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005714:	f7fc f9ba 	bl	8001a8c <HAL_GetTick>
 8005718:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800571a:	e008      	b.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800571c:	f7fc f9b6 	bl	8001a8c <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	2b64      	cmp	r3, #100	; 0x64
 8005728:	d901      	bls.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800572a:	2303      	movs	r3, #3
 800572c:	e38f      	b.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800572e:	4b2c      	ldr	r3, [pc, #176]	; (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005736:	2b00      	cmp	r3, #0
 8005738:	d0f0      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800573a:	4b28      	ldr	r3, [pc, #160]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800573c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800573e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005742:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d035      	beq.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800574e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005752:	693a      	ldr	r2, [r7, #16]
 8005754:	429a      	cmp	r2, r3
 8005756:	d02e      	beq.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005758:	4b20      	ldr	r3, [pc, #128]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800575a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800575c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005760:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005762:	4b1e      	ldr	r3, [pc, #120]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005764:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005766:	4a1d      	ldr	r2, [pc, #116]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005768:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800576c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800576e:	4b1b      	ldr	r3, [pc, #108]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005770:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005772:	4a1a      	ldr	r2, [pc, #104]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005774:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005778:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800577a:	4a18      	ldr	r2, [pc, #96]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005780:	4b16      	ldr	r3, [pc, #88]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005784:	f003 0301 	and.w	r3, r3, #1
 8005788:	2b01      	cmp	r3, #1
 800578a:	d114      	bne.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800578c:	f7fc f97e 	bl	8001a8c <HAL_GetTick>
 8005790:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005792:	e00a      	b.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005794:	f7fc f97a 	bl	8001a8c <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	f241 3288 	movw	r2, #5000	; 0x1388
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d901      	bls.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80057a6:	2303      	movs	r3, #3
 80057a8:	e351      	b.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057aa:	4b0c      	ldr	r3, [pc, #48]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057ae:	f003 0302 	and.w	r3, r3, #2
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d0ee      	beq.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80057c2:	d111      	bne.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80057c4:	4b05      	ldr	r3, [pc, #20]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80057d0:	4b04      	ldr	r3, [pc, #16]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80057d2:	400b      	ands	r3, r1
 80057d4:	4901      	ldr	r1, [pc, #4]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057d6:	4313      	orrs	r3, r2
 80057d8:	608b      	str	r3, [r1, #8]
 80057da:	e00b      	b.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80057dc:	40023800 	.word	0x40023800
 80057e0:	40007000 	.word	0x40007000
 80057e4:	0ffffcff 	.word	0x0ffffcff
 80057e8:	4bac      	ldr	r3, [pc, #688]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	4aab      	ldr	r2, [pc, #684]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057ee:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80057f2:	6093      	str	r3, [r2, #8]
 80057f4:	4ba9      	ldr	r3, [pc, #676]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057f6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005800:	49a6      	ldr	r1, [pc, #664]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005802:	4313      	orrs	r3, r2
 8005804:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f003 0310 	and.w	r3, r3, #16
 800580e:	2b00      	cmp	r3, #0
 8005810:	d010      	beq.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005812:	4ba2      	ldr	r3, [pc, #648]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005814:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005818:	4aa0      	ldr	r2, [pc, #640]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800581a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800581e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005822:	4b9e      	ldr	r3, [pc, #632]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005824:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800582c:	499b      	ldr	r1, [pc, #620]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800582e:	4313      	orrs	r3, r2
 8005830:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800583c:	2b00      	cmp	r3, #0
 800583e:	d00a      	beq.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005840:	4b96      	ldr	r3, [pc, #600]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005842:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005846:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800584e:	4993      	ldr	r1, [pc, #588]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005850:	4313      	orrs	r3, r2
 8005852:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800585e:	2b00      	cmp	r3, #0
 8005860:	d00a      	beq.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005862:	4b8e      	ldr	r3, [pc, #568]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005864:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005868:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005870:	498a      	ldr	r1, [pc, #552]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005872:	4313      	orrs	r3, r2
 8005874:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005880:	2b00      	cmp	r3, #0
 8005882:	d00a      	beq.n	800589a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005884:	4b85      	ldr	r3, [pc, #532]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005886:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800588a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005892:	4982      	ldr	r1, [pc, #520]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005894:	4313      	orrs	r3, r2
 8005896:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d00a      	beq.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80058a6:	4b7d      	ldr	r3, [pc, #500]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058ac:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058b4:	4979      	ldr	r1, [pc, #484]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058b6:	4313      	orrs	r3, r2
 80058b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d00a      	beq.n	80058de <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80058c8:	4b74      	ldr	r3, [pc, #464]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058ce:	f023 0203 	bic.w	r2, r3, #3
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058d6:	4971      	ldr	r1, [pc, #452]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058d8:	4313      	orrs	r3, r2
 80058da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d00a      	beq.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80058ea:	4b6c      	ldr	r3, [pc, #432]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058f0:	f023 020c 	bic.w	r2, r3, #12
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058f8:	4968      	ldr	r1, [pc, #416]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058fa:	4313      	orrs	r3, r2
 80058fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005908:	2b00      	cmp	r3, #0
 800590a:	d00a      	beq.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800590c:	4b63      	ldr	r3, [pc, #396]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800590e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005912:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800591a:	4960      	ldr	r1, [pc, #384]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800591c:	4313      	orrs	r3, r2
 800591e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00a      	beq.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800592e:	4b5b      	ldr	r3, [pc, #364]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005930:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005934:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800593c:	4957      	ldr	r1, [pc, #348]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800593e:	4313      	orrs	r3, r2
 8005940:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800594c:	2b00      	cmp	r3, #0
 800594e:	d00a      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005950:	4b52      	ldr	r3, [pc, #328]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005952:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005956:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800595e:	494f      	ldr	r1, [pc, #316]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005960:	4313      	orrs	r3, r2
 8005962:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800596e:	2b00      	cmp	r3, #0
 8005970:	d00a      	beq.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005972:	4b4a      	ldr	r3, [pc, #296]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005974:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005978:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005980:	4946      	ldr	r1, [pc, #280]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005982:	4313      	orrs	r3, r2
 8005984:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005990:	2b00      	cmp	r3, #0
 8005992:	d00a      	beq.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005994:	4b41      	ldr	r3, [pc, #260]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005996:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800599a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059a2:	493e      	ldr	r1, [pc, #248]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059a4:	4313      	orrs	r3, r2
 80059a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d00a      	beq.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80059b6:	4b39      	ldr	r3, [pc, #228]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059bc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059c4:	4935      	ldr	r1, [pc, #212]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059c6:	4313      	orrs	r3, r2
 80059c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d00a      	beq.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80059d8:	4b30      	ldr	r3, [pc, #192]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059de:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80059e6:	492d      	ldr	r1, [pc, #180]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059e8:	4313      	orrs	r3, r2
 80059ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d011      	beq.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80059fa:	4b28      	ldr	r3, [pc, #160]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a00:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005a08:	4924      	ldr	r1, [pc, #144]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005a14:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a18:	d101      	bne.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f003 0308 	and.w	r3, r3, #8
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d001      	beq.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d00a      	beq.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005a3a:	4b18      	ldr	r3, [pc, #96]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a40:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a48:	4914      	ldr	r1, [pc, #80]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d00b      	beq.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005a5c:	4b0f      	ldr	r3, [pc, #60]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a62:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a6c:	490b      	ldr	r1, [pc, #44]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d00f      	beq.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005a80:	4b06      	ldr	r3, [pc, #24]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a86:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a90:	4902      	ldr	r1, [pc, #8]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a92:	4313      	orrs	r3, r2
 8005a94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005a98:	e002      	b.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005a9a:	bf00      	nop
 8005a9c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d00b      	beq.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005aac:	4b8a      	ldr	r3, [pc, #552]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005aae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ab2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005abc:	4986      	ldr	r1, [pc, #536]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d00b      	beq.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005ad0:	4b81      	ldr	r3, [pc, #516]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ad2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ad6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ae0:	497d      	ldr	r1, [pc, #500]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005ae8:	69fb      	ldr	r3, [r7, #28]
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d006      	beq.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	f000 80d6 	beq.w	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005afc:	4b76      	ldr	r3, [pc, #472]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a75      	ldr	r2, [pc, #468]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b02:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005b06:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b08:	f7fb ffc0 	bl	8001a8c <HAL_GetTick>
 8005b0c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005b0e:	e008      	b.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005b10:	f7fb ffbc 	bl	8001a8c <HAL_GetTick>
 8005b14:	4602      	mov	r2, r0
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	1ad3      	subs	r3, r2, r3
 8005b1a:	2b64      	cmp	r3, #100	; 0x64
 8005b1c:	d901      	bls.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e195      	b.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005b22:	4b6d      	ldr	r3, [pc, #436]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d1f0      	bne.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f003 0301 	and.w	r3, r3, #1
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d021      	beq.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d11d      	bne.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005b42:	4b65      	ldr	r3, [pc, #404]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b48:	0c1b      	lsrs	r3, r3, #16
 8005b4a:	f003 0303 	and.w	r3, r3, #3
 8005b4e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005b50:	4b61      	ldr	r3, [pc, #388]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b56:	0e1b      	lsrs	r3, r3, #24
 8005b58:	f003 030f 	and.w	r3, r3, #15
 8005b5c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	019a      	lsls	r2, r3, #6
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	041b      	lsls	r3, r3, #16
 8005b68:	431a      	orrs	r2, r3
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	061b      	lsls	r3, r3, #24
 8005b6e:	431a      	orrs	r2, r3
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	071b      	lsls	r3, r3, #28
 8005b76:	4958      	ldr	r1, [pc, #352]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d004      	beq.n	8005b94 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b92:	d00a      	beq.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d02e      	beq.n	8005bfe <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ba4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005ba8:	d129      	bne.n	8005bfe <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005baa:	4b4b      	ldr	r3, [pc, #300]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005bb0:	0c1b      	lsrs	r3, r3, #16
 8005bb2:	f003 0303 	and.w	r3, r3, #3
 8005bb6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005bb8:	4b47      	ldr	r3, [pc, #284]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005bbe:	0f1b      	lsrs	r3, r3, #28
 8005bc0:	f003 0307 	and.w	r3, r3, #7
 8005bc4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	019a      	lsls	r2, r3, #6
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	041b      	lsls	r3, r3, #16
 8005bd0:	431a      	orrs	r2, r3
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	68db      	ldr	r3, [r3, #12]
 8005bd6:	061b      	lsls	r3, r3, #24
 8005bd8:	431a      	orrs	r2, r3
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	071b      	lsls	r3, r3, #28
 8005bde:	493e      	ldr	r1, [pc, #248]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005be0:	4313      	orrs	r3, r2
 8005be2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005be6:	4b3c      	ldr	r3, [pc, #240]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005be8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005bec:	f023 021f 	bic.w	r2, r3, #31
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf4:	3b01      	subs	r3, #1
 8005bf6:	4938      	ldr	r1, [pc, #224]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d01d      	beq.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005c0a:	4b33      	ldr	r3, [pc, #204]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c10:	0e1b      	lsrs	r3, r3, #24
 8005c12:	f003 030f 	and.w	r3, r3, #15
 8005c16:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005c18:	4b2f      	ldr	r3, [pc, #188]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c1e:	0f1b      	lsrs	r3, r3, #28
 8005c20:	f003 0307 	and.w	r3, r3, #7
 8005c24:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	019a      	lsls	r2, r3, #6
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	691b      	ldr	r3, [r3, #16]
 8005c30:	041b      	lsls	r3, r3, #16
 8005c32:	431a      	orrs	r2, r3
 8005c34:	693b      	ldr	r3, [r7, #16]
 8005c36:	061b      	lsls	r3, r3, #24
 8005c38:	431a      	orrs	r2, r3
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	071b      	lsls	r3, r3, #28
 8005c3e:	4926      	ldr	r1, [pc, #152]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c40:	4313      	orrs	r3, r2
 8005c42:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d011      	beq.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	019a      	lsls	r2, r3, #6
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	691b      	ldr	r3, [r3, #16]
 8005c5c:	041b      	lsls	r3, r3, #16
 8005c5e:	431a      	orrs	r2, r3
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	68db      	ldr	r3, [r3, #12]
 8005c64:	061b      	lsls	r3, r3, #24
 8005c66:	431a      	orrs	r2, r3
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	071b      	lsls	r3, r3, #28
 8005c6e:	491a      	ldr	r1, [pc, #104]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c70:	4313      	orrs	r3, r2
 8005c72:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005c76:	4b18      	ldr	r3, [pc, #96]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a17      	ldr	r2, [pc, #92]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c7c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005c80:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c82:	f7fb ff03 	bl	8001a8c <HAL_GetTick>
 8005c86:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c88:	e008      	b.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005c8a:	f7fb feff 	bl	8001a8c <HAL_GetTick>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	1ad3      	subs	r3, r2, r3
 8005c94:	2b64      	cmp	r3, #100	; 0x64
 8005c96:	d901      	bls.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c98:	2303      	movs	r3, #3
 8005c9a:	e0d8      	b.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c9c:	4b0e      	ldr	r3, [pc, #56]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d0f0      	beq.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005ca8:	69bb      	ldr	r3, [r7, #24]
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	f040 80ce 	bne.w	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005cb0:	4b09      	ldr	r3, [pc, #36]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a08      	ldr	r2, [pc, #32]	; (8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005cb6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005cba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cbc:	f7fb fee6 	bl	8001a8c <HAL_GetTick>
 8005cc0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005cc2:	e00b      	b.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005cc4:	f7fb fee2 	bl	8001a8c <HAL_GetTick>
 8005cc8:	4602      	mov	r2, r0
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	1ad3      	subs	r3, r2, r3
 8005cce:	2b64      	cmp	r3, #100	; 0x64
 8005cd0:	d904      	bls.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	e0bb      	b.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005cd6:	bf00      	nop
 8005cd8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005cdc:	4b5e      	ldr	r3, [pc, #376]	; (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005ce4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005ce8:	d0ec      	beq.n	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d003      	beq.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d009      	beq.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d02e      	beq.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d12a      	bne.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005d12:	4b51      	ldr	r3, [pc, #324]	; (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d18:	0c1b      	lsrs	r3, r3, #16
 8005d1a:	f003 0303 	and.w	r3, r3, #3
 8005d1e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005d20:	4b4d      	ldr	r3, [pc, #308]	; (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d26:	0f1b      	lsrs	r3, r3, #28
 8005d28:	f003 0307 	and.w	r3, r3, #7
 8005d2c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	695b      	ldr	r3, [r3, #20]
 8005d32:	019a      	lsls	r2, r3, #6
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	041b      	lsls	r3, r3, #16
 8005d38:	431a      	orrs	r2, r3
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	699b      	ldr	r3, [r3, #24]
 8005d3e:	061b      	lsls	r3, r3, #24
 8005d40:	431a      	orrs	r2, r3
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	071b      	lsls	r3, r3, #28
 8005d46:	4944      	ldr	r1, [pc, #272]	; (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005d4e:	4b42      	ldr	r3, [pc, #264]	; (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d54:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d5c:	3b01      	subs	r3, #1
 8005d5e:	021b      	lsls	r3, r3, #8
 8005d60:	493d      	ldr	r1, [pc, #244]	; (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d62:	4313      	orrs	r3, r2
 8005d64:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d022      	beq.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005d7c:	d11d      	bne.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005d7e:	4b36      	ldr	r3, [pc, #216]	; (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d84:	0e1b      	lsrs	r3, r3, #24
 8005d86:	f003 030f 	and.w	r3, r3, #15
 8005d8a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005d8c:	4b32      	ldr	r3, [pc, #200]	; (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d92:	0f1b      	lsrs	r3, r3, #28
 8005d94:	f003 0307 	and.w	r3, r3, #7
 8005d98:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	695b      	ldr	r3, [r3, #20]
 8005d9e:	019a      	lsls	r2, r3, #6
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6a1b      	ldr	r3, [r3, #32]
 8005da4:	041b      	lsls	r3, r3, #16
 8005da6:	431a      	orrs	r2, r3
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	061b      	lsls	r3, r3, #24
 8005dac:	431a      	orrs	r2, r3
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	071b      	lsls	r3, r3, #28
 8005db2:	4929      	ldr	r1, [pc, #164]	; (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005db4:	4313      	orrs	r3, r2
 8005db6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 0308 	and.w	r3, r3, #8
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d028      	beq.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005dc6:	4b24      	ldr	r3, [pc, #144]	; (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005dc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dcc:	0e1b      	lsrs	r3, r3, #24
 8005dce:	f003 030f 	and.w	r3, r3, #15
 8005dd2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005dd4:	4b20      	ldr	r3, [pc, #128]	; (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dda:	0c1b      	lsrs	r3, r3, #16
 8005ddc:	f003 0303 	and.w	r3, r3, #3
 8005de0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	695b      	ldr	r3, [r3, #20]
 8005de6:	019a      	lsls	r2, r3, #6
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	041b      	lsls	r3, r3, #16
 8005dec:	431a      	orrs	r2, r3
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	061b      	lsls	r3, r3, #24
 8005df2:	431a      	orrs	r2, r3
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	69db      	ldr	r3, [r3, #28]
 8005df8:	071b      	lsls	r3, r3, #28
 8005dfa:	4917      	ldr	r1, [pc, #92]	; (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005e02:	4b15      	ldr	r3, [pc, #84]	; (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e08:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e10:	4911      	ldr	r1, [pc, #68]	; (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e12:	4313      	orrs	r3, r2
 8005e14:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005e18:	4b0f      	ldr	r3, [pc, #60]	; (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a0e      	ldr	r2, [pc, #56]	; (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e24:	f7fb fe32 	bl	8001a8c <HAL_GetTick>
 8005e28:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005e2a:	e008      	b.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005e2c:	f7fb fe2e 	bl	8001a8c <HAL_GetTick>
 8005e30:	4602      	mov	r2, r0
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	1ad3      	subs	r3, r2, r3
 8005e36:	2b64      	cmp	r3, #100	; 0x64
 8005e38:	d901      	bls.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e007      	b.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005e3e:	4b06      	ldr	r3, [pc, #24]	; (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005e46:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e4a:	d1ef      	bne.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005e4c:	2300      	movs	r3, #0
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3720      	adds	r7, #32
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}
 8005e56:	bf00      	nop
 8005e58:	40023800 	.word	0x40023800

08005e5c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b084      	sub	sp, #16
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d101      	bne.n	8005e6e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e09d      	b.n	8005faa <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d108      	bne.n	8005e88 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e7e:	d009      	beq.n	8005e94 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2200      	movs	r2, #0
 8005e84:	61da      	str	r2, [r3, #28]
 8005e86:	e005      	b.n	8005e94 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d106      	bne.n	8005eb4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f7fb faaa 	bl	8001408 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2202      	movs	r2, #2
 8005eb8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	681a      	ldr	r2, [r3, #0]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005eca:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	68db      	ldr	r3, [r3, #12]
 8005ed0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005ed4:	d902      	bls.n	8005edc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	60fb      	str	r3, [r7, #12]
 8005eda:	e002      	b.n	8005ee2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005edc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ee0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	68db      	ldr	r3, [r3, #12]
 8005ee6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005eea:	d007      	beq.n	8005efc <HAL_SPI_Init+0xa0>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	68db      	ldr	r3, [r3, #12]
 8005ef0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005ef4:	d002      	beq.n	8005efc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005f0c:	431a      	orrs	r2, r3
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	691b      	ldr	r3, [r3, #16]
 8005f12:	f003 0302 	and.w	r3, r3, #2
 8005f16:	431a      	orrs	r2, r3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	695b      	ldr	r3, [r3, #20]
 8005f1c:	f003 0301 	and.w	r3, r3, #1
 8005f20:	431a      	orrs	r2, r3
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	699b      	ldr	r3, [r3, #24]
 8005f26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f2a:	431a      	orrs	r2, r3
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	69db      	ldr	r3, [r3, #28]
 8005f30:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005f34:	431a      	orrs	r2, r3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6a1b      	ldr	r3, [r3, #32]
 8005f3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f3e:	ea42 0103 	orr.w	r1, r2, r3
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f46:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	430a      	orrs	r2, r1
 8005f50:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	699b      	ldr	r3, [r3, #24]
 8005f56:	0c1b      	lsrs	r3, r3, #16
 8005f58:	f003 0204 	and.w	r2, r3, #4
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f60:	f003 0310 	and.w	r3, r3, #16
 8005f64:	431a      	orrs	r2, r3
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f6a:	f003 0308 	and.w	r3, r3, #8
 8005f6e:	431a      	orrs	r2, r3
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	68db      	ldr	r3, [r3, #12]
 8005f74:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005f78:	ea42 0103 	orr.w	r1, r2, r3
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	430a      	orrs	r2, r1
 8005f88:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	69da      	ldr	r2, [r3, #28]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f98:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3710      	adds	r7, #16
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}
	...

08005fb4 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b086      	sub	sp, #24
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	60f8      	str	r0, [r7, #12]
 8005fbc:	60b9      	str	r1, [r7, #8]
 8005fbe:	4613      	mov	r3, r2
 8005fc0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d110      	bne.n	8005ff0 <HAL_SPI_Receive_DMA+0x3c>
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fd6:	d10b      	bne.n	8005ff0 <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2204      	movs	r2, #4
 8005fdc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8005fe0:	88fb      	ldrh	r3, [r7, #6]
 8005fe2:	68ba      	ldr	r2, [r7, #8]
 8005fe4:	68b9      	ldr	r1, [r7, #8]
 8005fe6:	68f8      	ldr	r0, [r7, #12]
 8005fe8:	f000 f908 	bl	80061fc <HAL_SPI_TransmitReceive_DMA>
 8005fec:	4603      	mov	r3, r0
 8005fee:	e0fb      	b.n	80061e8 <HAL_SPI_Receive_DMA+0x234>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d101      	bne.n	8005ffe <HAL_SPI_Receive_DMA+0x4a>
 8005ffa:	2302      	movs	r3, #2
 8005ffc:	e0f4      	b.n	80061e8 <HAL_SPI_Receive_DMA+0x234>
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2201      	movs	r2, #1
 8006002:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800600c:	b2db      	uxtb	r3, r3
 800600e:	2b01      	cmp	r3, #1
 8006010:	d002      	beq.n	8006018 <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 8006012:	2302      	movs	r3, #2
 8006014:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006016:	e0e2      	b.n	80061de <HAL_SPI_Receive_DMA+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d002      	beq.n	8006024 <HAL_SPI_Receive_DMA+0x70>
 800601e:	88fb      	ldrh	r3, [r7, #6]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d102      	bne.n	800602a <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006028:	e0d9      	b.n	80061de <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2204      	movs	r2, #4
 800602e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2200      	movs	r2, #0
 8006036:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	68ba      	ldr	r2, [r7, #8]
 800603c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	88fa      	ldrh	r2, [r7, #6]
 8006042:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	88fa      	ldrh	r2, [r7, #6]
 800604a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2200      	movs	r2, #0
 8006052:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2200      	movs	r2, #0
 8006058:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->TxXferSize  = 0U;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2200      	movs	r2, #0
 800605e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2200      	movs	r2, #0
 8006064:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800606e:	d10f      	bne.n	8006090 <HAL_SPI_Receive_DMA+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800607e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800608e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	685a      	ldr	r2, [r3, #4]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800609e:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	68db      	ldr	r3, [r3, #12]
 80060a4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80060a8:	d908      	bls.n	80060bc <HAL_SPI_Receive_DMA+0x108>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	685a      	ldr	r2, [r3, #4]
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80060b8:	605a      	str	r2, [r3, #4]
 80060ba:	e042      	b.n	8006142 <HAL_SPI_Receive_DMA+0x18e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	685a      	ldr	r2, [r3, #4]
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80060ca:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060d0:	699b      	ldr	r3, [r3, #24]
 80060d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060d6:	d134      	bne.n	8006142 <HAL_SPI_Receive_DMA+0x18e>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	685a      	ldr	r2, [r3, #4]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80060e6:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80060ee:	b29b      	uxth	r3, r3
 80060f0:	f003 0301 	and.w	r3, r3, #1
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d111      	bne.n	800611c <HAL_SPI_Receive_DMA+0x168>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	685a      	ldr	r2, [r3, #4]
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006106:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800610e:	b29b      	uxth	r3, r3
 8006110:	085b      	lsrs	r3, r3, #1
 8006112:	b29a      	uxth	r2, r3
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800611a:	e012      	b.n	8006142 <HAL_SPI_Receive_DMA+0x18e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	685a      	ldr	r2, [r3, #4]
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800612a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006132:	b29b      	uxth	r3, r3
 8006134:	085b      	lsrs	r3, r3, #1
 8006136:	b29b      	uxth	r3, r3
 8006138:	3301      	adds	r3, #1
 800613a:	b29a      	uxth	r2, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006146:	4a2a      	ldr	r2, [pc, #168]	; (80061f0 <HAL_SPI_Receive_DMA+0x23c>)
 8006148:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800614e:	4a29      	ldr	r2, [pc, #164]	; (80061f4 <HAL_SPI_Receive_DMA+0x240>)
 8006150:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006156:	4a28      	ldr	r2, [pc, #160]	; (80061f8 <HAL_SPI_Receive_DMA+0x244>)
 8006158:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800615e:	2200      	movs	r2, #0
 8006160:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	330c      	adds	r3, #12
 800616c:	4619      	mov	r1, r3
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006172:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800617a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800617c:	f7fc f898 	bl	80022b0 <HAL_DMA_Start_IT>
 8006180:	4603      	mov	r3, r0
 8006182:	2b00      	cmp	r3, #0
 8006184:	d00c      	beq.n	80061a0 <HAL_SPI_Receive_DMA+0x1ec>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800618a:	f043 0210 	orr.w	r2, r3, #16
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	2201      	movs	r2, #1
 800619a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800619e:	e01e      	b.n	80061de <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061aa:	2b40      	cmp	r3, #64	; 0x40
 80061ac:	d007      	beq.n	80061be <HAL_SPI_Receive_DMA+0x20a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80061bc:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	685a      	ldr	r2, [r3, #4]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f042 0220 	orr.w	r2, r2, #32
 80061cc:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	685a      	ldr	r2, [r3, #4]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f042 0201 	orr.w	r2, r2, #1
 80061dc:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2200      	movs	r2, #0
 80061e2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80061e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3718      	adds	r7, #24
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}
 80061f0:	0800671f 	.word	0x0800671f
 80061f4:	080065e3 	.word	0x080065e3
 80061f8:	08006757 	.word	0x08006757

080061fc <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b086      	sub	sp, #24
 8006200:	af00      	add	r7, sp, #0
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	607a      	str	r2, [r7, #4]
 8006208:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800620a:	2300      	movs	r3, #0
 800620c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006214:	2b01      	cmp	r3, #1
 8006216:	d101      	bne.n	800621c <HAL_SPI_TransmitReceive_DMA+0x20>
 8006218:	2302      	movs	r3, #2
 800621a:	e16c      	b.n	80064f6 <HAL_SPI_TransmitReceive_DMA+0x2fa>
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800622a:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8006232:	7dbb      	ldrb	r3, [r7, #22]
 8006234:	2b01      	cmp	r3, #1
 8006236:	d00d      	beq.n	8006254 <HAL_SPI_TransmitReceive_DMA+0x58>
 8006238:	693b      	ldr	r3, [r7, #16]
 800623a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800623e:	d106      	bne.n	800624e <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d102      	bne.n	800624e <HAL_SPI_TransmitReceive_DMA+0x52>
 8006248:	7dbb      	ldrb	r3, [r7, #22]
 800624a:	2b04      	cmp	r3, #4
 800624c:	d002      	beq.n	8006254 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800624e:	2302      	movs	r3, #2
 8006250:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006252:	e14b      	b.n	80064ec <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d005      	beq.n	8006266 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d002      	beq.n	8006266 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8006260:	887b      	ldrh	r3, [r7, #2]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d102      	bne.n	800626c <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	75fb      	strb	r3, [r7, #23]
    goto error;
 800626a:	e13f      	b.n	80064ec <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006272:	b2db      	uxtb	r3, r3
 8006274:	2b04      	cmp	r3, #4
 8006276:	d003      	beq.n	8006280 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2205      	movs	r2, #5
 800627c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2200      	movs	r2, #0
 8006284:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	68ba      	ldr	r2, [r7, #8]
 800628a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	887a      	ldrh	r2, [r7, #2]
 8006290:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	887a      	ldrh	r2, [r7, #2]
 8006296:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	687a      	ldr	r2, [r7, #4]
 800629c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	887a      	ldrh	r2, [r7, #2]
 80062a2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	887a      	ldrh	r2, [r7, #2]
 80062aa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	2200      	movs	r2, #0
 80062b2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2200      	movs	r2, #0
 80062b8:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	685a      	ldr	r2, [r3, #4]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 80062c8:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	68db      	ldr	r3, [r3, #12]
 80062ce:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80062d2:	d908      	bls.n	80062e6 <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	685a      	ldr	r2, [r3, #4]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80062e2:	605a      	str	r2, [r3, #4]
 80062e4:	e06f      	b.n	80063c6 <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	685a      	ldr	r2, [r3, #4]
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80062f4:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062fa:	699b      	ldr	r3, [r3, #24]
 80062fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006300:	d126      	bne.n	8006350 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006306:	f003 0301 	and.w	r3, r3, #1
 800630a:	2b00      	cmp	r3, #0
 800630c:	d10f      	bne.n	800632e <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	685a      	ldr	r2, [r3, #4]
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800631c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006322:	b29b      	uxth	r3, r3
 8006324:	085b      	lsrs	r3, r3, #1
 8006326:	b29a      	uxth	r2, r3
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800632c:	e010      	b.n	8006350 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	685a      	ldr	r2, [r3, #4]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800633c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006342:	b29b      	uxth	r3, r3
 8006344:	085b      	lsrs	r3, r3, #1
 8006346:	b29b      	uxth	r3, r3
 8006348:	3301      	adds	r3, #1
 800634a:	b29a      	uxth	r2, r3
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006354:	699b      	ldr	r3, [r3, #24]
 8006356:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800635a:	d134      	bne.n	80063c6 <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	685a      	ldr	r2, [r3, #4]
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800636a:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006372:	b29b      	uxth	r3, r3
 8006374:	f003 0301 	and.w	r3, r3, #1
 8006378:	2b00      	cmp	r3, #0
 800637a:	d111      	bne.n	80063a0 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	685a      	ldr	r2, [r3, #4]
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800638a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006392:	b29b      	uxth	r3, r3
 8006394:	085b      	lsrs	r3, r3, #1
 8006396:	b29a      	uxth	r2, r3
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800639e:	e012      	b.n	80063c6 <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	685a      	ldr	r2, [r3, #4]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80063ae:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80063b6:	b29b      	uxth	r3, r3
 80063b8:	085b      	lsrs	r3, r3, #1
 80063ba:	b29b      	uxth	r3, r3
 80063bc:	3301      	adds	r3, #1
 80063be:	b29a      	uxth	r2, r3
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80063cc:	b2db      	uxtb	r3, r3
 80063ce:	2b04      	cmp	r3, #4
 80063d0:	d108      	bne.n	80063e4 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063d6:	4a4a      	ldr	r2, [pc, #296]	; (8006500 <HAL_SPI_TransmitReceive_DMA+0x304>)
 80063d8:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063de:	4a49      	ldr	r2, [pc, #292]	; (8006504 <HAL_SPI_TransmitReceive_DMA+0x308>)
 80063e0:	63da      	str	r2, [r3, #60]	; 0x3c
 80063e2:	e007      	b.n	80063f4 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063e8:	4a47      	ldr	r2, [pc, #284]	; (8006508 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 80063ea:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063f0:	4a46      	ldr	r2, [pc, #280]	; (800650c <HAL_SPI_TransmitReceive_DMA+0x310>)
 80063f2:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063f8:	4a45      	ldr	r2, [pc, #276]	; (8006510 <HAL_SPI_TransmitReceive_DMA+0x314>)
 80063fa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006400:	2200      	movs	r2, #0
 8006402:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	330c      	adds	r3, #12
 800640e:	4619      	mov	r1, r3
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006414:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800641c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800641e:	f7fb ff47 	bl	80022b0 <HAL_DMA_Start_IT>
 8006422:	4603      	mov	r3, r0
 8006424:	2b00      	cmp	r3, #0
 8006426:	d00c      	beq.n	8006442 <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800642c:	f043 0210 	orr.w	r2, r3, #16
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8006440:	e054      	b.n	80064ec <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	685a      	ldr	r2, [r3, #4]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f042 0201 	orr.w	r2, r2, #1
 8006450:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006456:	2200      	movs	r2, #0
 8006458:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800645e:	2200      	movs	r2, #0
 8006460:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006466:	2200      	movs	r2, #0
 8006468:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800646e:	2200      	movs	r2, #0
 8006470:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800647a:	4619      	mov	r1, r3
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	330c      	adds	r3, #12
 8006482:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006488:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800648a:	f7fb ff11 	bl	80022b0 <HAL_DMA_Start_IT>
 800648e:	4603      	mov	r3, r0
 8006490:	2b00      	cmp	r3, #0
 8006492:	d00c      	beq.n	80064ae <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006498:	f043 0210 	orr.w	r2, r3, #16
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 80064a0:	2301      	movs	r3, #1
 80064a2:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2201      	movs	r2, #1
 80064a8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 80064ac:	e01e      	b.n	80064ec <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064b8:	2b40      	cmp	r3, #64	; 0x40
 80064ba:	d007      	beq.n	80064cc <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	681a      	ldr	r2, [r3, #0]
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80064ca:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	685a      	ldr	r2, [r3, #4]
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f042 0220 	orr.w	r2, r2, #32
 80064da:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	685a      	ldr	r2, [r3, #4]
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f042 0202 	orr.w	r2, r2, #2
 80064ea:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	2200      	movs	r2, #0
 80064f0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80064f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3718      	adds	r7, #24
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}
 80064fe:	bf00      	nop
 8006500:	0800671f 	.word	0x0800671f
 8006504:	080065e3 	.word	0x080065e3
 8006508:	0800673b 	.word	0x0800673b
 800650c:	0800668d 	.word	0x0800668d
 8006510:	08006757 	.word	0x08006757

08006514 <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b084      	sub	sp, #16
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800651c:	2300      	movs	r3, #0
 800651e:	73fb      	strb	r3, [r7, #15]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006524:	2b00      	cmp	r3, #0
 8006526:	d00f      	beq.n	8006548 <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800652c:	4618      	mov	r0, r3
 800652e:	f7fb ff1f 	bl	8002370 <HAL_DMA_Abort>
 8006532:	4603      	mov	r3, r0
 8006534:	2b00      	cmp	r3, #0
 8006536:	d007      	beq.n	8006548 <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800653c:	f043 0210 	orr.w	r2, r3, #16
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800654c:	2b00      	cmp	r3, #0
 800654e:	d00f      	beq.n	8006570 <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006554:	4618      	mov	r0, r3
 8006556:	f7fb ff0b 	bl	8002370 <HAL_DMA_Abort>
 800655a:	4603      	mov	r3, r0
 800655c:	2b00      	cmp	r3, #0
 800655e:	d007      	beq.n	8006570 <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006564:	f043 0210 	orr.w	r2, r3, #16
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	685a      	ldr	r2, [r3, #4]
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f022 0203 	bic.w	r2, r2, #3
 800657e:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  return errorcode;
 8006588:	7bfb      	ldrb	r3, [r7, #15]
}
 800658a:	4618      	mov	r0, r3
 800658c:	3710      	adds	r7, #16
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}

08006592 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006592:	b480      	push	{r7}
 8006594:	b083      	sub	sp, #12
 8006596:	af00      	add	r7, sp, #0
 8006598:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800659a:	bf00      	nop
 800659c:	370c      	adds	r7, #12
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr

080065a6 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80065a6:	b480      	push	{r7}
 80065a8:	b083      	sub	sp, #12
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80065ae:	bf00      	nop
 80065b0:	370c      	adds	r7, #12
 80065b2:	46bd      	mov	sp, r7
 80065b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b8:	4770      	bx	lr

080065ba <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80065ba:	b480      	push	{r7}
 80065bc:	b083      	sub	sp, #12
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80065c2:	bf00      	nop
 80065c4:	370c      	adds	r7, #12
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr

080065ce <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80065ce:	b480      	push	{r7}
 80065d0:	b083      	sub	sp, #12
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80065d6:	bf00      	nop
 80065d8:	370c      	adds	r7, #12
 80065da:	46bd      	mov	sp, r7
 80065dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e0:	4770      	bx	lr

080065e2 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80065e2:	b580      	push	{r7, lr}
 80065e4:	b084      	sub	sp, #16
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ee:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80065f0:	f7fb fa4c 	bl	8001a8c <HAL_GetTick>
 80065f4:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006600:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006604:	d03c      	beq.n	8006680 <SPI_DMAReceiveCplt+0x9e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	685a      	ldr	r2, [r3, #4]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f022 0220 	bic.w	r2, r2, #32
 8006614:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d10d      	bne.n	800663a <SPI_DMAReceiveCplt+0x58>
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006626:	d108      	bne.n	800663a <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	685a      	ldr	r2, [r3, #4]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f022 0203 	bic.w	r2, r2, #3
 8006636:	605a      	str	r2, [r3, #4]
 8006638:	e007      	b.n	800664a <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	685a      	ldr	r2, [r3, #4]
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f022 0201 	bic.w	r2, r2, #1
 8006648:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800664a:	68ba      	ldr	r2, [r7, #8]
 800664c:	2164      	movs	r1, #100	; 0x64
 800664e:	68f8      	ldr	r0, [r7, #12]
 8006650:	f000 f9c0 	bl	80069d4 <SPI_EndRxTransaction>
 8006654:	4603      	mov	r3, r0
 8006656:	2b00      	cmp	r3, #0
 8006658:	d002      	beq.n	8006660 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2220      	movs	r2, #32
 800665e:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2200      	movs	r2, #0
 8006664:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2201      	movs	r2, #1
 800666c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006674:	2b00      	cmp	r3, #0
 8006676:	d003      	beq.n	8006680 <SPI_DMAReceiveCplt+0x9e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006678:	68f8      	ldr	r0, [r7, #12]
 800667a:	f7ff ffa8 	bl	80065ce <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800667e:	e002      	b.n	8006686 <SPI_DMAReceiveCplt+0xa4>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006680:	68f8      	ldr	r0, [r7, #12]
 8006682:	f004 fd1d 	bl	800b0c0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006686:	3710      	adds	r7, #16
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}

0800668c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b084      	sub	sp, #16
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006698:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800669a:	f7fb f9f7 	bl	8001a8c <HAL_GetTick>
 800669e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066ae:	d030      	beq.n	8006712 <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	685a      	ldr	r2, [r3, #4]
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f022 0220 	bic.w	r2, r2, #32
 80066be:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80066c0:	68ba      	ldr	r2, [r7, #8]
 80066c2:	2164      	movs	r1, #100	; 0x64
 80066c4:	68f8      	ldr	r0, [r7, #12]
 80066c6:	f000 fa01 	bl	8006acc <SPI_EndRxTxTransaction>
 80066ca:	4603      	mov	r3, r0
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d005      	beq.n	80066dc <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066d4:	f043 0220 	orr.w	r2, r3, #32
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	685a      	ldr	r2, [r3, #4]
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f022 0203 	bic.w	r2, r2, #3
 80066ea:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2200      	movs	r2, #0
 80066f0:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2200      	movs	r2, #0
 80066f6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2201      	movs	r2, #1
 80066fe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006706:	2b00      	cmp	r3, #0
 8006708:	d003      	beq.n	8006712 <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800670a:	68f8      	ldr	r0, [r7, #12]
 800670c:	f7ff ff5f 	bl	80065ce <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006710:	e002      	b.n	8006718 <SPI_DMATransmitReceiveCplt+0x8c>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006712:	68f8      	ldr	r0, [r7, #12]
 8006714:	f7ff ff3d 	bl	8006592 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006718:	3710      	adds	r7, #16
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}

0800671e <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800671e:	b580      	push	{r7, lr}
 8006720:	b084      	sub	sp, #16
 8006722:	af00      	add	r7, sp, #0
 8006724:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800672a:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800672c:	68f8      	ldr	r0, [r7, #12]
 800672e:	f7ff ff3a 	bl	80065a6 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006732:	bf00      	nop
 8006734:	3710      	adds	r7, #16
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}

0800673a <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800673a:	b580      	push	{r7, lr}
 800673c:	b084      	sub	sp, #16
 800673e:	af00      	add	r7, sp, #0
 8006740:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006746:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8006748:	68f8      	ldr	r0, [r7, #12]
 800674a:	f7ff ff36 	bl	80065ba <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800674e:	bf00      	nop
 8006750:	3710      	adds	r7, #16
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}

08006756 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006756:	b580      	push	{r7, lr}
 8006758:	b084      	sub	sp, #16
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006762:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	685a      	ldr	r2, [r3, #4]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f022 0203 	bic.w	r2, r2, #3
 8006772:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006778:	f043 0210 	orr.w	r2, r3, #16
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2201      	movs	r2, #1
 8006784:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006788:	68f8      	ldr	r0, [r7, #12]
 800678a:	f7ff ff20 	bl	80065ce <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800678e:	bf00      	nop
 8006790:	3710      	adds	r7, #16
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
	...

08006798 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b088      	sub	sp, #32
 800679c:	af00      	add	r7, sp, #0
 800679e:	60f8      	str	r0, [r7, #12]
 80067a0:	60b9      	str	r1, [r7, #8]
 80067a2:	603b      	str	r3, [r7, #0]
 80067a4:	4613      	mov	r3, r2
 80067a6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80067a8:	f7fb f970 	bl	8001a8c <HAL_GetTick>
 80067ac:	4602      	mov	r2, r0
 80067ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067b0:	1a9b      	subs	r3, r3, r2
 80067b2:	683a      	ldr	r2, [r7, #0]
 80067b4:	4413      	add	r3, r2
 80067b6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80067b8:	f7fb f968 	bl	8001a8c <HAL_GetTick>
 80067bc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80067be:	4b39      	ldr	r3, [pc, #228]	; (80068a4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	015b      	lsls	r3, r3, #5
 80067c4:	0d1b      	lsrs	r3, r3, #20
 80067c6:	69fa      	ldr	r2, [r7, #28]
 80067c8:	fb02 f303 	mul.w	r3, r2, r3
 80067cc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80067ce:	e054      	b.n	800687a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067d6:	d050      	beq.n	800687a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80067d8:	f7fb f958 	bl	8001a8c <HAL_GetTick>
 80067dc:	4602      	mov	r2, r0
 80067de:	69bb      	ldr	r3, [r7, #24]
 80067e0:	1ad3      	subs	r3, r2, r3
 80067e2:	69fa      	ldr	r2, [r7, #28]
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d902      	bls.n	80067ee <SPI_WaitFlagStateUntilTimeout+0x56>
 80067e8:	69fb      	ldr	r3, [r7, #28]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d13d      	bne.n	800686a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	685a      	ldr	r2, [r3, #4]
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80067fc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006806:	d111      	bne.n	800682c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	689b      	ldr	r3, [r3, #8]
 800680c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006810:	d004      	beq.n	800681c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	689b      	ldr	r3, [r3, #8]
 8006816:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800681a:	d107      	bne.n	800682c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	681a      	ldr	r2, [r3, #0]
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800682a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006830:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006834:	d10f      	bne.n	8006856 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	681a      	ldr	r2, [r3, #0]
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006844:	601a      	str	r2, [r3, #0]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006854:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	2201      	movs	r2, #1
 800685a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2200      	movs	r2, #0
 8006862:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006866:	2303      	movs	r3, #3
 8006868:	e017      	b.n	800689a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d101      	bne.n	8006874 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006870:	2300      	movs	r3, #0
 8006872:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	3b01      	subs	r3, #1
 8006878:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	689a      	ldr	r2, [r3, #8]
 8006880:	68bb      	ldr	r3, [r7, #8]
 8006882:	4013      	ands	r3, r2
 8006884:	68ba      	ldr	r2, [r7, #8]
 8006886:	429a      	cmp	r2, r3
 8006888:	bf0c      	ite	eq
 800688a:	2301      	moveq	r3, #1
 800688c:	2300      	movne	r3, #0
 800688e:	b2db      	uxtb	r3, r3
 8006890:	461a      	mov	r2, r3
 8006892:	79fb      	ldrb	r3, [r7, #7]
 8006894:	429a      	cmp	r2, r3
 8006896:	d19b      	bne.n	80067d0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006898:	2300      	movs	r3, #0
}
 800689a:	4618      	mov	r0, r3
 800689c:	3720      	adds	r7, #32
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}
 80068a2:	bf00      	nop
 80068a4:	20000000 	.word	0x20000000

080068a8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b08a      	sub	sp, #40	; 0x28
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	60f8      	str	r0, [r7, #12]
 80068b0:	60b9      	str	r1, [r7, #8]
 80068b2:	607a      	str	r2, [r7, #4]
 80068b4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80068b6:	2300      	movs	r3, #0
 80068b8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80068ba:	f7fb f8e7 	bl	8001a8c <HAL_GetTick>
 80068be:	4602      	mov	r2, r0
 80068c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068c2:	1a9b      	subs	r3, r3, r2
 80068c4:	683a      	ldr	r2, [r7, #0]
 80068c6:	4413      	add	r3, r2
 80068c8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80068ca:	f7fb f8df 	bl	8001a8c <HAL_GetTick>
 80068ce:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	330c      	adds	r3, #12
 80068d6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80068d8:	4b3d      	ldr	r3, [pc, #244]	; (80069d0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80068da:	681a      	ldr	r2, [r3, #0]
 80068dc:	4613      	mov	r3, r2
 80068de:	009b      	lsls	r3, r3, #2
 80068e0:	4413      	add	r3, r2
 80068e2:	00da      	lsls	r2, r3, #3
 80068e4:	1ad3      	subs	r3, r2, r3
 80068e6:	0d1b      	lsrs	r3, r3, #20
 80068e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068ea:	fb02 f303 	mul.w	r3, r2, r3
 80068ee:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80068f0:	e060      	b.n	80069b4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80068f8:	d107      	bne.n	800690a <SPI_WaitFifoStateUntilTimeout+0x62>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d104      	bne.n	800690a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006900:	69fb      	ldr	r3, [r7, #28]
 8006902:	781b      	ldrb	r3, [r3, #0]
 8006904:	b2db      	uxtb	r3, r3
 8006906:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006908:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006910:	d050      	beq.n	80069b4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006912:	f7fb f8bb 	bl	8001a8c <HAL_GetTick>
 8006916:	4602      	mov	r2, r0
 8006918:	6a3b      	ldr	r3, [r7, #32]
 800691a:	1ad3      	subs	r3, r2, r3
 800691c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800691e:	429a      	cmp	r2, r3
 8006920:	d902      	bls.n	8006928 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006924:	2b00      	cmp	r3, #0
 8006926:	d13d      	bne.n	80069a4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	685a      	ldr	r2, [r3, #4]
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006936:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006940:	d111      	bne.n	8006966 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	689b      	ldr	r3, [r3, #8]
 8006946:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800694a:	d004      	beq.n	8006956 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	689b      	ldr	r3, [r3, #8]
 8006950:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006954:	d107      	bne.n	8006966 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	681a      	ldr	r2, [r3, #0]
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006964:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800696a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800696e:	d10f      	bne.n	8006990 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	681a      	ldr	r2, [r3, #0]
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800697e:	601a      	str	r2, [r3, #0]
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800698e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2201      	movs	r2, #1
 8006994:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2200      	movs	r2, #0
 800699c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80069a0:	2303      	movs	r3, #3
 80069a2:	e010      	b.n	80069c6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80069a4:	69bb      	ldr	r3, [r7, #24]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d101      	bne.n	80069ae <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80069aa:	2300      	movs	r3, #0
 80069ac:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80069ae:	69bb      	ldr	r3, [r7, #24]
 80069b0:	3b01      	subs	r3, #1
 80069b2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	689a      	ldr	r2, [r3, #8]
 80069ba:	68bb      	ldr	r3, [r7, #8]
 80069bc:	4013      	ands	r3, r2
 80069be:	687a      	ldr	r2, [r7, #4]
 80069c0:	429a      	cmp	r2, r3
 80069c2:	d196      	bne.n	80068f2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80069c4:	2300      	movs	r3, #0
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3728      	adds	r7, #40	; 0x28
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}
 80069ce:	bf00      	nop
 80069d0:	20000000 	.word	0x20000000

080069d4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b088      	sub	sp, #32
 80069d8:	af02      	add	r7, sp, #8
 80069da:	60f8      	str	r0, [r7, #12]
 80069dc:	60b9      	str	r1, [r7, #8]
 80069de:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80069e8:	d111      	bne.n	8006a0e <SPI_EndRxTransaction+0x3a>
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	689b      	ldr	r3, [r3, #8]
 80069ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069f2:	d004      	beq.n	80069fe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069fc:	d107      	bne.n	8006a0e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	681a      	ldr	r2, [r3, #0]
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a0c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a16:	d112      	bne.n	8006a3e <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	9300      	str	r3, [sp, #0]
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	2180      	movs	r1, #128	; 0x80
 8006a22:	68f8      	ldr	r0, [r7, #12]
 8006a24:	f7ff feb8 	bl	8006798 <SPI_WaitFlagStateUntilTimeout>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d021      	beq.n	8006a72 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a32:	f043 0220 	orr.w	r2, r3, #32
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006a3a:	2303      	movs	r3, #3
 8006a3c:	e03d      	b.n	8006aba <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in s */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006a3e:	4b21      	ldr	r3, [pc, #132]	; (8006ac4 <SPI_EndRxTransaction+0xf0>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	4a21      	ldr	r2, [pc, #132]	; (8006ac8 <SPI_EndRxTransaction+0xf4>)
 8006a44:	fba2 2303 	umull	r2, r3, r2, r3
 8006a48:	0d5b      	lsrs	r3, r3, #21
 8006a4a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006a4e:	fb02 f303 	mul.w	r3, r2, r3
 8006a52:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d00a      	beq.n	8006a70 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	3b01      	subs	r3, #1
 8006a5e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	689b      	ldr	r3, [r3, #8]
 8006a66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a6a:	2b80      	cmp	r3, #128	; 0x80
 8006a6c:	d0f2      	beq.n	8006a54 <SPI_EndRxTransaction+0x80>
 8006a6e:	e000      	b.n	8006a72 <SPI_EndRxTransaction+0x9e>
        break;
 8006a70:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a7a:	d11d      	bne.n	8006ab8 <SPI_EndRxTransaction+0xe4>
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a84:	d004      	beq.n	8006a90 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a8e:	d113      	bne.n	8006ab8 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	9300      	str	r3, [sp, #0]
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	2200      	movs	r2, #0
 8006a98:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006a9c:	68f8      	ldr	r0, [r7, #12]
 8006a9e:	f7ff ff03 	bl	80068a8 <SPI_WaitFifoStateUntilTimeout>
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d007      	beq.n	8006ab8 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006aac:	f043 0220 	orr.w	r2, r3, #32
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006ab4:	2303      	movs	r3, #3
 8006ab6:	e000      	b.n	8006aba <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8006ab8:	2300      	movs	r3, #0
}
 8006aba:	4618      	mov	r0, r3
 8006abc:	3718      	adds	r7, #24
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}
 8006ac2:	bf00      	nop
 8006ac4:	20000000 	.word	0x20000000
 8006ac8:	165e9f81 	.word	0x165e9f81

08006acc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b088      	sub	sp, #32
 8006ad0:	af02      	add	r7, sp, #8
 8006ad2:	60f8      	str	r0, [r7, #12]
 8006ad4:	60b9      	str	r1, [r7, #8]
 8006ad6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	9300      	str	r3, [sp, #0]
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006ae4:	68f8      	ldr	r0, [r7, #12]
 8006ae6:	f7ff fedf 	bl	80068a8 <SPI_WaitFifoStateUntilTimeout>
 8006aea:	4603      	mov	r3, r0
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d007      	beq.n	8006b00 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006af4:	f043 0220 	orr.w	r2, r3, #32
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006afc:	2303      	movs	r3, #3
 8006afe:	e046      	b.n	8006b8e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006b00:	4b25      	ldr	r3, [pc, #148]	; (8006b98 <SPI_EndRxTxTransaction+0xcc>)
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4a25      	ldr	r2, [pc, #148]	; (8006b9c <SPI_EndRxTxTransaction+0xd0>)
 8006b06:	fba2 2303 	umull	r2, r3, r2, r3
 8006b0a:	0d5b      	lsrs	r3, r3, #21
 8006b0c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006b10:	fb02 f303 	mul.w	r3, r2, r3
 8006b14:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b1e:	d112      	bne.n	8006b46 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	9300      	str	r3, [sp, #0]
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	2200      	movs	r2, #0
 8006b28:	2180      	movs	r1, #128	; 0x80
 8006b2a:	68f8      	ldr	r0, [r7, #12]
 8006b2c:	f7ff fe34 	bl	8006798 <SPI_WaitFlagStateUntilTimeout>
 8006b30:	4603      	mov	r3, r0
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d016      	beq.n	8006b64 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b3a:	f043 0220 	orr.w	r2, r3, #32
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006b42:	2303      	movs	r3, #3
 8006b44:	e023      	b.n	8006b8e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d00a      	beq.n	8006b62 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	3b01      	subs	r3, #1
 8006b50:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	689b      	ldr	r3, [r3, #8]
 8006b58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b5c:	2b80      	cmp	r3, #128	; 0x80
 8006b5e:	d0f2      	beq.n	8006b46 <SPI_EndRxTxTransaction+0x7a>
 8006b60:	e000      	b.n	8006b64 <SPI_EndRxTxTransaction+0x98>
        break;
 8006b62:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	9300      	str	r3, [sp, #0]
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006b70:	68f8      	ldr	r0, [r7, #12]
 8006b72:	f7ff fe99 	bl	80068a8 <SPI_WaitFifoStateUntilTimeout>
 8006b76:	4603      	mov	r3, r0
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d007      	beq.n	8006b8c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b80:	f043 0220 	orr.w	r2, r3, #32
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006b88:	2303      	movs	r3, #3
 8006b8a:	e000      	b.n	8006b8e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8006b8c:	2300      	movs	r3, #0
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	3718      	adds	r7, #24
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}
 8006b96:	bf00      	nop
 8006b98:	20000000 	.word	0x20000000
 8006b9c:	165e9f81 	.word	0x165e9f81

08006ba0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b082      	sub	sp, #8
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d101      	bne.n	8006bb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e049      	b.n	8006c46 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d106      	bne.n	8006bcc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f7fa fd00 	bl	80015cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2202      	movs	r2, #2
 8006bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	3304      	adds	r3, #4
 8006bdc:	4619      	mov	r1, r3
 8006bde:	4610      	mov	r0, r2
 8006be0:	f000 ffbe 	bl	8007b60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2201      	movs	r2, #1
 8006be8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2201      	movs	r2, #1
 8006c00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2201      	movs	r2, #1
 8006c08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2201      	movs	r2, #1
 8006c18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2201      	movs	r2, #1
 8006c28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2201      	movs	r2, #1
 8006c38:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2201      	movs	r2, #1
 8006c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c44:	2300      	movs	r3, #0
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3708      	adds	r7, #8
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bd80      	pop	{r7, pc}
	...

08006c50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b085      	sub	sp, #20
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c5e:	b2db      	uxtb	r3, r3
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d001      	beq.n	8006c68 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006c64:	2301      	movs	r3, #1
 8006c66:	e054      	b.n	8006d12 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2202      	movs	r2, #2
 8006c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	68da      	ldr	r2, [r3, #12]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f042 0201 	orr.w	r2, r2, #1
 8006c7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a26      	ldr	r2, [pc, #152]	; (8006d20 <HAL_TIM_Base_Start_IT+0xd0>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d022      	beq.n	8006cd0 <HAL_TIM_Base_Start_IT+0x80>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c92:	d01d      	beq.n	8006cd0 <HAL_TIM_Base_Start_IT+0x80>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a22      	ldr	r2, [pc, #136]	; (8006d24 <HAL_TIM_Base_Start_IT+0xd4>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d018      	beq.n	8006cd0 <HAL_TIM_Base_Start_IT+0x80>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a21      	ldr	r2, [pc, #132]	; (8006d28 <HAL_TIM_Base_Start_IT+0xd8>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d013      	beq.n	8006cd0 <HAL_TIM_Base_Start_IT+0x80>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a1f      	ldr	r2, [pc, #124]	; (8006d2c <HAL_TIM_Base_Start_IT+0xdc>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d00e      	beq.n	8006cd0 <HAL_TIM_Base_Start_IT+0x80>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a1e      	ldr	r2, [pc, #120]	; (8006d30 <HAL_TIM_Base_Start_IT+0xe0>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d009      	beq.n	8006cd0 <HAL_TIM_Base_Start_IT+0x80>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4a1c      	ldr	r2, [pc, #112]	; (8006d34 <HAL_TIM_Base_Start_IT+0xe4>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d004      	beq.n	8006cd0 <HAL_TIM_Base_Start_IT+0x80>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a1b      	ldr	r2, [pc, #108]	; (8006d38 <HAL_TIM_Base_Start_IT+0xe8>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d115      	bne.n	8006cfc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	689a      	ldr	r2, [r3, #8]
 8006cd6:	4b19      	ldr	r3, [pc, #100]	; (8006d3c <HAL_TIM_Base_Start_IT+0xec>)
 8006cd8:	4013      	ands	r3, r2
 8006cda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2b06      	cmp	r3, #6
 8006ce0:	d015      	beq.n	8006d0e <HAL_TIM_Base_Start_IT+0xbe>
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ce8:	d011      	beq.n	8006d0e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	681a      	ldr	r2, [r3, #0]
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f042 0201 	orr.w	r2, r2, #1
 8006cf8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cfa:	e008      	b.n	8006d0e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	681a      	ldr	r2, [r3, #0]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f042 0201 	orr.w	r2, r2, #1
 8006d0a:	601a      	str	r2, [r3, #0]
 8006d0c:	e000      	b.n	8006d10 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d0e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006d10:	2300      	movs	r3, #0
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3714      	adds	r7, #20
 8006d16:	46bd      	mov	sp, r7
 8006d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1c:	4770      	bx	lr
 8006d1e:	bf00      	nop
 8006d20:	40010000 	.word	0x40010000
 8006d24:	40000400 	.word	0x40000400
 8006d28:	40000800 	.word	0x40000800
 8006d2c:	40000c00 	.word	0x40000c00
 8006d30:	40010400 	.word	0x40010400
 8006d34:	40014000 	.word	0x40014000
 8006d38:	40001800 	.word	0x40001800
 8006d3c:	00010007 	.word	0x00010007

08006d40 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b082      	sub	sp, #8
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d101      	bne.n	8006d52 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	e049      	b.n	8006de6 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d58:	b2db      	uxtb	r3, r3
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d106      	bne.n	8006d6c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2200      	movs	r2, #0
 8006d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f000 f841 	bl	8006dee <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2202      	movs	r2, #2
 8006d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681a      	ldr	r2, [r3, #0]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	3304      	adds	r3, #4
 8006d7c:	4619      	mov	r1, r3
 8006d7e:	4610      	mov	r0, r2
 8006d80:	f000 feee 	bl	8007b60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2201      	movs	r2, #1
 8006d88:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2201      	movs	r2, #1
 8006d90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2201      	movs	r2, #1
 8006d98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2201      	movs	r2, #1
 8006da0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2201      	movs	r2, #1
 8006da8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2201      	movs	r2, #1
 8006db0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2201      	movs	r2, #1
 8006db8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2201      	movs	r2, #1
 8006dd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2201      	movs	r2, #1
 8006de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006de4:	2300      	movs	r3, #0
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3708      	adds	r7, #8
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd80      	pop	{r7, pc}

08006dee <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006dee:	b480      	push	{r7}
 8006df0:	b083      	sub	sp, #12
 8006df2:	af00      	add	r7, sp, #0
 8006df4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006df6:	bf00      	nop
 8006df8:	370c      	adds	r7, #12
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e00:	4770      	bx	lr
	...

08006e04 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b084      	sub	sp, #16
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
 8006e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d104      	bne.n	8006e1e <HAL_TIM_IC_Start+0x1a>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e1a:	b2db      	uxtb	r3, r3
 8006e1c:	e023      	b.n	8006e66 <HAL_TIM_IC_Start+0x62>
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	2b04      	cmp	r3, #4
 8006e22:	d104      	bne.n	8006e2e <HAL_TIM_IC_Start+0x2a>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006e2a:	b2db      	uxtb	r3, r3
 8006e2c:	e01b      	b.n	8006e66 <HAL_TIM_IC_Start+0x62>
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	2b08      	cmp	r3, #8
 8006e32:	d104      	bne.n	8006e3e <HAL_TIM_IC_Start+0x3a>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e3a:	b2db      	uxtb	r3, r3
 8006e3c:	e013      	b.n	8006e66 <HAL_TIM_IC_Start+0x62>
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	2b0c      	cmp	r3, #12
 8006e42:	d104      	bne.n	8006e4e <HAL_TIM_IC_Start+0x4a>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e4a:	b2db      	uxtb	r3, r3
 8006e4c:	e00b      	b.n	8006e66 <HAL_TIM_IC_Start+0x62>
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	2b10      	cmp	r3, #16
 8006e52:	d104      	bne.n	8006e5e <HAL_TIM_IC_Start+0x5a>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006e5a:	b2db      	uxtb	r3, r3
 8006e5c:	e003      	b.n	8006e66 <HAL_TIM_IC_Start+0x62>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006e64:	b2db      	uxtb	r3, r3
 8006e66:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d104      	bne.n	8006e78 <HAL_TIM_IC_Start+0x74>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006e74:	b2db      	uxtb	r3, r3
 8006e76:	e013      	b.n	8006ea0 <HAL_TIM_IC_Start+0x9c>
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	2b04      	cmp	r3, #4
 8006e7c:	d104      	bne.n	8006e88 <HAL_TIM_IC_Start+0x84>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e84:	b2db      	uxtb	r3, r3
 8006e86:	e00b      	b.n	8006ea0 <HAL_TIM_IC_Start+0x9c>
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	2b08      	cmp	r3, #8
 8006e8c:	d104      	bne.n	8006e98 <HAL_TIM_IC_Start+0x94>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006e94:	b2db      	uxtb	r3, r3
 8006e96:	e003      	b.n	8006ea0 <HAL_TIM_IC_Start+0x9c>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ea2:	7bfb      	ldrb	r3, [r7, #15]
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d102      	bne.n	8006eae <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006ea8:	7bbb      	ldrb	r3, [r7, #14]
 8006eaa:	2b01      	cmp	r3, #1
 8006eac:	d001      	beq.n	8006eb2 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e097      	b.n	8006fe2 <HAL_TIM_IC_Start+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d104      	bne.n	8006ec2 <HAL_TIM_IC_Start+0xbe>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2202      	movs	r2, #2
 8006ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ec0:	e023      	b.n	8006f0a <HAL_TIM_IC_Start+0x106>
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	2b04      	cmp	r3, #4
 8006ec6:	d104      	bne.n	8006ed2 <HAL_TIM_IC_Start+0xce>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2202      	movs	r2, #2
 8006ecc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ed0:	e01b      	b.n	8006f0a <HAL_TIM_IC_Start+0x106>
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	2b08      	cmp	r3, #8
 8006ed6:	d104      	bne.n	8006ee2 <HAL_TIM_IC_Start+0xde>
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2202      	movs	r2, #2
 8006edc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ee0:	e013      	b.n	8006f0a <HAL_TIM_IC_Start+0x106>
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	2b0c      	cmp	r3, #12
 8006ee6:	d104      	bne.n	8006ef2 <HAL_TIM_IC_Start+0xee>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2202      	movs	r2, #2
 8006eec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006ef0:	e00b      	b.n	8006f0a <HAL_TIM_IC_Start+0x106>
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	2b10      	cmp	r3, #16
 8006ef6:	d104      	bne.n	8006f02 <HAL_TIM_IC_Start+0xfe>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2202      	movs	r2, #2
 8006efc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f00:	e003      	b.n	8006f0a <HAL_TIM_IC_Start+0x106>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2202      	movs	r2, #2
 8006f06:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d104      	bne.n	8006f1a <HAL_TIM_IC_Start+0x116>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2202      	movs	r2, #2
 8006f14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f18:	e013      	b.n	8006f42 <HAL_TIM_IC_Start+0x13e>
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	2b04      	cmp	r3, #4
 8006f1e:	d104      	bne.n	8006f2a <HAL_TIM_IC_Start+0x126>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2202      	movs	r2, #2
 8006f24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006f28:	e00b      	b.n	8006f42 <HAL_TIM_IC_Start+0x13e>
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	2b08      	cmp	r3, #8
 8006f2e:	d104      	bne.n	8006f3a <HAL_TIM_IC_Start+0x136>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2202      	movs	r2, #2
 8006f34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006f38:	e003      	b.n	8006f42 <HAL_TIM_IC_Start+0x13e>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2202      	movs	r2, #2
 8006f3e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	2201      	movs	r2, #1
 8006f48:	6839      	ldr	r1, [r7, #0]
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	f001 f900 	bl	8008150 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a25      	ldr	r2, [pc, #148]	; (8006fec <HAL_TIM_IC_Start+0x1e8>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d022      	beq.n	8006fa0 <HAL_TIM_IC_Start+0x19c>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f62:	d01d      	beq.n	8006fa0 <HAL_TIM_IC_Start+0x19c>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4a21      	ldr	r2, [pc, #132]	; (8006ff0 <HAL_TIM_IC_Start+0x1ec>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d018      	beq.n	8006fa0 <HAL_TIM_IC_Start+0x19c>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a20      	ldr	r2, [pc, #128]	; (8006ff4 <HAL_TIM_IC_Start+0x1f0>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d013      	beq.n	8006fa0 <HAL_TIM_IC_Start+0x19c>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4a1e      	ldr	r2, [pc, #120]	; (8006ff8 <HAL_TIM_IC_Start+0x1f4>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d00e      	beq.n	8006fa0 <HAL_TIM_IC_Start+0x19c>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a1d      	ldr	r2, [pc, #116]	; (8006ffc <HAL_TIM_IC_Start+0x1f8>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d009      	beq.n	8006fa0 <HAL_TIM_IC_Start+0x19c>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4a1b      	ldr	r2, [pc, #108]	; (8007000 <HAL_TIM_IC_Start+0x1fc>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d004      	beq.n	8006fa0 <HAL_TIM_IC_Start+0x19c>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4a1a      	ldr	r2, [pc, #104]	; (8007004 <HAL_TIM_IC_Start+0x200>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d115      	bne.n	8006fcc <HAL_TIM_IC_Start+0x1c8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	689a      	ldr	r2, [r3, #8]
 8006fa6:	4b18      	ldr	r3, [pc, #96]	; (8007008 <HAL_TIM_IC_Start+0x204>)
 8006fa8:	4013      	ands	r3, r2
 8006faa:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	2b06      	cmp	r3, #6
 8006fb0:	d015      	beq.n	8006fde <HAL_TIM_IC_Start+0x1da>
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fb8:	d011      	beq.n	8006fde <HAL_TIM_IC_Start+0x1da>
    {
      __HAL_TIM_ENABLE(htim);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	681a      	ldr	r2, [r3, #0]
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f042 0201 	orr.w	r2, r2, #1
 8006fc8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fca:	e008      	b.n	8006fde <HAL_TIM_IC_Start+0x1da>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f042 0201 	orr.w	r2, r2, #1
 8006fda:	601a      	str	r2, [r3, #0]
 8006fdc:	e000      	b.n	8006fe0 <HAL_TIM_IC_Start+0x1dc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fde:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006fe0:	2300      	movs	r3, #0
}
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	3710      	adds	r7, #16
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}
 8006fea:	bf00      	nop
 8006fec:	40010000 	.word	0x40010000
 8006ff0:	40000400 	.word	0x40000400
 8006ff4:	40000800 	.word	0x40000800
 8006ff8:	40000c00 	.word	0x40000c00
 8006ffc:	40010400 	.word	0x40010400
 8007000:	40014000 	.word	0x40014000
 8007004:	40001800 	.word	0x40001800
 8007008:	00010007 	.word	0x00010007

0800700c <HAL_TIM_IC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b082      	sub	sp, #8
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	2200      	movs	r2, #0
 800701c:	6839      	ldr	r1, [r7, #0]
 800701e:	4618      	mov	r0, r3
 8007020:	f001 f896 	bl	8008150 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	6a1a      	ldr	r2, [r3, #32]
 800702a:	f241 1311 	movw	r3, #4369	; 0x1111
 800702e:	4013      	ands	r3, r2
 8007030:	2b00      	cmp	r3, #0
 8007032:	d10f      	bne.n	8007054 <HAL_TIM_IC_Stop+0x48>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	6a1a      	ldr	r2, [r3, #32]
 800703a:	f240 4344 	movw	r3, #1092	; 0x444
 800703e:	4013      	ands	r3, r2
 8007040:	2b00      	cmp	r3, #0
 8007042:	d107      	bne.n	8007054 <HAL_TIM_IC_Stop+0x48>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	681a      	ldr	r2, [r3, #0]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f022 0201 	bic.w	r2, r2, #1
 8007052:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d104      	bne.n	8007064 <HAL_TIM_IC_Stop+0x58>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2201      	movs	r2, #1
 800705e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007062:	e023      	b.n	80070ac <HAL_TIM_IC_Stop+0xa0>
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	2b04      	cmp	r3, #4
 8007068:	d104      	bne.n	8007074 <HAL_TIM_IC_Stop+0x68>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2201      	movs	r2, #1
 800706e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007072:	e01b      	b.n	80070ac <HAL_TIM_IC_Stop+0xa0>
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	2b08      	cmp	r3, #8
 8007078:	d104      	bne.n	8007084 <HAL_TIM_IC_Stop+0x78>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2201      	movs	r2, #1
 800707e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007082:	e013      	b.n	80070ac <HAL_TIM_IC_Stop+0xa0>
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	2b0c      	cmp	r3, #12
 8007088:	d104      	bne.n	8007094 <HAL_TIM_IC_Stop+0x88>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2201      	movs	r2, #1
 800708e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007092:	e00b      	b.n	80070ac <HAL_TIM_IC_Stop+0xa0>
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	2b10      	cmp	r3, #16
 8007098:	d104      	bne.n	80070a4 <HAL_TIM_IC_Stop+0x98>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2201      	movs	r2, #1
 800709e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80070a2:	e003      	b.n	80070ac <HAL_TIM_IC_Stop+0xa0>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2201      	movs	r2, #1
 80070a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d104      	bne.n	80070bc <HAL_TIM_IC_Stop+0xb0>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2201      	movs	r2, #1
 80070b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80070ba:	e013      	b.n	80070e4 <HAL_TIM_IC_Stop+0xd8>
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	2b04      	cmp	r3, #4
 80070c0:	d104      	bne.n	80070cc <HAL_TIM_IC_Stop+0xc0>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2201      	movs	r2, #1
 80070c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80070ca:	e00b      	b.n	80070e4 <HAL_TIM_IC_Stop+0xd8>
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	2b08      	cmp	r3, #8
 80070d0:	d104      	bne.n	80070dc <HAL_TIM_IC_Stop+0xd0>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2201      	movs	r2, #1
 80070d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80070da:	e003      	b.n	80070e4 <HAL_TIM_IC_Stop+0xd8>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2201      	movs	r2, #1
 80070e0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 80070e4:	2300      	movs	r3, #0
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3708      	adds	r7, #8
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
	...

080070f0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b084      	sub	sp, #16
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
 80070f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80070fa:	2300      	movs	r3, #0
 80070fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d104      	bne.n	800710e <HAL_TIM_IC_Start_IT+0x1e>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800710a:	b2db      	uxtb	r3, r3
 800710c:	e023      	b.n	8007156 <HAL_TIM_IC_Start_IT+0x66>
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	2b04      	cmp	r3, #4
 8007112:	d104      	bne.n	800711e <HAL_TIM_IC_Start_IT+0x2e>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800711a:	b2db      	uxtb	r3, r3
 800711c:	e01b      	b.n	8007156 <HAL_TIM_IC_Start_IT+0x66>
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	2b08      	cmp	r3, #8
 8007122:	d104      	bne.n	800712e <HAL_TIM_IC_Start_IT+0x3e>
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800712a:	b2db      	uxtb	r3, r3
 800712c:	e013      	b.n	8007156 <HAL_TIM_IC_Start_IT+0x66>
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	2b0c      	cmp	r3, #12
 8007132:	d104      	bne.n	800713e <HAL_TIM_IC_Start_IT+0x4e>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800713a:	b2db      	uxtb	r3, r3
 800713c:	e00b      	b.n	8007156 <HAL_TIM_IC_Start_IT+0x66>
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	2b10      	cmp	r3, #16
 8007142:	d104      	bne.n	800714e <HAL_TIM_IC_Start_IT+0x5e>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800714a:	b2db      	uxtb	r3, r3
 800714c:	e003      	b.n	8007156 <HAL_TIM_IC_Start_IT+0x66>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007154:	b2db      	uxtb	r3, r3
 8007156:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d104      	bne.n	8007168 <HAL_TIM_IC_Start_IT+0x78>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007164:	b2db      	uxtb	r3, r3
 8007166:	e013      	b.n	8007190 <HAL_TIM_IC_Start_IT+0xa0>
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	2b04      	cmp	r3, #4
 800716c:	d104      	bne.n	8007178 <HAL_TIM_IC_Start_IT+0x88>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007174:	b2db      	uxtb	r3, r3
 8007176:	e00b      	b.n	8007190 <HAL_TIM_IC_Start_IT+0xa0>
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	2b08      	cmp	r3, #8
 800717c:	d104      	bne.n	8007188 <HAL_TIM_IC_Start_IT+0x98>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8007184:	b2db      	uxtb	r3, r3
 8007186:	e003      	b.n	8007190 <HAL_TIM_IC_Start_IT+0xa0>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800718e:	b2db      	uxtb	r3, r3
 8007190:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007192:	7bbb      	ldrb	r3, [r7, #14]
 8007194:	2b01      	cmp	r3, #1
 8007196:	d102      	bne.n	800719e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007198:	7b7b      	ldrb	r3, [r7, #13]
 800719a:	2b01      	cmp	r3, #1
 800719c:	d001      	beq.n	80071a2 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800719e:	2301      	movs	r3, #1
 80071a0:	e0e2      	b.n	8007368 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d104      	bne.n	80071b2 <HAL_TIM_IC_Start_IT+0xc2>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2202      	movs	r2, #2
 80071ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80071b0:	e023      	b.n	80071fa <HAL_TIM_IC_Start_IT+0x10a>
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	2b04      	cmp	r3, #4
 80071b6:	d104      	bne.n	80071c2 <HAL_TIM_IC_Start_IT+0xd2>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2202      	movs	r2, #2
 80071bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071c0:	e01b      	b.n	80071fa <HAL_TIM_IC_Start_IT+0x10a>
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	2b08      	cmp	r3, #8
 80071c6:	d104      	bne.n	80071d2 <HAL_TIM_IC_Start_IT+0xe2>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2202      	movs	r2, #2
 80071cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071d0:	e013      	b.n	80071fa <HAL_TIM_IC_Start_IT+0x10a>
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	2b0c      	cmp	r3, #12
 80071d6:	d104      	bne.n	80071e2 <HAL_TIM_IC_Start_IT+0xf2>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2202      	movs	r2, #2
 80071dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80071e0:	e00b      	b.n	80071fa <HAL_TIM_IC_Start_IT+0x10a>
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	2b10      	cmp	r3, #16
 80071e6:	d104      	bne.n	80071f2 <HAL_TIM_IC_Start_IT+0x102>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2202      	movs	r2, #2
 80071ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80071f0:	e003      	b.n	80071fa <HAL_TIM_IC_Start_IT+0x10a>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2202      	movs	r2, #2
 80071f6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d104      	bne.n	800720a <HAL_TIM_IC_Start_IT+0x11a>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2202      	movs	r2, #2
 8007204:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007208:	e013      	b.n	8007232 <HAL_TIM_IC_Start_IT+0x142>
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	2b04      	cmp	r3, #4
 800720e:	d104      	bne.n	800721a <HAL_TIM_IC_Start_IT+0x12a>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2202      	movs	r2, #2
 8007214:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007218:	e00b      	b.n	8007232 <HAL_TIM_IC_Start_IT+0x142>
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	2b08      	cmp	r3, #8
 800721e:	d104      	bne.n	800722a <HAL_TIM_IC_Start_IT+0x13a>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2202      	movs	r2, #2
 8007224:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007228:	e003      	b.n	8007232 <HAL_TIM_IC_Start_IT+0x142>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2202      	movs	r2, #2
 800722e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	2b0c      	cmp	r3, #12
 8007236:	d841      	bhi.n	80072bc <HAL_TIM_IC_Start_IT+0x1cc>
 8007238:	a201      	add	r2, pc, #4	; (adr r2, 8007240 <HAL_TIM_IC_Start_IT+0x150>)
 800723a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800723e:	bf00      	nop
 8007240:	08007275 	.word	0x08007275
 8007244:	080072bd 	.word	0x080072bd
 8007248:	080072bd 	.word	0x080072bd
 800724c:	080072bd 	.word	0x080072bd
 8007250:	08007287 	.word	0x08007287
 8007254:	080072bd 	.word	0x080072bd
 8007258:	080072bd 	.word	0x080072bd
 800725c:	080072bd 	.word	0x080072bd
 8007260:	08007299 	.word	0x08007299
 8007264:	080072bd 	.word	0x080072bd
 8007268:	080072bd 	.word	0x080072bd
 800726c:	080072bd 	.word	0x080072bd
 8007270:	080072ab 	.word	0x080072ab
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	68da      	ldr	r2, [r3, #12]
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f042 0202 	orr.w	r2, r2, #2
 8007282:	60da      	str	r2, [r3, #12]
      break;
 8007284:	e01d      	b.n	80072c2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	68da      	ldr	r2, [r3, #12]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f042 0204 	orr.w	r2, r2, #4
 8007294:	60da      	str	r2, [r3, #12]
      break;
 8007296:	e014      	b.n	80072c2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	68da      	ldr	r2, [r3, #12]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f042 0208 	orr.w	r2, r2, #8
 80072a6:	60da      	str	r2, [r3, #12]
      break;
 80072a8:	e00b      	b.n	80072c2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	68da      	ldr	r2, [r3, #12]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f042 0210 	orr.w	r2, r2, #16
 80072b8:	60da      	str	r2, [r3, #12]
      break;
 80072ba:	e002      	b.n	80072c2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 80072bc:	2301      	movs	r3, #1
 80072be:	73fb      	strb	r3, [r7, #15]
      break;
 80072c0:	bf00      	nop
  }

  if (status == HAL_OK)
 80072c2:	7bfb      	ldrb	r3, [r7, #15]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d14e      	bne.n	8007366 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	2201      	movs	r2, #1
 80072ce:	6839      	ldr	r1, [r7, #0]
 80072d0:	4618      	mov	r0, r3
 80072d2:	f000 ff3d 	bl	8008150 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4a25      	ldr	r2, [pc, #148]	; (8007370 <HAL_TIM_IC_Start_IT+0x280>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d022      	beq.n	8007326 <HAL_TIM_IC_Start_IT+0x236>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072e8:	d01d      	beq.n	8007326 <HAL_TIM_IC_Start_IT+0x236>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a21      	ldr	r2, [pc, #132]	; (8007374 <HAL_TIM_IC_Start_IT+0x284>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d018      	beq.n	8007326 <HAL_TIM_IC_Start_IT+0x236>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a1f      	ldr	r2, [pc, #124]	; (8007378 <HAL_TIM_IC_Start_IT+0x288>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d013      	beq.n	8007326 <HAL_TIM_IC_Start_IT+0x236>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4a1e      	ldr	r2, [pc, #120]	; (800737c <HAL_TIM_IC_Start_IT+0x28c>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d00e      	beq.n	8007326 <HAL_TIM_IC_Start_IT+0x236>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4a1c      	ldr	r2, [pc, #112]	; (8007380 <HAL_TIM_IC_Start_IT+0x290>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d009      	beq.n	8007326 <HAL_TIM_IC_Start_IT+0x236>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a1b      	ldr	r2, [pc, #108]	; (8007384 <HAL_TIM_IC_Start_IT+0x294>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d004      	beq.n	8007326 <HAL_TIM_IC_Start_IT+0x236>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a19      	ldr	r2, [pc, #100]	; (8007388 <HAL_TIM_IC_Start_IT+0x298>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d115      	bne.n	8007352 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	689a      	ldr	r2, [r3, #8]
 800732c:	4b17      	ldr	r3, [pc, #92]	; (800738c <HAL_TIM_IC_Start_IT+0x29c>)
 800732e:	4013      	ands	r3, r2
 8007330:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	2b06      	cmp	r3, #6
 8007336:	d015      	beq.n	8007364 <HAL_TIM_IC_Start_IT+0x274>
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800733e:	d011      	beq.n	8007364 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	681a      	ldr	r2, [r3, #0]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f042 0201 	orr.w	r2, r2, #1
 800734e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007350:	e008      	b.n	8007364 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f042 0201 	orr.w	r2, r2, #1
 8007360:	601a      	str	r2, [r3, #0]
 8007362:	e000      	b.n	8007366 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007364:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8007366:	7bfb      	ldrb	r3, [r7, #15]
}
 8007368:	4618      	mov	r0, r3
 800736a:	3710      	adds	r7, #16
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}
 8007370:	40010000 	.word	0x40010000
 8007374:	40000400 	.word	0x40000400
 8007378:	40000800 	.word	0x40000800
 800737c:	40000c00 	.word	0x40000c00
 8007380:	40010400 	.word	0x40010400
 8007384:	40014000 	.word	0x40014000
 8007388:	40001800 	.word	0x40001800
 800738c:	00010007 	.word	0x00010007

08007390 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b084      	sub	sp, #16
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
 8007398:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800739a:	2300      	movs	r3, #0
 800739c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	2b0c      	cmp	r3, #12
 80073a2:	d841      	bhi.n	8007428 <HAL_TIM_IC_Stop_IT+0x98>
 80073a4:	a201      	add	r2, pc, #4	; (adr r2, 80073ac <HAL_TIM_IC_Stop_IT+0x1c>)
 80073a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073aa:	bf00      	nop
 80073ac:	080073e1 	.word	0x080073e1
 80073b0:	08007429 	.word	0x08007429
 80073b4:	08007429 	.word	0x08007429
 80073b8:	08007429 	.word	0x08007429
 80073bc:	080073f3 	.word	0x080073f3
 80073c0:	08007429 	.word	0x08007429
 80073c4:	08007429 	.word	0x08007429
 80073c8:	08007429 	.word	0x08007429
 80073cc:	08007405 	.word	0x08007405
 80073d0:	08007429 	.word	0x08007429
 80073d4:	08007429 	.word	0x08007429
 80073d8:	08007429 	.word	0x08007429
 80073dc:	08007417 	.word	0x08007417
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	68da      	ldr	r2, [r3, #12]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f022 0202 	bic.w	r2, r2, #2
 80073ee:	60da      	str	r2, [r3, #12]
      break;
 80073f0:	e01d      	b.n	800742e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	68da      	ldr	r2, [r3, #12]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f022 0204 	bic.w	r2, r2, #4
 8007400:	60da      	str	r2, [r3, #12]
      break;
 8007402:	e014      	b.n	800742e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	68da      	ldr	r2, [r3, #12]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f022 0208 	bic.w	r2, r2, #8
 8007412:	60da      	str	r2, [r3, #12]
      break;
 8007414:	e00b      	b.n	800742e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	68da      	ldr	r2, [r3, #12]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f022 0210 	bic.w	r2, r2, #16
 8007424:	60da      	str	r2, [r3, #12]
      break;
 8007426:	e002      	b.n	800742e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8007428:	2301      	movs	r3, #1
 800742a:	73fb      	strb	r3, [r7, #15]
      break;
 800742c:	bf00      	nop
  }

  if (status == HAL_OK)
 800742e:	7bfb      	ldrb	r3, [r7, #15]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d166      	bne.n	8007502 <HAL_TIM_IC_Stop_IT+0x172>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	2200      	movs	r2, #0
 800743a:	6839      	ldr	r1, [r7, #0]
 800743c:	4618      	mov	r0, r3
 800743e:	f000 fe87 	bl	8008150 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	6a1a      	ldr	r2, [r3, #32]
 8007448:	f241 1311 	movw	r3, #4369	; 0x1111
 800744c:	4013      	ands	r3, r2
 800744e:	2b00      	cmp	r3, #0
 8007450:	d10f      	bne.n	8007472 <HAL_TIM_IC_Stop_IT+0xe2>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	6a1a      	ldr	r2, [r3, #32]
 8007458:	f240 4344 	movw	r3, #1092	; 0x444
 800745c:	4013      	ands	r3, r2
 800745e:	2b00      	cmp	r3, #0
 8007460:	d107      	bne.n	8007472 <HAL_TIM_IC_Stop_IT+0xe2>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	681a      	ldr	r2, [r3, #0]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f022 0201 	bic.w	r2, r2, #1
 8007470:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d104      	bne.n	8007482 <HAL_TIM_IC_Stop_IT+0xf2>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2201      	movs	r2, #1
 800747c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007480:	e023      	b.n	80074ca <HAL_TIM_IC_Stop_IT+0x13a>
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	2b04      	cmp	r3, #4
 8007486:	d104      	bne.n	8007492 <HAL_TIM_IC_Stop_IT+0x102>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2201      	movs	r2, #1
 800748c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007490:	e01b      	b.n	80074ca <HAL_TIM_IC_Stop_IT+0x13a>
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	2b08      	cmp	r3, #8
 8007496:	d104      	bne.n	80074a2 <HAL_TIM_IC_Stop_IT+0x112>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2201      	movs	r2, #1
 800749c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80074a0:	e013      	b.n	80074ca <HAL_TIM_IC_Stop_IT+0x13a>
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	2b0c      	cmp	r3, #12
 80074a6:	d104      	bne.n	80074b2 <HAL_TIM_IC_Stop_IT+0x122>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2201      	movs	r2, #1
 80074ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80074b0:	e00b      	b.n	80074ca <HAL_TIM_IC_Stop_IT+0x13a>
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	2b10      	cmp	r3, #16
 80074b6:	d104      	bne.n	80074c2 <HAL_TIM_IC_Stop_IT+0x132>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2201      	movs	r2, #1
 80074bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80074c0:	e003      	b.n	80074ca <HAL_TIM_IC_Stop_IT+0x13a>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2201      	movs	r2, #1
 80074c6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d104      	bne.n	80074da <HAL_TIM_IC_Stop_IT+0x14a>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80074d8:	e013      	b.n	8007502 <HAL_TIM_IC_Stop_IT+0x172>
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	2b04      	cmp	r3, #4
 80074de:	d104      	bne.n	80074ea <HAL_TIM_IC_Stop_IT+0x15a>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2201      	movs	r2, #1
 80074e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80074e8:	e00b      	b.n	8007502 <HAL_TIM_IC_Stop_IT+0x172>
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	2b08      	cmp	r3, #8
 80074ee:	d104      	bne.n	80074fa <HAL_TIM_IC_Stop_IT+0x16a>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2201      	movs	r2, #1
 80074f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80074f8:	e003      	b.n	8007502 <HAL_TIM_IC_Stop_IT+0x172>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2201      	movs	r2, #1
 80074fe:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
  }

  /* Return function status */
  return status;
 8007502:	7bfb      	ldrb	r3, [r7, #15]
}
 8007504:	4618      	mov	r0, r3
 8007506:	3710      	adds	r7, #16
 8007508:	46bd      	mov	sp, r7
 800750a:	bd80      	pop	{r7, pc}

0800750c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b082      	sub	sp, #8
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	691b      	ldr	r3, [r3, #16]
 800751a:	f003 0302 	and.w	r3, r3, #2
 800751e:	2b02      	cmp	r3, #2
 8007520:	d122      	bne.n	8007568 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	68db      	ldr	r3, [r3, #12]
 8007528:	f003 0302 	and.w	r3, r3, #2
 800752c:	2b02      	cmp	r3, #2
 800752e:	d11b      	bne.n	8007568 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f06f 0202 	mvn.w	r2, #2
 8007538:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2201      	movs	r2, #1
 800753e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	699b      	ldr	r3, [r3, #24]
 8007546:	f003 0303 	and.w	r3, r3, #3
 800754a:	2b00      	cmp	r3, #0
 800754c:	d003      	beq.n	8007556 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f003 fd64 	bl	800b01c <HAL_TIM_IC_CaptureCallback>
 8007554:	e005      	b.n	8007562 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	f000 fae4 	bl	8007b24 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f000 faeb 	bl	8007b38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2200      	movs	r2, #0
 8007566:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	691b      	ldr	r3, [r3, #16]
 800756e:	f003 0304 	and.w	r3, r3, #4
 8007572:	2b04      	cmp	r3, #4
 8007574:	d122      	bne.n	80075bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	68db      	ldr	r3, [r3, #12]
 800757c:	f003 0304 	and.w	r3, r3, #4
 8007580:	2b04      	cmp	r3, #4
 8007582:	d11b      	bne.n	80075bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f06f 0204 	mvn.w	r2, #4
 800758c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2202      	movs	r2, #2
 8007592:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	699b      	ldr	r3, [r3, #24]
 800759a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d003      	beq.n	80075aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f003 fd3a 	bl	800b01c <HAL_TIM_IC_CaptureCallback>
 80075a8:	e005      	b.n	80075b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f000 faba 	bl	8007b24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	f000 fac1 	bl	8007b38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2200      	movs	r2, #0
 80075ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	691b      	ldr	r3, [r3, #16]
 80075c2:	f003 0308 	and.w	r3, r3, #8
 80075c6:	2b08      	cmp	r3, #8
 80075c8:	d122      	bne.n	8007610 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	68db      	ldr	r3, [r3, #12]
 80075d0:	f003 0308 	and.w	r3, r3, #8
 80075d4:	2b08      	cmp	r3, #8
 80075d6:	d11b      	bne.n	8007610 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f06f 0208 	mvn.w	r2, #8
 80075e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2204      	movs	r2, #4
 80075e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	69db      	ldr	r3, [r3, #28]
 80075ee:	f003 0303 	and.w	r3, r3, #3
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d003      	beq.n	80075fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f003 fd10 	bl	800b01c <HAL_TIM_IC_CaptureCallback>
 80075fc:	e005      	b.n	800760a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f000 fa90 	bl	8007b24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007604:	6878      	ldr	r0, [r7, #4]
 8007606:	f000 fa97 	bl	8007b38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2200      	movs	r2, #0
 800760e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	691b      	ldr	r3, [r3, #16]
 8007616:	f003 0310 	and.w	r3, r3, #16
 800761a:	2b10      	cmp	r3, #16
 800761c:	d122      	bne.n	8007664 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	68db      	ldr	r3, [r3, #12]
 8007624:	f003 0310 	and.w	r3, r3, #16
 8007628:	2b10      	cmp	r3, #16
 800762a:	d11b      	bne.n	8007664 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f06f 0210 	mvn.w	r2, #16
 8007634:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2208      	movs	r2, #8
 800763a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	69db      	ldr	r3, [r3, #28]
 8007642:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007646:	2b00      	cmp	r3, #0
 8007648:	d003      	beq.n	8007652 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f003 fce6 	bl	800b01c <HAL_TIM_IC_CaptureCallback>
 8007650:	e005      	b.n	800765e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f000 fa66 	bl	8007b24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f000 fa6d 	bl	8007b38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2200      	movs	r2, #0
 8007662:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	691b      	ldr	r3, [r3, #16]
 800766a:	f003 0301 	and.w	r3, r3, #1
 800766e:	2b01      	cmp	r3, #1
 8007670:	d10e      	bne.n	8007690 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	68db      	ldr	r3, [r3, #12]
 8007678:	f003 0301 	and.w	r3, r3, #1
 800767c:	2b01      	cmp	r3, #1
 800767e:	d107      	bne.n	8007690 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f06f 0201 	mvn.w	r2, #1
 8007688:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f7f9 fcd8 	bl	8001040 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	691b      	ldr	r3, [r3, #16]
 8007696:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800769a:	2b80      	cmp	r3, #128	; 0x80
 800769c:	d10e      	bne.n	80076bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	68db      	ldr	r3, [r3, #12]
 80076a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076a8:	2b80      	cmp	r3, #128	; 0x80
 80076aa:	d107      	bne.n	80076bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80076b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f000 fe08 	bl	80082cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	691b      	ldr	r3, [r3, #16]
 80076c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80076ca:	d10e      	bne.n	80076ea <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	68db      	ldr	r3, [r3, #12]
 80076d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076d6:	2b80      	cmp	r3, #128	; 0x80
 80076d8:	d107      	bne.n	80076ea <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80076e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80076e4:	6878      	ldr	r0, [r7, #4]
 80076e6:	f000 fdfb 	bl	80082e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	691b      	ldr	r3, [r3, #16]
 80076f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076f4:	2b40      	cmp	r3, #64	; 0x40
 80076f6:	d10e      	bne.n	8007716 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	68db      	ldr	r3, [r3, #12]
 80076fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007702:	2b40      	cmp	r3, #64	; 0x40
 8007704:	d107      	bne.n	8007716 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800770e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	f000 fa1b 	bl	8007b4c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	691b      	ldr	r3, [r3, #16]
 800771c:	f003 0320 	and.w	r3, r3, #32
 8007720:	2b20      	cmp	r3, #32
 8007722:	d10e      	bne.n	8007742 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	68db      	ldr	r3, [r3, #12]
 800772a:	f003 0320 	and.w	r3, r3, #32
 800772e:	2b20      	cmp	r3, #32
 8007730:	d107      	bne.n	8007742 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f06f 0220 	mvn.w	r2, #32
 800773a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800773c:	6878      	ldr	r0, [r7, #4]
 800773e:	f000 fdbb 	bl	80082b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007742:	bf00      	nop
 8007744:	3708      	adds	r7, #8
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}

0800774a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800774a:	b580      	push	{r7, lr}
 800774c:	b086      	sub	sp, #24
 800774e:	af00      	add	r7, sp, #0
 8007750:	60f8      	str	r0, [r7, #12]
 8007752:	60b9      	str	r1, [r7, #8]
 8007754:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007756:	2300      	movs	r3, #0
 8007758:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007760:	2b01      	cmp	r3, #1
 8007762:	d101      	bne.n	8007768 <HAL_TIM_IC_ConfigChannel+0x1e>
 8007764:	2302      	movs	r3, #2
 8007766:	e088      	b.n	800787a <HAL_TIM_IC_ConfigChannel+0x130>
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2201      	movs	r2, #1
 800776c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d11b      	bne.n	80077ae <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	6818      	ldr	r0, [r3, #0]
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	6819      	ldr	r1, [r3, #0]
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	685a      	ldr	r2, [r3, #4]
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	68db      	ldr	r3, [r3, #12]
 8007786:	f000 fb1f 	bl	8007dc8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	699a      	ldr	r2, [r3, #24]
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f022 020c 	bic.w	r2, r2, #12
 8007798:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	6999      	ldr	r1, [r3, #24]
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	689a      	ldr	r2, [r3, #8]
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	430a      	orrs	r2, r1
 80077aa:	619a      	str	r2, [r3, #24]
 80077ac:	e060      	b.n	8007870 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2b04      	cmp	r3, #4
 80077b2:	d11c      	bne.n	80077ee <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	6818      	ldr	r0, [r3, #0]
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	6819      	ldr	r1, [r3, #0]
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	685a      	ldr	r2, [r3, #4]
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	68db      	ldr	r3, [r3, #12]
 80077c4:	f000 fba3 	bl	8007f0e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	699a      	ldr	r2, [r3, #24]
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80077d6:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	6999      	ldr	r1, [r3, #24]
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	021a      	lsls	r2, r3, #8
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	430a      	orrs	r2, r1
 80077ea:	619a      	str	r2, [r3, #24]
 80077ec:	e040      	b.n	8007870 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2b08      	cmp	r3, #8
 80077f2:	d11b      	bne.n	800782c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	6818      	ldr	r0, [r3, #0]
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	6819      	ldr	r1, [r3, #0]
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	685a      	ldr	r2, [r3, #4]
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	68db      	ldr	r3, [r3, #12]
 8007804:	f000 fbf0 	bl	8007fe8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	69da      	ldr	r2, [r3, #28]
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f022 020c 	bic.w	r2, r2, #12
 8007816:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	69d9      	ldr	r1, [r3, #28]
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	689a      	ldr	r2, [r3, #8]
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	430a      	orrs	r2, r1
 8007828:	61da      	str	r2, [r3, #28]
 800782a:	e021      	b.n	8007870 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2b0c      	cmp	r3, #12
 8007830:	d11c      	bne.n	800786c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	6818      	ldr	r0, [r3, #0]
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	6819      	ldr	r1, [r3, #0]
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	685a      	ldr	r2, [r3, #4]
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	68db      	ldr	r3, [r3, #12]
 8007842:	f000 fc0d 	bl	8008060 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	69da      	ldr	r2, [r3, #28]
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007854:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	69d9      	ldr	r1, [r3, #28]
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	689b      	ldr	r3, [r3, #8]
 8007860:	021a      	lsls	r2, r3, #8
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	430a      	orrs	r2, r1
 8007868:	61da      	str	r2, [r3, #28]
 800786a:	e001      	b.n	8007870 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800786c:	2301      	movs	r3, #1
 800786e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	2200      	movs	r2, #0
 8007874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007878:	7dfb      	ldrb	r3, [r7, #23]
}
 800787a:	4618      	mov	r0, r3
 800787c:	3718      	adds	r7, #24
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}
	...

08007884 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b084      	sub	sp, #16
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
 800788c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800788e:	2300      	movs	r3, #0
 8007890:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007898:	2b01      	cmp	r3, #1
 800789a:	d101      	bne.n	80078a0 <HAL_TIM_ConfigClockSource+0x1c>
 800789c:	2302      	movs	r3, #2
 800789e:	e0b4      	b.n	8007a0a <HAL_TIM_ConfigClockSource+0x186>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2201      	movs	r2, #1
 80078a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2202      	movs	r2, #2
 80078ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	689b      	ldr	r3, [r3, #8]
 80078b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80078b8:	68ba      	ldr	r2, [r7, #8]
 80078ba:	4b56      	ldr	r3, [pc, #344]	; (8007a14 <HAL_TIM_ConfigClockSource+0x190>)
 80078bc:	4013      	ands	r3, r2
 80078be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80078c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	68ba      	ldr	r2, [r7, #8]
 80078ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078d8:	d03e      	beq.n	8007958 <HAL_TIM_ConfigClockSource+0xd4>
 80078da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078de:	f200 8087 	bhi.w	80079f0 <HAL_TIM_ConfigClockSource+0x16c>
 80078e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078e6:	f000 8086 	beq.w	80079f6 <HAL_TIM_ConfigClockSource+0x172>
 80078ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078ee:	d87f      	bhi.n	80079f0 <HAL_TIM_ConfigClockSource+0x16c>
 80078f0:	2b70      	cmp	r3, #112	; 0x70
 80078f2:	d01a      	beq.n	800792a <HAL_TIM_ConfigClockSource+0xa6>
 80078f4:	2b70      	cmp	r3, #112	; 0x70
 80078f6:	d87b      	bhi.n	80079f0 <HAL_TIM_ConfigClockSource+0x16c>
 80078f8:	2b60      	cmp	r3, #96	; 0x60
 80078fa:	d050      	beq.n	800799e <HAL_TIM_ConfigClockSource+0x11a>
 80078fc:	2b60      	cmp	r3, #96	; 0x60
 80078fe:	d877      	bhi.n	80079f0 <HAL_TIM_ConfigClockSource+0x16c>
 8007900:	2b50      	cmp	r3, #80	; 0x50
 8007902:	d03c      	beq.n	800797e <HAL_TIM_ConfigClockSource+0xfa>
 8007904:	2b50      	cmp	r3, #80	; 0x50
 8007906:	d873      	bhi.n	80079f0 <HAL_TIM_ConfigClockSource+0x16c>
 8007908:	2b40      	cmp	r3, #64	; 0x40
 800790a:	d058      	beq.n	80079be <HAL_TIM_ConfigClockSource+0x13a>
 800790c:	2b40      	cmp	r3, #64	; 0x40
 800790e:	d86f      	bhi.n	80079f0 <HAL_TIM_ConfigClockSource+0x16c>
 8007910:	2b30      	cmp	r3, #48	; 0x30
 8007912:	d064      	beq.n	80079de <HAL_TIM_ConfigClockSource+0x15a>
 8007914:	2b30      	cmp	r3, #48	; 0x30
 8007916:	d86b      	bhi.n	80079f0 <HAL_TIM_ConfigClockSource+0x16c>
 8007918:	2b20      	cmp	r3, #32
 800791a:	d060      	beq.n	80079de <HAL_TIM_ConfigClockSource+0x15a>
 800791c:	2b20      	cmp	r3, #32
 800791e:	d867      	bhi.n	80079f0 <HAL_TIM_ConfigClockSource+0x16c>
 8007920:	2b00      	cmp	r3, #0
 8007922:	d05c      	beq.n	80079de <HAL_TIM_ConfigClockSource+0x15a>
 8007924:	2b10      	cmp	r3, #16
 8007926:	d05a      	beq.n	80079de <HAL_TIM_ConfigClockSource+0x15a>
 8007928:	e062      	b.n	80079f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6818      	ldr	r0, [r3, #0]
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	6899      	ldr	r1, [r3, #8]
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	685a      	ldr	r2, [r3, #4]
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	68db      	ldr	r3, [r3, #12]
 800793a:	f000 fbe9 	bl	8008110 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	689b      	ldr	r3, [r3, #8]
 8007944:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007946:	68bb      	ldr	r3, [r7, #8]
 8007948:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800794c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	68ba      	ldr	r2, [r7, #8]
 8007954:	609a      	str	r2, [r3, #8]
      break;
 8007956:	e04f      	b.n	80079f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6818      	ldr	r0, [r3, #0]
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	6899      	ldr	r1, [r3, #8]
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	685a      	ldr	r2, [r3, #4]
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	68db      	ldr	r3, [r3, #12]
 8007968:	f000 fbd2 	bl	8008110 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	689a      	ldr	r2, [r3, #8]
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800797a:	609a      	str	r2, [r3, #8]
      break;
 800797c:	e03c      	b.n	80079f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6818      	ldr	r0, [r3, #0]
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	6859      	ldr	r1, [r3, #4]
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	68db      	ldr	r3, [r3, #12]
 800798a:	461a      	mov	r2, r3
 800798c:	f000 fa90 	bl	8007eb0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	2150      	movs	r1, #80	; 0x50
 8007996:	4618      	mov	r0, r3
 8007998:	f000 fb9f 	bl	80080da <TIM_ITRx_SetConfig>
      break;
 800799c:	e02c      	b.n	80079f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6818      	ldr	r0, [r3, #0]
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	6859      	ldr	r1, [r3, #4]
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	68db      	ldr	r3, [r3, #12]
 80079aa:	461a      	mov	r2, r3
 80079ac:	f000 faec 	bl	8007f88 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	2160      	movs	r1, #96	; 0x60
 80079b6:	4618      	mov	r0, r3
 80079b8:	f000 fb8f 	bl	80080da <TIM_ITRx_SetConfig>
      break;
 80079bc:	e01c      	b.n	80079f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6818      	ldr	r0, [r3, #0]
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	6859      	ldr	r1, [r3, #4]
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	68db      	ldr	r3, [r3, #12]
 80079ca:	461a      	mov	r2, r3
 80079cc:	f000 fa70 	bl	8007eb0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	2140      	movs	r1, #64	; 0x40
 80079d6:	4618      	mov	r0, r3
 80079d8:	f000 fb7f 	bl	80080da <TIM_ITRx_SetConfig>
      break;
 80079dc:	e00c      	b.n	80079f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681a      	ldr	r2, [r3, #0]
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	4619      	mov	r1, r3
 80079e8:	4610      	mov	r0, r2
 80079ea:	f000 fb76 	bl	80080da <TIM_ITRx_SetConfig>
      break;
 80079ee:	e003      	b.n	80079f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80079f0:	2301      	movs	r3, #1
 80079f2:	73fb      	strb	r3, [r7, #15]
      break;
 80079f4:	e000      	b.n	80079f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80079f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2201      	movs	r2, #1
 80079fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2200      	movs	r2, #0
 8007a04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	3710      	adds	r7, #16
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}
 8007a12:	bf00      	nop
 8007a14:	fffeff88 	.word	0xfffeff88

08007a18 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b082      	sub	sp, #8
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
 8007a20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	d101      	bne.n	8007a30 <HAL_TIM_SlaveConfigSynchro+0x18>
 8007a2c:	2302      	movs	r3, #2
 8007a2e:	e031      	b.n	8007a94 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2201      	movs	r2, #1
 8007a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2202      	movs	r2, #2
 8007a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8007a40:	6839      	ldr	r1, [r7, #0]
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f000 f92c 	bl	8007ca0 <TIM_SlaveTimer_SetConfig>
 8007a48:	4603      	mov	r3, r0
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d009      	beq.n	8007a62 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2201      	movs	r2, #1
 8007a52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8007a5e:	2301      	movs	r3, #1
 8007a60:	e018      	b.n	8007a94 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	68da      	ldr	r2, [r3, #12]
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a70:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	68da      	ldr	r2, [r3, #12]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007a80:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2201      	movs	r2, #1
 8007a86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a92:	2300      	movs	r3, #0
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	3708      	adds	r7, #8
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}

08007a9c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b085      	sub	sp, #20
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
 8007aa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	2b0c      	cmp	r3, #12
 8007aae:	d831      	bhi.n	8007b14 <HAL_TIM_ReadCapturedValue+0x78>
 8007ab0:	a201      	add	r2, pc, #4	; (adr r2, 8007ab8 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ab6:	bf00      	nop
 8007ab8:	08007aed 	.word	0x08007aed
 8007abc:	08007b15 	.word	0x08007b15
 8007ac0:	08007b15 	.word	0x08007b15
 8007ac4:	08007b15 	.word	0x08007b15
 8007ac8:	08007af7 	.word	0x08007af7
 8007acc:	08007b15 	.word	0x08007b15
 8007ad0:	08007b15 	.word	0x08007b15
 8007ad4:	08007b15 	.word	0x08007b15
 8007ad8:	08007b01 	.word	0x08007b01
 8007adc:	08007b15 	.word	0x08007b15
 8007ae0:	08007b15 	.word	0x08007b15
 8007ae4:	08007b15 	.word	0x08007b15
 8007ae8:	08007b0b 	.word	0x08007b0b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007af2:	60fb      	str	r3, [r7, #12]

      break;
 8007af4:	e00f      	b.n	8007b16 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007afc:	60fb      	str	r3, [r7, #12]

      break;
 8007afe:	e00a      	b.n	8007b16 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b06:	60fb      	str	r3, [r7, #12]

      break;
 8007b08:	e005      	b.n	8007b16 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b10:	60fb      	str	r3, [r7, #12]

      break;
 8007b12:	e000      	b.n	8007b16 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007b14:	bf00      	nop
  }

  return tmpreg;
 8007b16:	68fb      	ldr	r3, [r7, #12]
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	3714      	adds	r7, #20
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b22:	4770      	bx	lr

08007b24 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007b24:	b480      	push	{r7}
 8007b26:	b083      	sub	sp, #12
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007b2c:	bf00      	nop
 8007b2e:	370c      	adds	r7, #12
 8007b30:	46bd      	mov	sp, r7
 8007b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b36:	4770      	bx	lr

08007b38 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b083      	sub	sp, #12
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007b40:	bf00      	nop
 8007b42:	370c      	adds	r7, #12
 8007b44:	46bd      	mov	sp, r7
 8007b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4a:	4770      	bx	lr

08007b4c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b083      	sub	sp, #12
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007b54:	bf00      	nop
 8007b56:	370c      	adds	r7, #12
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr

08007b60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007b60:	b480      	push	{r7}
 8007b62:	b085      	sub	sp, #20
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
 8007b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	4a40      	ldr	r2, [pc, #256]	; (8007c74 <TIM_Base_SetConfig+0x114>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d013      	beq.n	8007ba0 <TIM_Base_SetConfig+0x40>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b7e:	d00f      	beq.n	8007ba0 <TIM_Base_SetConfig+0x40>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	4a3d      	ldr	r2, [pc, #244]	; (8007c78 <TIM_Base_SetConfig+0x118>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d00b      	beq.n	8007ba0 <TIM_Base_SetConfig+0x40>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	4a3c      	ldr	r2, [pc, #240]	; (8007c7c <TIM_Base_SetConfig+0x11c>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d007      	beq.n	8007ba0 <TIM_Base_SetConfig+0x40>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	4a3b      	ldr	r2, [pc, #236]	; (8007c80 <TIM_Base_SetConfig+0x120>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d003      	beq.n	8007ba0 <TIM_Base_SetConfig+0x40>
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	4a3a      	ldr	r2, [pc, #232]	; (8007c84 <TIM_Base_SetConfig+0x124>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d108      	bne.n	8007bb2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ba6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	685b      	ldr	r3, [r3, #4]
 8007bac:	68fa      	ldr	r2, [r7, #12]
 8007bae:	4313      	orrs	r3, r2
 8007bb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	4a2f      	ldr	r2, [pc, #188]	; (8007c74 <TIM_Base_SetConfig+0x114>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d02b      	beq.n	8007c12 <TIM_Base_SetConfig+0xb2>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bc0:	d027      	beq.n	8007c12 <TIM_Base_SetConfig+0xb2>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	4a2c      	ldr	r2, [pc, #176]	; (8007c78 <TIM_Base_SetConfig+0x118>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d023      	beq.n	8007c12 <TIM_Base_SetConfig+0xb2>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	4a2b      	ldr	r2, [pc, #172]	; (8007c7c <TIM_Base_SetConfig+0x11c>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d01f      	beq.n	8007c12 <TIM_Base_SetConfig+0xb2>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	4a2a      	ldr	r2, [pc, #168]	; (8007c80 <TIM_Base_SetConfig+0x120>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d01b      	beq.n	8007c12 <TIM_Base_SetConfig+0xb2>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	4a29      	ldr	r2, [pc, #164]	; (8007c84 <TIM_Base_SetConfig+0x124>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d017      	beq.n	8007c12 <TIM_Base_SetConfig+0xb2>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	4a28      	ldr	r2, [pc, #160]	; (8007c88 <TIM_Base_SetConfig+0x128>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d013      	beq.n	8007c12 <TIM_Base_SetConfig+0xb2>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	4a27      	ldr	r2, [pc, #156]	; (8007c8c <TIM_Base_SetConfig+0x12c>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d00f      	beq.n	8007c12 <TIM_Base_SetConfig+0xb2>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	4a26      	ldr	r2, [pc, #152]	; (8007c90 <TIM_Base_SetConfig+0x130>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d00b      	beq.n	8007c12 <TIM_Base_SetConfig+0xb2>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	4a25      	ldr	r2, [pc, #148]	; (8007c94 <TIM_Base_SetConfig+0x134>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d007      	beq.n	8007c12 <TIM_Base_SetConfig+0xb2>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	4a24      	ldr	r2, [pc, #144]	; (8007c98 <TIM_Base_SetConfig+0x138>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d003      	beq.n	8007c12 <TIM_Base_SetConfig+0xb2>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	4a23      	ldr	r2, [pc, #140]	; (8007c9c <TIM_Base_SetConfig+0x13c>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d108      	bne.n	8007c24 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	68db      	ldr	r3, [r3, #12]
 8007c1e:	68fa      	ldr	r2, [r7, #12]
 8007c20:	4313      	orrs	r3, r2
 8007c22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	695b      	ldr	r3, [r3, #20]
 8007c2e:	4313      	orrs	r3, r2
 8007c30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	68fa      	ldr	r2, [r7, #12]
 8007c36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	689a      	ldr	r2, [r3, #8]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	681a      	ldr	r2, [r3, #0]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	4a0a      	ldr	r2, [pc, #40]	; (8007c74 <TIM_Base_SetConfig+0x114>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d003      	beq.n	8007c58 <TIM_Base_SetConfig+0xf8>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	4a0c      	ldr	r2, [pc, #48]	; (8007c84 <TIM_Base_SetConfig+0x124>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d103      	bne.n	8007c60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	691a      	ldr	r2, [r3, #16]
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2201      	movs	r2, #1
 8007c64:	615a      	str	r2, [r3, #20]
}
 8007c66:	bf00      	nop
 8007c68:	3714      	adds	r7, #20
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c70:	4770      	bx	lr
 8007c72:	bf00      	nop
 8007c74:	40010000 	.word	0x40010000
 8007c78:	40000400 	.word	0x40000400
 8007c7c:	40000800 	.word	0x40000800
 8007c80:	40000c00 	.word	0x40000c00
 8007c84:	40010400 	.word	0x40010400
 8007c88:	40014000 	.word	0x40014000
 8007c8c:	40014400 	.word	0x40014400
 8007c90:	40014800 	.word	0x40014800
 8007c94:	40001800 	.word	0x40001800
 8007c98:	40001c00 	.word	0x40001c00
 8007c9c:	40002000 	.word	0x40002000

08007ca0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b086      	sub	sp, #24
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
 8007ca8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007caa:	2300      	movs	r3, #0
 8007cac:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	689b      	ldr	r3, [r3, #8]
 8007cb4:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007cb6:	693b      	ldr	r3, [r7, #16]
 8007cb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cbc:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	685b      	ldr	r3, [r3, #4]
 8007cc2:	693a      	ldr	r2, [r7, #16]
 8007cc4:	4313      	orrs	r3, r2
 8007cc6:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007cc8:	693a      	ldr	r2, [r7, #16]
 8007cca:	4b3e      	ldr	r3, [pc, #248]	; (8007dc4 <TIM_SlaveTimer_SetConfig+0x124>)
 8007ccc:	4013      	ands	r3, r2
 8007cce:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	693a      	ldr	r2, [r7, #16]
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	693a      	ldr	r2, [r7, #16]
 8007ce0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	2b70      	cmp	r3, #112	; 0x70
 8007ce8:	d01a      	beq.n	8007d20 <TIM_SlaveTimer_SetConfig+0x80>
 8007cea:	2b70      	cmp	r3, #112	; 0x70
 8007cec:	d860      	bhi.n	8007db0 <TIM_SlaveTimer_SetConfig+0x110>
 8007cee:	2b60      	cmp	r3, #96	; 0x60
 8007cf0:	d054      	beq.n	8007d9c <TIM_SlaveTimer_SetConfig+0xfc>
 8007cf2:	2b60      	cmp	r3, #96	; 0x60
 8007cf4:	d85c      	bhi.n	8007db0 <TIM_SlaveTimer_SetConfig+0x110>
 8007cf6:	2b50      	cmp	r3, #80	; 0x50
 8007cf8:	d046      	beq.n	8007d88 <TIM_SlaveTimer_SetConfig+0xe8>
 8007cfa:	2b50      	cmp	r3, #80	; 0x50
 8007cfc:	d858      	bhi.n	8007db0 <TIM_SlaveTimer_SetConfig+0x110>
 8007cfe:	2b40      	cmp	r3, #64	; 0x40
 8007d00:	d019      	beq.n	8007d36 <TIM_SlaveTimer_SetConfig+0x96>
 8007d02:	2b40      	cmp	r3, #64	; 0x40
 8007d04:	d854      	bhi.n	8007db0 <TIM_SlaveTimer_SetConfig+0x110>
 8007d06:	2b30      	cmp	r3, #48	; 0x30
 8007d08:	d055      	beq.n	8007db6 <TIM_SlaveTimer_SetConfig+0x116>
 8007d0a:	2b30      	cmp	r3, #48	; 0x30
 8007d0c:	d850      	bhi.n	8007db0 <TIM_SlaveTimer_SetConfig+0x110>
 8007d0e:	2b20      	cmp	r3, #32
 8007d10:	d051      	beq.n	8007db6 <TIM_SlaveTimer_SetConfig+0x116>
 8007d12:	2b20      	cmp	r3, #32
 8007d14:	d84c      	bhi.n	8007db0 <TIM_SlaveTimer_SetConfig+0x110>
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d04d      	beq.n	8007db6 <TIM_SlaveTimer_SetConfig+0x116>
 8007d1a:	2b10      	cmp	r3, #16
 8007d1c:	d04b      	beq.n	8007db6 <TIM_SlaveTimer_SetConfig+0x116>
 8007d1e:	e047      	b.n	8007db0 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6818      	ldr	r0, [r3, #0]
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	68d9      	ldr	r1, [r3, #12]
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	689a      	ldr	r2, [r3, #8]
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	691b      	ldr	r3, [r3, #16]
 8007d30:	f000 f9ee 	bl	8008110 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8007d34:	e040      	b.n	8007db8 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	2b05      	cmp	r3, #5
 8007d3c:	d101      	bne.n	8007d42 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	e03b      	b.n	8007dba <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	6a1b      	ldr	r3, [r3, #32]
 8007d48:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	6a1a      	ldr	r2, [r3, #32]
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f022 0201 	bic.w	r2, r2, #1
 8007d58:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	699b      	ldr	r3, [r3, #24]
 8007d60:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d68:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	691b      	ldr	r3, [r3, #16]
 8007d6e:	011b      	lsls	r3, r3, #4
 8007d70:	68ba      	ldr	r2, [r7, #8]
 8007d72:	4313      	orrs	r3, r2
 8007d74:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	68ba      	ldr	r2, [r7, #8]
 8007d7c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	68fa      	ldr	r2, [r7, #12]
 8007d84:	621a      	str	r2, [r3, #32]
      break;
 8007d86:	e017      	b.n	8007db8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	6818      	ldr	r0, [r3, #0]
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	6899      	ldr	r1, [r3, #8]
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	691b      	ldr	r3, [r3, #16]
 8007d94:	461a      	mov	r2, r3
 8007d96:	f000 f88b 	bl	8007eb0 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8007d9a:	e00d      	b.n	8007db8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6818      	ldr	r0, [r3, #0]
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	6899      	ldr	r1, [r3, #8]
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	691b      	ldr	r3, [r3, #16]
 8007da8:	461a      	mov	r2, r3
 8007daa:	f000 f8ed 	bl	8007f88 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8007dae:	e003      	b.n	8007db8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8007db0:	2301      	movs	r3, #1
 8007db2:	75fb      	strb	r3, [r7, #23]
      break;
 8007db4:	e000      	b.n	8007db8 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8007db6:	bf00      	nop
  }

  return status;
 8007db8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	3718      	adds	r7, #24
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bd80      	pop	{r7, pc}
 8007dc2:	bf00      	nop
 8007dc4:	fffefff8 	.word	0xfffefff8

08007dc8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b087      	sub	sp, #28
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	60f8      	str	r0, [r7, #12]
 8007dd0:	60b9      	str	r1, [r7, #8]
 8007dd2:	607a      	str	r2, [r7, #4]
 8007dd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	6a1b      	ldr	r3, [r3, #32]
 8007dda:	f023 0201 	bic.w	r2, r3, #1
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	699b      	ldr	r3, [r3, #24]
 8007de6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	6a1b      	ldr	r3, [r3, #32]
 8007dec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	4a28      	ldr	r2, [pc, #160]	; (8007e94 <TIM_TI1_SetConfig+0xcc>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d01b      	beq.n	8007e2e <TIM_TI1_SetConfig+0x66>
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007dfc:	d017      	beq.n	8007e2e <TIM_TI1_SetConfig+0x66>
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	4a25      	ldr	r2, [pc, #148]	; (8007e98 <TIM_TI1_SetConfig+0xd0>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d013      	beq.n	8007e2e <TIM_TI1_SetConfig+0x66>
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	4a24      	ldr	r2, [pc, #144]	; (8007e9c <TIM_TI1_SetConfig+0xd4>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d00f      	beq.n	8007e2e <TIM_TI1_SetConfig+0x66>
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	4a23      	ldr	r2, [pc, #140]	; (8007ea0 <TIM_TI1_SetConfig+0xd8>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d00b      	beq.n	8007e2e <TIM_TI1_SetConfig+0x66>
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	4a22      	ldr	r2, [pc, #136]	; (8007ea4 <TIM_TI1_SetConfig+0xdc>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d007      	beq.n	8007e2e <TIM_TI1_SetConfig+0x66>
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	4a21      	ldr	r2, [pc, #132]	; (8007ea8 <TIM_TI1_SetConfig+0xe0>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d003      	beq.n	8007e2e <TIM_TI1_SetConfig+0x66>
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	4a20      	ldr	r2, [pc, #128]	; (8007eac <TIM_TI1_SetConfig+0xe4>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d101      	bne.n	8007e32 <TIM_TI1_SetConfig+0x6a>
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e000      	b.n	8007e34 <TIM_TI1_SetConfig+0x6c>
 8007e32:	2300      	movs	r3, #0
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d008      	beq.n	8007e4a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007e38:	697b      	ldr	r3, [r7, #20]
 8007e3a:	f023 0303 	bic.w	r3, r3, #3
 8007e3e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007e40:	697a      	ldr	r2, [r7, #20]
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	4313      	orrs	r3, r2
 8007e46:	617b      	str	r3, [r7, #20]
 8007e48:	e003      	b.n	8007e52 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	f043 0301 	orr.w	r3, r3, #1
 8007e50:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007e58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	011b      	lsls	r3, r3, #4
 8007e5e:	b2db      	uxtb	r3, r3
 8007e60:	697a      	ldr	r2, [r7, #20]
 8007e62:	4313      	orrs	r3, r2
 8007e64:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	f023 030a 	bic.w	r3, r3, #10
 8007e6c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007e6e:	68bb      	ldr	r3, [r7, #8]
 8007e70:	f003 030a 	and.w	r3, r3, #10
 8007e74:	693a      	ldr	r2, [r7, #16]
 8007e76:	4313      	orrs	r3, r2
 8007e78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	697a      	ldr	r2, [r7, #20]
 8007e7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	693a      	ldr	r2, [r7, #16]
 8007e84:	621a      	str	r2, [r3, #32]
}
 8007e86:	bf00      	nop
 8007e88:	371c      	adds	r7, #28
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e90:	4770      	bx	lr
 8007e92:	bf00      	nop
 8007e94:	40010000 	.word	0x40010000
 8007e98:	40000400 	.word	0x40000400
 8007e9c:	40000800 	.word	0x40000800
 8007ea0:	40000c00 	.word	0x40000c00
 8007ea4:	40010400 	.word	0x40010400
 8007ea8:	40014000 	.word	0x40014000
 8007eac:	40001800 	.word	0x40001800

08007eb0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b087      	sub	sp, #28
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	60f8      	str	r0, [r7, #12]
 8007eb8:	60b9      	str	r1, [r7, #8]
 8007eba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	6a1b      	ldr	r3, [r3, #32]
 8007ec0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	6a1b      	ldr	r3, [r3, #32]
 8007ec6:	f023 0201 	bic.w	r2, r3, #1
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	699b      	ldr	r3, [r3, #24]
 8007ed2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ed4:	693b      	ldr	r3, [r7, #16]
 8007ed6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007eda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	011b      	lsls	r3, r3, #4
 8007ee0:	693a      	ldr	r2, [r7, #16]
 8007ee2:	4313      	orrs	r3, r2
 8007ee4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007ee6:	697b      	ldr	r3, [r7, #20]
 8007ee8:	f023 030a 	bic.w	r3, r3, #10
 8007eec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007eee:	697a      	ldr	r2, [r7, #20]
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	4313      	orrs	r3, r2
 8007ef4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	693a      	ldr	r2, [r7, #16]
 8007efa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	697a      	ldr	r2, [r7, #20]
 8007f00:	621a      	str	r2, [r3, #32]
}
 8007f02:	bf00      	nop
 8007f04:	371c      	adds	r7, #28
 8007f06:	46bd      	mov	sp, r7
 8007f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0c:	4770      	bx	lr

08007f0e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007f0e:	b480      	push	{r7}
 8007f10:	b087      	sub	sp, #28
 8007f12:	af00      	add	r7, sp, #0
 8007f14:	60f8      	str	r0, [r7, #12]
 8007f16:	60b9      	str	r1, [r7, #8]
 8007f18:	607a      	str	r2, [r7, #4]
 8007f1a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	6a1b      	ldr	r3, [r3, #32]
 8007f20:	f023 0210 	bic.w	r2, r3, #16
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	699b      	ldr	r3, [r3, #24]
 8007f2c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	6a1b      	ldr	r3, [r3, #32]
 8007f32:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007f34:	697b      	ldr	r3, [r7, #20]
 8007f36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f3a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	021b      	lsls	r3, r3, #8
 8007f40:	697a      	ldr	r2, [r7, #20]
 8007f42:	4313      	orrs	r3, r2
 8007f44:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f46:	697b      	ldr	r3, [r7, #20]
 8007f48:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007f4c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	031b      	lsls	r3, r3, #12
 8007f52:	b29b      	uxth	r3, r3
 8007f54:	697a      	ldr	r2, [r7, #20]
 8007f56:	4313      	orrs	r3, r2
 8007f58:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007f60:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007f62:	68bb      	ldr	r3, [r7, #8]
 8007f64:	011b      	lsls	r3, r3, #4
 8007f66:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007f6a:	693a      	ldr	r2, [r7, #16]
 8007f6c:	4313      	orrs	r3, r2
 8007f6e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	697a      	ldr	r2, [r7, #20]
 8007f74:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	693a      	ldr	r2, [r7, #16]
 8007f7a:	621a      	str	r2, [r3, #32]
}
 8007f7c:	bf00      	nop
 8007f7e:	371c      	adds	r7, #28
 8007f80:	46bd      	mov	sp, r7
 8007f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f86:	4770      	bx	lr

08007f88 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b087      	sub	sp, #28
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	60f8      	str	r0, [r7, #12]
 8007f90:	60b9      	str	r1, [r7, #8]
 8007f92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	6a1b      	ldr	r3, [r3, #32]
 8007f98:	f023 0210 	bic.w	r2, r3, #16
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	699b      	ldr	r3, [r3, #24]
 8007fa4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	6a1b      	ldr	r3, [r3, #32]
 8007faa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007fb2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	031b      	lsls	r3, r3, #12
 8007fb8:	697a      	ldr	r2, [r7, #20]
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007fbe:	693b      	ldr	r3, [r7, #16]
 8007fc0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007fc4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007fc6:	68bb      	ldr	r3, [r7, #8]
 8007fc8:	011b      	lsls	r3, r3, #4
 8007fca:	693a      	ldr	r2, [r7, #16]
 8007fcc:	4313      	orrs	r3, r2
 8007fce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	697a      	ldr	r2, [r7, #20]
 8007fd4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	693a      	ldr	r2, [r7, #16]
 8007fda:	621a      	str	r2, [r3, #32]
}
 8007fdc:	bf00      	nop
 8007fde:	371c      	adds	r7, #28
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe6:	4770      	bx	lr

08007fe8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b087      	sub	sp, #28
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	60f8      	str	r0, [r7, #12]
 8007ff0:	60b9      	str	r1, [r7, #8]
 8007ff2:	607a      	str	r2, [r7, #4]
 8007ff4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	6a1b      	ldr	r3, [r3, #32]
 8007ffa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	69db      	ldr	r3, [r3, #28]
 8008006:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	6a1b      	ldr	r3, [r3, #32]
 800800c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	f023 0303 	bic.w	r3, r3, #3
 8008014:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008016:	697a      	ldr	r2, [r7, #20]
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	4313      	orrs	r3, r2
 800801c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008024:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	011b      	lsls	r3, r3, #4
 800802a:	b2db      	uxtb	r3, r3
 800802c:	697a      	ldr	r2, [r7, #20]
 800802e:	4313      	orrs	r3, r2
 8008030:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008038:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	021b      	lsls	r3, r3, #8
 800803e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008042:	693a      	ldr	r2, [r7, #16]
 8008044:	4313      	orrs	r3, r2
 8008046:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	697a      	ldr	r2, [r7, #20]
 800804c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	693a      	ldr	r2, [r7, #16]
 8008052:	621a      	str	r2, [r3, #32]
}
 8008054:	bf00      	nop
 8008056:	371c      	adds	r7, #28
 8008058:	46bd      	mov	sp, r7
 800805a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805e:	4770      	bx	lr

08008060 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008060:	b480      	push	{r7}
 8008062:	b087      	sub	sp, #28
 8008064:	af00      	add	r7, sp, #0
 8008066:	60f8      	str	r0, [r7, #12]
 8008068:	60b9      	str	r1, [r7, #8]
 800806a:	607a      	str	r2, [r7, #4]
 800806c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	6a1b      	ldr	r3, [r3, #32]
 8008072:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	69db      	ldr	r3, [r3, #28]
 800807e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	6a1b      	ldr	r3, [r3, #32]
 8008084:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800808c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	021b      	lsls	r3, r3, #8
 8008092:	697a      	ldr	r2, [r7, #20]
 8008094:	4313      	orrs	r3, r2
 8008096:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800809e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	031b      	lsls	r3, r3, #12
 80080a4:	b29b      	uxth	r3, r3
 80080a6:	697a      	ldr	r2, [r7, #20]
 80080a8:	4313      	orrs	r3, r2
 80080aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80080ac:	693b      	ldr	r3, [r7, #16]
 80080ae:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80080b2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	031b      	lsls	r3, r3, #12
 80080b8:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80080bc:	693a      	ldr	r2, [r7, #16]
 80080be:	4313      	orrs	r3, r2
 80080c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	697a      	ldr	r2, [r7, #20]
 80080c6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	693a      	ldr	r2, [r7, #16]
 80080cc:	621a      	str	r2, [r3, #32]
}
 80080ce:	bf00      	nop
 80080d0:	371c      	adds	r7, #28
 80080d2:	46bd      	mov	sp, r7
 80080d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d8:	4770      	bx	lr

080080da <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80080da:	b480      	push	{r7}
 80080dc:	b085      	sub	sp, #20
 80080de:	af00      	add	r7, sp, #0
 80080e0:	6078      	str	r0, [r7, #4]
 80080e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	689b      	ldr	r3, [r3, #8]
 80080e8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80080f2:	683a      	ldr	r2, [r7, #0]
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	4313      	orrs	r3, r2
 80080f8:	f043 0307 	orr.w	r3, r3, #7
 80080fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	68fa      	ldr	r2, [r7, #12]
 8008102:	609a      	str	r2, [r3, #8]
}
 8008104:	bf00      	nop
 8008106:	3714      	adds	r7, #20
 8008108:	46bd      	mov	sp, r7
 800810a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810e:	4770      	bx	lr

08008110 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008110:	b480      	push	{r7}
 8008112:	b087      	sub	sp, #28
 8008114:	af00      	add	r7, sp, #0
 8008116:	60f8      	str	r0, [r7, #12]
 8008118:	60b9      	str	r1, [r7, #8]
 800811a:	607a      	str	r2, [r7, #4]
 800811c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	689b      	ldr	r3, [r3, #8]
 8008122:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008124:	697b      	ldr	r3, [r7, #20]
 8008126:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800812a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	021a      	lsls	r2, r3, #8
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	431a      	orrs	r2, r3
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	4313      	orrs	r3, r2
 8008138:	697a      	ldr	r2, [r7, #20]
 800813a:	4313      	orrs	r3, r2
 800813c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	697a      	ldr	r2, [r7, #20]
 8008142:	609a      	str	r2, [r3, #8]
}
 8008144:	bf00      	nop
 8008146:	371c      	adds	r7, #28
 8008148:	46bd      	mov	sp, r7
 800814a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814e:	4770      	bx	lr

08008150 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008150:	b480      	push	{r7}
 8008152:	b087      	sub	sp, #28
 8008154:	af00      	add	r7, sp, #0
 8008156:	60f8      	str	r0, [r7, #12]
 8008158:	60b9      	str	r1, [r7, #8]
 800815a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	f003 031f 	and.w	r3, r3, #31
 8008162:	2201      	movs	r2, #1
 8008164:	fa02 f303 	lsl.w	r3, r2, r3
 8008168:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	6a1a      	ldr	r2, [r3, #32]
 800816e:	697b      	ldr	r3, [r7, #20]
 8008170:	43db      	mvns	r3, r3
 8008172:	401a      	ands	r2, r3
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	6a1a      	ldr	r2, [r3, #32]
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	f003 031f 	and.w	r3, r3, #31
 8008182:	6879      	ldr	r1, [r7, #4]
 8008184:	fa01 f303 	lsl.w	r3, r1, r3
 8008188:	431a      	orrs	r2, r3
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	621a      	str	r2, [r3, #32]
}
 800818e:	bf00      	nop
 8008190:	371c      	adds	r7, #28
 8008192:	46bd      	mov	sp, r7
 8008194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008198:	4770      	bx	lr
	...

0800819c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800819c:	b480      	push	{r7}
 800819e:	b085      	sub	sp, #20
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
 80081a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80081ac:	2b01      	cmp	r3, #1
 80081ae:	d101      	bne.n	80081b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80081b0:	2302      	movs	r3, #2
 80081b2:	e06d      	b.n	8008290 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2201      	movs	r2, #1
 80081b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2202      	movs	r2, #2
 80081c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	689b      	ldr	r3, [r3, #8]
 80081d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	4a30      	ldr	r2, [pc, #192]	; (800829c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80081da:	4293      	cmp	r3, r2
 80081dc:	d004      	beq.n	80081e8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	4a2f      	ldr	r2, [pc, #188]	; (80082a0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80081e4:	4293      	cmp	r3, r2
 80081e6:	d108      	bne.n	80081fa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80081ee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	685b      	ldr	r3, [r3, #4]
 80081f4:	68fa      	ldr	r2, [r7, #12]
 80081f6:	4313      	orrs	r3, r2
 80081f8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008200:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	68fa      	ldr	r2, [r7, #12]
 8008208:	4313      	orrs	r3, r2
 800820a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	68fa      	ldr	r2, [r7, #12]
 8008212:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4a20      	ldr	r2, [pc, #128]	; (800829c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d022      	beq.n	8008264 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008226:	d01d      	beq.n	8008264 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	4a1d      	ldr	r2, [pc, #116]	; (80082a4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800822e:	4293      	cmp	r3, r2
 8008230:	d018      	beq.n	8008264 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	4a1c      	ldr	r2, [pc, #112]	; (80082a8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d013      	beq.n	8008264 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a1a      	ldr	r2, [pc, #104]	; (80082ac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d00e      	beq.n	8008264 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	4a15      	ldr	r2, [pc, #84]	; (80082a0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800824c:	4293      	cmp	r3, r2
 800824e:	d009      	beq.n	8008264 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	4a16      	ldr	r2, [pc, #88]	; (80082b0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d004      	beq.n	8008264 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4a15      	ldr	r2, [pc, #84]	; (80082b4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d10c      	bne.n	800827e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800826a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	689b      	ldr	r3, [r3, #8]
 8008270:	68ba      	ldr	r2, [r7, #8]
 8008272:	4313      	orrs	r3, r2
 8008274:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	68ba      	ldr	r2, [r7, #8]
 800827c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2201      	movs	r2, #1
 8008282:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2200      	movs	r2, #0
 800828a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800828e:	2300      	movs	r3, #0
}
 8008290:	4618      	mov	r0, r3
 8008292:	3714      	adds	r7, #20
 8008294:	46bd      	mov	sp, r7
 8008296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829a:	4770      	bx	lr
 800829c:	40010000 	.word	0x40010000
 80082a0:	40010400 	.word	0x40010400
 80082a4:	40000400 	.word	0x40000400
 80082a8:	40000800 	.word	0x40000800
 80082ac:	40000c00 	.word	0x40000c00
 80082b0:	40014000 	.word	0x40014000
 80082b4:	40001800 	.word	0x40001800

080082b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b083      	sub	sp, #12
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80082c0:	bf00      	nop
 80082c2:	370c      	adds	r7, #12
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr

080082cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b083      	sub	sp, #12
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80082d4:	bf00      	nop
 80082d6:	370c      	adds	r7, #12
 80082d8:	46bd      	mov	sp, r7
 80082da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082de:	4770      	bx	lr

080082e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b083      	sub	sp, #12
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80082e8:	bf00      	nop
 80082ea:	370c      	adds	r7, #12
 80082ec:	46bd      	mov	sp, r7
 80082ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f2:	4770      	bx	lr

080082f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b082      	sub	sp, #8
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d101      	bne.n	8008306 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008302:	2301      	movs	r3, #1
 8008304:	e040      	b.n	8008388 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800830a:	2b00      	cmp	r3, #0
 800830c:	d106      	bne.n	800831c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2200      	movs	r2, #0
 8008312:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f7f9 f9a4 	bl	8001664 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	2224      	movs	r2, #36	; 0x24
 8008320:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	681a      	ldr	r2, [r3, #0]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f022 0201 	bic.w	r2, r2, #1
 8008330:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f000 fb46 	bl	80089c4 <UART_SetConfig>
 8008338:	4603      	mov	r3, r0
 800833a:	2b01      	cmp	r3, #1
 800833c:	d101      	bne.n	8008342 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800833e:	2301      	movs	r3, #1
 8008340:	e022      	b.n	8008388 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008346:	2b00      	cmp	r3, #0
 8008348:	d002      	beq.n	8008350 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f000 fd9e 	bl	8008e8c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	685a      	ldr	r2, [r3, #4]
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800835e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	689a      	ldr	r2, [r3, #8]
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800836e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	681a      	ldr	r2, [r3, #0]
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f042 0201 	orr.w	r2, r2, #1
 800837e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f000 fe25 	bl	8008fd0 <UART_CheckIdleState>
 8008386:	4603      	mov	r3, r0
}
 8008388:	4618      	mov	r0, r3
 800838a:	3708      	adds	r7, #8
 800838c:	46bd      	mov	sp, r7
 800838e:	bd80      	pop	{r7, pc}

08008390 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b0ba      	sub	sp, #232	; 0xe8
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	69db      	ldr	r3, [r3, #28]
 800839e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	689b      	ldr	r3, [r3, #8]
 80083b2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80083b6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80083ba:	f640 030f 	movw	r3, #2063	; 0x80f
 80083be:	4013      	ands	r3, r2
 80083c0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80083c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d115      	bne.n	80083f8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80083cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083d0:	f003 0320 	and.w	r3, r3, #32
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d00f      	beq.n	80083f8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80083d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083dc:	f003 0320 	and.w	r3, r3, #32
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d009      	beq.n	80083f8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	f000 82ac 	beq.w	8008946 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	4798      	blx	r3
      }
      return;
 80083f6:	e2a6      	b.n	8008946 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80083f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	f000 8117 	beq.w	8008630 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008402:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008406:	f003 0301 	and.w	r3, r3, #1
 800840a:	2b00      	cmp	r3, #0
 800840c:	d106      	bne.n	800841c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800840e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8008412:	4b85      	ldr	r3, [pc, #532]	; (8008628 <HAL_UART_IRQHandler+0x298>)
 8008414:	4013      	ands	r3, r2
 8008416:	2b00      	cmp	r3, #0
 8008418:	f000 810a 	beq.w	8008630 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800841c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008420:	f003 0301 	and.w	r3, r3, #1
 8008424:	2b00      	cmp	r3, #0
 8008426:	d011      	beq.n	800844c <HAL_UART_IRQHandler+0xbc>
 8008428:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800842c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008430:	2b00      	cmp	r3, #0
 8008432:	d00b      	beq.n	800844c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	2201      	movs	r2, #1
 800843a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008442:	f043 0201 	orr.w	r2, r3, #1
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800844c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008450:	f003 0302 	and.w	r3, r3, #2
 8008454:	2b00      	cmp	r3, #0
 8008456:	d011      	beq.n	800847c <HAL_UART_IRQHandler+0xec>
 8008458:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800845c:	f003 0301 	and.w	r3, r3, #1
 8008460:	2b00      	cmp	r3, #0
 8008462:	d00b      	beq.n	800847c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	2202      	movs	r2, #2
 800846a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008472:	f043 0204 	orr.w	r2, r3, #4
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800847c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008480:	f003 0304 	and.w	r3, r3, #4
 8008484:	2b00      	cmp	r3, #0
 8008486:	d011      	beq.n	80084ac <HAL_UART_IRQHandler+0x11c>
 8008488:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800848c:	f003 0301 	and.w	r3, r3, #1
 8008490:	2b00      	cmp	r3, #0
 8008492:	d00b      	beq.n	80084ac <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	2204      	movs	r2, #4
 800849a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80084a2:	f043 0202 	orr.w	r2, r3, #2
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80084ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084b0:	f003 0308 	and.w	r3, r3, #8
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d017      	beq.n	80084e8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80084b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084bc:	f003 0320 	and.w	r3, r3, #32
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d105      	bne.n	80084d0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80084c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80084c8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d00b      	beq.n	80084e8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	2208      	movs	r2, #8
 80084d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80084de:	f043 0208 	orr.w	r2, r3, #8
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80084e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d012      	beq.n	800851a <HAL_UART_IRQHandler+0x18a>
 80084f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084f8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d00c      	beq.n	800851a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008508:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008510:	f043 0220 	orr.w	r2, r3, #32
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008520:	2b00      	cmp	r3, #0
 8008522:	f000 8212 	beq.w	800894a <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008526:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800852a:	f003 0320 	and.w	r3, r3, #32
 800852e:	2b00      	cmp	r3, #0
 8008530:	d00d      	beq.n	800854e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008532:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008536:	f003 0320 	and.w	r3, r3, #32
 800853a:	2b00      	cmp	r3, #0
 800853c:	d007      	beq.n	800854e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008542:	2b00      	cmp	r3, #0
 8008544:	d003      	beq.n	800854e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800854a:	6878      	ldr	r0, [r7, #4]
 800854c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008554:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	689b      	ldr	r3, [r3, #8]
 800855e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008562:	2b40      	cmp	r3, #64	; 0x40
 8008564:	d005      	beq.n	8008572 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008566:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800856a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800856e:	2b00      	cmp	r3, #0
 8008570:	d04f      	beq.n	8008612 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f000 ff06 	bl	8009384 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	689b      	ldr	r3, [r3, #8]
 800857e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008582:	2b40      	cmp	r3, #64	; 0x40
 8008584:	d141      	bne.n	800860a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	3308      	adds	r3, #8
 800858c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008590:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008594:	e853 3f00 	ldrex	r3, [r3]
 8008598:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800859c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80085a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80085a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	3308      	adds	r3, #8
 80085ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80085b2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80085b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80085be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80085c2:	e841 2300 	strex	r3, r2, [r1]
 80085c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80085ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d1d9      	bne.n	8008586 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d013      	beq.n	8008602 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80085de:	4a13      	ldr	r2, [pc, #76]	; (800862c <HAL_UART_IRQHandler+0x29c>)
 80085e0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80085e6:	4618      	mov	r0, r3
 80085e8:	f7f9 ff32 	bl	8002450 <HAL_DMA_Abort_IT>
 80085ec:	4603      	mov	r3, r0
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d017      	beq.n	8008622 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80085f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085f8:	687a      	ldr	r2, [r7, #4]
 80085fa:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80085fc:	4610      	mov	r0, r2
 80085fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008600:	e00f      	b.n	8008622 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008602:	6878      	ldr	r0, [r7, #4]
 8008604:	f000 f9ca 	bl	800899c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008608:	e00b      	b.n	8008622 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f000 f9c6 	bl	800899c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008610:	e007      	b.n	8008622 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f000 f9c2 	bl	800899c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2200      	movs	r2, #0
 800861c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8008620:	e193      	b.n	800894a <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008622:	bf00      	nop
    return;
 8008624:	e191      	b.n	800894a <HAL_UART_IRQHandler+0x5ba>
 8008626:	bf00      	nop
 8008628:	04000120 	.word	0x04000120
 800862c:	08009631 	.word	0x08009631

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008634:	2b01      	cmp	r3, #1
 8008636:	f040 814c 	bne.w	80088d2 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800863a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800863e:	f003 0310 	and.w	r3, r3, #16
 8008642:	2b00      	cmp	r3, #0
 8008644:	f000 8145 	beq.w	80088d2 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008648:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800864c:	f003 0310 	and.w	r3, r3, #16
 8008650:	2b00      	cmp	r3, #0
 8008652:	f000 813e 	beq.w	80088d2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	2210      	movs	r2, #16
 800865c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	689b      	ldr	r3, [r3, #8]
 8008664:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008668:	2b40      	cmp	r3, #64	; 0x40
 800866a:	f040 80b6 	bne.w	80087da <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800867a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800867e:	2b00      	cmp	r3, #0
 8008680:	f000 8165 	beq.w	800894e <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800868a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800868e:	429a      	cmp	r2, r3
 8008690:	f080 815d 	bcs.w	800894e <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800869a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80086a2:	69db      	ldr	r3, [r3, #28]
 80086a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80086a8:	f000 8086 	beq.w	80087b8 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80086b8:	e853 3f00 	ldrex	r3, [r3]
 80086bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80086c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80086c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80086c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	461a      	mov	r2, r3
 80086d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80086d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80086da:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086de:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80086e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80086e6:	e841 2300 	strex	r3, r2, [r1]
 80086ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80086ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d1da      	bne.n	80086ac <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	3308      	adds	r3, #8
 80086fc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008700:	e853 3f00 	ldrex	r3, [r3]
 8008704:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008706:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008708:	f023 0301 	bic.w	r3, r3, #1
 800870c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	3308      	adds	r3, #8
 8008716:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800871a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800871e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008720:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008722:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008726:	e841 2300 	strex	r3, r2, [r1]
 800872a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800872c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800872e:	2b00      	cmp	r3, #0
 8008730:	d1e1      	bne.n	80086f6 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	3308      	adds	r3, #8
 8008738:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800873a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800873c:	e853 3f00 	ldrex	r3, [r3]
 8008740:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008742:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008744:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008748:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	3308      	adds	r3, #8
 8008752:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008756:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008758:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800875a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800875c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800875e:	e841 2300 	strex	r3, r2, [r1]
 8008762:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008764:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008766:	2b00      	cmp	r3, #0
 8008768:	d1e3      	bne.n	8008732 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2220      	movs	r2, #32
 800876e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2200      	movs	r2, #0
 8008776:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800877e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008780:	e853 3f00 	ldrex	r3, [r3]
 8008784:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008786:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008788:	f023 0310 	bic.w	r3, r3, #16
 800878c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	461a      	mov	r2, r3
 8008796:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800879a:	65bb      	str	r3, [r7, #88]	; 0x58
 800879c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800879e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80087a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80087a2:	e841 2300 	strex	r3, r2, [r1]
 80087a6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80087a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d1e4      	bne.n	8008778 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80087b2:	4618      	mov	r0, r3
 80087b4:	f7f9 fddc 	bl	8002370 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2202      	movs	r2, #2
 80087bc:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80087ca:	b29b      	uxth	r3, r3
 80087cc:	1ad3      	subs	r3, r2, r3
 80087ce:	b29b      	uxth	r3, r3
 80087d0:	4619      	mov	r1, r3
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f002 fc52 	bl	800b07c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80087d8:	e0b9      	b.n	800894e <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80087e6:	b29b      	uxth	r3, r3
 80087e8:	1ad3      	subs	r3, r2, r3
 80087ea:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80087f4:	b29b      	uxth	r3, r3
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	f000 80ab 	beq.w	8008952 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 80087fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008800:	2b00      	cmp	r3, #0
 8008802:	f000 80a6 	beq.w	8008952 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800880c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800880e:	e853 3f00 	ldrex	r3, [r3]
 8008812:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008814:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008816:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800881a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	461a      	mov	r2, r3
 8008824:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008828:	647b      	str	r3, [r7, #68]	; 0x44
 800882a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800882c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800882e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008830:	e841 2300 	strex	r3, r2, [r1]
 8008834:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008836:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008838:	2b00      	cmp	r3, #0
 800883a:	d1e4      	bne.n	8008806 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	3308      	adds	r3, #8
 8008842:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008846:	e853 3f00 	ldrex	r3, [r3]
 800884a:	623b      	str	r3, [r7, #32]
   return(result);
 800884c:	6a3b      	ldr	r3, [r7, #32]
 800884e:	f023 0301 	bic.w	r3, r3, #1
 8008852:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	3308      	adds	r3, #8
 800885c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008860:	633a      	str	r2, [r7, #48]	; 0x30
 8008862:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008864:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008866:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008868:	e841 2300 	strex	r3, r2, [r1]
 800886c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800886e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008870:	2b00      	cmp	r3, #0
 8008872:	d1e3      	bne.n	800883c <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2220      	movs	r2, #32
 8008878:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2200      	movs	r2, #0
 8008880:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2200      	movs	r2, #0
 8008886:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800888e:	693b      	ldr	r3, [r7, #16]
 8008890:	e853 3f00 	ldrex	r3, [r3]
 8008894:	60fb      	str	r3, [r7, #12]
   return(result);
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	f023 0310 	bic.w	r3, r3, #16
 800889c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	461a      	mov	r2, r3
 80088a6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80088aa:	61fb      	str	r3, [r7, #28]
 80088ac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ae:	69b9      	ldr	r1, [r7, #24]
 80088b0:	69fa      	ldr	r2, [r7, #28]
 80088b2:	e841 2300 	strex	r3, r2, [r1]
 80088b6:	617b      	str	r3, [r7, #20]
   return(result);
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d1e4      	bne.n	8008888 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2202      	movs	r2, #2
 80088c2:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80088c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80088c8:	4619      	mov	r1, r3
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f002 fbd6 	bl	800b07c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80088d0:	e03f      	b.n	8008952 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80088d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80088d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d00e      	beq.n	80088fc <HAL_UART_IRQHandler+0x56c>
 80088de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80088e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d008      	beq.n	80088fc <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80088f2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f000 f85b 	bl	80089b0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80088fa:	e02d      	b.n	8008958 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80088fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008900:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008904:	2b00      	cmp	r3, #0
 8008906:	d00e      	beq.n	8008926 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008908:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800890c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008910:	2b00      	cmp	r3, #0
 8008912:	d008      	beq.n	8008926 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008918:	2b00      	cmp	r3, #0
 800891a:	d01c      	beq.n	8008956 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008920:	6878      	ldr	r0, [r7, #4]
 8008922:	4798      	blx	r3
    }
    return;
 8008924:	e017      	b.n	8008956 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008926:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800892a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800892e:	2b00      	cmp	r3, #0
 8008930:	d012      	beq.n	8008958 <HAL_UART_IRQHandler+0x5c8>
 8008932:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800893a:	2b00      	cmp	r3, #0
 800893c:	d00c      	beq.n	8008958 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f000 fe8c 	bl	800965c <UART_EndTransmit_IT>
    return;
 8008944:	e008      	b.n	8008958 <HAL_UART_IRQHandler+0x5c8>
      return;
 8008946:	bf00      	nop
 8008948:	e006      	b.n	8008958 <HAL_UART_IRQHandler+0x5c8>
    return;
 800894a:	bf00      	nop
 800894c:	e004      	b.n	8008958 <HAL_UART_IRQHandler+0x5c8>
      return;
 800894e:	bf00      	nop
 8008950:	e002      	b.n	8008958 <HAL_UART_IRQHandler+0x5c8>
      return;
 8008952:	bf00      	nop
 8008954:	e000      	b.n	8008958 <HAL_UART_IRQHandler+0x5c8>
    return;
 8008956:	bf00      	nop
  }

}
 8008958:	37e8      	adds	r7, #232	; 0xe8
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}
 800895e:	bf00      	nop

08008960 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008960:	b480      	push	{r7}
 8008962:	b083      	sub	sp, #12
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008968:	bf00      	nop
 800896a:	370c      	adds	r7, #12
 800896c:	46bd      	mov	sp, r7
 800896e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008972:	4770      	bx	lr

08008974 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008974:	b480      	push	{r7}
 8008976:	b083      	sub	sp, #12
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800897c:	bf00      	nop
 800897e:	370c      	adds	r7, #12
 8008980:	46bd      	mov	sp, r7
 8008982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008986:	4770      	bx	lr

08008988 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008988:	b480      	push	{r7}
 800898a:	b083      	sub	sp, #12
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008990:	bf00      	nop
 8008992:	370c      	adds	r7, #12
 8008994:	46bd      	mov	sp, r7
 8008996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899a:	4770      	bx	lr

0800899c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800899c:	b480      	push	{r7}
 800899e:	b083      	sub	sp, #12
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80089a4:	bf00      	nop
 80089a6:	370c      	adds	r7, #12
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr

080089b0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80089b0:	b480      	push	{r7}
 80089b2:	b083      	sub	sp, #12
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80089b8:	bf00      	nop
 80089ba:	370c      	adds	r7, #12
 80089bc:	46bd      	mov	sp, r7
 80089be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c2:	4770      	bx	lr

080089c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b088      	sub	sp, #32
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80089cc:	2300      	movs	r3, #0
 80089ce:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	689a      	ldr	r2, [r3, #8]
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	691b      	ldr	r3, [r3, #16]
 80089d8:	431a      	orrs	r2, r3
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	695b      	ldr	r3, [r3, #20]
 80089de:	431a      	orrs	r2, r3
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	69db      	ldr	r3, [r3, #28]
 80089e4:	4313      	orrs	r3, r2
 80089e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	681a      	ldr	r2, [r3, #0]
 80089ee:	4ba6      	ldr	r3, [pc, #664]	; (8008c88 <UART_SetConfig+0x2c4>)
 80089f0:	4013      	ands	r3, r2
 80089f2:	687a      	ldr	r2, [r7, #4]
 80089f4:	6812      	ldr	r2, [r2, #0]
 80089f6:	6979      	ldr	r1, [r7, #20]
 80089f8:	430b      	orrs	r3, r1
 80089fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	685b      	ldr	r3, [r3, #4]
 8008a02:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	68da      	ldr	r2, [r3, #12]
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	430a      	orrs	r2, r1
 8008a10:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	699b      	ldr	r3, [r3, #24]
 8008a16:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	6a1b      	ldr	r3, [r3, #32]
 8008a1c:	697a      	ldr	r2, [r7, #20]
 8008a1e:	4313      	orrs	r3, r2
 8008a20:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	689b      	ldr	r3, [r3, #8]
 8008a28:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	697a      	ldr	r2, [r7, #20]
 8008a32:	430a      	orrs	r2, r1
 8008a34:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	4a94      	ldr	r2, [pc, #592]	; (8008c8c <UART_SetConfig+0x2c8>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d120      	bne.n	8008a82 <UART_SetConfig+0xbe>
 8008a40:	4b93      	ldr	r3, [pc, #588]	; (8008c90 <UART_SetConfig+0x2cc>)
 8008a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a46:	f003 0303 	and.w	r3, r3, #3
 8008a4a:	2b03      	cmp	r3, #3
 8008a4c:	d816      	bhi.n	8008a7c <UART_SetConfig+0xb8>
 8008a4e:	a201      	add	r2, pc, #4	; (adr r2, 8008a54 <UART_SetConfig+0x90>)
 8008a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a54:	08008a65 	.word	0x08008a65
 8008a58:	08008a71 	.word	0x08008a71
 8008a5c:	08008a6b 	.word	0x08008a6b
 8008a60:	08008a77 	.word	0x08008a77
 8008a64:	2301      	movs	r3, #1
 8008a66:	77fb      	strb	r3, [r7, #31]
 8008a68:	e150      	b.n	8008d0c <UART_SetConfig+0x348>
 8008a6a:	2302      	movs	r3, #2
 8008a6c:	77fb      	strb	r3, [r7, #31]
 8008a6e:	e14d      	b.n	8008d0c <UART_SetConfig+0x348>
 8008a70:	2304      	movs	r3, #4
 8008a72:	77fb      	strb	r3, [r7, #31]
 8008a74:	e14a      	b.n	8008d0c <UART_SetConfig+0x348>
 8008a76:	2308      	movs	r3, #8
 8008a78:	77fb      	strb	r3, [r7, #31]
 8008a7a:	e147      	b.n	8008d0c <UART_SetConfig+0x348>
 8008a7c:	2310      	movs	r3, #16
 8008a7e:	77fb      	strb	r3, [r7, #31]
 8008a80:	e144      	b.n	8008d0c <UART_SetConfig+0x348>
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	4a83      	ldr	r2, [pc, #524]	; (8008c94 <UART_SetConfig+0x2d0>)
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d132      	bne.n	8008af2 <UART_SetConfig+0x12e>
 8008a8c:	4b80      	ldr	r3, [pc, #512]	; (8008c90 <UART_SetConfig+0x2cc>)
 8008a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a92:	f003 030c 	and.w	r3, r3, #12
 8008a96:	2b0c      	cmp	r3, #12
 8008a98:	d828      	bhi.n	8008aec <UART_SetConfig+0x128>
 8008a9a:	a201      	add	r2, pc, #4	; (adr r2, 8008aa0 <UART_SetConfig+0xdc>)
 8008a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aa0:	08008ad5 	.word	0x08008ad5
 8008aa4:	08008aed 	.word	0x08008aed
 8008aa8:	08008aed 	.word	0x08008aed
 8008aac:	08008aed 	.word	0x08008aed
 8008ab0:	08008ae1 	.word	0x08008ae1
 8008ab4:	08008aed 	.word	0x08008aed
 8008ab8:	08008aed 	.word	0x08008aed
 8008abc:	08008aed 	.word	0x08008aed
 8008ac0:	08008adb 	.word	0x08008adb
 8008ac4:	08008aed 	.word	0x08008aed
 8008ac8:	08008aed 	.word	0x08008aed
 8008acc:	08008aed 	.word	0x08008aed
 8008ad0:	08008ae7 	.word	0x08008ae7
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	77fb      	strb	r3, [r7, #31]
 8008ad8:	e118      	b.n	8008d0c <UART_SetConfig+0x348>
 8008ada:	2302      	movs	r3, #2
 8008adc:	77fb      	strb	r3, [r7, #31]
 8008ade:	e115      	b.n	8008d0c <UART_SetConfig+0x348>
 8008ae0:	2304      	movs	r3, #4
 8008ae2:	77fb      	strb	r3, [r7, #31]
 8008ae4:	e112      	b.n	8008d0c <UART_SetConfig+0x348>
 8008ae6:	2308      	movs	r3, #8
 8008ae8:	77fb      	strb	r3, [r7, #31]
 8008aea:	e10f      	b.n	8008d0c <UART_SetConfig+0x348>
 8008aec:	2310      	movs	r3, #16
 8008aee:	77fb      	strb	r3, [r7, #31]
 8008af0:	e10c      	b.n	8008d0c <UART_SetConfig+0x348>
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4a68      	ldr	r2, [pc, #416]	; (8008c98 <UART_SetConfig+0x2d4>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d120      	bne.n	8008b3e <UART_SetConfig+0x17a>
 8008afc:	4b64      	ldr	r3, [pc, #400]	; (8008c90 <UART_SetConfig+0x2cc>)
 8008afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b02:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008b06:	2b30      	cmp	r3, #48	; 0x30
 8008b08:	d013      	beq.n	8008b32 <UART_SetConfig+0x16e>
 8008b0a:	2b30      	cmp	r3, #48	; 0x30
 8008b0c:	d814      	bhi.n	8008b38 <UART_SetConfig+0x174>
 8008b0e:	2b20      	cmp	r3, #32
 8008b10:	d009      	beq.n	8008b26 <UART_SetConfig+0x162>
 8008b12:	2b20      	cmp	r3, #32
 8008b14:	d810      	bhi.n	8008b38 <UART_SetConfig+0x174>
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d002      	beq.n	8008b20 <UART_SetConfig+0x15c>
 8008b1a:	2b10      	cmp	r3, #16
 8008b1c:	d006      	beq.n	8008b2c <UART_SetConfig+0x168>
 8008b1e:	e00b      	b.n	8008b38 <UART_SetConfig+0x174>
 8008b20:	2300      	movs	r3, #0
 8008b22:	77fb      	strb	r3, [r7, #31]
 8008b24:	e0f2      	b.n	8008d0c <UART_SetConfig+0x348>
 8008b26:	2302      	movs	r3, #2
 8008b28:	77fb      	strb	r3, [r7, #31]
 8008b2a:	e0ef      	b.n	8008d0c <UART_SetConfig+0x348>
 8008b2c:	2304      	movs	r3, #4
 8008b2e:	77fb      	strb	r3, [r7, #31]
 8008b30:	e0ec      	b.n	8008d0c <UART_SetConfig+0x348>
 8008b32:	2308      	movs	r3, #8
 8008b34:	77fb      	strb	r3, [r7, #31]
 8008b36:	e0e9      	b.n	8008d0c <UART_SetConfig+0x348>
 8008b38:	2310      	movs	r3, #16
 8008b3a:	77fb      	strb	r3, [r7, #31]
 8008b3c:	e0e6      	b.n	8008d0c <UART_SetConfig+0x348>
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4a56      	ldr	r2, [pc, #344]	; (8008c9c <UART_SetConfig+0x2d8>)
 8008b44:	4293      	cmp	r3, r2
 8008b46:	d120      	bne.n	8008b8a <UART_SetConfig+0x1c6>
 8008b48:	4b51      	ldr	r3, [pc, #324]	; (8008c90 <UART_SetConfig+0x2cc>)
 8008b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b4e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008b52:	2bc0      	cmp	r3, #192	; 0xc0
 8008b54:	d013      	beq.n	8008b7e <UART_SetConfig+0x1ba>
 8008b56:	2bc0      	cmp	r3, #192	; 0xc0
 8008b58:	d814      	bhi.n	8008b84 <UART_SetConfig+0x1c0>
 8008b5a:	2b80      	cmp	r3, #128	; 0x80
 8008b5c:	d009      	beq.n	8008b72 <UART_SetConfig+0x1ae>
 8008b5e:	2b80      	cmp	r3, #128	; 0x80
 8008b60:	d810      	bhi.n	8008b84 <UART_SetConfig+0x1c0>
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d002      	beq.n	8008b6c <UART_SetConfig+0x1a8>
 8008b66:	2b40      	cmp	r3, #64	; 0x40
 8008b68:	d006      	beq.n	8008b78 <UART_SetConfig+0x1b4>
 8008b6a:	e00b      	b.n	8008b84 <UART_SetConfig+0x1c0>
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	77fb      	strb	r3, [r7, #31]
 8008b70:	e0cc      	b.n	8008d0c <UART_SetConfig+0x348>
 8008b72:	2302      	movs	r3, #2
 8008b74:	77fb      	strb	r3, [r7, #31]
 8008b76:	e0c9      	b.n	8008d0c <UART_SetConfig+0x348>
 8008b78:	2304      	movs	r3, #4
 8008b7a:	77fb      	strb	r3, [r7, #31]
 8008b7c:	e0c6      	b.n	8008d0c <UART_SetConfig+0x348>
 8008b7e:	2308      	movs	r3, #8
 8008b80:	77fb      	strb	r3, [r7, #31]
 8008b82:	e0c3      	b.n	8008d0c <UART_SetConfig+0x348>
 8008b84:	2310      	movs	r3, #16
 8008b86:	77fb      	strb	r3, [r7, #31]
 8008b88:	e0c0      	b.n	8008d0c <UART_SetConfig+0x348>
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	4a44      	ldr	r2, [pc, #272]	; (8008ca0 <UART_SetConfig+0x2dc>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d125      	bne.n	8008be0 <UART_SetConfig+0x21c>
 8008b94:	4b3e      	ldr	r3, [pc, #248]	; (8008c90 <UART_SetConfig+0x2cc>)
 8008b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b9e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008ba2:	d017      	beq.n	8008bd4 <UART_SetConfig+0x210>
 8008ba4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008ba8:	d817      	bhi.n	8008bda <UART_SetConfig+0x216>
 8008baa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008bae:	d00b      	beq.n	8008bc8 <UART_SetConfig+0x204>
 8008bb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008bb4:	d811      	bhi.n	8008bda <UART_SetConfig+0x216>
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d003      	beq.n	8008bc2 <UART_SetConfig+0x1fe>
 8008bba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008bbe:	d006      	beq.n	8008bce <UART_SetConfig+0x20a>
 8008bc0:	e00b      	b.n	8008bda <UART_SetConfig+0x216>
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	77fb      	strb	r3, [r7, #31]
 8008bc6:	e0a1      	b.n	8008d0c <UART_SetConfig+0x348>
 8008bc8:	2302      	movs	r3, #2
 8008bca:	77fb      	strb	r3, [r7, #31]
 8008bcc:	e09e      	b.n	8008d0c <UART_SetConfig+0x348>
 8008bce:	2304      	movs	r3, #4
 8008bd0:	77fb      	strb	r3, [r7, #31]
 8008bd2:	e09b      	b.n	8008d0c <UART_SetConfig+0x348>
 8008bd4:	2308      	movs	r3, #8
 8008bd6:	77fb      	strb	r3, [r7, #31]
 8008bd8:	e098      	b.n	8008d0c <UART_SetConfig+0x348>
 8008bda:	2310      	movs	r3, #16
 8008bdc:	77fb      	strb	r3, [r7, #31]
 8008bde:	e095      	b.n	8008d0c <UART_SetConfig+0x348>
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	4a2f      	ldr	r2, [pc, #188]	; (8008ca4 <UART_SetConfig+0x2e0>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d125      	bne.n	8008c36 <UART_SetConfig+0x272>
 8008bea:	4b29      	ldr	r3, [pc, #164]	; (8008c90 <UART_SetConfig+0x2cc>)
 8008bec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008bf0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008bf4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008bf8:	d017      	beq.n	8008c2a <UART_SetConfig+0x266>
 8008bfa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008bfe:	d817      	bhi.n	8008c30 <UART_SetConfig+0x26c>
 8008c00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008c04:	d00b      	beq.n	8008c1e <UART_SetConfig+0x25a>
 8008c06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008c0a:	d811      	bhi.n	8008c30 <UART_SetConfig+0x26c>
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d003      	beq.n	8008c18 <UART_SetConfig+0x254>
 8008c10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c14:	d006      	beq.n	8008c24 <UART_SetConfig+0x260>
 8008c16:	e00b      	b.n	8008c30 <UART_SetConfig+0x26c>
 8008c18:	2301      	movs	r3, #1
 8008c1a:	77fb      	strb	r3, [r7, #31]
 8008c1c:	e076      	b.n	8008d0c <UART_SetConfig+0x348>
 8008c1e:	2302      	movs	r3, #2
 8008c20:	77fb      	strb	r3, [r7, #31]
 8008c22:	e073      	b.n	8008d0c <UART_SetConfig+0x348>
 8008c24:	2304      	movs	r3, #4
 8008c26:	77fb      	strb	r3, [r7, #31]
 8008c28:	e070      	b.n	8008d0c <UART_SetConfig+0x348>
 8008c2a:	2308      	movs	r3, #8
 8008c2c:	77fb      	strb	r3, [r7, #31]
 8008c2e:	e06d      	b.n	8008d0c <UART_SetConfig+0x348>
 8008c30:	2310      	movs	r3, #16
 8008c32:	77fb      	strb	r3, [r7, #31]
 8008c34:	e06a      	b.n	8008d0c <UART_SetConfig+0x348>
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	4a1b      	ldr	r2, [pc, #108]	; (8008ca8 <UART_SetConfig+0x2e4>)
 8008c3c:	4293      	cmp	r3, r2
 8008c3e:	d138      	bne.n	8008cb2 <UART_SetConfig+0x2ee>
 8008c40:	4b13      	ldr	r3, [pc, #76]	; (8008c90 <UART_SetConfig+0x2cc>)
 8008c42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c46:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008c4a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008c4e:	d017      	beq.n	8008c80 <UART_SetConfig+0x2bc>
 8008c50:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008c54:	d82a      	bhi.n	8008cac <UART_SetConfig+0x2e8>
 8008c56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c5a:	d00b      	beq.n	8008c74 <UART_SetConfig+0x2b0>
 8008c5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c60:	d824      	bhi.n	8008cac <UART_SetConfig+0x2e8>
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d003      	beq.n	8008c6e <UART_SetConfig+0x2aa>
 8008c66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c6a:	d006      	beq.n	8008c7a <UART_SetConfig+0x2b6>
 8008c6c:	e01e      	b.n	8008cac <UART_SetConfig+0x2e8>
 8008c6e:	2300      	movs	r3, #0
 8008c70:	77fb      	strb	r3, [r7, #31]
 8008c72:	e04b      	b.n	8008d0c <UART_SetConfig+0x348>
 8008c74:	2302      	movs	r3, #2
 8008c76:	77fb      	strb	r3, [r7, #31]
 8008c78:	e048      	b.n	8008d0c <UART_SetConfig+0x348>
 8008c7a:	2304      	movs	r3, #4
 8008c7c:	77fb      	strb	r3, [r7, #31]
 8008c7e:	e045      	b.n	8008d0c <UART_SetConfig+0x348>
 8008c80:	2308      	movs	r3, #8
 8008c82:	77fb      	strb	r3, [r7, #31]
 8008c84:	e042      	b.n	8008d0c <UART_SetConfig+0x348>
 8008c86:	bf00      	nop
 8008c88:	efff69f3 	.word	0xefff69f3
 8008c8c:	40011000 	.word	0x40011000
 8008c90:	40023800 	.word	0x40023800
 8008c94:	40004400 	.word	0x40004400
 8008c98:	40004800 	.word	0x40004800
 8008c9c:	40004c00 	.word	0x40004c00
 8008ca0:	40005000 	.word	0x40005000
 8008ca4:	40011400 	.word	0x40011400
 8008ca8:	40007800 	.word	0x40007800
 8008cac:	2310      	movs	r3, #16
 8008cae:	77fb      	strb	r3, [r7, #31]
 8008cb0:	e02c      	b.n	8008d0c <UART_SetConfig+0x348>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	4a72      	ldr	r2, [pc, #456]	; (8008e80 <UART_SetConfig+0x4bc>)
 8008cb8:	4293      	cmp	r3, r2
 8008cba:	d125      	bne.n	8008d08 <UART_SetConfig+0x344>
 8008cbc:	4b71      	ldr	r3, [pc, #452]	; (8008e84 <UART_SetConfig+0x4c0>)
 8008cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008cc2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008cc6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008cca:	d017      	beq.n	8008cfc <UART_SetConfig+0x338>
 8008ccc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008cd0:	d817      	bhi.n	8008d02 <UART_SetConfig+0x33e>
 8008cd2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008cd6:	d00b      	beq.n	8008cf0 <UART_SetConfig+0x32c>
 8008cd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008cdc:	d811      	bhi.n	8008d02 <UART_SetConfig+0x33e>
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d003      	beq.n	8008cea <UART_SetConfig+0x326>
 8008ce2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008ce6:	d006      	beq.n	8008cf6 <UART_SetConfig+0x332>
 8008ce8:	e00b      	b.n	8008d02 <UART_SetConfig+0x33e>
 8008cea:	2300      	movs	r3, #0
 8008cec:	77fb      	strb	r3, [r7, #31]
 8008cee:	e00d      	b.n	8008d0c <UART_SetConfig+0x348>
 8008cf0:	2302      	movs	r3, #2
 8008cf2:	77fb      	strb	r3, [r7, #31]
 8008cf4:	e00a      	b.n	8008d0c <UART_SetConfig+0x348>
 8008cf6:	2304      	movs	r3, #4
 8008cf8:	77fb      	strb	r3, [r7, #31]
 8008cfa:	e007      	b.n	8008d0c <UART_SetConfig+0x348>
 8008cfc:	2308      	movs	r3, #8
 8008cfe:	77fb      	strb	r3, [r7, #31]
 8008d00:	e004      	b.n	8008d0c <UART_SetConfig+0x348>
 8008d02:	2310      	movs	r3, #16
 8008d04:	77fb      	strb	r3, [r7, #31]
 8008d06:	e001      	b.n	8008d0c <UART_SetConfig+0x348>
 8008d08:	2310      	movs	r3, #16
 8008d0a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	69db      	ldr	r3, [r3, #28]
 8008d10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008d14:	d15b      	bne.n	8008dce <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8008d16:	7ffb      	ldrb	r3, [r7, #31]
 8008d18:	2b08      	cmp	r3, #8
 8008d1a:	d828      	bhi.n	8008d6e <UART_SetConfig+0x3aa>
 8008d1c:	a201      	add	r2, pc, #4	; (adr r2, 8008d24 <UART_SetConfig+0x360>)
 8008d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d22:	bf00      	nop
 8008d24:	08008d49 	.word	0x08008d49
 8008d28:	08008d51 	.word	0x08008d51
 8008d2c:	08008d59 	.word	0x08008d59
 8008d30:	08008d6f 	.word	0x08008d6f
 8008d34:	08008d5f 	.word	0x08008d5f
 8008d38:	08008d6f 	.word	0x08008d6f
 8008d3c:	08008d6f 	.word	0x08008d6f
 8008d40:	08008d6f 	.word	0x08008d6f
 8008d44:	08008d67 	.word	0x08008d67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d48:	f7fc fc06 	bl	8005558 <HAL_RCC_GetPCLK1Freq>
 8008d4c:	61b8      	str	r0, [r7, #24]
        break;
 8008d4e:	e013      	b.n	8008d78 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d50:	f7fc fc16 	bl	8005580 <HAL_RCC_GetPCLK2Freq>
 8008d54:	61b8      	str	r0, [r7, #24]
        break;
 8008d56:	e00f      	b.n	8008d78 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d58:	4b4b      	ldr	r3, [pc, #300]	; (8008e88 <UART_SetConfig+0x4c4>)
 8008d5a:	61bb      	str	r3, [r7, #24]
        break;
 8008d5c:	e00c      	b.n	8008d78 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d5e:	f7fc fae9 	bl	8005334 <HAL_RCC_GetSysClockFreq>
 8008d62:	61b8      	str	r0, [r7, #24]
        break;
 8008d64:	e008      	b.n	8008d78 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d6a:	61bb      	str	r3, [r7, #24]
        break;
 8008d6c:	e004      	b.n	8008d78 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8008d6e:	2300      	movs	r3, #0
 8008d70:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008d72:	2301      	movs	r3, #1
 8008d74:	77bb      	strb	r3, [r7, #30]
        break;
 8008d76:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008d78:	69bb      	ldr	r3, [r7, #24]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d074      	beq.n	8008e68 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008d7e:	69bb      	ldr	r3, [r7, #24]
 8008d80:	005a      	lsls	r2, r3, #1
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	685b      	ldr	r3, [r3, #4]
 8008d86:	085b      	lsrs	r3, r3, #1
 8008d88:	441a      	add	r2, r3
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	685b      	ldr	r3, [r3, #4]
 8008d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d92:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008d94:	693b      	ldr	r3, [r7, #16]
 8008d96:	2b0f      	cmp	r3, #15
 8008d98:	d916      	bls.n	8008dc8 <UART_SetConfig+0x404>
 8008d9a:	693b      	ldr	r3, [r7, #16]
 8008d9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008da0:	d212      	bcs.n	8008dc8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008da2:	693b      	ldr	r3, [r7, #16]
 8008da4:	b29b      	uxth	r3, r3
 8008da6:	f023 030f 	bic.w	r3, r3, #15
 8008daa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008dac:	693b      	ldr	r3, [r7, #16]
 8008dae:	085b      	lsrs	r3, r3, #1
 8008db0:	b29b      	uxth	r3, r3
 8008db2:	f003 0307 	and.w	r3, r3, #7
 8008db6:	b29a      	uxth	r2, r3
 8008db8:	89fb      	ldrh	r3, [r7, #14]
 8008dba:	4313      	orrs	r3, r2
 8008dbc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	89fa      	ldrh	r2, [r7, #14]
 8008dc4:	60da      	str	r2, [r3, #12]
 8008dc6:	e04f      	b.n	8008e68 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008dc8:	2301      	movs	r3, #1
 8008dca:	77bb      	strb	r3, [r7, #30]
 8008dcc:	e04c      	b.n	8008e68 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008dce:	7ffb      	ldrb	r3, [r7, #31]
 8008dd0:	2b08      	cmp	r3, #8
 8008dd2:	d828      	bhi.n	8008e26 <UART_SetConfig+0x462>
 8008dd4:	a201      	add	r2, pc, #4	; (adr r2, 8008ddc <UART_SetConfig+0x418>)
 8008dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dda:	bf00      	nop
 8008ddc:	08008e01 	.word	0x08008e01
 8008de0:	08008e09 	.word	0x08008e09
 8008de4:	08008e11 	.word	0x08008e11
 8008de8:	08008e27 	.word	0x08008e27
 8008dec:	08008e17 	.word	0x08008e17
 8008df0:	08008e27 	.word	0x08008e27
 8008df4:	08008e27 	.word	0x08008e27
 8008df8:	08008e27 	.word	0x08008e27
 8008dfc:	08008e1f 	.word	0x08008e1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e00:	f7fc fbaa 	bl	8005558 <HAL_RCC_GetPCLK1Freq>
 8008e04:	61b8      	str	r0, [r7, #24]
        break;
 8008e06:	e013      	b.n	8008e30 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e08:	f7fc fbba 	bl	8005580 <HAL_RCC_GetPCLK2Freq>
 8008e0c:	61b8      	str	r0, [r7, #24]
        break;
 8008e0e:	e00f      	b.n	8008e30 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008e10:	4b1d      	ldr	r3, [pc, #116]	; (8008e88 <UART_SetConfig+0x4c4>)
 8008e12:	61bb      	str	r3, [r7, #24]
        break;
 8008e14:	e00c      	b.n	8008e30 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008e16:	f7fc fa8d 	bl	8005334 <HAL_RCC_GetSysClockFreq>
 8008e1a:	61b8      	str	r0, [r7, #24]
        break;
 8008e1c:	e008      	b.n	8008e30 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008e22:	61bb      	str	r3, [r7, #24]
        break;
 8008e24:	e004      	b.n	8008e30 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8008e26:	2300      	movs	r3, #0
 8008e28:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008e2a:	2301      	movs	r3, #1
 8008e2c:	77bb      	strb	r3, [r7, #30]
        break;
 8008e2e:	bf00      	nop
    }

    if (pclk != 0U)
 8008e30:	69bb      	ldr	r3, [r7, #24]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d018      	beq.n	8008e68 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	685b      	ldr	r3, [r3, #4]
 8008e3a:	085a      	lsrs	r2, r3, #1
 8008e3c:	69bb      	ldr	r3, [r7, #24]
 8008e3e:	441a      	add	r2, r3
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	685b      	ldr	r3, [r3, #4]
 8008e44:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e48:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008e4a:	693b      	ldr	r3, [r7, #16]
 8008e4c:	2b0f      	cmp	r3, #15
 8008e4e:	d909      	bls.n	8008e64 <UART_SetConfig+0x4a0>
 8008e50:	693b      	ldr	r3, [r7, #16]
 8008e52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e56:	d205      	bcs.n	8008e64 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008e58:	693b      	ldr	r3, [r7, #16]
 8008e5a:	b29a      	uxth	r2, r3
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	60da      	str	r2, [r3, #12]
 8008e62:	e001      	b.n	8008e68 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008e64:	2301      	movs	r3, #1
 8008e66:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2200      	movs	r2, #0
 8008e72:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8008e74:	7fbb      	ldrb	r3, [r7, #30]
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3720      	adds	r7, #32
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd80      	pop	{r7, pc}
 8008e7e:	bf00      	nop
 8008e80:	40007c00 	.word	0x40007c00
 8008e84:	40023800 	.word	0x40023800
 8008e88:	00f42400 	.word	0x00f42400

08008e8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b083      	sub	sp, #12
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e98:	f003 0301 	and.w	r3, r3, #1
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d00a      	beq.n	8008eb6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	685b      	ldr	r3, [r3, #4]
 8008ea6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	430a      	orrs	r2, r1
 8008eb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eba:	f003 0302 	and.w	r3, r3, #2
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d00a      	beq.n	8008ed8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	685b      	ldr	r3, [r3, #4]
 8008ec8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	430a      	orrs	r2, r1
 8008ed6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008edc:	f003 0304 	and.w	r3, r3, #4
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d00a      	beq.n	8008efa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	685b      	ldr	r3, [r3, #4]
 8008eea:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	430a      	orrs	r2, r1
 8008ef8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008efe:	f003 0308 	and.w	r3, r3, #8
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d00a      	beq.n	8008f1c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	685b      	ldr	r3, [r3, #4]
 8008f0c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	430a      	orrs	r2, r1
 8008f1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f20:	f003 0310 	and.w	r3, r3, #16
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d00a      	beq.n	8008f3e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	689b      	ldr	r3, [r3, #8]
 8008f2e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	430a      	orrs	r2, r1
 8008f3c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f42:	f003 0320 	and.w	r3, r3, #32
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d00a      	beq.n	8008f60 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	689b      	ldr	r3, [r3, #8]
 8008f50:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	430a      	orrs	r2, r1
 8008f5e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d01a      	beq.n	8008fa2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	685b      	ldr	r3, [r3, #4]
 8008f72:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	430a      	orrs	r2, r1
 8008f80:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008f8a:	d10a      	bne.n	8008fa2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	685b      	ldr	r3, [r3, #4]
 8008f92:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	430a      	orrs	r2, r1
 8008fa0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d00a      	beq.n	8008fc4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	685b      	ldr	r3, [r3, #4]
 8008fb4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	430a      	orrs	r2, r1
 8008fc2:	605a      	str	r2, [r3, #4]
  }
}
 8008fc4:	bf00      	nop
 8008fc6:	370c      	adds	r7, #12
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fce:	4770      	bx	lr

08008fd0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	b086      	sub	sp, #24
 8008fd4:	af02      	add	r7, sp, #8
 8008fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2200      	movs	r2, #0
 8008fdc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008fe0:	f7f8 fd54 	bl	8001a8c <HAL_GetTick>
 8008fe4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	f003 0308 	and.w	r3, r3, #8
 8008ff0:	2b08      	cmp	r3, #8
 8008ff2:	d10e      	bne.n	8009012 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008ff4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008ff8:	9300      	str	r3, [sp, #0]
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f000 f831 	bl	800906a <UART_WaitOnFlagUntilTimeout>
 8009008:	4603      	mov	r3, r0
 800900a:	2b00      	cmp	r3, #0
 800900c:	d001      	beq.n	8009012 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800900e:	2303      	movs	r3, #3
 8009010:	e027      	b.n	8009062 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f003 0304 	and.w	r3, r3, #4
 800901c:	2b04      	cmp	r3, #4
 800901e:	d10e      	bne.n	800903e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009020:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009024:	9300      	str	r3, [sp, #0]
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	2200      	movs	r2, #0
 800902a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800902e:	6878      	ldr	r0, [r7, #4]
 8009030:	f000 f81b 	bl	800906a <UART_WaitOnFlagUntilTimeout>
 8009034:	4603      	mov	r3, r0
 8009036:	2b00      	cmp	r3, #0
 8009038:	d001      	beq.n	800903e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800903a:	2303      	movs	r3, #3
 800903c:	e011      	b.n	8009062 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2220      	movs	r2, #32
 8009042:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2220      	movs	r2, #32
 8009048:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2200      	movs	r2, #0
 8009050:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	2200      	movs	r2, #0
 8009056:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2200      	movs	r2, #0
 800905c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8009060:	2300      	movs	r3, #0
}
 8009062:	4618      	mov	r0, r3
 8009064:	3710      	adds	r7, #16
 8009066:	46bd      	mov	sp, r7
 8009068:	bd80      	pop	{r7, pc}

0800906a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800906a:	b580      	push	{r7, lr}
 800906c:	b09c      	sub	sp, #112	; 0x70
 800906e:	af00      	add	r7, sp, #0
 8009070:	60f8      	str	r0, [r7, #12]
 8009072:	60b9      	str	r1, [r7, #8]
 8009074:	603b      	str	r3, [r7, #0]
 8009076:	4613      	mov	r3, r2
 8009078:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800907a:	e0a7      	b.n	80091cc <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800907c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800907e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009082:	f000 80a3 	beq.w	80091cc <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009086:	f7f8 fd01 	bl	8001a8c <HAL_GetTick>
 800908a:	4602      	mov	r2, r0
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	1ad3      	subs	r3, r2, r3
 8009090:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009092:	429a      	cmp	r2, r3
 8009094:	d302      	bcc.n	800909c <UART_WaitOnFlagUntilTimeout+0x32>
 8009096:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009098:	2b00      	cmp	r3, #0
 800909a:	d13f      	bne.n	800911c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80090a4:	e853 3f00 	ldrex	r3, [r3]
 80090a8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80090aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090ac:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80090b0:	667b      	str	r3, [r7, #100]	; 0x64
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	461a      	mov	r2, r3
 80090b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80090ba:	65fb      	str	r3, [r7, #92]	; 0x5c
 80090bc:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090be:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80090c0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80090c2:	e841 2300 	strex	r3, r2, [r1]
 80090c6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80090c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d1e6      	bne.n	800909c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	3308      	adds	r3, #8
 80090d4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090d8:	e853 3f00 	ldrex	r3, [r3]
 80090dc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80090de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090e0:	f023 0301 	bic.w	r3, r3, #1
 80090e4:	663b      	str	r3, [r7, #96]	; 0x60
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	3308      	adds	r3, #8
 80090ec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80090ee:	64ba      	str	r2, [r7, #72]	; 0x48
 80090f0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090f2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80090f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80090f6:	e841 2300 	strex	r3, r2, [r1]
 80090fa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80090fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d1e5      	bne.n	80090ce <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	2220      	movs	r2, #32
 8009106:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	2220      	movs	r2, #32
 800910c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	2200      	movs	r2, #0
 8009114:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8009118:	2303      	movs	r3, #3
 800911a:	e068      	b.n	80091ee <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f003 0304 	and.w	r3, r3, #4
 8009126:	2b00      	cmp	r3, #0
 8009128:	d050      	beq.n	80091cc <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	69db      	ldr	r3, [r3, #28]
 8009130:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009134:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009138:	d148      	bne.n	80091cc <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009142:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800914a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800914c:	e853 3f00 	ldrex	r3, [r3]
 8009150:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009154:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009158:	66fb      	str	r3, [r7, #108]	; 0x6c
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	461a      	mov	r2, r3
 8009160:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009162:	637b      	str	r3, [r7, #52]	; 0x34
 8009164:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009166:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009168:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800916a:	e841 2300 	strex	r3, r2, [r1]
 800916e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009172:	2b00      	cmp	r3, #0
 8009174:	d1e6      	bne.n	8009144 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	3308      	adds	r3, #8
 800917c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	e853 3f00 	ldrex	r3, [r3]
 8009184:	613b      	str	r3, [r7, #16]
   return(result);
 8009186:	693b      	ldr	r3, [r7, #16]
 8009188:	f023 0301 	bic.w	r3, r3, #1
 800918c:	66bb      	str	r3, [r7, #104]	; 0x68
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	3308      	adds	r3, #8
 8009194:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009196:	623a      	str	r2, [r7, #32]
 8009198:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800919a:	69f9      	ldr	r1, [r7, #28]
 800919c:	6a3a      	ldr	r2, [r7, #32]
 800919e:	e841 2300 	strex	r3, r2, [r1]
 80091a2:	61bb      	str	r3, [r7, #24]
   return(result);
 80091a4:	69bb      	ldr	r3, [r7, #24]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d1e5      	bne.n	8009176 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	2220      	movs	r2, #32
 80091ae:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	2220      	movs	r2, #32
 80091b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	2220      	movs	r2, #32
 80091bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	2200      	movs	r2, #0
 80091c4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80091c8:	2303      	movs	r3, #3
 80091ca:	e010      	b.n	80091ee <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	69da      	ldr	r2, [r3, #28]
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	4013      	ands	r3, r2
 80091d6:	68ba      	ldr	r2, [r7, #8]
 80091d8:	429a      	cmp	r2, r3
 80091da:	bf0c      	ite	eq
 80091dc:	2301      	moveq	r3, #1
 80091de:	2300      	movne	r3, #0
 80091e0:	b2db      	uxtb	r3, r3
 80091e2:	461a      	mov	r2, r3
 80091e4:	79fb      	ldrb	r3, [r7, #7]
 80091e6:	429a      	cmp	r2, r3
 80091e8:	f43f af48 	beq.w	800907c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80091ec:	2300      	movs	r3, #0
}
 80091ee:	4618      	mov	r0, r3
 80091f0:	3770      	adds	r7, #112	; 0x70
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bd80      	pop	{r7, pc}
	...

080091f8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b096      	sub	sp, #88	; 0x58
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	60f8      	str	r0, [r7, #12]
 8009200:	60b9      	str	r1, [r7, #8]
 8009202:	4613      	mov	r3, r2
 8009204:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	68ba      	ldr	r2, [r7, #8]
 800920a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	88fa      	ldrh	r2, [r7, #6]
 8009210:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	2200      	movs	r2, #0
 8009218:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	2222      	movs	r2, #34	; 0x22
 8009220:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if (huart->hdmarx != NULL)
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009228:	2b00      	cmp	r3, #0
 800922a:	d028      	beq.n	800927e <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009230:	4a3e      	ldr	r2, [pc, #248]	; (800932c <UART_Start_Receive_DMA+0x134>)
 8009232:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009238:	4a3d      	ldr	r2, [pc, #244]	; (8009330 <UART_Start_Receive_DMA+0x138>)
 800923a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009240:	4a3c      	ldr	r2, [pc, #240]	; (8009334 <UART_Start_Receive_DMA+0x13c>)
 8009242:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009248:	2200      	movs	r2, #0
 800924a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	6f58      	ldr	r0, [r3, #116]	; 0x74
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	3324      	adds	r3, #36	; 0x24
 8009256:	4619      	mov	r1, r3
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800925c:	461a      	mov	r2, r3
 800925e:	88fb      	ldrh	r3, [r7, #6]
 8009260:	f7f9 f826 	bl	80022b0 <HAL_DMA_Start_IT>
 8009264:	4603      	mov	r3, r0
 8009266:	2b00      	cmp	r3, #0
 8009268:	d009      	beq.n	800927e <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	2210      	movs	r2, #16
 800926e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	2220      	movs	r2, #32
 8009276:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      return HAL_ERROR;
 800927a:	2301      	movs	r3, #1
 800927c:	e051      	b.n	8009322 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	691b      	ldr	r3, [r3, #16]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d018      	beq.n	80092b8 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800928c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800928e:	e853 3f00 	ldrex	r3, [r3]
 8009292:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009296:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800929a:	657b      	str	r3, [r7, #84]	; 0x54
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	461a      	mov	r2, r3
 80092a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80092a4:	64bb      	str	r3, [r7, #72]	; 0x48
 80092a6:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092a8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80092aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80092ac:	e841 2300 	strex	r3, r2, [r1]
 80092b0:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80092b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d1e6      	bne.n	8009286 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	3308      	adds	r3, #8
 80092be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092c2:	e853 3f00 	ldrex	r3, [r3]
 80092c6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80092c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092ca:	f043 0301 	orr.w	r3, r3, #1
 80092ce:	653b      	str	r3, [r7, #80]	; 0x50
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	3308      	adds	r3, #8
 80092d6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80092d8:	637a      	str	r2, [r7, #52]	; 0x34
 80092da:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092dc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80092de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80092e0:	e841 2300 	strex	r3, r2, [r1]
 80092e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80092e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d1e5      	bne.n	80092b8 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	3308      	adds	r3, #8
 80092f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	e853 3f00 	ldrex	r3, [r3]
 80092fa:	613b      	str	r3, [r7, #16]
   return(result);
 80092fc:	693b      	ldr	r3, [r7, #16]
 80092fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009302:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	3308      	adds	r3, #8
 800930a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800930c:	623a      	str	r2, [r7, #32]
 800930e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009310:	69f9      	ldr	r1, [r7, #28]
 8009312:	6a3a      	ldr	r2, [r7, #32]
 8009314:	e841 2300 	strex	r3, r2, [r1]
 8009318:	61bb      	str	r3, [r7, #24]
   return(result);
 800931a:	69bb      	ldr	r3, [r7, #24]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d1e5      	bne.n	80092ec <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8009320:	2300      	movs	r3, #0
}
 8009322:	4618      	mov	r0, r3
 8009324:	3758      	adds	r7, #88	; 0x58
 8009326:	46bd      	mov	sp, r7
 8009328:	bd80      	pop	{r7, pc}
 800932a:	bf00      	nop
 800932c:	0800944d 	.word	0x0800944d
 8009330:	08009575 	.word	0x08009575
 8009334:	080095b3 	.word	0x080095b3

08009338 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009338:	b480      	push	{r7}
 800933a:	b089      	sub	sp, #36	; 0x24
 800933c:	af00      	add	r7, sp, #0
 800933e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	e853 3f00 	ldrex	r3, [r3]
 800934c:	60bb      	str	r3, [r7, #8]
   return(result);
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009354:	61fb      	str	r3, [r7, #28]
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	461a      	mov	r2, r3
 800935c:	69fb      	ldr	r3, [r7, #28]
 800935e:	61bb      	str	r3, [r7, #24]
 8009360:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009362:	6979      	ldr	r1, [r7, #20]
 8009364:	69ba      	ldr	r2, [r7, #24]
 8009366:	e841 2300 	strex	r3, r2, [r1]
 800936a:	613b      	str	r3, [r7, #16]
   return(result);
 800936c:	693b      	ldr	r3, [r7, #16]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d1e6      	bne.n	8009340 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2220      	movs	r2, #32
 8009376:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8009378:	bf00      	nop
 800937a:	3724      	adds	r7, #36	; 0x24
 800937c:	46bd      	mov	sp, r7
 800937e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009382:	4770      	bx	lr

08009384 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009384:	b480      	push	{r7}
 8009386:	b095      	sub	sp, #84	; 0x54
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009392:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009394:	e853 3f00 	ldrex	r3, [r3]
 8009398:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800939a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800939c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80093a0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	461a      	mov	r2, r3
 80093a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80093aa:	643b      	str	r3, [r7, #64]	; 0x40
 80093ac:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ae:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80093b0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80093b2:	e841 2300 	strex	r3, r2, [r1]
 80093b6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80093b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d1e6      	bne.n	800938c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	3308      	adds	r3, #8
 80093c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093c6:	6a3b      	ldr	r3, [r7, #32]
 80093c8:	e853 3f00 	ldrex	r3, [r3]
 80093cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80093ce:	69fb      	ldr	r3, [r7, #28]
 80093d0:	f023 0301 	bic.w	r3, r3, #1
 80093d4:	64bb      	str	r3, [r7, #72]	; 0x48
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	3308      	adds	r3, #8
 80093dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80093de:	62fa      	str	r2, [r7, #44]	; 0x2c
 80093e0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093e2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80093e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80093e6:	e841 2300 	strex	r3, r2, [r1]
 80093ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80093ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d1e5      	bne.n	80093be <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093f6:	2b01      	cmp	r3, #1
 80093f8:	d118      	bne.n	800942c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	e853 3f00 	ldrex	r3, [r3]
 8009406:	60bb      	str	r3, [r7, #8]
   return(result);
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	f023 0310 	bic.w	r3, r3, #16
 800940e:	647b      	str	r3, [r7, #68]	; 0x44
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	461a      	mov	r2, r3
 8009416:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009418:	61bb      	str	r3, [r7, #24]
 800941a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800941c:	6979      	ldr	r1, [r7, #20]
 800941e:	69ba      	ldr	r2, [r7, #24]
 8009420:	e841 2300 	strex	r3, r2, [r1]
 8009424:	613b      	str	r3, [r7, #16]
   return(result);
 8009426:	693b      	ldr	r3, [r7, #16]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d1e6      	bne.n	80093fa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2220      	movs	r2, #32
 8009430:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2200      	movs	r2, #0
 8009438:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2200      	movs	r2, #0
 800943e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8009440:	bf00      	nop
 8009442:	3754      	adds	r7, #84	; 0x54
 8009444:	46bd      	mov	sp, r7
 8009446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944a:	4770      	bx	lr

0800944c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b09c      	sub	sp, #112	; 0x70
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009458:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	69db      	ldr	r3, [r3, #28]
 800945e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009462:	d071      	beq.n	8009548 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8009464:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009466:	2200      	movs	r2, #0
 8009468:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800946c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009472:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009474:	e853 3f00 	ldrex	r3, [r3]
 8009478:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800947a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800947c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009480:	66bb      	str	r3, [r7, #104]	; 0x68
 8009482:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	461a      	mov	r2, r3
 8009488:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800948a:	65bb      	str	r3, [r7, #88]	; 0x58
 800948c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800948e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009490:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009492:	e841 2300 	strex	r3, r2, [r1]
 8009496:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009498:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800949a:	2b00      	cmp	r3, #0
 800949c:	d1e6      	bne.n	800946c <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800949e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	3308      	adds	r3, #8
 80094a4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094a8:	e853 3f00 	ldrex	r3, [r3]
 80094ac:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80094ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80094b0:	f023 0301 	bic.w	r3, r3, #1
 80094b4:	667b      	str	r3, [r7, #100]	; 0x64
 80094b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	3308      	adds	r3, #8
 80094bc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80094be:	647a      	str	r2, [r7, #68]	; 0x44
 80094c0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094c2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80094c4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80094c6:	e841 2300 	strex	r3, r2, [r1]
 80094ca:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80094cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d1e5      	bne.n	800949e <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	3308      	adds	r3, #8
 80094d8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094dc:	e853 3f00 	ldrex	r3, [r3]
 80094e0:	623b      	str	r3, [r7, #32]
   return(result);
 80094e2:	6a3b      	ldr	r3, [r7, #32]
 80094e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80094e8:	663b      	str	r3, [r7, #96]	; 0x60
 80094ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	3308      	adds	r3, #8
 80094f0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80094f2:	633a      	str	r2, [r7, #48]	; 0x30
 80094f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80094f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80094fa:	e841 2300 	strex	r3, r2, [r1]
 80094fe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009502:	2b00      	cmp	r3, #0
 8009504:	d1e5      	bne.n	80094d2 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009506:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009508:	2220      	movs	r2, #32
 800950a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800950e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009510:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009512:	2b01      	cmp	r3, #1
 8009514:	d118      	bne.n	8009548 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009516:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800951c:	693b      	ldr	r3, [r7, #16]
 800951e:	e853 3f00 	ldrex	r3, [r3]
 8009522:	60fb      	str	r3, [r7, #12]
   return(result);
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	f023 0310 	bic.w	r3, r3, #16
 800952a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800952c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	461a      	mov	r2, r3
 8009532:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009534:	61fb      	str	r3, [r7, #28]
 8009536:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009538:	69b9      	ldr	r1, [r7, #24]
 800953a:	69fa      	ldr	r2, [r7, #28]
 800953c:	e841 2300 	strex	r3, r2, [r1]
 8009540:	617b      	str	r3, [r7, #20]
   return(result);
 8009542:	697b      	ldr	r3, [r7, #20]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d1e6      	bne.n	8009516 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009548:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800954a:	2200      	movs	r2, #0
 800954c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800954e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009550:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009552:	2b01      	cmp	r3, #1
 8009554:	d107      	bne.n	8009566 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009556:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009558:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800955c:	4619      	mov	r1, r3
 800955e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009560:	f001 fd8c 	bl	800b07c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009564:	e002      	b.n	800956c <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8009566:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009568:	f7ff fa04 	bl	8008974 <HAL_UART_RxCpltCallback>
}
 800956c:	bf00      	nop
 800956e:	3770      	adds	r7, #112	; 0x70
 8009570:	46bd      	mov	sp, r7
 8009572:	bd80      	pop	{r7, pc}

08009574 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009574:	b580      	push	{r7, lr}
 8009576:	b084      	sub	sp, #16
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009580:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	2201      	movs	r2, #1
 8009586:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800958c:	2b01      	cmp	r3, #1
 800958e:	d109      	bne.n	80095a4 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009596:	085b      	lsrs	r3, r3, #1
 8009598:	b29b      	uxth	r3, r3
 800959a:	4619      	mov	r1, r3
 800959c:	68f8      	ldr	r0, [r7, #12]
 800959e:	f001 fd6d 	bl	800b07c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80095a2:	e002      	b.n	80095aa <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80095a4:	68f8      	ldr	r0, [r7, #12]
 80095a6:	f7ff f9ef 	bl	8008988 <HAL_UART_RxHalfCpltCallback>
}
 80095aa:	bf00      	nop
 80095ac:	3710      	adds	r7, #16
 80095ae:	46bd      	mov	sp, r7
 80095b0:	bd80      	pop	{r7, pc}

080095b2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80095b2:	b580      	push	{r7, lr}
 80095b4:	b086      	sub	sp, #24
 80095b6:	af00      	add	r7, sp, #0
 80095b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095be:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80095c0:	697b      	ldr	r3, [r7, #20]
 80095c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80095c4:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80095c6:	697b      	ldr	r3, [r7, #20]
 80095c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80095cc:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80095ce:	697b      	ldr	r3, [r7, #20]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	689b      	ldr	r3, [r3, #8]
 80095d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095d8:	2b80      	cmp	r3, #128	; 0x80
 80095da:	d109      	bne.n	80095f0 <UART_DMAError+0x3e>
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	2b21      	cmp	r3, #33	; 0x21
 80095e0:	d106      	bne.n	80095f0 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80095e2:	697b      	ldr	r3, [r7, #20]
 80095e4:	2200      	movs	r2, #0
 80095e6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 80095ea:	6978      	ldr	r0, [r7, #20]
 80095ec:	f7ff fea4 	bl	8009338 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80095f0:	697b      	ldr	r3, [r7, #20]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	689b      	ldr	r3, [r3, #8]
 80095f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095fa:	2b40      	cmp	r3, #64	; 0x40
 80095fc:	d109      	bne.n	8009612 <UART_DMAError+0x60>
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	2b22      	cmp	r3, #34	; 0x22
 8009602:	d106      	bne.n	8009612 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009604:	697b      	ldr	r3, [r7, #20]
 8009606:	2200      	movs	r2, #0
 8009608:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800960c:	6978      	ldr	r0, [r7, #20]
 800960e:	f7ff feb9 	bl	8009384 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009612:	697b      	ldr	r3, [r7, #20]
 8009614:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009618:	f043 0210 	orr.w	r2, r3, #16
 800961c:	697b      	ldr	r3, [r7, #20]
 800961e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009622:	6978      	ldr	r0, [r7, #20]
 8009624:	f7ff f9ba 	bl	800899c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009628:	bf00      	nop
 800962a:	3718      	adds	r7, #24
 800962c:	46bd      	mov	sp, r7
 800962e:	bd80      	pop	{r7, pc}

08009630 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b084      	sub	sp, #16
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800963c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	2200      	movs	r2, #0
 8009642:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	2200      	movs	r2, #0
 800964a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800964e:	68f8      	ldr	r0, [r7, #12]
 8009650:	f7ff f9a4 	bl	800899c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009654:	bf00      	nop
 8009656:	3710      	adds	r7, #16
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}

0800965c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b088      	sub	sp, #32
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	e853 3f00 	ldrex	r3, [r3]
 8009670:	60bb      	str	r3, [r7, #8]
   return(result);
 8009672:	68bb      	ldr	r3, [r7, #8]
 8009674:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009678:	61fb      	str	r3, [r7, #28]
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	461a      	mov	r2, r3
 8009680:	69fb      	ldr	r3, [r7, #28]
 8009682:	61bb      	str	r3, [r7, #24]
 8009684:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009686:	6979      	ldr	r1, [r7, #20]
 8009688:	69ba      	ldr	r2, [r7, #24]
 800968a:	e841 2300 	strex	r3, r2, [r1]
 800968e:	613b      	str	r3, [r7, #16]
   return(result);
 8009690:	693b      	ldr	r3, [r7, #16]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d1e6      	bne.n	8009664 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2220      	movs	r2, #32
 800969a:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2200      	movs	r2, #0
 80096a0:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f7ff f95c 	bl	8008960 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80096a8:	bf00      	nop
 80096aa:	3720      	adds	r7, #32
 80096ac:	46bd      	mov	sp, r7
 80096ae:	bd80      	pop	{r7, pc}

080096b0 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b08c      	sub	sp, #48	; 0x30
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	60f8      	str	r0, [r7, #12]
 80096b8:	60b9      	str	r1, [r7, #8]
 80096ba:	4613      	mov	r3, r2
 80096bc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80096c4:	2b20      	cmp	r3, #32
 80096c6:	d142      	bne.n	800974e <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d002      	beq.n	80096d4 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 80096ce:	88fb      	ldrh	r3, [r7, #6]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d101      	bne.n	80096d8 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 80096d4:	2301      	movs	r3, #1
 80096d6:	e03b      	b.n	8009750 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	2201      	movs	r2, #1
 80096dc:	661a      	str	r2, [r3, #96]	; 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	2200      	movs	r2, #0
 80096e2:	665a      	str	r2, [r3, #100]	; 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80096e4:	88fb      	ldrh	r3, [r7, #6]
 80096e6:	461a      	mov	r2, r3
 80096e8:	68b9      	ldr	r1, [r7, #8]
 80096ea:	68f8      	ldr	r0, [r7, #12]
 80096ec:	f7ff fd84 	bl	80091f8 <UART_Start_Receive_DMA>
 80096f0:	4603      	mov	r3, r0
 80096f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80096f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d124      	bne.n	8009748 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009702:	2b01      	cmp	r3, #1
 8009704:	d11d      	bne.n	8009742 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	2210      	movs	r2, #16
 800970c:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009714:	69bb      	ldr	r3, [r7, #24]
 8009716:	e853 3f00 	ldrex	r3, [r3]
 800971a:	617b      	str	r3, [r7, #20]
   return(result);
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	f043 0310 	orr.w	r3, r3, #16
 8009722:	62bb      	str	r3, [r7, #40]	; 0x28
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	461a      	mov	r2, r3
 800972a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800972c:	627b      	str	r3, [r7, #36]	; 0x24
 800972e:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009730:	6a39      	ldr	r1, [r7, #32]
 8009732:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009734:	e841 2300 	strex	r3, r2, [r1]
 8009738:	61fb      	str	r3, [r7, #28]
   return(result);
 800973a:	69fb      	ldr	r3, [r7, #28]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d1e6      	bne.n	800970e <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8009740:	e002      	b.n	8009748 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8009742:	2301      	movs	r3, #1
 8009744:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8009748:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800974c:	e000      	b.n	8009750 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800974e:	2302      	movs	r3, #2
  }
}
 8009750:	4618      	mov	r0, r3
 8009752:	3730      	adds	r7, #48	; 0x30
 8009754:	46bd      	mov	sp, r7
 8009756:	bd80      	pop	{r7, pc}

08009758 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009758:	b084      	sub	sp, #16
 800975a:	b580      	push	{r7, lr}
 800975c:	b084      	sub	sp, #16
 800975e:	af00      	add	r7, sp, #0
 8009760:	6078      	str	r0, [r7, #4]
 8009762:	f107 001c 	add.w	r0, r7, #28
 8009766:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800976a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800976c:	2b01      	cmp	r3, #1
 800976e:	d120      	bne.n	80097b2 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009774:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	68da      	ldr	r2, [r3, #12]
 8009780:	4b20      	ldr	r3, [pc, #128]	; (8009804 <USB_CoreInit+0xac>)
 8009782:	4013      	ands	r3, r2
 8009784:	687a      	ldr	r2, [r7, #4]
 8009786:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	68db      	ldr	r3, [r3, #12]
 800978c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009794:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009796:	2b01      	cmp	r3, #1
 8009798:	d105      	bne.n	80097a6 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	68db      	ldr	r3, [r3, #12]
 800979e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f001 fbee 	bl	800af88 <USB_CoreReset>
 80097ac:	4603      	mov	r3, r0
 80097ae:	73fb      	strb	r3, [r7, #15]
 80097b0:	e010      	b.n	80097d4 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	68db      	ldr	r3, [r3, #12]
 80097b6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f001 fbe2 	bl	800af88 <USB_CoreReset>
 80097c4:	4603      	mov	r3, r0
 80097c6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097cc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 80097d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097d6:	2b01      	cmp	r3, #1
 80097d8:	d10b      	bne.n	80097f2 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	689b      	ldr	r3, [r3, #8]
 80097de:	f043 0206 	orr.w	r2, r3, #6
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	689b      	ldr	r3, [r3, #8]
 80097ea:	f043 0220 	orr.w	r2, r3, #32
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80097f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80097f4:	4618      	mov	r0, r3
 80097f6:	3710      	adds	r7, #16
 80097f8:	46bd      	mov	sp, r7
 80097fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80097fe:	b004      	add	sp, #16
 8009800:	4770      	bx	lr
 8009802:	bf00      	nop
 8009804:	ffbdffbf 	.word	0xffbdffbf

08009808 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009808:	b480      	push	{r7}
 800980a:	b087      	sub	sp, #28
 800980c:	af00      	add	r7, sp, #0
 800980e:	60f8      	str	r0, [r7, #12]
 8009810:	60b9      	str	r1, [r7, #8]
 8009812:	4613      	mov	r3, r2
 8009814:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009816:	79fb      	ldrb	r3, [r7, #7]
 8009818:	2b02      	cmp	r3, #2
 800981a:	d165      	bne.n	80098e8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	4a41      	ldr	r2, [pc, #260]	; (8009924 <USB_SetTurnaroundTime+0x11c>)
 8009820:	4293      	cmp	r3, r2
 8009822:	d906      	bls.n	8009832 <USB_SetTurnaroundTime+0x2a>
 8009824:	68bb      	ldr	r3, [r7, #8]
 8009826:	4a40      	ldr	r2, [pc, #256]	; (8009928 <USB_SetTurnaroundTime+0x120>)
 8009828:	4293      	cmp	r3, r2
 800982a:	d202      	bcs.n	8009832 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800982c:	230f      	movs	r3, #15
 800982e:	617b      	str	r3, [r7, #20]
 8009830:	e062      	b.n	80098f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009832:	68bb      	ldr	r3, [r7, #8]
 8009834:	4a3c      	ldr	r2, [pc, #240]	; (8009928 <USB_SetTurnaroundTime+0x120>)
 8009836:	4293      	cmp	r3, r2
 8009838:	d306      	bcc.n	8009848 <USB_SetTurnaroundTime+0x40>
 800983a:	68bb      	ldr	r3, [r7, #8]
 800983c:	4a3b      	ldr	r2, [pc, #236]	; (800992c <USB_SetTurnaroundTime+0x124>)
 800983e:	4293      	cmp	r3, r2
 8009840:	d202      	bcs.n	8009848 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009842:	230e      	movs	r3, #14
 8009844:	617b      	str	r3, [r7, #20]
 8009846:	e057      	b.n	80098f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	4a38      	ldr	r2, [pc, #224]	; (800992c <USB_SetTurnaroundTime+0x124>)
 800984c:	4293      	cmp	r3, r2
 800984e:	d306      	bcc.n	800985e <USB_SetTurnaroundTime+0x56>
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	4a37      	ldr	r2, [pc, #220]	; (8009930 <USB_SetTurnaroundTime+0x128>)
 8009854:	4293      	cmp	r3, r2
 8009856:	d202      	bcs.n	800985e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009858:	230d      	movs	r3, #13
 800985a:	617b      	str	r3, [r7, #20]
 800985c:	e04c      	b.n	80098f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800985e:	68bb      	ldr	r3, [r7, #8]
 8009860:	4a33      	ldr	r2, [pc, #204]	; (8009930 <USB_SetTurnaroundTime+0x128>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d306      	bcc.n	8009874 <USB_SetTurnaroundTime+0x6c>
 8009866:	68bb      	ldr	r3, [r7, #8]
 8009868:	4a32      	ldr	r2, [pc, #200]	; (8009934 <USB_SetTurnaroundTime+0x12c>)
 800986a:	4293      	cmp	r3, r2
 800986c:	d802      	bhi.n	8009874 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800986e:	230c      	movs	r3, #12
 8009870:	617b      	str	r3, [r7, #20]
 8009872:	e041      	b.n	80098f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	4a2f      	ldr	r2, [pc, #188]	; (8009934 <USB_SetTurnaroundTime+0x12c>)
 8009878:	4293      	cmp	r3, r2
 800987a:	d906      	bls.n	800988a <USB_SetTurnaroundTime+0x82>
 800987c:	68bb      	ldr	r3, [r7, #8]
 800987e:	4a2e      	ldr	r2, [pc, #184]	; (8009938 <USB_SetTurnaroundTime+0x130>)
 8009880:	4293      	cmp	r3, r2
 8009882:	d802      	bhi.n	800988a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009884:	230b      	movs	r3, #11
 8009886:	617b      	str	r3, [r7, #20]
 8009888:	e036      	b.n	80098f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	4a2a      	ldr	r2, [pc, #168]	; (8009938 <USB_SetTurnaroundTime+0x130>)
 800988e:	4293      	cmp	r3, r2
 8009890:	d906      	bls.n	80098a0 <USB_SetTurnaroundTime+0x98>
 8009892:	68bb      	ldr	r3, [r7, #8]
 8009894:	4a29      	ldr	r2, [pc, #164]	; (800993c <USB_SetTurnaroundTime+0x134>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d802      	bhi.n	80098a0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800989a:	230a      	movs	r3, #10
 800989c:	617b      	str	r3, [r7, #20]
 800989e:	e02b      	b.n	80098f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	4a26      	ldr	r2, [pc, #152]	; (800993c <USB_SetTurnaroundTime+0x134>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d906      	bls.n	80098b6 <USB_SetTurnaroundTime+0xae>
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	4a25      	ldr	r2, [pc, #148]	; (8009940 <USB_SetTurnaroundTime+0x138>)
 80098ac:	4293      	cmp	r3, r2
 80098ae:	d202      	bcs.n	80098b6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80098b0:	2309      	movs	r3, #9
 80098b2:	617b      	str	r3, [r7, #20]
 80098b4:	e020      	b.n	80098f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80098b6:	68bb      	ldr	r3, [r7, #8]
 80098b8:	4a21      	ldr	r2, [pc, #132]	; (8009940 <USB_SetTurnaroundTime+0x138>)
 80098ba:	4293      	cmp	r3, r2
 80098bc:	d306      	bcc.n	80098cc <USB_SetTurnaroundTime+0xc4>
 80098be:	68bb      	ldr	r3, [r7, #8]
 80098c0:	4a20      	ldr	r2, [pc, #128]	; (8009944 <USB_SetTurnaroundTime+0x13c>)
 80098c2:	4293      	cmp	r3, r2
 80098c4:	d802      	bhi.n	80098cc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80098c6:	2308      	movs	r3, #8
 80098c8:	617b      	str	r3, [r7, #20]
 80098ca:	e015      	b.n	80098f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80098cc:	68bb      	ldr	r3, [r7, #8]
 80098ce:	4a1d      	ldr	r2, [pc, #116]	; (8009944 <USB_SetTurnaroundTime+0x13c>)
 80098d0:	4293      	cmp	r3, r2
 80098d2:	d906      	bls.n	80098e2 <USB_SetTurnaroundTime+0xda>
 80098d4:	68bb      	ldr	r3, [r7, #8]
 80098d6:	4a1c      	ldr	r2, [pc, #112]	; (8009948 <USB_SetTurnaroundTime+0x140>)
 80098d8:	4293      	cmp	r3, r2
 80098da:	d202      	bcs.n	80098e2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80098dc:	2307      	movs	r3, #7
 80098de:	617b      	str	r3, [r7, #20]
 80098e0:	e00a      	b.n	80098f8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80098e2:	2306      	movs	r3, #6
 80098e4:	617b      	str	r3, [r7, #20]
 80098e6:	e007      	b.n	80098f8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80098e8:	79fb      	ldrb	r3, [r7, #7]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d102      	bne.n	80098f4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80098ee:	2309      	movs	r3, #9
 80098f0:	617b      	str	r3, [r7, #20]
 80098f2:	e001      	b.n	80098f8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80098f4:	2309      	movs	r3, #9
 80098f6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	68db      	ldr	r3, [r3, #12]
 80098fc:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	68da      	ldr	r2, [r3, #12]
 8009908:	697b      	ldr	r3, [r7, #20]
 800990a:	029b      	lsls	r3, r3, #10
 800990c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8009910:	431a      	orrs	r2, r3
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009916:	2300      	movs	r3, #0
}
 8009918:	4618      	mov	r0, r3
 800991a:	371c      	adds	r7, #28
 800991c:	46bd      	mov	sp, r7
 800991e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009922:	4770      	bx	lr
 8009924:	00d8acbf 	.word	0x00d8acbf
 8009928:	00e4e1c0 	.word	0x00e4e1c0
 800992c:	00f42400 	.word	0x00f42400
 8009930:	01067380 	.word	0x01067380
 8009934:	011a499f 	.word	0x011a499f
 8009938:	01312cff 	.word	0x01312cff
 800993c:	014ca43f 	.word	0x014ca43f
 8009940:	016e3600 	.word	0x016e3600
 8009944:	01a6ab1f 	.word	0x01a6ab1f
 8009948:	01e84800 	.word	0x01e84800

0800994c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800994c:	b480      	push	{r7}
 800994e:	b083      	sub	sp, #12
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	689b      	ldr	r3, [r3, #8]
 8009958:	f043 0201 	orr.w	r2, r3, #1
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009960:	2300      	movs	r3, #0
}
 8009962:	4618      	mov	r0, r3
 8009964:	370c      	adds	r7, #12
 8009966:	46bd      	mov	sp, r7
 8009968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996c:	4770      	bx	lr

0800996e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800996e:	b480      	push	{r7}
 8009970:	b083      	sub	sp, #12
 8009972:	af00      	add	r7, sp, #0
 8009974:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	689b      	ldr	r3, [r3, #8]
 800997a:	f023 0201 	bic.w	r2, r3, #1
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009982:	2300      	movs	r3, #0
}
 8009984:	4618      	mov	r0, r3
 8009986:	370c      	adds	r7, #12
 8009988:	46bd      	mov	sp, r7
 800998a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998e:	4770      	bx	lr

08009990 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b084      	sub	sp, #16
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
 8009998:	460b      	mov	r3, r1
 800999a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800999c:	2300      	movs	r3, #0
 800999e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	68db      	ldr	r3, [r3, #12]
 80099a4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80099ac:	78fb      	ldrb	r3, [r7, #3]
 80099ae:	2b01      	cmp	r3, #1
 80099b0:	d115      	bne.n	80099de <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	68db      	ldr	r3, [r3, #12]
 80099b6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80099be:	2001      	movs	r0, #1
 80099c0:	f7f8 f870 	bl	8001aa4 <HAL_Delay>
      ms++;
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	3301      	adds	r3, #1
 80099c8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f001 fa4b 	bl	800ae66 <USB_GetMode>
 80099d0:	4603      	mov	r3, r0
 80099d2:	2b01      	cmp	r3, #1
 80099d4:	d01e      	beq.n	8009a14 <USB_SetCurrentMode+0x84>
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	2b31      	cmp	r3, #49	; 0x31
 80099da:	d9f0      	bls.n	80099be <USB_SetCurrentMode+0x2e>
 80099dc:	e01a      	b.n	8009a14 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80099de:	78fb      	ldrb	r3, [r7, #3]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d115      	bne.n	8009a10 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	68db      	ldr	r3, [r3, #12]
 80099e8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80099f0:	2001      	movs	r0, #1
 80099f2:	f7f8 f857 	bl	8001aa4 <HAL_Delay>
      ms++;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	3301      	adds	r3, #1
 80099fa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80099fc:	6878      	ldr	r0, [r7, #4]
 80099fe:	f001 fa32 	bl	800ae66 <USB_GetMode>
 8009a02:	4603      	mov	r3, r0
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d005      	beq.n	8009a14 <USB_SetCurrentMode+0x84>
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	2b31      	cmp	r3, #49	; 0x31
 8009a0c:	d9f0      	bls.n	80099f0 <USB_SetCurrentMode+0x60>
 8009a0e:	e001      	b.n	8009a14 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009a10:	2301      	movs	r3, #1
 8009a12:	e005      	b.n	8009a20 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	2b32      	cmp	r3, #50	; 0x32
 8009a18:	d101      	bne.n	8009a1e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	e000      	b.n	8009a20 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009a1e:	2300      	movs	r3, #0
}
 8009a20:	4618      	mov	r0, r3
 8009a22:	3710      	adds	r7, #16
 8009a24:	46bd      	mov	sp, r7
 8009a26:	bd80      	pop	{r7, pc}

08009a28 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009a28:	b084      	sub	sp, #16
 8009a2a:	b580      	push	{r7, lr}
 8009a2c:	b086      	sub	sp, #24
 8009a2e:	af00      	add	r7, sp, #0
 8009a30:	6078      	str	r0, [r7, #4]
 8009a32:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009a36:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009a42:	2300      	movs	r3, #0
 8009a44:	613b      	str	r3, [r7, #16]
 8009a46:	e009      	b.n	8009a5c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009a48:	687a      	ldr	r2, [r7, #4]
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	3340      	adds	r3, #64	; 0x40
 8009a4e:	009b      	lsls	r3, r3, #2
 8009a50:	4413      	add	r3, r2
 8009a52:	2200      	movs	r2, #0
 8009a54:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009a56:	693b      	ldr	r3, [r7, #16]
 8009a58:	3301      	adds	r3, #1
 8009a5a:	613b      	str	r3, [r7, #16]
 8009a5c:	693b      	ldr	r3, [r7, #16]
 8009a5e:	2b0e      	cmp	r3, #14
 8009a60:	d9f2      	bls.n	8009a48 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009a62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d11c      	bne.n	8009aa2 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a6e:	685b      	ldr	r3, [r3, #4]
 8009a70:	68fa      	ldr	r2, [r7, #12]
 8009a72:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a76:	f043 0302 	orr.w	r3, r3, #2
 8009a7a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a80:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	601a      	str	r2, [r3, #0]
 8009aa0:	e005      	b.n	8009aae <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aa6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009ab4:	461a      	mov	r2, r3
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ac0:	4619      	mov	r1, r3
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ac8:	461a      	mov	r2, r3
 8009aca:	680b      	ldr	r3, [r1, #0]
 8009acc:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ad0:	2b01      	cmp	r3, #1
 8009ad2:	d10c      	bne.n	8009aee <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d104      	bne.n	8009ae4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009ada:	2100      	movs	r1, #0
 8009adc:	6878      	ldr	r0, [r7, #4]
 8009ade:	f000 f965 	bl	8009dac <USB_SetDevSpeed>
 8009ae2:	e008      	b.n	8009af6 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009ae4:	2101      	movs	r1, #1
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f000 f960 	bl	8009dac <USB_SetDevSpeed>
 8009aec:	e003      	b.n	8009af6 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009aee:	2103      	movs	r1, #3
 8009af0:	6878      	ldr	r0, [r7, #4]
 8009af2:	f000 f95b 	bl	8009dac <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009af6:	2110      	movs	r1, #16
 8009af8:	6878      	ldr	r0, [r7, #4]
 8009afa:	f000 f8f3 	bl	8009ce4 <USB_FlushTxFifo>
 8009afe:	4603      	mov	r3, r0
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d001      	beq.n	8009b08 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8009b04:	2301      	movs	r3, #1
 8009b06:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009b08:	6878      	ldr	r0, [r7, #4]
 8009b0a:	f000 f91f 	bl	8009d4c <USB_FlushRxFifo>
 8009b0e:	4603      	mov	r3, r0
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d001      	beq.n	8009b18 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8009b14:	2301      	movs	r3, #1
 8009b16:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b1e:	461a      	mov	r2, r3
 8009b20:	2300      	movs	r3, #0
 8009b22:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b2a:	461a      	mov	r2, r3
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b36:	461a      	mov	r2, r3
 8009b38:	2300      	movs	r3, #0
 8009b3a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	613b      	str	r3, [r7, #16]
 8009b40:	e043      	b.n	8009bca <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009b42:	693b      	ldr	r3, [r7, #16]
 8009b44:	015a      	lsls	r2, r3, #5
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	4413      	add	r3, r2
 8009b4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009b54:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009b58:	d118      	bne.n	8009b8c <USB_DevInit+0x164>
    {
      if (i == 0U)
 8009b5a:	693b      	ldr	r3, [r7, #16]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d10a      	bne.n	8009b76 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009b60:	693b      	ldr	r3, [r7, #16]
 8009b62:	015a      	lsls	r2, r3, #5
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	4413      	add	r3, r2
 8009b68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b6c:	461a      	mov	r2, r3
 8009b6e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009b72:	6013      	str	r3, [r2, #0]
 8009b74:	e013      	b.n	8009b9e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009b76:	693b      	ldr	r3, [r7, #16]
 8009b78:	015a      	lsls	r2, r3, #5
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	4413      	add	r3, r2
 8009b7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b82:	461a      	mov	r2, r3
 8009b84:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009b88:	6013      	str	r3, [r2, #0]
 8009b8a:	e008      	b.n	8009b9e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009b8c:	693b      	ldr	r3, [r7, #16]
 8009b8e:	015a      	lsls	r2, r3, #5
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	4413      	add	r3, r2
 8009b94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b98:	461a      	mov	r2, r3
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009b9e:	693b      	ldr	r3, [r7, #16]
 8009ba0:	015a      	lsls	r2, r3, #5
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	4413      	add	r3, r2
 8009ba6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009baa:	461a      	mov	r2, r3
 8009bac:	2300      	movs	r3, #0
 8009bae:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009bb0:	693b      	ldr	r3, [r7, #16]
 8009bb2:	015a      	lsls	r2, r3, #5
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	4413      	add	r3, r2
 8009bb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bbc:	461a      	mov	r2, r3
 8009bbe:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009bc2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009bc4:	693b      	ldr	r3, [r7, #16]
 8009bc6:	3301      	adds	r3, #1
 8009bc8:	613b      	str	r3, [r7, #16]
 8009bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bcc:	693a      	ldr	r2, [r7, #16]
 8009bce:	429a      	cmp	r2, r3
 8009bd0:	d3b7      	bcc.n	8009b42 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	613b      	str	r3, [r7, #16]
 8009bd6:	e043      	b.n	8009c60 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009bd8:	693b      	ldr	r3, [r7, #16]
 8009bda:	015a      	lsls	r2, r3, #5
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	4413      	add	r3, r2
 8009be0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009bea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009bee:	d118      	bne.n	8009c22 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8009bf0:	693b      	ldr	r3, [r7, #16]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d10a      	bne.n	8009c0c <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009bf6:	693b      	ldr	r3, [r7, #16]
 8009bf8:	015a      	lsls	r2, r3, #5
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	4413      	add	r3, r2
 8009bfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c02:	461a      	mov	r2, r3
 8009c04:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009c08:	6013      	str	r3, [r2, #0]
 8009c0a:	e013      	b.n	8009c34 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009c0c:	693b      	ldr	r3, [r7, #16]
 8009c0e:	015a      	lsls	r2, r3, #5
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	4413      	add	r3, r2
 8009c14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c18:	461a      	mov	r2, r3
 8009c1a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009c1e:	6013      	str	r3, [r2, #0]
 8009c20:	e008      	b.n	8009c34 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009c22:	693b      	ldr	r3, [r7, #16]
 8009c24:	015a      	lsls	r2, r3, #5
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	4413      	add	r3, r2
 8009c2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c2e:	461a      	mov	r2, r3
 8009c30:	2300      	movs	r3, #0
 8009c32:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009c34:	693b      	ldr	r3, [r7, #16]
 8009c36:	015a      	lsls	r2, r3, #5
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	4413      	add	r3, r2
 8009c3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c40:	461a      	mov	r2, r3
 8009c42:	2300      	movs	r3, #0
 8009c44:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009c46:	693b      	ldr	r3, [r7, #16]
 8009c48:	015a      	lsls	r2, r3, #5
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	4413      	add	r3, r2
 8009c4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c52:	461a      	mov	r2, r3
 8009c54:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009c58:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009c5a:	693b      	ldr	r3, [r7, #16]
 8009c5c:	3301      	adds	r3, #1
 8009c5e:	613b      	str	r3, [r7, #16]
 8009c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c62:	693a      	ldr	r2, [r7, #16]
 8009c64:	429a      	cmp	r2, r3
 8009c66:	d3b7      	bcc.n	8009bd8 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c6e:	691b      	ldr	r3, [r3, #16]
 8009c70:	68fa      	ldr	r2, [r7, #12]
 8009c72:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009c76:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c7a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009c88:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009c8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d105      	bne.n	8009c9c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	699b      	ldr	r3, [r3, #24]
 8009c94:	f043 0210 	orr.w	r2, r3, #16
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	699a      	ldr	r2, [r3, #24]
 8009ca0:	4b0e      	ldr	r3, [pc, #56]	; (8009cdc <USB_DevInit+0x2b4>)
 8009ca2:	4313      	orrs	r3, r2
 8009ca4:	687a      	ldr	r2, [r7, #4]
 8009ca6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009ca8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d005      	beq.n	8009cba <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	699b      	ldr	r3, [r3, #24]
 8009cb2:	f043 0208 	orr.w	r2, r3, #8
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009cba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009cbc:	2b01      	cmp	r3, #1
 8009cbe:	d105      	bne.n	8009ccc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	699a      	ldr	r2, [r3, #24]
 8009cc4:	4b06      	ldr	r3, [pc, #24]	; (8009ce0 <USB_DevInit+0x2b8>)
 8009cc6:	4313      	orrs	r3, r2
 8009cc8:	687a      	ldr	r2, [r7, #4]
 8009cca:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009ccc:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	3718      	adds	r7, #24
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009cd8:	b004      	add	sp, #16
 8009cda:	4770      	bx	lr
 8009cdc:	803c3800 	.word	0x803c3800
 8009ce0:	40000004 	.word	0x40000004

08009ce4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009ce4:	b480      	push	{r7}
 8009ce6:	b085      	sub	sp, #20
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
 8009cec:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009cee:	2300      	movs	r3, #0
 8009cf0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	3301      	adds	r3, #1
 8009cf6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	4a13      	ldr	r2, [pc, #76]	; (8009d48 <USB_FlushTxFifo+0x64>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d901      	bls.n	8009d04 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009d00:	2303      	movs	r3, #3
 8009d02:	e01b      	b.n	8009d3c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	691b      	ldr	r3, [r3, #16]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	daf2      	bge.n	8009cf2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	019b      	lsls	r3, r3, #6
 8009d14:	f043 0220 	orr.w	r2, r3, #32
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	3301      	adds	r3, #1
 8009d20:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	4a08      	ldr	r2, [pc, #32]	; (8009d48 <USB_FlushTxFifo+0x64>)
 8009d26:	4293      	cmp	r3, r2
 8009d28:	d901      	bls.n	8009d2e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009d2a:	2303      	movs	r3, #3
 8009d2c:	e006      	b.n	8009d3c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	691b      	ldr	r3, [r3, #16]
 8009d32:	f003 0320 	and.w	r3, r3, #32
 8009d36:	2b20      	cmp	r3, #32
 8009d38:	d0f0      	beq.n	8009d1c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009d3a:	2300      	movs	r3, #0
}
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	3714      	adds	r7, #20
 8009d40:	46bd      	mov	sp, r7
 8009d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d46:	4770      	bx	lr
 8009d48:	00030d40 	.word	0x00030d40

08009d4c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009d4c:	b480      	push	{r7}
 8009d4e:	b085      	sub	sp, #20
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009d54:	2300      	movs	r3, #0
 8009d56:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	3301      	adds	r3, #1
 8009d5c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	4a11      	ldr	r2, [pc, #68]	; (8009da8 <USB_FlushRxFifo+0x5c>)
 8009d62:	4293      	cmp	r3, r2
 8009d64:	d901      	bls.n	8009d6a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009d66:	2303      	movs	r3, #3
 8009d68:	e018      	b.n	8009d9c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	691b      	ldr	r3, [r3, #16]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	daf2      	bge.n	8009d58 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009d72:	2300      	movs	r3, #0
 8009d74:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	2210      	movs	r2, #16
 8009d7a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	3301      	adds	r3, #1
 8009d80:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	4a08      	ldr	r2, [pc, #32]	; (8009da8 <USB_FlushRxFifo+0x5c>)
 8009d86:	4293      	cmp	r3, r2
 8009d88:	d901      	bls.n	8009d8e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009d8a:	2303      	movs	r3, #3
 8009d8c:	e006      	b.n	8009d9c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	691b      	ldr	r3, [r3, #16]
 8009d92:	f003 0310 	and.w	r3, r3, #16
 8009d96:	2b10      	cmp	r3, #16
 8009d98:	d0f0      	beq.n	8009d7c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009d9a:	2300      	movs	r3, #0
}
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	3714      	adds	r7, #20
 8009da0:	46bd      	mov	sp, r7
 8009da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da6:	4770      	bx	lr
 8009da8:	00030d40 	.word	0x00030d40

08009dac <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009dac:	b480      	push	{r7}
 8009dae:	b085      	sub	sp, #20
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
 8009db4:	460b      	mov	r3, r1
 8009db6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dc2:	681a      	ldr	r2, [r3, #0]
 8009dc4:	78fb      	ldrb	r3, [r7, #3]
 8009dc6:	68f9      	ldr	r1, [r7, #12]
 8009dc8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009dcc:	4313      	orrs	r3, r2
 8009dce:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009dd0:	2300      	movs	r3, #0
}
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	3714      	adds	r7, #20
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ddc:	4770      	bx	lr

08009dde <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8009dde:	b480      	push	{r7}
 8009de0:	b087      	sub	sp, #28
 8009de2:	af00      	add	r7, sp, #0
 8009de4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009dea:	693b      	ldr	r3, [r7, #16]
 8009dec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009df0:	689b      	ldr	r3, [r3, #8]
 8009df2:	f003 0306 	and.w	r3, r3, #6
 8009df6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d102      	bne.n	8009e04 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009dfe:	2300      	movs	r3, #0
 8009e00:	75fb      	strb	r3, [r7, #23]
 8009e02:	e00a      	b.n	8009e1a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	2b02      	cmp	r3, #2
 8009e08:	d002      	beq.n	8009e10 <USB_GetDevSpeed+0x32>
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	2b06      	cmp	r3, #6
 8009e0e:	d102      	bne.n	8009e16 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009e10:	2302      	movs	r3, #2
 8009e12:	75fb      	strb	r3, [r7, #23]
 8009e14:	e001      	b.n	8009e1a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009e16:	230f      	movs	r3, #15
 8009e18:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009e1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	371c      	adds	r7, #28
 8009e20:	46bd      	mov	sp, r7
 8009e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e26:	4770      	bx	lr

08009e28 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009e28:	b480      	push	{r7}
 8009e2a:	b085      	sub	sp, #20
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
 8009e30:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	781b      	ldrb	r3, [r3, #0]
 8009e3a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	785b      	ldrb	r3, [r3, #1]
 8009e40:	2b01      	cmp	r3, #1
 8009e42:	d139      	bne.n	8009eb8 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e4a:	69da      	ldr	r2, [r3, #28]
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	781b      	ldrb	r3, [r3, #0]
 8009e50:	f003 030f 	and.w	r3, r3, #15
 8009e54:	2101      	movs	r1, #1
 8009e56:	fa01 f303 	lsl.w	r3, r1, r3
 8009e5a:	b29b      	uxth	r3, r3
 8009e5c:	68f9      	ldr	r1, [r7, #12]
 8009e5e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009e62:	4313      	orrs	r3, r2
 8009e64:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009e66:	68bb      	ldr	r3, [r7, #8]
 8009e68:	015a      	lsls	r2, r3, #5
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	4413      	add	r3, r2
 8009e6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d153      	bne.n	8009f24 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009e7c:	68bb      	ldr	r3, [r7, #8]
 8009e7e:	015a      	lsls	r2, r3, #5
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	4413      	add	r3, r2
 8009e84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e88:	681a      	ldr	r2, [r3, #0]
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	68db      	ldr	r3, [r3, #12]
 8009e8e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	791b      	ldrb	r3, [r3, #4]
 8009e96:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009e98:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009e9a:	68bb      	ldr	r3, [r7, #8]
 8009e9c:	059b      	lsls	r3, r3, #22
 8009e9e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009ea0:	431a      	orrs	r2, r3
 8009ea2:	68bb      	ldr	r3, [r7, #8]
 8009ea4:	0159      	lsls	r1, r3, #5
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	440b      	add	r3, r1
 8009eaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009eae:	4619      	mov	r1, r3
 8009eb0:	4b20      	ldr	r3, [pc, #128]	; (8009f34 <USB_ActivateEndpoint+0x10c>)
 8009eb2:	4313      	orrs	r3, r2
 8009eb4:	600b      	str	r3, [r1, #0]
 8009eb6:	e035      	b.n	8009f24 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ebe:	69da      	ldr	r2, [r3, #28]
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	781b      	ldrb	r3, [r3, #0]
 8009ec4:	f003 030f 	and.w	r3, r3, #15
 8009ec8:	2101      	movs	r1, #1
 8009eca:	fa01 f303 	lsl.w	r3, r1, r3
 8009ece:	041b      	lsls	r3, r3, #16
 8009ed0:	68f9      	ldr	r1, [r7, #12]
 8009ed2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009ed6:	4313      	orrs	r3, r2
 8009ed8:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009eda:	68bb      	ldr	r3, [r7, #8]
 8009edc:	015a      	lsls	r2, r3, #5
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	4413      	add	r3, r2
 8009ee2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d119      	bne.n	8009f24 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009ef0:	68bb      	ldr	r3, [r7, #8]
 8009ef2:	015a      	lsls	r2, r3, #5
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	4413      	add	r3, r2
 8009ef8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009efc:	681a      	ldr	r2, [r3, #0]
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	68db      	ldr	r3, [r3, #12]
 8009f02:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	791b      	ldrb	r3, [r3, #4]
 8009f0a:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009f0c:	430b      	orrs	r3, r1
 8009f0e:	431a      	orrs	r2, r3
 8009f10:	68bb      	ldr	r3, [r7, #8]
 8009f12:	0159      	lsls	r1, r3, #5
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	440b      	add	r3, r1
 8009f18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f1c:	4619      	mov	r1, r3
 8009f1e:	4b05      	ldr	r3, [pc, #20]	; (8009f34 <USB_ActivateEndpoint+0x10c>)
 8009f20:	4313      	orrs	r3, r2
 8009f22:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009f24:	2300      	movs	r3, #0
}
 8009f26:	4618      	mov	r0, r3
 8009f28:	3714      	adds	r7, #20
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f30:	4770      	bx	lr
 8009f32:	bf00      	nop
 8009f34:	10008000 	.word	0x10008000

08009f38 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009f38:	b480      	push	{r7}
 8009f3a:	b085      	sub	sp, #20
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
 8009f40:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	781b      	ldrb	r3, [r3, #0]
 8009f4a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	785b      	ldrb	r3, [r3, #1]
 8009f50:	2b01      	cmp	r3, #1
 8009f52:	d161      	bne.n	800a018 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009f54:	68bb      	ldr	r3, [r7, #8]
 8009f56:	015a      	lsls	r2, r3, #5
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	4413      	add	r3, r2
 8009f5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009f66:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009f6a:	d11f      	bne.n	8009fac <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	015a      	lsls	r2, r3, #5
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	4413      	add	r3, r2
 8009f74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	68ba      	ldr	r2, [r7, #8]
 8009f7c:	0151      	lsls	r1, r2, #5
 8009f7e:	68fa      	ldr	r2, [r7, #12]
 8009f80:	440a      	add	r2, r1
 8009f82:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f86:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009f8a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009f8c:	68bb      	ldr	r3, [r7, #8]
 8009f8e:	015a      	lsls	r2, r3, #5
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	4413      	add	r3, r2
 8009f94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	68ba      	ldr	r2, [r7, #8]
 8009f9c:	0151      	lsls	r1, r2, #5
 8009f9e:	68fa      	ldr	r2, [r7, #12]
 8009fa0:	440a      	add	r2, r1
 8009fa2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009fa6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009faa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009fb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	781b      	ldrb	r3, [r3, #0]
 8009fb8:	f003 030f 	and.w	r3, r3, #15
 8009fbc:	2101      	movs	r1, #1
 8009fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8009fc2:	b29b      	uxth	r3, r3
 8009fc4:	43db      	mvns	r3, r3
 8009fc6:	68f9      	ldr	r1, [r7, #12]
 8009fc8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009fcc:	4013      	ands	r3, r2
 8009fce:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009fd6:	69da      	ldr	r2, [r3, #28]
 8009fd8:	683b      	ldr	r3, [r7, #0]
 8009fda:	781b      	ldrb	r3, [r3, #0]
 8009fdc:	f003 030f 	and.w	r3, r3, #15
 8009fe0:	2101      	movs	r1, #1
 8009fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8009fe6:	b29b      	uxth	r3, r3
 8009fe8:	43db      	mvns	r3, r3
 8009fea:	68f9      	ldr	r1, [r7, #12]
 8009fec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009ff0:	4013      	ands	r3, r2
 8009ff2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009ff4:	68bb      	ldr	r3, [r7, #8]
 8009ff6:	015a      	lsls	r2, r3, #5
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	4413      	add	r3, r2
 8009ffc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a000:	681a      	ldr	r2, [r3, #0]
 800a002:	68bb      	ldr	r3, [r7, #8]
 800a004:	0159      	lsls	r1, r3, #5
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	440b      	add	r3, r1
 800a00a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a00e:	4619      	mov	r1, r3
 800a010:	4b35      	ldr	r3, [pc, #212]	; (800a0e8 <USB_DeactivateEndpoint+0x1b0>)
 800a012:	4013      	ands	r3, r2
 800a014:	600b      	str	r3, [r1, #0]
 800a016:	e060      	b.n	800a0da <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a018:	68bb      	ldr	r3, [r7, #8]
 800a01a:	015a      	lsls	r2, r3, #5
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	4413      	add	r3, r2
 800a020:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a02a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a02e:	d11f      	bne.n	800a070 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	015a      	lsls	r2, r3, #5
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	4413      	add	r3, r2
 800a038:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	68ba      	ldr	r2, [r7, #8]
 800a040:	0151      	lsls	r1, r2, #5
 800a042:	68fa      	ldr	r2, [r7, #12]
 800a044:	440a      	add	r2, r1
 800a046:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a04a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a04e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	015a      	lsls	r2, r3, #5
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	4413      	add	r3, r2
 800a058:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	68ba      	ldr	r2, [r7, #8]
 800a060:	0151      	lsls	r1, r2, #5
 800a062:	68fa      	ldr	r2, [r7, #12]
 800a064:	440a      	add	r2, r1
 800a066:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a06a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a06e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a076:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	781b      	ldrb	r3, [r3, #0]
 800a07c:	f003 030f 	and.w	r3, r3, #15
 800a080:	2101      	movs	r1, #1
 800a082:	fa01 f303 	lsl.w	r3, r1, r3
 800a086:	041b      	lsls	r3, r3, #16
 800a088:	43db      	mvns	r3, r3
 800a08a:	68f9      	ldr	r1, [r7, #12]
 800a08c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a090:	4013      	ands	r3, r2
 800a092:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a09a:	69da      	ldr	r2, [r3, #28]
 800a09c:	683b      	ldr	r3, [r7, #0]
 800a09e:	781b      	ldrb	r3, [r3, #0]
 800a0a0:	f003 030f 	and.w	r3, r3, #15
 800a0a4:	2101      	movs	r1, #1
 800a0a6:	fa01 f303 	lsl.w	r3, r1, r3
 800a0aa:	041b      	lsls	r3, r3, #16
 800a0ac:	43db      	mvns	r3, r3
 800a0ae:	68f9      	ldr	r1, [r7, #12]
 800a0b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a0b4:	4013      	ands	r3, r2
 800a0b6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	015a      	lsls	r2, r3, #5
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	4413      	add	r3, r2
 800a0c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0c4:	681a      	ldr	r2, [r3, #0]
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	0159      	lsls	r1, r3, #5
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	440b      	add	r3, r1
 800a0ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0d2:	4619      	mov	r1, r3
 800a0d4:	4b05      	ldr	r3, [pc, #20]	; (800a0ec <USB_DeactivateEndpoint+0x1b4>)
 800a0d6:	4013      	ands	r3, r2
 800a0d8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a0da:	2300      	movs	r3, #0
}
 800a0dc:	4618      	mov	r0, r3
 800a0de:	3714      	adds	r7, #20
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e6:	4770      	bx	lr
 800a0e8:	ec337800 	.word	0xec337800
 800a0ec:	eff37800 	.word	0xeff37800

0800a0f0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b08a      	sub	sp, #40	; 0x28
 800a0f4:	af02      	add	r7, sp, #8
 800a0f6:	60f8      	str	r0, [r7, #12]
 800a0f8:	60b9      	str	r1, [r7, #8]
 800a0fa:	4613      	mov	r3, r2
 800a0fc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800a102:	68bb      	ldr	r3, [r7, #8]
 800a104:	781b      	ldrb	r3, [r3, #0]
 800a106:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a108:	68bb      	ldr	r3, [r7, #8]
 800a10a:	785b      	ldrb	r3, [r3, #1]
 800a10c:	2b01      	cmp	r3, #1
 800a10e:	f040 8163 	bne.w	800a3d8 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a112:	68bb      	ldr	r3, [r7, #8]
 800a114:	699b      	ldr	r3, [r3, #24]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d132      	bne.n	800a180 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a11a:	69bb      	ldr	r3, [r7, #24]
 800a11c:	015a      	lsls	r2, r3, #5
 800a11e:	69fb      	ldr	r3, [r7, #28]
 800a120:	4413      	add	r3, r2
 800a122:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a126:	691a      	ldr	r2, [r3, #16]
 800a128:	69bb      	ldr	r3, [r7, #24]
 800a12a:	0159      	lsls	r1, r3, #5
 800a12c:	69fb      	ldr	r3, [r7, #28]
 800a12e:	440b      	add	r3, r1
 800a130:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a134:	4619      	mov	r1, r3
 800a136:	4ba5      	ldr	r3, [pc, #660]	; (800a3cc <USB_EPStartXfer+0x2dc>)
 800a138:	4013      	ands	r3, r2
 800a13a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a13c:	69bb      	ldr	r3, [r7, #24]
 800a13e:	015a      	lsls	r2, r3, #5
 800a140:	69fb      	ldr	r3, [r7, #28]
 800a142:	4413      	add	r3, r2
 800a144:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a148:	691b      	ldr	r3, [r3, #16]
 800a14a:	69ba      	ldr	r2, [r7, #24]
 800a14c:	0151      	lsls	r1, r2, #5
 800a14e:	69fa      	ldr	r2, [r7, #28]
 800a150:	440a      	add	r2, r1
 800a152:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a156:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a15a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a15c:	69bb      	ldr	r3, [r7, #24]
 800a15e:	015a      	lsls	r2, r3, #5
 800a160:	69fb      	ldr	r3, [r7, #28]
 800a162:	4413      	add	r3, r2
 800a164:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a168:	691a      	ldr	r2, [r3, #16]
 800a16a:	69bb      	ldr	r3, [r7, #24]
 800a16c:	0159      	lsls	r1, r3, #5
 800a16e:	69fb      	ldr	r3, [r7, #28]
 800a170:	440b      	add	r3, r1
 800a172:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a176:	4619      	mov	r1, r3
 800a178:	4b95      	ldr	r3, [pc, #596]	; (800a3d0 <USB_EPStartXfer+0x2e0>)
 800a17a:	4013      	ands	r3, r2
 800a17c:	610b      	str	r3, [r1, #16]
 800a17e:	e074      	b.n	800a26a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a180:	69bb      	ldr	r3, [r7, #24]
 800a182:	015a      	lsls	r2, r3, #5
 800a184:	69fb      	ldr	r3, [r7, #28]
 800a186:	4413      	add	r3, r2
 800a188:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a18c:	691a      	ldr	r2, [r3, #16]
 800a18e:	69bb      	ldr	r3, [r7, #24]
 800a190:	0159      	lsls	r1, r3, #5
 800a192:	69fb      	ldr	r3, [r7, #28]
 800a194:	440b      	add	r3, r1
 800a196:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a19a:	4619      	mov	r1, r3
 800a19c:	4b8c      	ldr	r3, [pc, #560]	; (800a3d0 <USB_EPStartXfer+0x2e0>)
 800a19e:	4013      	ands	r3, r2
 800a1a0:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a1a2:	69bb      	ldr	r3, [r7, #24]
 800a1a4:	015a      	lsls	r2, r3, #5
 800a1a6:	69fb      	ldr	r3, [r7, #28]
 800a1a8:	4413      	add	r3, r2
 800a1aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1ae:	691a      	ldr	r2, [r3, #16]
 800a1b0:	69bb      	ldr	r3, [r7, #24]
 800a1b2:	0159      	lsls	r1, r3, #5
 800a1b4:	69fb      	ldr	r3, [r7, #28]
 800a1b6:	440b      	add	r3, r1
 800a1b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1bc:	4619      	mov	r1, r3
 800a1be:	4b83      	ldr	r3, [pc, #524]	; (800a3cc <USB_EPStartXfer+0x2dc>)
 800a1c0:	4013      	ands	r3, r2
 800a1c2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800a1c4:	69bb      	ldr	r3, [r7, #24]
 800a1c6:	015a      	lsls	r2, r3, #5
 800a1c8:	69fb      	ldr	r3, [r7, #28]
 800a1ca:	4413      	add	r3, r2
 800a1cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1d0:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a1d2:	68bb      	ldr	r3, [r7, #8]
 800a1d4:	6999      	ldr	r1, [r3, #24]
 800a1d6:	68bb      	ldr	r3, [r7, #8]
 800a1d8:	68db      	ldr	r3, [r3, #12]
 800a1da:	440b      	add	r3, r1
 800a1dc:	1e59      	subs	r1, r3, #1
 800a1de:	68bb      	ldr	r3, [r7, #8]
 800a1e0:	68db      	ldr	r3, [r3, #12]
 800a1e2:	fbb1 f3f3 	udiv	r3, r1, r3
 800a1e6:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800a1e8:	4b7a      	ldr	r3, [pc, #488]	; (800a3d4 <USB_EPStartXfer+0x2e4>)
 800a1ea:	400b      	ands	r3, r1
 800a1ec:	69b9      	ldr	r1, [r7, #24]
 800a1ee:	0148      	lsls	r0, r1, #5
 800a1f0:	69f9      	ldr	r1, [r7, #28]
 800a1f2:	4401      	add	r1, r0
 800a1f4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a1f8:	4313      	orrs	r3, r2
 800a1fa:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a1fc:	69bb      	ldr	r3, [r7, #24]
 800a1fe:	015a      	lsls	r2, r3, #5
 800a200:	69fb      	ldr	r3, [r7, #28]
 800a202:	4413      	add	r3, r2
 800a204:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a208:	691a      	ldr	r2, [r3, #16]
 800a20a:	68bb      	ldr	r3, [r7, #8]
 800a20c:	699b      	ldr	r3, [r3, #24]
 800a20e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a212:	69b9      	ldr	r1, [r7, #24]
 800a214:	0148      	lsls	r0, r1, #5
 800a216:	69f9      	ldr	r1, [r7, #28]
 800a218:	4401      	add	r1, r0
 800a21a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a21e:	4313      	orrs	r3, r2
 800a220:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800a222:	68bb      	ldr	r3, [r7, #8]
 800a224:	791b      	ldrb	r3, [r3, #4]
 800a226:	2b01      	cmp	r3, #1
 800a228:	d11f      	bne.n	800a26a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a22a:	69bb      	ldr	r3, [r7, #24]
 800a22c:	015a      	lsls	r2, r3, #5
 800a22e:	69fb      	ldr	r3, [r7, #28]
 800a230:	4413      	add	r3, r2
 800a232:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a236:	691b      	ldr	r3, [r3, #16]
 800a238:	69ba      	ldr	r2, [r7, #24]
 800a23a:	0151      	lsls	r1, r2, #5
 800a23c:	69fa      	ldr	r2, [r7, #28]
 800a23e:	440a      	add	r2, r1
 800a240:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a244:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800a248:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800a24a:	69bb      	ldr	r3, [r7, #24]
 800a24c:	015a      	lsls	r2, r3, #5
 800a24e:	69fb      	ldr	r3, [r7, #28]
 800a250:	4413      	add	r3, r2
 800a252:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a256:	691b      	ldr	r3, [r3, #16]
 800a258:	69ba      	ldr	r2, [r7, #24]
 800a25a:	0151      	lsls	r1, r2, #5
 800a25c:	69fa      	ldr	r2, [r7, #28]
 800a25e:	440a      	add	r2, r1
 800a260:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a264:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a268:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800a26a:	79fb      	ldrb	r3, [r7, #7]
 800a26c:	2b01      	cmp	r3, #1
 800a26e:	d14b      	bne.n	800a308 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a270:	68bb      	ldr	r3, [r7, #8]
 800a272:	695b      	ldr	r3, [r3, #20]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d009      	beq.n	800a28c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a278:	69bb      	ldr	r3, [r7, #24]
 800a27a:	015a      	lsls	r2, r3, #5
 800a27c:	69fb      	ldr	r3, [r7, #28]
 800a27e:	4413      	add	r3, r2
 800a280:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a284:	461a      	mov	r2, r3
 800a286:	68bb      	ldr	r3, [r7, #8]
 800a288:	695b      	ldr	r3, [r3, #20]
 800a28a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a28c:	68bb      	ldr	r3, [r7, #8]
 800a28e:	791b      	ldrb	r3, [r3, #4]
 800a290:	2b01      	cmp	r3, #1
 800a292:	d128      	bne.n	800a2e6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a294:	69fb      	ldr	r3, [r7, #28]
 800a296:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a29a:	689b      	ldr	r3, [r3, #8]
 800a29c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d110      	bne.n	800a2c6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a2a4:	69bb      	ldr	r3, [r7, #24]
 800a2a6:	015a      	lsls	r2, r3, #5
 800a2a8:	69fb      	ldr	r3, [r7, #28]
 800a2aa:	4413      	add	r3, r2
 800a2ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	69ba      	ldr	r2, [r7, #24]
 800a2b4:	0151      	lsls	r1, r2, #5
 800a2b6:	69fa      	ldr	r2, [r7, #28]
 800a2b8:	440a      	add	r2, r1
 800a2ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a2be:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a2c2:	6013      	str	r3, [r2, #0]
 800a2c4:	e00f      	b.n	800a2e6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a2c6:	69bb      	ldr	r3, [r7, #24]
 800a2c8:	015a      	lsls	r2, r3, #5
 800a2ca:	69fb      	ldr	r3, [r7, #28]
 800a2cc:	4413      	add	r3, r2
 800a2ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	69ba      	ldr	r2, [r7, #24]
 800a2d6:	0151      	lsls	r1, r2, #5
 800a2d8:	69fa      	ldr	r2, [r7, #28]
 800a2da:	440a      	add	r2, r1
 800a2dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a2e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a2e4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a2e6:	69bb      	ldr	r3, [r7, #24]
 800a2e8:	015a      	lsls	r2, r3, #5
 800a2ea:	69fb      	ldr	r3, [r7, #28]
 800a2ec:	4413      	add	r3, r2
 800a2ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	69ba      	ldr	r2, [r7, #24]
 800a2f6:	0151      	lsls	r1, r2, #5
 800a2f8:	69fa      	ldr	r2, [r7, #28]
 800a2fa:	440a      	add	r2, r1
 800a2fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a300:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a304:	6013      	str	r3, [r2, #0]
 800a306:	e137      	b.n	800a578 <USB_EPStartXfer+0x488>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a308:	69bb      	ldr	r3, [r7, #24]
 800a30a:	015a      	lsls	r2, r3, #5
 800a30c:	69fb      	ldr	r3, [r7, #28]
 800a30e:	4413      	add	r3, r2
 800a310:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	69ba      	ldr	r2, [r7, #24]
 800a318:	0151      	lsls	r1, r2, #5
 800a31a:	69fa      	ldr	r2, [r7, #28]
 800a31c:	440a      	add	r2, r1
 800a31e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a322:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a326:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	791b      	ldrb	r3, [r3, #4]
 800a32c:	2b01      	cmp	r3, #1
 800a32e:	d015      	beq.n	800a35c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	699b      	ldr	r3, [r3, #24]
 800a334:	2b00      	cmp	r3, #0
 800a336:	f000 811f 	beq.w	800a578 <USB_EPStartXfer+0x488>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a33a:	69fb      	ldr	r3, [r7, #28]
 800a33c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a340:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a342:	68bb      	ldr	r3, [r7, #8]
 800a344:	781b      	ldrb	r3, [r3, #0]
 800a346:	f003 030f 	and.w	r3, r3, #15
 800a34a:	2101      	movs	r1, #1
 800a34c:	fa01 f303 	lsl.w	r3, r1, r3
 800a350:	69f9      	ldr	r1, [r7, #28]
 800a352:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a356:	4313      	orrs	r3, r2
 800a358:	634b      	str	r3, [r1, #52]	; 0x34
 800a35a:	e10d      	b.n	800a578 <USB_EPStartXfer+0x488>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a35c:	69fb      	ldr	r3, [r7, #28]
 800a35e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a362:	689b      	ldr	r3, [r3, #8]
 800a364:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d110      	bne.n	800a38e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a36c:	69bb      	ldr	r3, [r7, #24]
 800a36e:	015a      	lsls	r2, r3, #5
 800a370:	69fb      	ldr	r3, [r7, #28]
 800a372:	4413      	add	r3, r2
 800a374:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	69ba      	ldr	r2, [r7, #24]
 800a37c:	0151      	lsls	r1, r2, #5
 800a37e:	69fa      	ldr	r2, [r7, #28]
 800a380:	440a      	add	r2, r1
 800a382:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a386:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a38a:	6013      	str	r3, [r2, #0]
 800a38c:	e00f      	b.n	800a3ae <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a38e:	69bb      	ldr	r3, [r7, #24]
 800a390:	015a      	lsls	r2, r3, #5
 800a392:	69fb      	ldr	r3, [r7, #28]
 800a394:	4413      	add	r3, r2
 800a396:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	69ba      	ldr	r2, [r7, #24]
 800a39e:	0151      	lsls	r1, r2, #5
 800a3a0:	69fa      	ldr	r2, [r7, #28]
 800a3a2:	440a      	add	r2, r1
 800a3a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a3a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a3ac:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a3ae:	68bb      	ldr	r3, [r7, #8]
 800a3b0:	6919      	ldr	r1, [r3, #16]
 800a3b2:	68bb      	ldr	r3, [r7, #8]
 800a3b4:	781a      	ldrb	r2, [r3, #0]
 800a3b6:	68bb      	ldr	r3, [r7, #8]
 800a3b8:	699b      	ldr	r3, [r3, #24]
 800a3ba:	b298      	uxth	r0, r3
 800a3bc:	79fb      	ldrb	r3, [r7, #7]
 800a3be:	9300      	str	r3, [sp, #0]
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	68f8      	ldr	r0, [r7, #12]
 800a3c4:	f000 faea 	bl	800a99c <USB_WritePacket>
 800a3c8:	e0d6      	b.n	800a578 <USB_EPStartXfer+0x488>
 800a3ca:	bf00      	nop
 800a3cc:	e007ffff 	.word	0xe007ffff
 800a3d0:	fff80000 	.word	0xfff80000
 800a3d4:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a3d8:	69bb      	ldr	r3, [r7, #24]
 800a3da:	015a      	lsls	r2, r3, #5
 800a3dc:	69fb      	ldr	r3, [r7, #28]
 800a3de:	4413      	add	r3, r2
 800a3e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3e4:	691a      	ldr	r2, [r3, #16]
 800a3e6:	69bb      	ldr	r3, [r7, #24]
 800a3e8:	0159      	lsls	r1, r3, #5
 800a3ea:	69fb      	ldr	r3, [r7, #28]
 800a3ec:	440b      	add	r3, r1
 800a3ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3f2:	4619      	mov	r1, r3
 800a3f4:	4b63      	ldr	r3, [pc, #396]	; (800a584 <USB_EPStartXfer+0x494>)
 800a3f6:	4013      	ands	r3, r2
 800a3f8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a3fa:	69bb      	ldr	r3, [r7, #24]
 800a3fc:	015a      	lsls	r2, r3, #5
 800a3fe:	69fb      	ldr	r3, [r7, #28]
 800a400:	4413      	add	r3, r2
 800a402:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a406:	691a      	ldr	r2, [r3, #16]
 800a408:	69bb      	ldr	r3, [r7, #24]
 800a40a:	0159      	lsls	r1, r3, #5
 800a40c:	69fb      	ldr	r3, [r7, #28]
 800a40e:	440b      	add	r3, r1
 800a410:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a414:	4619      	mov	r1, r3
 800a416:	4b5c      	ldr	r3, [pc, #368]	; (800a588 <USB_EPStartXfer+0x498>)
 800a418:	4013      	ands	r3, r2
 800a41a:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 800a41c:	68bb      	ldr	r3, [r7, #8]
 800a41e:	699b      	ldr	r3, [r3, #24]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d123      	bne.n	800a46c <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a424:	69bb      	ldr	r3, [r7, #24]
 800a426:	015a      	lsls	r2, r3, #5
 800a428:	69fb      	ldr	r3, [r7, #28]
 800a42a:	4413      	add	r3, r2
 800a42c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a430:	691a      	ldr	r2, [r3, #16]
 800a432:	68bb      	ldr	r3, [r7, #8]
 800a434:	68db      	ldr	r3, [r3, #12]
 800a436:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a43a:	69b9      	ldr	r1, [r7, #24]
 800a43c:	0148      	lsls	r0, r1, #5
 800a43e:	69f9      	ldr	r1, [r7, #28]
 800a440:	4401      	add	r1, r0
 800a442:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a446:	4313      	orrs	r3, r2
 800a448:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a44a:	69bb      	ldr	r3, [r7, #24]
 800a44c:	015a      	lsls	r2, r3, #5
 800a44e:	69fb      	ldr	r3, [r7, #28]
 800a450:	4413      	add	r3, r2
 800a452:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a456:	691b      	ldr	r3, [r3, #16]
 800a458:	69ba      	ldr	r2, [r7, #24]
 800a45a:	0151      	lsls	r1, r2, #5
 800a45c:	69fa      	ldr	r2, [r7, #28]
 800a45e:	440a      	add	r2, r1
 800a460:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a464:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a468:	6113      	str	r3, [r2, #16]
 800a46a:	e037      	b.n	800a4dc <USB_EPStartXfer+0x3ec>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a46c:	68bb      	ldr	r3, [r7, #8]
 800a46e:	699a      	ldr	r2, [r3, #24]
 800a470:	68bb      	ldr	r3, [r7, #8]
 800a472:	68db      	ldr	r3, [r3, #12]
 800a474:	4413      	add	r3, r2
 800a476:	1e5a      	subs	r2, r3, #1
 800a478:	68bb      	ldr	r3, [r7, #8]
 800a47a:	68db      	ldr	r3, [r3, #12]
 800a47c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a480:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800a482:	68bb      	ldr	r3, [r7, #8]
 800a484:	68db      	ldr	r3, [r3, #12]
 800a486:	8afa      	ldrh	r2, [r7, #22]
 800a488:	fb03 f202 	mul.w	r2, r3, r2
 800a48c:	68bb      	ldr	r3, [r7, #8]
 800a48e:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a490:	69bb      	ldr	r3, [r7, #24]
 800a492:	015a      	lsls	r2, r3, #5
 800a494:	69fb      	ldr	r3, [r7, #28]
 800a496:	4413      	add	r3, r2
 800a498:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a49c:	691a      	ldr	r2, [r3, #16]
 800a49e:	8afb      	ldrh	r3, [r7, #22]
 800a4a0:	04d9      	lsls	r1, r3, #19
 800a4a2:	4b3a      	ldr	r3, [pc, #232]	; (800a58c <USB_EPStartXfer+0x49c>)
 800a4a4:	400b      	ands	r3, r1
 800a4a6:	69b9      	ldr	r1, [r7, #24]
 800a4a8:	0148      	lsls	r0, r1, #5
 800a4aa:	69f9      	ldr	r1, [r7, #28]
 800a4ac:	4401      	add	r1, r0
 800a4ae:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a4b2:	4313      	orrs	r3, r2
 800a4b4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800a4b6:	69bb      	ldr	r3, [r7, #24]
 800a4b8:	015a      	lsls	r2, r3, #5
 800a4ba:	69fb      	ldr	r3, [r7, #28]
 800a4bc:	4413      	add	r3, r2
 800a4be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4c2:	691a      	ldr	r2, [r3, #16]
 800a4c4:	68bb      	ldr	r3, [r7, #8]
 800a4c6:	69db      	ldr	r3, [r3, #28]
 800a4c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a4cc:	69b9      	ldr	r1, [r7, #24]
 800a4ce:	0148      	lsls	r0, r1, #5
 800a4d0:	69f9      	ldr	r1, [r7, #28]
 800a4d2:	4401      	add	r1, r0
 800a4d4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a4d8:	4313      	orrs	r3, r2
 800a4da:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a4dc:	79fb      	ldrb	r3, [r7, #7]
 800a4de:	2b01      	cmp	r3, #1
 800a4e0:	d10d      	bne.n	800a4fe <USB_EPStartXfer+0x40e>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a4e2:	68bb      	ldr	r3, [r7, #8]
 800a4e4:	691b      	ldr	r3, [r3, #16]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d009      	beq.n	800a4fe <USB_EPStartXfer+0x40e>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a4ea:	68bb      	ldr	r3, [r7, #8]
 800a4ec:	6919      	ldr	r1, [r3, #16]
 800a4ee:	69bb      	ldr	r3, [r7, #24]
 800a4f0:	015a      	lsls	r2, r3, #5
 800a4f2:	69fb      	ldr	r3, [r7, #28]
 800a4f4:	4413      	add	r3, r2
 800a4f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4fa:	460a      	mov	r2, r1
 800a4fc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a4fe:	68bb      	ldr	r3, [r7, #8]
 800a500:	791b      	ldrb	r3, [r3, #4]
 800a502:	2b01      	cmp	r3, #1
 800a504:	d128      	bne.n	800a558 <USB_EPStartXfer+0x468>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a506:	69fb      	ldr	r3, [r7, #28]
 800a508:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a50c:	689b      	ldr	r3, [r3, #8]
 800a50e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a512:	2b00      	cmp	r3, #0
 800a514:	d110      	bne.n	800a538 <USB_EPStartXfer+0x448>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a516:	69bb      	ldr	r3, [r7, #24]
 800a518:	015a      	lsls	r2, r3, #5
 800a51a:	69fb      	ldr	r3, [r7, #28]
 800a51c:	4413      	add	r3, r2
 800a51e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	69ba      	ldr	r2, [r7, #24]
 800a526:	0151      	lsls	r1, r2, #5
 800a528:	69fa      	ldr	r2, [r7, #28]
 800a52a:	440a      	add	r2, r1
 800a52c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a530:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a534:	6013      	str	r3, [r2, #0]
 800a536:	e00f      	b.n	800a558 <USB_EPStartXfer+0x468>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a538:	69bb      	ldr	r3, [r7, #24]
 800a53a:	015a      	lsls	r2, r3, #5
 800a53c:	69fb      	ldr	r3, [r7, #28]
 800a53e:	4413      	add	r3, r2
 800a540:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	69ba      	ldr	r2, [r7, #24]
 800a548:	0151      	lsls	r1, r2, #5
 800a54a:	69fa      	ldr	r2, [r7, #28]
 800a54c:	440a      	add	r2, r1
 800a54e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a552:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a556:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a558:	69bb      	ldr	r3, [r7, #24]
 800a55a:	015a      	lsls	r2, r3, #5
 800a55c:	69fb      	ldr	r3, [r7, #28]
 800a55e:	4413      	add	r3, r2
 800a560:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	69ba      	ldr	r2, [r7, #24]
 800a568:	0151      	lsls	r1, r2, #5
 800a56a:	69fa      	ldr	r2, [r7, #28]
 800a56c:	440a      	add	r2, r1
 800a56e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a572:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a576:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a578:	2300      	movs	r3, #0
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	3720      	adds	r7, #32
 800a57e:	46bd      	mov	sp, r7
 800a580:	bd80      	pop	{r7, pc}
 800a582:	bf00      	nop
 800a584:	fff80000 	.word	0xfff80000
 800a588:	e007ffff 	.word	0xe007ffff
 800a58c:	1ff80000 	.word	0x1ff80000

0800a590 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a590:	b480      	push	{r7}
 800a592:	b087      	sub	sp, #28
 800a594:	af00      	add	r7, sp, #0
 800a596:	60f8      	str	r0, [r7, #12]
 800a598:	60b9      	str	r1, [r7, #8]
 800a59a:	4613      	mov	r3, r2
 800a59c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800a5a2:	68bb      	ldr	r3, [r7, #8]
 800a5a4:	781b      	ldrb	r3, [r3, #0]
 800a5a6:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a5a8:	68bb      	ldr	r3, [r7, #8]
 800a5aa:	785b      	ldrb	r3, [r3, #1]
 800a5ac:	2b01      	cmp	r3, #1
 800a5ae:	f040 80ce 	bne.w	800a74e <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a5b2:	68bb      	ldr	r3, [r7, #8]
 800a5b4:	699b      	ldr	r3, [r3, #24]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d132      	bne.n	800a620 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a5ba:	693b      	ldr	r3, [r7, #16]
 800a5bc:	015a      	lsls	r2, r3, #5
 800a5be:	697b      	ldr	r3, [r7, #20]
 800a5c0:	4413      	add	r3, r2
 800a5c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a5c6:	691a      	ldr	r2, [r3, #16]
 800a5c8:	693b      	ldr	r3, [r7, #16]
 800a5ca:	0159      	lsls	r1, r3, #5
 800a5cc:	697b      	ldr	r3, [r7, #20]
 800a5ce:	440b      	add	r3, r1
 800a5d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a5d4:	4619      	mov	r1, r3
 800a5d6:	4b9a      	ldr	r3, [pc, #616]	; (800a840 <USB_EP0StartXfer+0x2b0>)
 800a5d8:	4013      	ands	r3, r2
 800a5da:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a5dc:	693b      	ldr	r3, [r7, #16]
 800a5de:	015a      	lsls	r2, r3, #5
 800a5e0:	697b      	ldr	r3, [r7, #20]
 800a5e2:	4413      	add	r3, r2
 800a5e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a5e8:	691b      	ldr	r3, [r3, #16]
 800a5ea:	693a      	ldr	r2, [r7, #16]
 800a5ec:	0151      	lsls	r1, r2, #5
 800a5ee:	697a      	ldr	r2, [r7, #20]
 800a5f0:	440a      	add	r2, r1
 800a5f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a5f6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a5fa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a5fc:	693b      	ldr	r3, [r7, #16]
 800a5fe:	015a      	lsls	r2, r3, #5
 800a600:	697b      	ldr	r3, [r7, #20]
 800a602:	4413      	add	r3, r2
 800a604:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a608:	691a      	ldr	r2, [r3, #16]
 800a60a:	693b      	ldr	r3, [r7, #16]
 800a60c:	0159      	lsls	r1, r3, #5
 800a60e:	697b      	ldr	r3, [r7, #20]
 800a610:	440b      	add	r3, r1
 800a612:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a616:	4619      	mov	r1, r3
 800a618:	4b8a      	ldr	r3, [pc, #552]	; (800a844 <USB_EP0StartXfer+0x2b4>)
 800a61a:	4013      	ands	r3, r2
 800a61c:	610b      	str	r3, [r1, #16]
 800a61e:	e04e      	b.n	800a6be <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a620:	693b      	ldr	r3, [r7, #16]
 800a622:	015a      	lsls	r2, r3, #5
 800a624:	697b      	ldr	r3, [r7, #20]
 800a626:	4413      	add	r3, r2
 800a628:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a62c:	691a      	ldr	r2, [r3, #16]
 800a62e:	693b      	ldr	r3, [r7, #16]
 800a630:	0159      	lsls	r1, r3, #5
 800a632:	697b      	ldr	r3, [r7, #20]
 800a634:	440b      	add	r3, r1
 800a636:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a63a:	4619      	mov	r1, r3
 800a63c:	4b81      	ldr	r3, [pc, #516]	; (800a844 <USB_EP0StartXfer+0x2b4>)
 800a63e:	4013      	ands	r3, r2
 800a640:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a642:	693b      	ldr	r3, [r7, #16]
 800a644:	015a      	lsls	r2, r3, #5
 800a646:	697b      	ldr	r3, [r7, #20]
 800a648:	4413      	add	r3, r2
 800a64a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a64e:	691a      	ldr	r2, [r3, #16]
 800a650:	693b      	ldr	r3, [r7, #16]
 800a652:	0159      	lsls	r1, r3, #5
 800a654:	697b      	ldr	r3, [r7, #20]
 800a656:	440b      	add	r3, r1
 800a658:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a65c:	4619      	mov	r1, r3
 800a65e:	4b78      	ldr	r3, [pc, #480]	; (800a840 <USB_EP0StartXfer+0x2b0>)
 800a660:	4013      	ands	r3, r2
 800a662:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	699a      	ldr	r2, [r3, #24]
 800a668:	68bb      	ldr	r3, [r7, #8]
 800a66a:	68db      	ldr	r3, [r3, #12]
 800a66c:	429a      	cmp	r2, r3
 800a66e:	d903      	bls.n	800a678 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800a670:	68bb      	ldr	r3, [r7, #8]
 800a672:	68da      	ldr	r2, [r3, #12]
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a678:	693b      	ldr	r3, [r7, #16]
 800a67a:	015a      	lsls	r2, r3, #5
 800a67c:	697b      	ldr	r3, [r7, #20]
 800a67e:	4413      	add	r3, r2
 800a680:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a684:	691b      	ldr	r3, [r3, #16]
 800a686:	693a      	ldr	r2, [r7, #16]
 800a688:	0151      	lsls	r1, r2, #5
 800a68a:	697a      	ldr	r2, [r7, #20]
 800a68c:	440a      	add	r2, r1
 800a68e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a692:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a696:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a698:	693b      	ldr	r3, [r7, #16]
 800a69a:	015a      	lsls	r2, r3, #5
 800a69c:	697b      	ldr	r3, [r7, #20]
 800a69e:	4413      	add	r3, r2
 800a6a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a6a4:	691a      	ldr	r2, [r3, #16]
 800a6a6:	68bb      	ldr	r3, [r7, #8]
 800a6a8:	699b      	ldr	r3, [r3, #24]
 800a6aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a6ae:	6939      	ldr	r1, [r7, #16]
 800a6b0:	0148      	lsls	r0, r1, #5
 800a6b2:	6979      	ldr	r1, [r7, #20]
 800a6b4:	4401      	add	r1, r0
 800a6b6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a6ba:	4313      	orrs	r3, r2
 800a6bc:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a6be:	79fb      	ldrb	r3, [r7, #7]
 800a6c0:	2b01      	cmp	r3, #1
 800a6c2:	d11e      	bne.n	800a702 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a6c4:	68bb      	ldr	r3, [r7, #8]
 800a6c6:	695b      	ldr	r3, [r3, #20]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d009      	beq.n	800a6e0 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a6cc:	693b      	ldr	r3, [r7, #16]
 800a6ce:	015a      	lsls	r2, r3, #5
 800a6d0:	697b      	ldr	r3, [r7, #20]
 800a6d2:	4413      	add	r3, r2
 800a6d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a6d8:	461a      	mov	r2, r3
 800a6da:	68bb      	ldr	r3, [r7, #8]
 800a6dc:	695b      	ldr	r3, [r3, #20]
 800a6de:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a6e0:	693b      	ldr	r3, [r7, #16]
 800a6e2:	015a      	lsls	r2, r3, #5
 800a6e4:	697b      	ldr	r3, [r7, #20]
 800a6e6:	4413      	add	r3, r2
 800a6e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	693a      	ldr	r2, [r7, #16]
 800a6f0:	0151      	lsls	r1, r2, #5
 800a6f2:	697a      	ldr	r2, [r7, #20]
 800a6f4:	440a      	add	r2, r1
 800a6f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a6fa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a6fe:	6013      	str	r3, [r2, #0]
 800a700:	e097      	b.n	800a832 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a702:	693b      	ldr	r3, [r7, #16]
 800a704:	015a      	lsls	r2, r3, #5
 800a706:	697b      	ldr	r3, [r7, #20]
 800a708:	4413      	add	r3, r2
 800a70a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	693a      	ldr	r2, [r7, #16]
 800a712:	0151      	lsls	r1, r2, #5
 800a714:	697a      	ldr	r2, [r7, #20]
 800a716:	440a      	add	r2, r1
 800a718:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a71c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a720:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800a722:	68bb      	ldr	r3, [r7, #8]
 800a724:	699b      	ldr	r3, [r3, #24]
 800a726:	2b00      	cmp	r3, #0
 800a728:	f000 8083 	beq.w	800a832 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a72c:	697b      	ldr	r3, [r7, #20]
 800a72e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a732:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a734:	68bb      	ldr	r3, [r7, #8]
 800a736:	781b      	ldrb	r3, [r3, #0]
 800a738:	f003 030f 	and.w	r3, r3, #15
 800a73c:	2101      	movs	r1, #1
 800a73e:	fa01 f303 	lsl.w	r3, r1, r3
 800a742:	6979      	ldr	r1, [r7, #20]
 800a744:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a748:	4313      	orrs	r3, r2
 800a74a:	634b      	str	r3, [r1, #52]	; 0x34
 800a74c:	e071      	b.n	800a832 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a74e:	693b      	ldr	r3, [r7, #16]
 800a750:	015a      	lsls	r2, r3, #5
 800a752:	697b      	ldr	r3, [r7, #20]
 800a754:	4413      	add	r3, r2
 800a756:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a75a:	691a      	ldr	r2, [r3, #16]
 800a75c:	693b      	ldr	r3, [r7, #16]
 800a75e:	0159      	lsls	r1, r3, #5
 800a760:	697b      	ldr	r3, [r7, #20]
 800a762:	440b      	add	r3, r1
 800a764:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a768:	4619      	mov	r1, r3
 800a76a:	4b36      	ldr	r3, [pc, #216]	; (800a844 <USB_EP0StartXfer+0x2b4>)
 800a76c:	4013      	ands	r3, r2
 800a76e:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a770:	693b      	ldr	r3, [r7, #16]
 800a772:	015a      	lsls	r2, r3, #5
 800a774:	697b      	ldr	r3, [r7, #20]
 800a776:	4413      	add	r3, r2
 800a778:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a77c:	691a      	ldr	r2, [r3, #16]
 800a77e:	693b      	ldr	r3, [r7, #16]
 800a780:	0159      	lsls	r1, r3, #5
 800a782:	697b      	ldr	r3, [r7, #20]
 800a784:	440b      	add	r3, r1
 800a786:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a78a:	4619      	mov	r1, r3
 800a78c:	4b2c      	ldr	r3, [pc, #176]	; (800a840 <USB_EP0StartXfer+0x2b0>)
 800a78e:	4013      	ands	r3, r2
 800a790:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 800a792:	68bb      	ldr	r3, [r7, #8]
 800a794:	699b      	ldr	r3, [r3, #24]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d003      	beq.n	800a7a2 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800a79a:	68bb      	ldr	r3, [r7, #8]
 800a79c:	68da      	ldr	r2, [r3, #12]
 800a79e:	68bb      	ldr	r3, [r7, #8]
 800a7a0:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	68da      	ldr	r2, [r3, #12]
 800a7a6:	68bb      	ldr	r3, [r7, #8]
 800a7a8:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a7aa:	693b      	ldr	r3, [r7, #16]
 800a7ac:	015a      	lsls	r2, r3, #5
 800a7ae:	697b      	ldr	r3, [r7, #20]
 800a7b0:	4413      	add	r3, r2
 800a7b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7b6:	691b      	ldr	r3, [r3, #16]
 800a7b8:	693a      	ldr	r2, [r7, #16]
 800a7ba:	0151      	lsls	r1, r2, #5
 800a7bc:	697a      	ldr	r2, [r7, #20]
 800a7be:	440a      	add	r2, r1
 800a7c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a7c4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a7c8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800a7ca:	693b      	ldr	r3, [r7, #16]
 800a7cc:	015a      	lsls	r2, r3, #5
 800a7ce:	697b      	ldr	r3, [r7, #20]
 800a7d0:	4413      	add	r3, r2
 800a7d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7d6:	691a      	ldr	r2, [r3, #16]
 800a7d8:	68bb      	ldr	r3, [r7, #8]
 800a7da:	69db      	ldr	r3, [r3, #28]
 800a7dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a7e0:	6939      	ldr	r1, [r7, #16]
 800a7e2:	0148      	lsls	r0, r1, #5
 800a7e4:	6979      	ldr	r1, [r7, #20]
 800a7e6:	4401      	add	r1, r0
 800a7e8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a7ec:	4313      	orrs	r3, r2
 800a7ee:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800a7f0:	79fb      	ldrb	r3, [r7, #7]
 800a7f2:	2b01      	cmp	r3, #1
 800a7f4:	d10d      	bne.n	800a812 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	691b      	ldr	r3, [r3, #16]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d009      	beq.n	800a812 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a7fe:	68bb      	ldr	r3, [r7, #8]
 800a800:	6919      	ldr	r1, [r3, #16]
 800a802:	693b      	ldr	r3, [r7, #16]
 800a804:	015a      	lsls	r2, r3, #5
 800a806:	697b      	ldr	r3, [r7, #20]
 800a808:	4413      	add	r3, r2
 800a80a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a80e:	460a      	mov	r2, r1
 800a810:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a812:	693b      	ldr	r3, [r7, #16]
 800a814:	015a      	lsls	r2, r3, #5
 800a816:	697b      	ldr	r3, [r7, #20]
 800a818:	4413      	add	r3, r2
 800a81a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	693a      	ldr	r2, [r7, #16]
 800a822:	0151      	lsls	r1, r2, #5
 800a824:	697a      	ldr	r2, [r7, #20]
 800a826:	440a      	add	r2, r1
 800a828:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a82c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a830:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a832:	2300      	movs	r3, #0
}
 800a834:	4618      	mov	r0, r3
 800a836:	371c      	adds	r7, #28
 800a838:	46bd      	mov	sp, r7
 800a83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83e:	4770      	bx	lr
 800a840:	e007ffff 	.word	0xe007ffff
 800a844:	fff80000 	.word	0xfff80000

0800a848 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a848:	b480      	push	{r7}
 800a84a:	b087      	sub	sp, #28
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
 800a850:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a852:	2300      	movs	r3, #0
 800a854:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a856:	2300      	movs	r3, #0
 800a858:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	785b      	ldrb	r3, [r3, #1]
 800a862:	2b01      	cmp	r3, #1
 800a864:	d14a      	bne.n	800a8fc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a866:	683b      	ldr	r3, [r7, #0]
 800a868:	781b      	ldrb	r3, [r3, #0]
 800a86a:	015a      	lsls	r2, r3, #5
 800a86c:	693b      	ldr	r3, [r7, #16]
 800a86e:	4413      	add	r3, r2
 800a870:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a87a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a87e:	f040 8086 	bne.w	800a98e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800a882:	683b      	ldr	r3, [r7, #0]
 800a884:	781b      	ldrb	r3, [r3, #0]
 800a886:	015a      	lsls	r2, r3, #5
 800a888:	693b      	ldr	r3, [r7, #16]
 800a88a:	4413      	add	r3, r2
 800a88c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	683a      	ldr	r2, [r7, #0]
 800a894:	7812      	ldrb	r2, [r2, #0]
 800a896:	0151      	lsls	r1, r2, #5
 800a898:	693a      	ldr	r2, [r7, #16]
 800a89a:	440a      	add	r2, r1
 800a89c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a8a0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a8a4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800a8a6:	683b      	ldr	r3, [r7, #0]
 800a8a8:	781b      	ldrb	r3, [r3, #0]
 800a8aa:	015a      	lsls	r2, r3, #5
 800a8ac:	693b      	ldr	r3, [r7, #16]
 800a8ae:	4413      	add	r3, r2
 800a8b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	683a      	ldr	r2, [r7, #0]
 800a8b8:	7812      	ldrb	r2, [r2, #0]
 800a8ba:	0151      	lsls	r1, r2, #5
 800a8bc:	693a      	ldr	r2, [r7, #16]
 800a8be:	440a      	add	r2, r1
 800a8c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a8c4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a8c8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	3301      	adds	r3, #1
 800a8ce:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	f242 7210 	movw	r2, #10000	; 0x2710
 800a8d6:	4293      	cmp	r3, r2
 800a8d8:	d902      	bls.n	800a8e0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800a8da:	2301      	movs	r3, #1
 800a8dc:	75fb      	strb	r3, [r7, #23]
          break;
 800a8de:	e056      	b.n	800a98e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800a8e0:	683b      	ldr	r3, [r7, #0]
 800a8e2:	781b      	ldrb	r3, [r3, #0]
 800a8e4:	015a      	lsls	r2, r3, #5
 800a8e6:	693b      	ldr	r3, [r7, #16]
 800a8e8:	4413      	add	r3, r2
 800a8ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a8f4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a8f8:	d0e7      	beq.n	800a8ca <USB_EPStopXfer+0x82>
 800a8fa:	e048      	b.n	800a98e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a8fc:	683b      	ldr	r3, [r7, #0]
 800a8fe:	781b      	ldrb	r3, [r3, #0]
 800a900:	015a      	lsls	r2, r3, #5
 800a902:	693b      	ldr	r3, [r7, #16]
 800a904:	4413      	add	r3, r2
 800a906:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a910:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a914:	d13b      	bne.n	800a98e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800a916:	683b      	ldr	r3, [r7, #0]
 800a918:	781b      	ldrb	r3, [r3, #0]
 800a91a:	015a      	lsls	r2, r3, #5
 800a91c:	693b      	ldr	r3, [r7, #16]
 800a91e:	4413      	add	r3, r2
 800a920:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	683a      	ldr	r2, [r7, #0]
 800a928:	7812      	ldrb	r2, [r2, #0]
 800a92a:	0151      	lsls	r1, r2, #5
 800a92c:	693a      	ldr	r2, [r7, #16]
 800a92e:	440a      	add	r2, r1
 800a930:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a934:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a938:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	781b      	ldrb	r3, [r3, #0]
 800a93e:	015a      	lsls	r2, r3, #5
 800a940:	693b      	ldr	r3, [r7, #16]
 800a942:	4413      	add	r3, r2
 800a944:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	683a      	ldr	r2, [r7, #0]
 800a94c:	7812      	ldrb	r2, [r2, #0]
 800a94e:	0151      	lsls	r1, r2, #5
 800a950:	693a      	ldr	r2, [r7, #16]
 800a952:	440a      	add	r2, r1
 800a954:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a958:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a95c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	3301      	adds	r3, #1
 800a962:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	f242 7210 	movw	r2, #10000	; 0x2710
 800a96a:	4293      	cmp	r3, r2
 800a96c:	d902      	bls.n	800a974 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800a96e:	2301      	movs	r3, #1
 800a970:	75fb      	strb	r3, [r7, #23]
          break;
 800a972:	e00c      	b.n	800a98e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800a974:	683b      	ldr	r3, [r7, #0]
 800a976:	781b      	ldrb	r3, [r3, #0]
 800a978:	015a      	lsls	r2, r3, #5
 800a97a:	693b      	ldr	r3, [r7, #16]
 800a97c:	4413      	add	r3, r2
 800a97e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a988:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a98c:	d0e7      	beq.n	800a95e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800a98e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a990:	4618      	mov	r0, r3
 800a992:	371c      	adds	r7, #28
 800a994:	46bd      	mov	sp, r7
 800a996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99a:	4770      	bx	lr

0800a99c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a99c:	b480      	push	{r7}
 800a99e:	b089      	sub	sp, #36	; 0x24
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	60f8      	str	r0, [r7, #12]
 800a9a4:	60b9      	str	r1, [r7, #8]
 800a9a6:	4611      	mov	r1, r2
 800a9a8:	461a      	mov	r2, r3
 800a9aa:	460b      	mov	r3, r1
 800a9ac:	71fb      	strb	r3, [r7, #7]
 800a9ae:	4613      	mov	r3, r2
 800a9b0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a9b6:	68bb      	ldr	r3, [r7, #8]
 800a9b8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a9ba:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d123      	bne.n	800aa0a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a9c2:	88bb      	ldrh	r3, [r7, #4]
 800a9c4:	3303      	adds	r3, #3
 800a9c6:	089b      	lsrs	r3, r3, #2
 800a9c8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	61bb      	str	r3, [r7, #24]
 800a9ce:	e018      	b.n	800aa02 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a9d0:	79fb      	ldrb	r3, [r7, #7]
 800a9d2:	031a      	lsls	r2, r3, #12
 800a9d4:	697b      	ldr	r3, [r7, #20]
 800a9d6:	4413      	add	r3, r2
 800a9d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a9dc:	461a      	mov	r2, r3
 800a9de:	69fb      	ldr	r3, [r7, #28]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a9e4:	69fb      	ldr	r3, [r7, #28]
 800a9e6:	3301      	adds	r3, #1
 800a9e8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a9ea:	69fb      	ldr	r3, [r7, #28]
 800a9ec:	3301      	adds	r3, #1
 800a9ee:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a9f0:	69fb      	ldr	r3, [r7, #28]
 800a9f2:	3301      	adds	r3, #1
 800a9f4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a9f6:	69fb      	ldr	r3, [r7, #28]
 800a9f8:	3301      	adds	r3, #1
 800a9fa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a9fc:	69bb      	ldr	r3, [r7, #24]
 800a9fe:	3301      	adds	r3, #1
 800aa00:	61bb      	str	r3, [r7, #24]
 800aa02:	69ba      	ldr	r2, [r7, #24]
 800aa04:	693b      	ldr	r3, [r7, #16]
 800aa06:	429a      	cmp	r2, r3
 800aa08:	d3e2      	bcc.n	800a9d0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800aa0a:	2300      	movs	r3, #0
}
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	3724      	adds	r7, #36	; 0x24
 800aa10:	46bd      	mov	sp, r7
 800aa12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa16:	4770      	bx	lr

0800aa18 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800aa18:	b480      	push	{r7}
 800aa1a:	b08b      	sub	sp, #44	; 0x2c
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	60f8      	str	r0, [r7, #12]
 800aa20:	60b9      	str	r1, [r7, #8]
 800aa22:	4613      	mov	r3, r2
 800aa24:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800aa2a:	68bb      	ldr	r3, [r7, #8]
 800aa2c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800aa2e:	88fb      	ldrh	r3, [r7, #6]
 800aa30:	089b      	lsrs	r3, r3, #2
 800aa32:	b29b      	uxth	r3, r3
 800aa34:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800aa36:	88fb      	ldrh	r3, [r7, #6]
 800aa38:	f003 0303 	and.w	r3, r3, #3
 800aa3c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800aa3e:	2300      	movs	r3, #0
 800aa40:	623b      	str	r3, [r7, #32]
 800aa42:	e014      	b.n	800aa6e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800aa44:	69bb      	ldr	r3, [r7, #24]
 800aa46:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa4a:	681a      	ldr	r2, [r3, #0]
 800aa4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa4e:	601a      	str	r2, [r3, #0]
    pDest++;
 800aa50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa52:	3301      	adds	r3, #1
 800aa54:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800aa56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa58:	3301      	adds	r3, #1
 800aa5a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800aa5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa5e:	3301      	adds	r3, #1
 800aa60:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800aa62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa64:	3301      	adds	r3, #1
 800aa66:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800aa68:	6a3b      	ldr	r3, [r7, #32]
 800aa6a:	3301      	adds	r3, #1
 800aa6c:	623b      	str	r3, [r7, #32]
 800aa6e:	6a3a      	ldr	r2, [r7, #32]
 800aa70:	697b      	ldr	r3, [r7, #20]
 800aa72:	429a      	cmp	r2, r3
 800aa74:	d3e6      	bcc.n	800aa44 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800aa76:	8bfb      	ldrh	r3, [r7, #30]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d01e      	beq.n	800aaba <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800aa80:	69bb      	ldr	r3, [r7, #24]
 800aa82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa86:	461a      	mov	r2, r3
 800aa88:	f107 0310 	add.w	r3, r7, #16
 800aa8c:	6812      	ldr	r2, [r2, #0]
 800aa8e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800aa90:	693a      	ldr	r2, [r7, #16]
 800aa92:	6a3b      	ldr	r3, [r7, #32]
 800aa94:	b2db      	uxtb	r3, r3
 800aa96:	00db      	lsls	r3, r3, #3
 800aa98:	fa22 f303 	lsr.w	r3, r2, r3
 800aa9c:	b2da      	uxtb	r2, r3
 800aa9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaa0:	701a      	strb	r2, [r3, #0]
      i++;
 800aaa2:	6a3b      	ldr	r3, [r7, #32]
 800aaa4:	3301      	adds	r3, #1
 800aaa6:	623b      	str	r3, [r7, #32]
      pDest++;
 800aaa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaaa:	3301      	adds	r3, #1
 800aaac:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800aaae:	8bfb      	ldrh	r3, [r7, #30]
 800aab0:	3b01      	subs	r3, #1
 800aab2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800aab4:	8bfb      	ldrh	r3, [r7, #30]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d1ea      	bne.n	800aa90 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800aaba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800aabc:	4618      	mov	r0, r3
 800aabe:	372c      	adds	r7, #44	; 0x2c
 800aac0:	46bd      	mov	sp, r7
 800aac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac6:	4770      	bx	lr

0800aac8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800aac8:	b480      	push	{r7}
 800aaca:	b085      	sub	sp, #20
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
 800aad0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800aad6:	683b      	ldr	r3, [r7, #0]
 800aad8:	781b      	ldrb	r3, [r3, #0]
 800aada:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800aadc:	683b      	ldr	r3, [r7, #0]
 800aade:	785b      	ldrb	r3, [r3, #1]
 800aae0:	2b01      	cmp	r3, #1
 800aae2:	d12c      	bne.n	800ab3e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800aae4:	68bb      	ldr	r3, [r7, #8]
 800aae6:	015a      	lsls	r2, r3, #5
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	4413      	add	r3, r2
 800aaec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	db12      	blt.n	800ab1c <USB_EPSetStall+0x54>
 800aaf6:	68bb      	ldr	r3, [r7, #8]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d00f      	beq.n	800ab1c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800aafc:	68bb      	ldr	r3, [r7, #8]
 800aafe:	015a      	lsls	r2, r3, #5
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	4413      	add	r3, r2
 800ab04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	68ba      	ldr	r2, [r7, #8]
 800ab0c:	0151      	lsls	r1, r2, #5
 800ab0e:	68fa      	ldr	r2, [r7, #12]
 800ab10:	440a      	add	r2, r1
 800ab12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab16:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ab1a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ab1c:	68bb      	ldr	r3, [r7, #8]
 800ab1e:	015a      	lsls	r2, r3, #5
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	4413      	add	r3, r2
 800ab24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	68ba      	ldr	r2, [r7, #8]
 800ab2c:	0151      	lsls	r1, r2, #5
 800ab2e:	68fa      	ldr	r2, [r7, #12]
 800ab30:	440a      	add	r2, r1
 800ab32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab36:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ab3a:	6013      	str	r3, [r2, #0]
 800ab3c:	e02b      	b.n	800ab96 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ab3e:	68bb      	ldr	r3, [r7, #8]
 800ab40:	015a      	lsls	r2, r3, #5
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	4413      	add	r3, r2
 800ab46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	db12      	blt.n	800ab76 <USB_EPSetStall+0xae>
 800ab50:	68bb      	ldr	r3, [r7, #8]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d00f      	beq.n	800ab76 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800ab56:	68bb      	ldr	r3, [r7, #8]
 800ab58:	015a      	lsls	r2, r3, #5
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	4413      	add	r3, r2
 800ab5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	68ba      	ldr	r2, [r7, #8]
 800ab66:	0151      	lsls	r1, r2, #5
 800ab68:	68fa      	ldr	r2, [r7, #12]
 800ab6a:	440a      	add	r2, r1
 800ab6c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ab70:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ab74:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800ab76:	68bb      	ldr	r3, [r7, #8]
 800ab78:	015a      	lsls	r2, r3, #5
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	4413      	add	r3, r2
 800ab7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	68ba      	ldr	r2, [r7, #8]
 800ab86:	0151      	lsls	r1, r2, #5
 800ab88:	68fa      	ldr	r2, [r7, #12]
 800ab8a:	440a      	add	r2, r1
 800ab8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ab90:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ab94:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ab96:	2300      	movs	r3, #0
}
 800ab98:	4618      	mov	r0, r3
 800ab9a:	3714      	adds	r7, #20
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba2:	4770      	bx	lr

0800aba4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800aba4:	b480      	push	{r7}
 800aba6:	b085      	sub	sp, #20
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
 800abac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	781b      	ldrb	r3, [r3, #0]
 800abb6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	785b      	ldrb	r3, [r3, #1]
 800abbc:	2b01      	cmp	r3, #1
 800abbe:	d128      	bne.n	800ac12 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800abc0:	68bb      	ldr	r3, [r7, #8]
 800abc2:	015a      	lsls	r2, r3, #5
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	4413      	add	r3, r2
 800abc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	68ba      	ldr	r2, [r7, #8]
 800abd0:	0151      	lsls	r1, r2, #5
 800abd2:	68fa      	ldr	r2, [r7, #12]
 800abd4:	440a      	add	r2, r1
 800abd6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800abda:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800abde:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800abe0:	683b      	ldr	r3, [r7, #0]
 800abe2:	791b      	ldrb	r3, [r3, #4]
 800abe4:	2b03      	cmp	r3, #3
 800abe6:	d003      	beq.n	800abf0 <USB_EPClearStall+0x4c>
 800abe8:	683b      	ldr	r3, [r7, #0]
 800abea:	791b      	ldrb	r3, [r3, #4]
 800abec:	2b02      	cmp	r3, #2
 800abee:	d138      	bne.n	800ac62 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800abf0:	68bb      	ldr	r3, [r7, #8]
 800abf2:	015a      	lsls	r2, r3, #5
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	4413      	add	r3, r2
 800abf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	68ba      	ldr	r2, [r7, #8]
 800ac00:	0151      	lsls	r1, r2, #5
 800ac02:	68fa      	ldr	r2, [r7, #12]
 800ac04:	440a      	add	r2, r1
 800ac06:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ac0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ac0e:	6013      	str	r3, [r2, #0]
 800ac10:	e027      	b.n	800ac62 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	015a      	lsls	r2, r3, #5
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	4413      	add	r3, r2
 800ac1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	68ba      	ldr	r2, [r7, #8]
 800ac22:	0151      	lsls	r1, r2, #5
 800ac24:	68fa      	ldr	r2, [r7, #12]
 800ac26:	440a      	add	r2, r1
 800ac28:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ac2c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ac30:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	791b      	ldrb	r3, [r3, #4]
 800ac36:	2b03      	cmp	r3, #3
 800ac38:	d003      	beq.n	800ac42 <USB_EPClearStall+0x9e>
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	791b      	ldrb	r3, [r3, #4]
 800ac3e:	2b02      	cmp	r3, #2
 800ac40:	d10f      	bne.n	800ac62 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ac42:	68bb      	ldr	r3, [r7, #8]
 800ac44:	015a      	lsls	r2, r3, #5
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	4413      	add	r3, r2
 800ac4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	68ba      	ldr	r2, [r7, #8]
 800ac52:	0151      	lsls	r1, r2, #5
 800ac54:	68fa      	ldr	r2, [r7, #12]
 800ac56:	440a      	add	r2, r1
 800ac58:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ac5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ac60:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800ac62:	2300      	movs	r3, #0
}
 800ac64:	4618      	mov	r0, r3
 800ac66:	3714      	adds	r7, #20
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6e:	4770      	bx	lr

0800ac70 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800ac70:	b480      	push	{r7}
 800ac72:	b085      	sub	sp, #20
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	6078      	str	r0, [r7, #4]
 800ac78:	460b      	mov	r3, r1
 800ac7a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	68fa      	ldr	r2, [r7, #12]
 800ac8a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ac8e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800ac92:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac9a:	681a      	ldr	r2, [r3, #0]
 800ac9c:	78fb      	ldrb	r3, [r7, #3]
 800ac9e:	011b      	lsls	r3, r3, #4
 800aca0:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800aca4:	68f9      	ldr	r1, [r7, #12]
 800aca6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800acaa:	4313      	orrs	r3, r2
 800acac:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800acae:	2300      	movs	r3, #0
}
 800acb0:	4618      	mov	r0, r3
 800acb2:	3714      	adds	r7, #20
 800acb4:	46bd      	mov	sp, r7
 800acb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acba:	4770      	bx	lr

0800acbc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800acbc:	b480      	push	{r7}
 800acbe:	b085      	sub	sp, #20
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	68fa      	ldr	r2, [r7, #12]
 800acd2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800acd6:	f023 0303 	bic.w	r3, r3, #3
 800acda:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ace2:	685b      	ldr	r3, [r3, #4]
 800ace4:	68fa      	ldr	r2, [r7, #12]
 800ace6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800acea:	f023 0302 	bic.w	r3, r3, #2
 800acee:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800acf0:	2300      	movs	r3, #0
}
 800acf2:	4618      	mov	r0, r3
 800acf4:	3714      	adds	r7, #20
 800acf6:	46bd      	mov	sp, r7
 800acf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfc:	4770      	bx	lr

0800acfe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800acfe:	b480      	push	{r7}
 800ad00:	b085      	sub	sp, #20
 800ad02:	af00      	add	r7, sp, #0
 800ad04:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	68fa      	ldr	r2, [r7, #12]
 800ad14:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ad18:	f023 0303 	bic.w	r3, r3, #3
 800ad1c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad24:	685b      	ldr	r3, [r3, #4]
 800ad26:	68fa      	ldr	r2, [r7, #12]
 800ad28:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ad2c:	f043 0302 	orr.w	r3, r3, #2
 800ad30:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ad32:	2300      	movs	r3, #0
}
 800ad34:	4618      	mov	r0, r3
 800ad36:	3714      	adds	r7, #20
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3e:	4770      	bx	lr

0800ad40 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800ad40:	b480      	push	{r7}
 800ad42:	b085      	sub	sp, #20
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	695b      	ldr	r3, [r3, #20]
 800ad4c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	699b      	ldr	r3, [r3, #24]
 800ad52:	68fa      	ldr	r2, [r7, #12]
 800ad54:	4013      	ands	r3, r2
 800ad56:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ad58:	68fb      	ldr	r3, [r7, #12]
}
 800ad5a:	4618      	mov	r0, r3
 800ad5c:	3714      	adds	r7, #20
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad64:	4770      	bx	lr

0800ad66 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ad66:	b480      	push	{r7}
 800ad68:	b085      	sub	sp, #20
 800ad6a:	af00      	add	r7, sp, #0
 800ad6c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad78:	699b      	ldr	r3, [r3, #24]
 800ad7a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad82:	69db      	ldr	r3, [r3, #28]
 800ad84:	68ba      	ldr	r2, [r7, #8]
 800ad86:	4013      	ands	r3, r2
 800ad88:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800ad8a:	68bb      	ldr	r3, [r7, #8]
 800ad8c:	0c1b      	lsrs	r3, r3, #16
}
 800ad8e:	4618      	mov	r0, r3
 800ad90:	3714      	adds	r7, #20
 800ad92:	46bd      	mov	sp, r7
 800ad94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad98:	4770      	bx	lr

0800ad9a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ad9a:	b480      	push	{r7}
 800ad9c:	b085      	sub	sp, #20
 800ad9e:	af00      	add	r7, sp, #0
 800ada0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800adac:	699b      	ldr	r3, [r3, #24]
 800adae:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800adb6:	69db      	ldr	r3, [r3, #28]
 800adb8:	68ba      	ldr	r2, [r7, #8]
 800adba:	4013      	ands	r3, r2
 800adbc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	b29b      	uxth	r3, r3
}
 800adc2:	4618      	mov	r0, r3
 800adc4:	3714      	adds	r7, #20
 800adc6:	46bd      	mov	sp, r7
 800adc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adcc:	4770      	bx	lr

0800adce <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800adce:	b480      	push	{r7}
 800add0:	b085      	sub	sp, #20
 800add2:	af00      	add	r7, sp, #0
 800add4:	6078      	str	r0, [r7, #4]
 800add6:	460b      	mov	r3, r1
 800add8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800adde:	78fb      	ldrb	r3, [r7, #3]
 800ade0:	015a      	lsls	r2, r3, #5
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	4413      	add	r3, r2
 800ade6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800adea:	689b      	ldr	r3, [r3, #8]
 800adec:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800adf4:	695b      	ldr	r3, [r3, #20]
 800adf6:	68ba      	ldr	r2, [r7, #8]
 800adf8:	4013      	ands	r3, r2
 800adfa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800adfc:	68bb      	ldr	r3, [r7, #8]
}
 800adfe:	4618      	mov	r0, r3
 800ae00:	3714      	adds	r7, #20
 800ae02:	46bd      	mov	sp, r7
 800ae04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae08:	4770      	bx	lr

0800ae0a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ae0a:	b480      	push	{r7}
 800ae0c:	b087      	sub	sp, #28
 800ae0e:	af00      	add	r7, sp, #0
 800ae10:	6078      	str	r0, [r7, #4]
 800ae12:	460b      	mov	r3, r1
 800ae14:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800ae1a:	697b      	ldr	r3, [r7, #20]
 800ae1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae20:	691b      	ldr	r3, [r3, #16]
 800ae22:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800ae24:	697b      	ldr	r3, [r7, #20]
 800ae26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae2c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800ae2e:	78fb      	ldrb	r3, [r7, #3]
 800ae30:	f003 030f 	and.w	r3, r3, #15
 800ae34:	68fa      	ldr	r2, [r7, #12]
 800ae36:	fa22 f303 	lsr.w	r3, r2, r3
 800ae3a:	01db      	lsls	r3, r3, #7
 800ae3c:	b2db      	uxtb	r3, r3
 800ae3e:	693a      	ldr	r2, [r7, #16]
 800ae40:	4313      	orrs	r3, r2
 800ae42:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800ae44:	78fb      	ldrb	r3, [r7, #3]
 800ae46:	015a      	lsls	r2, r3, #5
 800ae48:	697b      	ldr	r3, [r7, #20]
 800ae4a:	4413      	add	r3, r2
 800ae4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae50:	689b      	ldr	r3, [r3, #8]
 800ae52:	693a      	ldr	r2, [r7, #16]
 800ae54:	4013      	ands	r3, r2
 800ae56:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ae58:	68bb      	ldr	r3, [r7, #8]
}
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	371c      	adds	r7, #28
 800ae5e:	46bd      	mov	sp, r7
 800ae60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae64:	4770      	bx	lr

0800ae66 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800ae66:	b480      	push	{r7}
 800ae68:	b083      	sub	sp, #12
 800ae6a:	af00      	add	r7, sp, #0
 800ae6c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	695b      	ldr	r3, [r3, #20]
 800ae72:	f003 0301 	and.w	r3, r3, #1
}
 800ae76:	4618      	mov	r0, r3
 800ae78:	370c      	adds	r7, #12
 800ae7a:	46bd      	mov	sp, r7
 800ae7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae80:	4770      	bx	lr
	...

0800ae84 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800ae84:	b480      	push	{r7}
 800ae86:	b085      	sub	sp, #20
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae96:	681a      	ldr	r2, [r3, #0]
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae9e:	4619      	mov	r1, r3
 800aea0:	4b09      	ldr	r3, [pc, #36]	; (800aec8 <USB_ActivateSetup+0x44>)
 800aea2:	4013      	ands	r3, r2
 800aea4:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aeac:	685b      	ldr	r3, [r3, #4]
 800aeae:	68fa      	ldr	r2, [r7, #12]
 800aeb0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800aeb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aeb8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800aeba:	2300      	movs	r3, #0
}
 800aebc:	4618      	mov	r0, r3
 800aebe:	3714      	adds	r7, #20
 800aec0:	46bd      	mov	sp, r7
 800aec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec6:	4770      	bx	lr
 800aec8:	fffff800 	.word	0xfffff800

0800aecc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800aecc:	b480      	push	{r7}
 800aece:	b087      	sub	sp, #28
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	60f8      	str	r0, [r7, #12]
 800aed4:	460b      	mov	r3, r1
 800aed6:	607a      	str	r2, [r7, #4]
 800aed8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	333c      	adds	r3, #60	; 0x3c
 800aee2:	3304      	adds	r3, #4
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800aee8:	693b      	ldr	r3, [r7, #16]
 800aeea:	4a26      	ldr	r2, [pc, #152]	; (800af84 <USB_EP0_OutStart+0xb8>)
 800aeec:	4293      	cmp	r3, r2
 800aeee:	d90a      	bls.n	800af06 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800aef0:	697b      	ldr	r3, [r7, #20]
 800aef2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aefc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800af00:	d101      	bne.n	800af06 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800af02:	2300      	movs	r3, #0
 800af04:	e037      	b.n	800af76 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800af06:	697b      	ldr	r3, [r7, #20]
 800af08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af0c:	461a      	mov	r2, r3
 800af0e:	2300      	movs	r3, #0
 800af10:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800af12:	697b      	ldr	r3, [r7, #20]
 800af14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af18:	691b      	ldr	r3, [r3, #16]
 800af1a:	697a      	ldr	r2, [r7, #20]
 800af1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800af20:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800af24:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800af26:	697b      	ldr	r3, [r7, #20]
 800af28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af2c:	691b      	ldr	r3, [r3, #16]
 800af2e:	697a      	ldr	r2, [r7, #20]
 800af30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800af34:	f043 0318 	orr.w	r3, r3, #24
 800af38:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800af3a:	697b      	ldr	r3, [r7, #20]
 800af3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af40:	691b      	ldr	r3, [r3, #16]
 800af42:	697a      	ldr	r2, [r7, #20]
 800af44:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800af48:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800af4c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800af4e:	7afb      	ldrb	r3, [r7, #11]
 800af50:	2b01      	cmp	r3, #1
 800af52:	d10f      	bne.n	800af74 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800af54:	697b      	ldr	r3, [r7, #20]
 800af56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af5a:	461a      	mov	r2, r3
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800af60:	697b      	ldr	r3, [r7, #20]
 800af62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	697a      	ldr	r2, [r7, #20]
 800af6a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800af6e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800af72:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800af74:	2300      	movs	r3, #0
}
 800af76:	4618      	mov	r0, r3
 800af78:	371c      	adds	r7, #28
 800af7a:	46bd      	mov	sp, r7
 800af7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af80:	4770      	bx	lr
 800af82:	bf00      	nop
 800af84:	4f54300a 	.word	0x4f54300a

0800af88 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800af88:	b480      	push	{r7}
 800af8a:	b085      	sub	sp, #20
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800af90:	2300      	movs	r3, #0
 800af92:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	3301      	adds	r3, #1
 800af98:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	4a13      	ldr	r2, [pc, #76]	; (800afec <USB_CoreReset+0x64>)
 800af9e:	4293      	cmp	r3, r2
 800afa0:	d901      	bls.n	800afa6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800afa2:	2303      	movs	r3, #3
 800afa4:	e01b      	b.n	800afde <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	691b      	ldr	r3, [r3, #16]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	daf2      	bge.n	800af94 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800afae:	2300      	movs	r3, #0
 800afb0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	691b      	ldr	r3, [r3, #16]
 800afb6:	f043 0201 	orr.w	r2, r3, #1
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	3301      	adds	r3, #1
 800afc2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	4a09      	ldr	r2, [pc, #36]	; (800afec <USB_CoreReset+0x64>)
 800afc8:	4293      	cmp	r3, r2
 800afca:	d901      	bls.n	800afd0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800afcc:	2303      	movs	r3, #3
 800afce:	e006      	b.n	800afde <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	691b      	ldr	r3, [r3, #16]
 800afd4:	f003 0301 	and.w	r3, r3, #1
 800afd8:	2b01      	cmp	r3, #1
 800afda:	d0f0      	beq.n	800afbe <USB_CoreReset+0x36>

  return HAL_OK;
 800afdc:	2300      	movs	r3, #0
}
 800afde:	4618      	mov	r0, r3
 800afe0:	3714      	adds	r7, #20
 800afe2:	46bd      	mov	sp, r7
 800afe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe8:	4770      	bx	lr
 800afea:	bf00      	nop
 800afec:	00030d40 	.word	0x00030d40

0800aff0 <HiL_Init_MSGQ>:
#include "HiL_MSGQ.h"

extern osMessageQueueId_t USB_MSGQ_Rx;
//extern osMessageQueueId_t USB_MSGQ_Tx;

uint8_t HiL_Init_MSGQ (void) {
 800aff0:	b580      	push	{r7, lr}
 800aff2:	af00      	add	r7, sp, #0

	USB_MSGQ_Rx = osMessageQueueNew(HiL_USB_MSQG_len, sizeof(MSGQ_obj), NULL);
 800aff4:	2200      	movs	r2, #0
 800aff6:	2104      	movs	r1, #4
 800aff8:	200a      	movs	r0, #10
 800affa:	f002 fdf1 	bl	800dbe0 <osMessageQueueNew>
 800affe:	4603      	mov	r3, r0
 800b000:	4a05      	ldr	r2, [pc, #20]	; (800b018 <HiL_Init_MSGQ+0x28>)
 800b002:	6013      	str	r3, [r2, #0]
  if (USB_MSGQ_Rx == NULL) {
 800b004:	4b04      	ldr	r3, [pc, #16]	; (800b018 <HiL_Init_MSGQ+0x28>)
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d101      	bne.n	800b010 <HiL_Init_MSGQ+0x20>
	  return -1;
 800b00c:	23ff      	movs	r3, #255	; 0xff
 800b00e:	e000      	b.n	800b012 <HiL_Init_MSGQ+0x22>
  }
//  USB_MSGQ_Tx = osMessageQueueNew(10, sizeof(MSGQ_obj), NULL);
//    if (USB_MSGQ_Tx == NULL) {
//  	  return -1;
//    }
  return 0;
 800b010:	2300      	movs	r3, #0
}
 800b012:	4618      	mov	r0, r3
 800b014:	bd80      	pop	{r7, pc}
 800b016:	bf00      	nop
 800b018:	20000784 	.word	0x20000784

0800b01c <HAL_TIM_IC_CaptureCallback>:
extern SPI_HandleTypeDef hspi1;
extern void MX_SPI1_Init();



void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {						// Timer callback code on interrupts from rising and falling edges
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b082      	sub	sp, #8
 800b020:	af00      	add	r7, sp, #0
 800b022:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1) {
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	4a10      	ldr	r2, [pc, #64]	; (800b06c <HAL_TIM_IC_CaptureCallback+0x50>)
 800b02a:	4293      	cmp	r3, r2
 800b02c:	d11a      	bne.n	800b064 <HAL_TIM_IC_CaptureCallback+0x48>
		// Used for duty cycle measurements

		//#define TIMER_CLOCK_FREQ 96000000 // APB2 Timer Clock. With 96 MHz, 16 bit res -> Reload/wraparound freq @ 732 Hz
																				// -> Tested lowest measureable pwm freq is 1.7 kHz

		Cnt_full = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1) + 1;
 800b02e:	2100      	movs	r1, #0
 800b030:	6878      	ldr	r0, [r7, #4]
 800b032:	f7fc fd33 	bl	8007a9c <HAL_TIM_ReadCapturedValue>
 800b036:	4603      	mov	r3, r0
 800b038:	3301      	adds	r3, #1
 800b03a:	4a0d      	ldr	r2, [pc, #52]	; (800b070 <HAL_TIM_IC_CaptureCallback+0x54>)
 800b03c:	6013      	str	r3, [r2, #0]
		Cnt_high = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800b03e:	2104      	movs	r1, #4
 800b040:	6878      	ldr	r0, [r7, #4]
 800b042:	f7fc fd2b 	bl	8007a9c <HAL_TIM_ReadCapturedValue>
 800b046:	4603      	mov	r3, r0
 800b048:	4a0a      	ldr	r2, [pc, #40]	; (800b074 <HAL_TIM_IC_CaptureCallback+0x58>)
 800b04a:	6013      	str	r3, [r2, #0]

		Duty =  100 * Cnt_high / Cnt_full;
 800b04c:	4b09      	ldr	r3, [pc, #36]	; (800b074 <HAL_TIM_IC_CaptureCallback+0x58>)
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	2264      	movs	r2, #100	; 0x64
 800b052:	fb03 f202 	mul.w	r2, r3, r2
 800b056:	4b06      	ldr	r3, [pc, #24]	; (800b070 <HAL_TIM_IC_CaptureCallback+0x54>)
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b05e:	b2da      	uxtb	r2, r3
 800b060:	4b05      	ldr	r3, [pc, #20]	; (800b078 <HAL_TIM_IC_CaptureCallback+0x5c>)
 800b062:	701a      	strb	r2, [r3, #0]
	}
}
 800b064:	bf00      	nop
 800b066:	3708      	adds	r7, #8
 800b068:	46bd      	mov	sp, r7
 800b06a:	bd80      	pop	{r7, pc}
 800b06c:	40010000 	.word	0x40010000
 800b070:	2000086c 	.word	0x2000086c
 800b074:	20000870 	.word	0x20000870
 800b078:	20000874 	.word	0x20000874

0800b07c <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b082      	sub	sp, #8
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]
 800b084:	460b      	mov	r3, r1
 800b086:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == UART7)
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	4a08      	ldr	r2, [pc, #32]	; (800b0b0 <HAL_UARTEx_RxEventCallback+0x34>)
 800b08e:	4293      	cmp	r3, r2
 800b090:	d10a      	bne.n	800b0a8 <HAL_UARTEx_RxEventCallback+0x2c>
	{
		memcpy(uart_main_buffer,uart_rx_buffer,Size);
 800b092:	887b      	ldrh	r3, [r7, #2]
 800b094:	461a      	mov	r2, r3
 800b096:	4907      	ldr	r1, [pc, #28]	; (800b0b4 <HAL_UARTEx_RxEventCallback+0x38>)
 800b098:	4807      	ldr	r0, [pc, #28]	; (800b0b8 <HAL_UARTEx_RxEventCallback+0x3c>)
 800b09a:	f006 fdef 	bl	8011c7c <memcpy>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart7, uart_rx_buffer, HIL_UART_BUFFER_SIZE);
 800b09e:	2280      	movs	r2, #128	; 0x80
 800b0a0:	4904      	ldr	r1, [pc, #16]	; (800b0b4 <HAL_UARTEx_RxEventCallback+0x38>)
 800b0a2:	4806      	ldr	r0, [pc, #24]	; (800b0bc <HAL_UARTEx_RxEventCallback+0x40>)
 800b0a4:	f7fe fb04 	bl	80096b0 <HAL_UARTEx_ReceiveToIdle_DMA>
	}

}
 800b0a8:	bf00      	nop
 800b0aa:	3708      	adds	r7, #8
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	bd80      	pop	{r7, pc}
 800b0b0:	40007800 	.word	0x40007800
 800b0b4:	20000790 	.word	0x20000790
 800b0b8:	2000000c 	.word	0x2000000c
 800b0bc:	2000063c 	.word	0x2000063c

0800b0c0 <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi){
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	b082      	sub	sp, #8
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
	//printf("hello from spi complete\n\r");
	//printf("error %ld\n\r", hspi->ErrorCode);
	osSemaphoreRelease(LightOnSemHandle);
 800b0c8:	4b04      	ldr	r3, [pc, #16]	; (800b0dc <HAL_SPI_RxCpltCallback+0x1c>)
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	f002 fd2f 	bl	800db30 <osSemaphoreRelease>

}
 800b0d2:	bf00      	nop
 800b0d4:	3708      	adds	r7, #8
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	bd80      	pop	{r7, pc}
 800b0da:	bf00      	nop
 800b0dc:	20000730 	.word	0x20000730

0800b0e0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b082      	sub	sp, #8
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	80fb      	strh	r3, [r7, #6]
	//Used to handle reset of the MCU board that is being tested. Without it, bit shift occurs in SPI-communication.


	if(GPIO_Pin & HiL_595_Reset_Pin){
 800b0ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	da15      	bge.n	800b11e <HAL_GPIO_EXTI_Callback+0x3e>

//		HAL_StatusTypeDef status;

		HAL_SPI_DMAStop(&hspi1);
 800b0f2:	480d      	ldr	r0, [pc, #52]	; (800b128 <HAL_GPIO_EXTI_Callback+0x48>)
 800b0f4:	f7fb fa0e 	bl	8006514 <HAL_SPI_DMAStop>

		__HAL_RCC_SPI1_FORCE_RESET();
 800b0f8:	4b0c      	ldr	r3, [pc, #48]	; (800b12c <HAL_GPIO_EXTI_Callback+0x4c>)
 800b0fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0fc:	4a0b      	ldr	r2, [pc, #44]	; (800b12c <HAL_GPIO_EXTI_Callback+0x4c>)
 800b0fe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b102:	6253      	str	r3, [r2, #36]	; 0x24
		__HAL_RCC_SPI1_RELEASE_RESET();
 800b104:	4b09      	ldr	r3, [pc, #36]	; (800b12c <HAL_GPIO_EXTI_Callback+0x4c>)
 800b106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b108:	4a08      	ldr	r2, [pc, #32]	; (800b12c <HAL_GPIO_EXTI_Callback+0x4c>)
 800b10a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b10e:	6253      	str	r3, [r2, #36]	; 0x24

		MX_SPI1_Init();		// Very sketchy call. Check if actually calls function from main.
 800b110:	f7f5 fc50 	bl	80009b4 <MX_SPI1_Init>

		/*status =*/ HAL_SPI_Receive_DMA(&hspi1, temp_light_state, sizeof(temp_light_state));
 800b114:	2203      	movs	r2, #3
 800b116:	4906      	ldr	r1, [pc, #24]	; (800b130 <HAL_GPIO_EXTI_Callback+0x50>)
 800b118:	4803      	ldr	r0, [pc, #12]	; (800b128 <HAL_GPIO_EXTI_Callback+0x48>)
 800b11a:	f7fa ff4b 	bl	8005fb4 <HAL_SPI_Receive_DMA>

	}
}
 800b11e:	bf00      	nop
 800b120:	3708      	adds	r7, #8
 800b122:	46bd      	mov	sp, r7
 800b124:	bd80      	pop	{r7, pc}
 800b126:	bf00      	nop
 800b128:	200004c8 	.word	0x200004c8
 800b12c:	40023800 	.word	0x40023800
 800b130:	2000078c 	.word	0x2000078c

0800b134 <HiL_controller_copy_array>:
static uint8_t recieved_data[HiL_MSGQ_Buf_arr_len];
	   uint8_t controller_reply[2];
	   uint8_t controller_reply2[2];

void HiL_controller_copy_array(uint8_t* to_be_copied)
{
 800b134:	b480      	push	{r7}
 800b136:	b085      	sub	sp, #20
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
	for (uint8_t i = 0; i<HiL_MSGQ_Buf_arr_len; i++)
 800b13c:	2300      	movs	r3, #0
 800b13e:	73fb      	strb	r3, [r7, #15]
 800b140:	e009      	b.n	800b156 <HiL_controller_copy_array+0x22>
	{
		recieved_data[i] = to_be_copied[i];
 800b142:	7bfb      	ldrb	r3, [r7, #15]
 800b144:	687a      	ldr	r2, [r7, #4]
 800b146:	441a      	add	r2, r3
 800b148:	7bfb      	ldrb	r3, [r7, #15]
 800b14a:	7811      	ldrb	r1, [r2, #0]
 800b14c:	4a07      	ldr	r2, [pc, #28]	; (800b16c <HiL_controller_copy_array+0x38>)
 800b14e:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i<HiL_MSGQ_Buf_arr_len; i++)
 800b150:	7bfb      	ldrb	r3, [r7, #15]
 800b152:	3301      	adds	r3, #1
 800b154:	73fb      	strb	r3, [r7, #15]
 800b156:	7bfb      	ldrb	r3, [r7, #15]
 800b158:	2b03      	cmp	r3, #3
 800b15a:	d9f2      	bls.n	800b142 <HiL_controller_copy_array+0xe>
	}
}
 800b15c:	bf00      	nop
 800b15e:	bf00      	nop
 800b160:	3714      	adds	r7, #20
 800b162:	46bd      	mov	sp, r7
 800b164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b168:	4770      	bx	lr
 800b16a:	bf00      	nop
 800b16c:	20000878 	.word	0x20000878

0800b170 <HiL_controller_read_message>:

//parses message, and tries to execute commands.
void HiL_controller_read_message(uint8_t* recieved_data)
{
 800b170:	b580      	push	{r7, lr}
 800b172:	b082      	sub	sp, #8
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
	//reset status array
	controller_reply[CONTROLLER_VALUE1] = 0;
 800b178:	4b35      	ldr	r3, [pc, #212]	; (800b250 <HiL_controller_read_message+0xe0>)
 800b17a:	2200      	movs	r2, #0
 800b17c:	701a      	strb	r2, [r3, #0]
	controller_reply[CONTROLLER_VALUE2] = 0;
 800b17e:	4b34      	ldr	r3, [pc, #208]	; (800b250 <HiL_controller_read_message+0xe0>)
 800b180:	2200      	movs	r2, #0
 800b182:	705a      	strb	r2, [r3, #1]
	controller_reply2[CONTROLLER_VALUE1] = 0;
 800b184:	4b33      	ldr	r3, [pc, #204]	; (800b254 <HiL_controller_read_message+0xe4>)
 800b186:	2200      	movs	r2, #0
 800b188:	701a      	strb	r2, [r3, #0]
	controller_reply2[CONTROLLER_VALUE2] = 0;
 800b18a:	4b32      	ldr	r3, [pc, #200]	; (800b254 <HiL_controller_read_message+0xe4>)
 800b18c:	2200      	movs	r2, #0
 800b18e:	705a      	strb	r2, [r3, #1]

	// gets newest instruction
	HiL_controller_copy_array(recieved_data);
 800b190:	6878      	ldr	r0, [r7, #4]
 800b192:	f7ff ffcf 	bl	800b134 <HiL_controller_copy_array>

	// identify the message content
	switch(recieved_data[CONTROLLER_REQUEST])
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	781b      	ldrb	r3, [r3, #0]
 800b19a:	2b03      	cmp	r3, #3
 800b19c:	d847      	bhi.n	800b22e <HiL_controller_read_message+0xbe>
 800b19e:	a201      	add	r2, pc, #4	; (adr r2, 800b1a4 <HiL_controller_read_message+0x34>)
 800b1a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1a4:	0800b1b5 	.word	0x0800b1b5
 800b1a8:	0800b1bb 	.word	0x0800b1bb
 800b1ac:	0800b1e9 	.word	0x0800b1e9
 800b1b0:	0800b217 	.word	0x0800b217
	{

		case CONTROLLER_REQUEST_GET: 

			HiL_controller_send_message();
 800b1b4:	f000 f850 	bl	800b258 <HiL_controller_send_message>
			break;
 800b1b8:	e045      	b.n	800b246 <HiL_controller_read_message+0xd6>


		case CONTROLLER_REQUEST_ACTUATE:
			
			controller_reply[CONTROLLER_VALUE1] =  HiL_mcu_commands_binary_action(
													recieved_data[CONTROLLER_OBJECT],
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	3301      	adds	r3, #1
			controller_reply[CONTROLLER_VALUE1] =  HiL_mcu_commands_binary_action(
 800b1be:	781a      	ldrb	r2, [r3, #0]
													recieved_data[CONTROLLER_ACTION1]);
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	3302      	adds	r3, #2
			controller_reply[CONTROLLER_VALUE1] =  HiL_mcu_commands_binary_action(
 800b1c4:	781b      	ldrb	r3, [r3, #0]
 800b1c6:	4619      	mov	r1, r3
 800b1c8:	4610      	mov	r0, r2
 800b1ca:	f000 f8fd 	bl	800b3c8 <HiL_mcu_commands_binary_action>
 800b1ce:	4603      	mov	r3, r0
 800b1d0:	461a      	mov	r2, r3
 800b1d2:	4b1f      	ldr	r3, [pc, #124]	; (800b250 <HiL_controller_read_message+0xe0>)
 800b1d4:	701a      	strb	r2, [r3, #0]
			
			HiL_gateway_transmit_message(controller_reply[CONTROLLER_VALUE1],
 800b1d6:	4b1e      	ldr	r3, [pc, #120]	; (800b250 <HiL_controller_read_message+0xe0>)
 800b1d8:	781b      	ldrb	r3, [r3, #0]
 800b1da:	4a1d      	ldr	r2, [pc, #116]	; (800b250 <HiL_controller_read_message+0xe0>)
 800b1dc:	7852      	ldrb	r2, [r2, #1]
 800b1de:	4611      	mov	r1, r2
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	f000 f8b7 	bl	800b354 <HiL_gateway_transmit_message>
		                                 controller_reply[CONTROLLER_VALUE2]);			
			break;
 800b1e6:	e02e      	b.n	800b246 <HiL_controller_read_message+0xd6>

		case CONTROLLER_REQUEST_POTENTIOMETER:
	

			controller_reply[CONTROLLER_VALUE1] = HiL_mcu_commands_potentiometer_emulator(
													recieved_data[CONTROLLER_ACTION1],
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	3302      	adds	r3, #2
			controller_reply[CONTROLLER_VALUE1] = HiL_mcu_commands_potentiometer_emulator(
 800b1ec:	781a      	ldrb	r2, [r3, #0]
													recieved_data[CONTROLLER_ACTION2]);
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	3303      	adds	r3, #3
			controller_reply[CONTROLLER_VALUE1] = HiL_mcu_commands_potentiometer_emulator(
 800b1f2:	781b      	ldrb	r3, [r3, #0]
 800b1f4:	4619      	mov	r1, r3
 800b1f6:	4610      	mov	r0, r2
 800b1f8:	f000 f8c2 	bl	800b380 <HiL_mcu_commands_potentiometer_emulator>
 800b1fc:	4603      	mov	r3, r0
 800b1fe:	461a      	mov	r2, r3
 800b200:	4b13      	ldr	r3, [pc, #76]	; (800b250 <HiL_controller_read_message+0xe0>)
 800b202:	701a      	strb	r2, [r3, #0]

			HiL_gateway_transmit_message(controller_reply[CONTROLLER_VALUE1],
 800b204:	4b12      	ldr	r3, [pc, #72]	; (800b250 <HiL_controller_read_message+0xe0>)
 800b206:	781b      	ldrb	r3, [r3, #0]
 800b208:	4a11      	ldr	r2, [pc, #68]	; (800b250 <HiL_controller_read_message+0xe0>)
 800b20a:	7852      	ldrb	r2, [r2, #1]
 800b20c:	4611      	mov	r1, r2
 800b20e:	4618      	mov	r0, r3
 800b210:	f000 f8a0 	bl	800b354 <HiL_gateway_transmit_message>
		                                 controller_reply[CONTROLLER_VALUE2]);

			break;
 800b214:	e017      	b.n	800b246 <HiL_controller_read_message+0xd6>
			

		case CONTROLLER_REQUEST_SHT20:
			
			controller_reply[CONTROLLER_VALUE1] = CONTROLLER_ERROR_NO_SUPPORT;
 800b216:	4b0e      	ldr	r3, [pc, #56]	; (800b250 <HiL_controller_read_message+0xe0>)
 800b218:	2202      	movs	r2, #2
 800b21a:	701a      	strb	r2, [r3, #0]

			HiL_gateway_transmit_message(controller_reply[CONTROLLER_VALUE1],
 800b21c:	4b0c      	ldr	r3, [pc, #48]	; (800b250 <HiL_controller_read_message+0xe0>)
 800b21e:	781b      	ldrb	r3, [r3, #0]
 800b220:	4a0b      	ldr	r2, [pc, #44]	; (800b250 <HiL_controller_read_message+0xe0>)
 800b222:	7852      	ldrb	r2, [r2, #1]
 800b224:	4611      	mov	r1, r2
 800b226:	4618      	mov	r0, r3
 800b228:	f000 f894 	bl	800b354 <HiL_gateway_transmit_message>
		                                 controller_reply[CONTROLLER_VALUE2]);
			
			break;
 800b22c:	e00b      	b.n	800b246 <HiL_controller_read_message+0xd6>


		default: 

			// Reply with error
			controller_reply[CONTROLLER_VALUE1] = CONTROLLER_ERROR_UNSPECIFIED;
 800b22e:	4b08      	ldr	r3, [pc, #32]	; (800b250 <HiL_controller_read_message+0xe0>)
 800b230:	2201      	movs	r2, #1
 800b232:	701a      	strb	r2, [r3, #0]

			HiL_gateway_transmit_message(controller_reply[CONTROLLER_VALUE1],
 800b234:	4b06      	ldr	r3, [pc, #24]	; (800b250 <HiL_controller_read_message+0xe0>)
 800b236:	781b      	ldrb	r3, [r3, #0]
 800b238:	4a05      	ldr	r2, [pc, #20]	; (800b250 <HiL_controller_read_message+0xe0>)
 800b23a:	7852      	ldrb	r2, [r2, #1]
 800b23c:	4611      	mov	r1, r2
 800b23e:	4618      	mov	r0, r3
 800b240:	f000 f888 	bl	800b354 <HiL_gateway_transmit_message>
		                                 controller_reply[CONTROLLER_VALUE2]);
			
	}	
}
 800b244:	bf00      	nop
 800b246:	bf00      	nop
 800b248:	3708      	adds	r7, #8
 800b24a:	46bd      	mov	sp, r7
 800b24c:	bd80      	pop	{r7, pc}
 800b24e:	bf00      	nop
 800b250:	2000087c 	.word	0x2000087c
 800b254:	20000880 	.word	0x20000880

0800b258 <HiL_controller_send_message>:

void HiL_controller_send_message()
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b082      	sub	sp, #8
 800b25c:	af00      	add	r7, sp, #0
	
	switch(recieved_data[CONTROLLER_GET_GROUP])
 800b25e:	4b39      	ldr	r3, [pc, #228]	; (800b344 <HiL_controller_send_message+0xec>)
 800b260:	785b      	ldrb	r3, [r3, #1]
 800b262:	2b03      	cmp	r3, #3
 800b264:	d027      	beq.n	800b2b6 <HiL_controller_send_message+0x5e>
 800b266:	2b03      	cmp	r3, #3
 800b268:	dc5f      	bgt.n	800b32a <HiL_controller_send_message+0xd2>
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d002      	beq.n	800b274 <HiL_controller_send_message+0x1c>
 800b26e:	2b01      	cmp	r3, #1
 800b270:	d012      	beq.n	800b298 <HiL_controller_send_message+0x40>
 800b272:	e05a      	b.n	800b32a <HiL_controller_send_message+0xd2>
	{
		
		case CONTROLLER_GET_GROUP_BINARY:
			
			controller_reply[CONTROLLER_VALUE1] = HiL_mcu_commands_binary_status(recieved_data[CONTROLLER_GET_OBJECT]);
 800b274:	4b33      	ldr	r3, [pc, #204]	; (800b344 <HiL_controller_send_message+0xec>)
 800b276:	789b      	ldrb	r3, [r3, #2]
 800b278:	4618      	mov	r0, r3
 800b27a:	f000 f94f 	bl	800b51c <HiL_mcu_commands_binary_status>
 800b27e:	4603      	mov	r3, r0
 800b280:	461a      	mov	r2, r3
 800b282:	4b31      	ldr	r3, [pc, #196]	; (800b348 <HiL_controller_send_message+0xf0>)
 800b284:	701a      	strb	r2, [r3, #0]
			
			HiL_gateway_transmit_message(controller_reply[CONTROLLER_VALUE1],
 800b286:	4b30      	ldr	r3, [pc, #192]	; (800b348 <HiL_controller_send_message+0xf0>)
 800b288:	781b      	ldrb	r3, [r3, #0]
 800b28a:	4a2f      	ldr	r2, [pc, #188]	; (800b348 <HiL_controller_send_message+0xf0>)
 800b28c:	7852      	ldrb	r2, [r2, #1]
 800b28e:	4611      	mov	r1, r2
 800b290:	4618      	mov	r0, r3
 800b292:	f000 f85f 	bl	800b354 <HiL_gateway_transmit_message>
		                                 controller_reply[CONTROLLER_VALUE2]);
			break;
 800b296:	e050      	b.n	800b33a <HiL_controller_send_message+0xe2>

		case CONTROLLER_GET_GROUP_PWM:


			controller_reply[CONTROLLER_VALUE1] = HiL_mcu_commands_PWM_measure();
 800b298:	f000 f9ca 	bl	800b630 <HiL_mcu_commands_PWM_measure>
 800b29c:	4603      	mov	r3, r0
 800b29e:	461a      	mov	r2, r3
 800b2a0:	4b29      	ldr	r3, [pc, #164]	; (800b348 <HiL_controller_send_message+0xf0>)
 800b2a2:	701a      	strb	r2, [r3, #0]

			HiL_gateway_transmit_message(controller_reply[CONTROLLER_VALUE1],
 800b2a4:	4b28      	ldr	r3, [pc, #160]	; (800b348 <HiL_controller_send_message+0xf0>)
 800b2a6:	781b      	ldrb	r3, [r3, #0]
 800b2a8:	4a27      	ldr	r2, [pc, #156]	; (800b348 <HiL_controller_send_message+0xf0>)
 800b2aa:	7852      	ldrb	r2, [r2, #1]
 800b2ac:	4611      	mov	r1, r2
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	f000 f850 	bl	800b354 <HiL_gateway_transmit_message>
										 controller_reply[CONTROLLER_VALUE2]);

			break;
 800b2b4:	e041      	b.n	800b33a <HiL_controller_send_message+0xe2>

		case CONTROLLER_GET_GROUP_DATA_STREAMS:

			if (recieved_data[CONTROLLER_GET_OBJECT] == DATA_STREAM_OBJECTS_UART)
 800b2b6:	4b23      	ldr	r3, [pc, #140]	; (800b344 <HiL_controller_send_message+0xec>)
 800b2b8:	789b      	ldrb	r3, [r3, #2]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d119      	bne.n	800b2f2 <HiL_controller_send_message+0x9a>
			{

				uint16_t function_return = HiL_mcu_commands_UART_handler(recieved_data[CONTROLLER_GET_ACTION]);
 800b2be:	4b21      	ldr	r3, [pc, #132]	; (800b344 <HiL_controller_send_message+0xec>)
 800b2c0:	78db      	ldrb	r3, [r3, #3]
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	f000 f9d2 	bl	800b66c <HiL_mcu_commands_UART_handler>
 800b2c8:	4603      	mov	r3, r0
 800b2ca:	80fb      	strh	r3, [r7, #6]

				controller_reply[CONTROLLER_VALUE1] =  function_return       & 0xff;
 800b2cc:	88fb      	ldrh	r3, [r7, #6]
 800b2ce:	b2da      	uxtb	r2, r3
 800b2d0:	4b1d      	ldr	r3, [pc, #116]	; (800b348 <HiL_controller_send_message+0xf0>)
 800b2d2:	701a      	strb	r2, [r3, #0]
				controller_reply[CONTROLLER_VALUE2] = (function_return >> 8) & 0xff;
 800b2d4:	88fb      	ldrh	r3, [r7, #6]
 800b2d6:	0a1b      	lsrs	r3, r3, #8
 800b2d8:	b29b      	uxth	r3, r3
 800b2da:	b2da      	uxtb	r2, r3
 800b2dc:	4b1a      	ldr	r3, [pc, #104]	; (800b348 <HiL_controller_send_message+0xf0>)
 800b2de:	705a      	strb	r2, [r3, #1]

				HiL_gateway_transmit_message(controller_reply[CONTROLLER_VALUE1],
 800b2e0:	4b19      	ldr	r3, [pc, #100]	; (800b348 <HiL_controller_send_message+0xf0>)
 800b2e2:	781b      	ldrb	r3, [r3, #0]
 800b2e4:	4a18      	ldr	r2, [pc, #96]	; (800b348 <HiL_controller_send_message+0xf0>)
 800b2e6:	7852      	ldrb	r2, [r2, #1]
 800b2e8:	4611      	mov	r1, r2
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	f000 f832 	bl	800b354 <HiL_gateway_transmit_message>
										     controller_reply[CONTROLLER_VALUE2]);

				break;
 800b2f0:	e023      	b.n	800b33a <HiL_controller_send_message+0xe2>

			}

			if (recieved_data[CONTROLLER_GET_OBJECT] == DATA_STREAM_OBJECTS_LIGHTS)
 800b2f2:	4b14      	ldr	r3, [pc, #80]	; (800b344 <HiL_controller_send_message+0xec>)
 800b2f4:	789b      	ldrb	r3, [r3, #2]
 800b2f6:	2b02      	cmp	r3, #2
 800b2f8:	d117      	bne.n	800b32a <HiL_controller_send_message+0xd2>
				// WORK IN PROGRESS
			{

				controller_reply[CONTROLLER_VALUE1] =  light_state[0];
 800b2fa:	4b14      	ldr	r3, [pc, #80]	; (800b34c <HiL_controller_send_message+0xf4>)
 800b2fc:	781a      	ldrb	r2, [r3, #0]
 800b2fe:	4b12      	ldr	r3, [pc, #72]	; (800b348 <HiL_controller_send_message+0xf0>)
 800b300:	701a      	strb	r2, [r3, #0]
				controller_reply[CONTROLLER_VALUE2] =  light_state[1];
 800b302:	4b12      	ldr	r3, [pc, #72]	; (800b34c <HiL_controller_send_message+0xf4>)
 800b304:	785a      	ldrb	r2, [r3, #1]
 800b306:	4b10      	ldr	r3, [pc, #64]	; (800b348 <HiL_controller_send_message+0xf0>)
 800b308:	705a      	strb	r2, [r3, #1]


				controller_reply2[CONTROLLER_VALUE1] =  light_state[2];
 800b30a:	4b10      	ldr	r3, [pc, #64]	; (800b34c <HiL_controller_send_message+0xf4>)
 800b30c:	789a      	ldrb	r2, [r3, #2]
 800b30e:	4b10      	ldr	r3, [pc, #64]	; (800b350 <HiL_controller_send_message+0xf8>)
 800b310:	701a      	strb	r2, [r3, #0]
				controller_reply2[CONTROLLER_VALUE2] =  0xff;
 800b312:	4b0f      	ldr	r3, [pc, #60]	; (800b350 <HiL_controller_send_message+0xf8>)
 800b314:	22ff      	movs	r2, #255	; 0xff
 800b316:	705a      	strb	r2, [r3, #1]

				HiL_gateway_transmit_message(controller_reply[CONTROLLER_VALUE1],
 800b318:	4b0b      	ldr	r3, [pc, #44]	; (800b348 <HiL_controller_send_message+0xf0>)
 800b31a:	781b      	ldrb	r3, [r3, #0]
 800b31c:	4a0a      	ldr	r2, [pc, #40]	; (800b348 <HiL_controller_send_message+0xf0>)
 800b31e:	7852      	ldrb	r2, [r2, #1]
 800b320:	4611      	mov	r1, r2
 800b322:	4618      	mov	r0, r3
 800b324:	f000 f816 	bl	800b354 <HiL_gateway_transmit_message>
											 controller_reply[CONTROLLER_VALUE2]);

//				HiL_gateway_transmit_message(controller_reply2[CONTROLLER_VALUE1],
//											 controller_reply2[CONTROLLER_VALUE2]);

				break;
 800b328:	e007      	b.n	800b33a <HiL_controller_send_message+0xe2>



		default:
			// Reply with error
			controller_reply[CONTROLLER_VALUE1] = CONTROLLER_ERROR_NO_SUPPORT;
 800b32a:	4b07      	ldr	r3, [pc, #28]	; (800b348 <HiL_controller_send_message+0xf0>)
 800b32c:	2202      	movs	r2, #2
 800b32e:	701a      	strb	r2, [r3, #0]
			HiL_gateway_transmit_message(0,32);
 800b330:	2120      	movs	r1, #32
 800b332:	2000      	movs	r0, #0
 800b334:	f000 f80e 	bl	800b354 <HiL_gateway_transmit_message>
	}
}
 800b338:	bf00      	nop
 800b33a:	bf00      	nop
 800b33c:	3708      	adds	r7, #8
 800b33e:	46bd      	mov	sp, r7
 800b340:	bd80      	pop	{r7, pc}
 800b342:	bf00      	nop
 800b344:	20000878 	.word	0x20000878
 800b348:	2000087c 	.word	0x2000087c
 800b34c:	20000788 	.word	0x20000788
 800b350:	20000880 	.word	0x20000880

0800b354 <HiL_gateway_transmit_message>:


#include "HiL_gateway.h"

void HiL_gateway_transmit_message(uint8_t value1, uint8_t value2)
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b084      	sub	sp, #16
 800b358:	af00      	add	r7, sp, #0
 800b35a:	4603      	mov	r3, r0
 800b35c:	460a      	mov	r2, r1
 800b35e:	71fb      	strb	r3, [r7, #7]
 800b360:	4613      	mov	r3, r2
 800b362:	71bb      	strb	r3, [r7, #6]
	uint8_t values[2];
	values[0] = value1;
 800b364:	79fb      	ldrb	r3, [r7, #7]
 800b366:	733b      	strb	r3, [r7, #12]
	values[1] = value2;
 800b368:	79bb      	ldrb	r3, [r7, #6]
 800b36a:	737b      	strb	r3, [r7, #13]

	CDC_Transmit_FS( /*(uint8_t *)*/ values, sizeof(values));		// Transmit what's been recieved in our msg queue
 800b36c:	f107 030c 	add.w	r3, r7, #12
 800b370:	2102      	movs	r1, #2
 800b372:	4618      	mov	r0, r3
 800b374:	f005 ff7e 	bl	8011274 <CDC_Transmit_FS>
}
 800b378:	bf00      	nop
 800b37a:	3710      	adds	r7, #16
 800b37c:	46bd      	mov	sp, r7
 800b37e:	bd80      	pop	{r7, pc}

0800b380 <HiL_mcu_commands_potentiometer_emulator>:
uint8_t uart_main_buffer_pointer = 0;



uint8_t HiL_mcu_commands_potentiometer_emulator(uint8_t value1, uint8_t value2)
{
 800b380:	b580      	push	{r7, lr}
 800b382:	b084      	sub	sp, #16
 800b384:	af00      	add	r7, sp, #0
 800b386:	4603      	mov	r3, r0
 800b388:	460a      	mov	r2, r1
 800b38a:	71fb      	strb	r3, [r7, #7]
 800b38c:	4613      	mov	r3, r2
 800b38e:	71bb      	strb	r3, [r7, #6]

	uint16_t desired_output_voltage = value1 + (value2 << 8);
 800b390:	79fb      	ldrb	r3, [r7, #7]
 800b392:	b29a      	uxth	r2, r3
 800b394:	79bb      	ldrb	r3, [r7, #6]
 800b396:	b29b      	uxth	r3, r3
 800b398:	021b      	lsls	r3, r3, #8
 800b39a:	b29b      	uxth	r3, r3
 800b39c:	4413      	add	r3, r2
 800b39e:	81fb      	strh	r3, [r7, #14]

	if( (desired_output_voltage < 0) || (desired_output_voltage > 4095) ){
 800b3a0:	89fb      	ldrh	r3, [r7, #14]
 800b3a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b3a6:	d301      	bcc.n	800b3ac <HiL_mcu_commands_potentiometer_emulator+0x2c>
		return 3; //error: out of bounds
 800b3a8:	2303      	movs	r3, #3
 800b3aa:	e006      	b.n	800b3ba <HiL_mcu_commands_potentiometer_emulator+0x3a>
	}

	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, desired_output_voltage);
 800b3ac:	89fb      	ldrh	r3, [r7, #14]
 800b3ae:	2200      	movs	r2, #0
 800b3b0:	2100      	movs	r1, #0
 800b3b2:	4804      	ldr	r0, [pc, #16]	; (800b3c4 <HiL_mcu_commands_potentiometer_emulator+0x44>)
 800b3b4:	f7f6 fe46 	bl	8002044 <HAL_DAC_SetValue>
	return 0;
 800b3b8:	2300      	movs	r3, #0
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3710      	adds	r7, #16
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}
 800b3c2:	bf00      	nop
 800b3c4:	200003b0 	.word	0x200003b0

0800b3c8 <HiL_mcu_commands_binary_action>:


uint8_t HiL_mcu_commands_binary_action (uint8_t binary_object, uint8_t desired_state)
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b084      	sub	sp, #16
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	4603      	mov	r3, r0
 800b3d0:	460a      	mov	r2, r1
 800b3d2:	71fb      	strb	r3, [r7, #7]
 800b3d4:	4613      	mov	r3, r2
 800b3d6:	71bb      	strb	r3, [r7, #6]

	GPIO_PinState pin_state;
	
	if (desired_state == ON)
 800b3d8:	79bb      	ldrb	r3, [r7, #6]
 800b3da:	2b01      	cmp	r3, #1
 800b3dc:	d102      	bne.n	800b3e4 <HiL_mcu_commands_binary_action+0x1c>
	{
		pin_state = GPIO_PIN_SET;
 800b3de:	2301      	movs	r3, #1
 800b3e0:	73fb      	strb	r3, [r7, #15]
 800b3e2:	e007      	b.n	800b3f4 <HiL_mcu_commands_binary_action+0x2c>
	}
	else if (desired_state == OFF)
 800b3e4:	79bb      	ldrb	r3, [r7, #6]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d102      	bne.n	800b3f0 <HiL_mcu_commands_binary_action+0x28>
	{
		pin_state = GPIO_PIN_RESET;
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	73fb      	strb	r3, [r7, #15]
 800b3ee:	e001      	b.n	800b3f4 <HiL_mcu_commands_binary_action+0x2c>
	}
	else
	{
		return CONTROLLER_ERROR_BAD_REQUEST; // Invalid state indication
 800b3f0:	2303      	movs	r3, #3
 800b3f2:	e082      	b.n	800b4fa <HiL_mcu_commands_binary_action+0x132>
	}

	switch (binary_object)
 800b3f4:	79fb      	ldrb	r3, [r7, #7]
 800b3f6:	2b0c      	cmp	r3, #12
 800b3f8:	d87c      	bhi.n	800b4f4 <HiL_mcu_commands_binary_action+0x12c>
 800b3fa:	a201      	add	r2, pc, #4	; (adr r2, 800b400 <HiL_mcu_commands_binary_action+0x38>)
 800b3fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b400:	0800b435 	.word	0x0800b435
 800b404:	0800b445 	.word	0x0800b445
 800b408:	0800b455 	.word	0x0800b455
 800b40c:	0800b463 	.word	0x0800b463
 800b410:	0800b473 	.word	0x0800b473
 800b414:	0800b481 	.word	0x0800b481
 800b418:	0800b48f 	.word	0x0800b48f
 800b41c:	0800b49d 	.word	0x0800b49d
 800b420:	0800b4ab 	.word	0x0800b4ab
 800b424:	0800b4b9 	.word	0x0800b4b9
 800b428:	0800b4c9 	.word	0x0800b4c9
 800b42c:	0800b4d7 	.word	0x0800b4d7
 800b430:	0800b4e7 	.word	0x0800b4e7
	{

		case HiL_SW5:
			HAL_GPIO_WritePin(HiL_SW5_GPIO_Port, HiL_SW5_Pin, pin_state);
 800b434:	7bfb      	ldrb	r3, [r7, #15]
 800b436:	461a      	mov	r2, r3
 800b438:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b43c:	4831      	ldr	r0, [pc, #196]	; (800b504 <HiL_mcu_commands_binary_action+0x13c>)
 800b43e:	f7f7 ff7d 	bl	800333c <HAL_GPIO_WritePin>
			break;
 800b442:	e059      	b.n	800b4f8 <HiL_mcu_commands_binary_action+0x130>

		case HiL_SW6:
			HAL_GPIO_WritePin(HiL_SW6_GPIO_Port, HiL_SW6_Pin, pin_state);
 800b444:	7bfb      	ldrb	r3, [r7, #15]
 800b446:	461a      	mov	r2, r3
 800b448:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b44c:	482d      	ldr	r0, [pc, #180]	; (800b504 <HiL_mcu_commands_binary_action+0x13c>)
 800b44e:	f7f7 ff75 	bl	800333c <HAL_GPIO_WritePin>
			break;
 800b452:	e051      	b.n	800b4f8 <HiL_mcu_commands_binary_action+0x130>

		case HiL_SW7:
			HAL_GPIO_WritePin(HiL_SW7_GPIO_Port, HiL_SW7_Pin, pin_state);
 800b454:	7bfb      	ldrb	r3, [r7, #15]
 800b456:	461a      	mov	r2, r3
 800b458:	2110      	movs	r1, #16
 800b45a:	482a      	ldr	r0, [pc, #168]	; (800b504 <HiL_mcu_commands_binary_action+0x13c>)
 800b45c:	f7f7 ff6e 	bl	800333c <HAL_GPIO_WritePin>
			break;
 800b460:	e04a      	b.n	800b4f8 <HiL_mcu_commands_binary_action+0x130>

		case HiL_SW8:
			HAL_GPIO_WritePin(HiL_SW8_GPIO_Port, HiL_SW8_Pin, pin_state);
 800b462:	7bfb      	ldrb	r3, [r7, #15]
 800b464:	461a      	mov	r2, r3
 800b466:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800b46a:	4826      	ldr	r0, [pc, #152]	; (800b504 <HiL_mcu_commands_binary_action+0x13c>)
 800b46c:	f7f7 ff66 	bl	800333c <HAL_GPIO_WritePin>
			break;
 800b470:	e042      	b.n	800b4f8 <HiL_mcu_commands_binary_action+0x130>

		case HiL_button3_A:
			HAL_GPIO_WritePin(HiL_button3_A_GPIO_Port, HiL_button3_A_Pin, pin_state);
 800b472:	7bfb      	ldrb	r3, [r7, #15]
 800b474:	461a      	mov	r2, r3
 800b476:	2108      	movs	r1, #8
 800b478:	4823      	ldr	r0, [pc, #140]	; (800b508 <HiL_mcu_commands_binary_action+0x140>)
 800b47a:	f7f7 ff5f 	bl	800333c <HAL_GPIO_WritePin>
			break;
 800b47e:	e03b      	b.n	800b4f8 <HiL_mcu_commands_binary_action+0x130>

		case HiL_button3_B:
			HAL_GPIO_WritePin(HiL_button3_B_GPIO_Port, HiL_button3_B_Pin, pin_state);
 800b480:	7bfb      	ldrb	r3, [r7, #15]
 800b482:	461a      	mov	r2, r3
 800b484:	2104      	movs	r1, #4
 800b486:	4820      	ldr	r0, [pc, #128]	; (800b508 <HiL_mcu_commands_binary_action+0x140>)
 800b488:	f7f7 ff58 	bl	800333c <HAL_GPIO_WritePin>
			break;
 800b48c:	e034      	b.n	800b4f8 <HiL_mcu_commands_binary_action+0x130>

		case HiL_button3_C:
			HAL_GPIO_WritePin(HiL_button3_C_GPIO_Port, HiL_button3_C_Pin, pin_state);
 800b48e:	7bfb      	ldrb	r3, [r7, #15]
 800b490:	461a      	mov	r2, r3
 800b492:	2110      	movs	r1, #16
 800b494:	481d      	ldr	r0, [pc, #116]	; (800b50c <HiL_mcu_commands_binary_action+0x144>)
 800b496:	f7f7 ff51 	bl	800333c <HAL_GPIO_WritePin>
			break;
 800b49a:	e02d      	b.n	800b4f8 <HiL_mcu_commands_binary_action+0x130>

		case HiL_button3_D:
			HAL_GPIO_WritePin(HiL_button3_D_GPIO_Port, HiL_button3_D_Pin, pin_state);
 800b49c:	7bfb      	ldrb	r3, [r7, #15]
 800b49e:	461a      	mov	r2, r3
 800b4a0:	2120      	movs	r1, #32
 800b4a2:	481a      	ldr	r0, [pc, #104]	; (800b50c <HiL_mcu_commands_binary_action+0x144>)
 800b4a4:	f7f7 ff4a 	bl	800333c <HAL_GPIO_WritePin>
			break;
 800b4a8:	e026      	b.n	800b4f8 <HiL_mcu_commands_binary_action+0x130>

		case HiL_button3_center:
			HAL_GPIO_WritePin(HiL_button3_center_GPIO_Port, HiL_button3_center_Pin, pin_state);
 800b4aa:	7bfb      	ldrb	r3, [r7, #15]
 800b4ac:	461a      	mov	r2, r3
 800b4ae:	2140      	movs	r1, #64	; 0x40
 800b4b0:	4816      	ldr	r0, [pc, #88]	; (800b50c <HiL_mcu_commands_binary_action+0x144>)
 800b4b2:	f7f7 ff43 	bl	800333c <HAL_GPIO_WritePin>
			break;
 800b4b6:	e01f      	b.n	800b4f8 <HiL_mcu_commands_binary_action+0x130>

		case HiL_TL1_Car:
			HAL_GPIO_WritePin(HiL_TL1_Car_GPIO_Port, HiL_TL1_Car_Pin, pin_state);
 800b4b8:	7bfb      	ldrb	r3, [r7, #15]
 800b4ba:	461a      	mov	r2, r3
 800b4bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b4c0:	4813      	ldr	r0, [pc, #76]	; (800b510 <HiL_mcu_commands_binary_action+0x148>)
 800b4c2:	f7f7 ff3b 	bl	800333c <HAL_GPIO_WritePin>
			break;
 800b4c6:	e017      	b.n	800b4f8 <HiL_mcu_commands_binary_action+0x130>

		case HiL_TL2_Car:
			HAL_GPIO_WritePin(HiL_TL2_Car_GPIO_Port, HiL_TL2_Car_Pin, pin_state);
 800b4c8:	7bfb      	ldrb	r3, [r7, #15]
 800b4ca:	461a      	mov	r2, r3
 800b4cc:	2180      	movs	r1, #128	; 0x80
 800b4ce:	4811      	ldr	r0, [pc, #68]	; (800b514 <HiL_mcu_commands_binary_action+0x14c>)
 800b4d0:	f7f7 ff34 	bl	800333c <HAL_GPIO_WritePin>
			break;
 800b4d4:	e010      	b.n	800b4f8 <HiL_mcu_commands_binary_action+0x130>

		case HiL_TL3_Car:
			HAL_GPIO_WritePin(HiL_TL3_Car_GPIO_Port, HiL_TL3_Car_Pin, pin_state);
 800b4d6:	7bfb      	ldrb	r3, [r7, #15]
 800b4d8:	461a      	mov	r2, r3
 800b4da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b4de:	480e      	ldr	r0, [pc, #56]	; (800b518 <HiL_mcu_commands_binary_action+0x150>)
 800b4e0:	f7f7 ff2c 	bl	800333c <HAL_GPIO_WritePin>
			break;
 800b4e4:	e008      	b.n	800b4f8 <HiL_mcu_commands_binary_action+0x130>

		case HiL_TL4_Car:
			HAL_GPIO_WritePin(HiL_TL4_Car_GPIO_Port, HiL_TL4_Car_Pin, pin_state);
 800b4e6:	7bfb      	ldrb	r3, [r7, #15]
 800b4e8:	461a      	mov	r2, r3
 800b4ea:	2104      	movs	r1, #4
 800b4ec:	4807      	ldr	r0, [pc, #28]	; (800b50c <HiL_mcu_commands_binary_action+0x144>)
 800b4ee:	f7f7 ff25 	bl	800333c <HAL_GPIO_WritePin>
			break;
 800b4f2:	e001      	b.n	800b4f8 <HiL_mcu_commands_binary_action+0x130>

		default:
			return CONTROLLER_ERROR_NO_SUPPORT; // Switch not currently supported
 800b4f4:	2302      	movs	r3, #2
 800b4f6:	e000      	b.n	800b4fa <HiL_mcu_commands_binary_action+0x132>

	}

	return 0; // Function returned successfully 
 800b4f8:	2300      	movs	r3, #0
	
}
 800b4fa:	4618      	mov	r0, r3
 800b4fc:	3710      	adds	r7, #16
 800b4fe:	46bd      	mov	sp, r7
 800b500:	bd80      	pop	{r7, pc}
 800b502:	bf00      	nop
 800b504:	40020400 	.word	0x40020400
 800b508:	40021800 	.word	0x40021800
 800b50c:	40020c00 	.word	0x40020c00
 800b510:	40020800 	.word	0x40020800
 800b514:	40021400 	.word	0x40021400
 800b518:	40020000 	.word	0x40020000

0800b51c <HiL_mcu_commands_binary_status>:

uint8_t HiL_mcu_commands_binary_status (uint8_t binary_object)
{
 800b51c:	b580      	push	{r7, lr}
 800b51e:	b082      	sub	sp, #8
 800b520:	af00      	add	r7, sp, #0
 800b522:	4603      	mov	r3, r0
 800b524:	71fb      	strb	r3, [r7, #7]
	switch (binary_object)
 800b526:	79fb      	ldrb	r3, [r7, #7]
 800b528:	2b0c      	cmp	r3, #12
 800b52a:	d870      	bhi.n	800b60e <HiL_mcu_commands_binary_status+0xf2>
 800b52c:	a201      	add	r2, pc, #4	; (adr r2, 800b534 <HiL_mcu_commands_binary_status+0x18>)
 800b52e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b532:	bf00      	nop
 800b534:	0800b569 	.word	0x0800b569
 800b538:	0800b577 	.word	0x0800b577
 800b53c:	0800b585 	.word	0x0800b585
 800b540:	0800b591 	.word	0x0800b591
 800b544:	0800b59f 	.word	0x0800b59f
 800b548:	0800b5ab 	.word	0x0800b5ab
 800b54c:	0800b5b7 	.word	0x0800b5b7
 800b550:	0800b5c3 	.word	0x0800b5c3
 800b554:	0800b5cf 	.word	0x0800b5cf
 800b558:	0800b5db 	.word	0x0800b5db
 800b55c:	0800b5e9 	.word	0x0800b5e9
 800b560:	0800b5f5 	.word	0x0800b5f5
 800b564:	0800b603 	.word	0x0800b603
	{

		case HiL_SW5:
			return HAL_GPIO_ReadPin(HiL_SW5_GPIO_Port, HiL_SW5_Pin);
 800b568:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b56c:	482a      	ldr	r0, [pc, #168]	; (800b618 <HiL_mcu_commands_binary_status+0xfc>)
 800b56e:	f7f7 fecd 	bl	800330c <HAL_GPIO_ReadPin>
 800b572:	4603      	mov	r3, r0
 800b574:	e04c      	b.n	800b610 <HiL_mcu_commands_binary_status+0xf4>

		case HiL_SW6:
			return HAL_GPIO_ReadPin(HiL_SW6_GPIO_Port, HiL_SW6_Pin);
 800b576:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b57a:	4827      	ldr	r0, [pc, #156]	; (800b618 <HiL_mcu_commands_binary_status+0xfc>)
 800b57c:	f7f7 fec6 	bl	800330c <HAL_GPIO_ReadPin>
 800b580:	4603      	mov	r3, r0
 800b582:	e045      	b.n	800b610 <HiL_mcu_commands_binary_status+0xf4>

		case HiL_SW7:
			return HAL_GPIO_ReadPin(HiL_SW7_GPIO_Port, HiL_SW7_Pin);
 800b584:	2110      	movs	r1, #16
 800b586:	4824      	ldr	r0, [pc, #144]	; (800b618 <HiL_mcu_commands_binary_status+0xfc>)
 800b588:	f7f7 fec0 	bl	800330c <HAL_GPIO_ReadPin>
 800b58c:	4603      	mov	r3, r0
 800b58e:	e03f      	b.n	800b610 <HiL_mcu_commands_binary_status+0xf4>

		case HiL_SW8:
			return HAL_GPIO_ReadPin(HiL_SW8_GPIO_Port, HiL_SW8_Pin);
 800b590:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800b594:	4820      	ldr	r0, [pc, #128]	; (800b618 <HiL_mcu_commands_binary_status+0xfc>)
 800b596:	f7f7 feb9 	bl	800330c <HAL_GPIO_ReadPin>
 800b59a:	4603      	mov	r3, r0
 800b59c:	e038      	b.n	800b610 <HiL_mcu_commands_binary_status+0xf4>

		case HiL_button3_A:
			return HAL_GPIO_ReadPin(HiL_button3_A_GPIO_Port, HiL_button3_A_Pin);
 800b59e:	2108      	movs	r1, #8
 800b5a0:	481e      	ldr	r0, [pc, #120]	; (800b61c <HiL_mcu_commands_binary_status+0x100>)
 800b5a2:	f7f7 feb3 	bl	800330c <HAL_GPIO_ReadPin>
 800b5a6:	4603      	mov	r3, r0
 800b5a8:	e032      	b.n	800b610 <HiL_mcu_commands_binary_status+0xf4>

		case HiL_button3_B:
			return HAL_GPIO_ReadPin(HiL_button3_B_GPIO_Port, HiL_button3_B_Pin);
 800b5aa:	2104      	movs	r1, #4
 800b5ac:	481b      	ldr	r0, [pc, #108]	; (800b61c <HiL_mcu_commands_binary_status+0x100>)
 800b5ae:	f7f7 fead 	bl	800330c <HAL_GPIO_ReadPin>
 800b5b2:	4603      	mov	r3, r0
 800b5b4:	e02c      	b.n	800b610 <HiL_mcu_commands_binary_status+0xf4>

		case HiL_button3_C:
			return HAL_GPIO_ReadPin(HiL_button3_C_GPIO_Port, HiL_button3_C_Pin);
 800b5b6:	2110      	movs	r1, #16
 800b5b8:	4819      	ldr	r0, [pc, #100]	; (800b620 <HiL_mcu_commands_binary_status+0x104>)
 800b5ba:	f7f7 fea7 	bl	800330c <HAL_GPIO_ReadPin>
 800b5be:	4603      	mov	r3, r0
 800b5c0:	e026      	b.n	800b610 <HiL_mcu_commands_binary_status+0xf4>

		case HiL_button3_D:
			return HAL_GPIO_ReadPin(HiL_button3_D_GPIO_Port, HiL_button3_D_Pin);
 800b5c2:	2120      	movs	r1, #32
 800b5c4:	4816      	ldr	r0, [pc, #88]	; (800b620 <HiL_mcu_commands_binary_status+0x104>)
 800b5c6:	f7f7 fea1 	bl	800330c <HAL_GPIO_ReadPin>
 800b5ca:	4603      	mov	r3, r0
 800b5cc:	e020      	b.n	800b610 <HiL_mcu_commands_binary_status+0xf4>

		case HiL_button3_center:
			return HAL_GPIO_ReadPin(HiL_button3_center_GPIO_Port, HiL_button3_center_Pin);
 800b5ce:	2140      	movs	r1, #64	; 0x40
 800b5d0:	4813      	ldr	r0, [pc, #76]	; (800b620 <HiL_mcu_commands_binary_status+0x104>)
 800b5d2:	f7f7 fe9b 	bl	800330c <HAL_GPIO_ReadPin>
 800b5d6:	4603      	mov	r3, r0
 800b5d8:	e01a      	b.n	800b610 <HiL_mcu_commands_binary_status+0xf4>

		case HiL_TL1_Car:
			return HAL_GPIO_ReadPin(HiL_TL1_Car_GPIO_Port, HiL_TL1_Car_Pin);
 800b5da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b5de:	4811      	ldr	r0, [pc, #68]	; (800b624 <HiL_mcu_commands_binary_status+0x108>)
 800b5e0:	f7f7 fe94 	bl	800330c <HAL_GPIO_ReadPin>
 800b5e4:	4603      	mov	r3, r0
 800b5e6:	e013      	b.n	800b610 <HiL_mcu_commands_binary_status+0xf4>

		case HiL_TL2_Car:
			return HAL_GPIO_ReadPin(HiL_TL2_Car_GPIO_Port, HiL_TL2_Car_Pin);
 800b5e8:	2180      	movs	r1, #128	; 0x80
 800b5ea:	480f      	ldr	r0, [pc, #60]	; (800b628 <HiL_mcu_commands_binary_status+0x10c>)
 800b5ec:	f7f7 fe8e 	bl	800330c <HAL_GPIO_ReadPin>
 800b5f0:	4603      	mov	r3, r0
 800b5f2:	e00d      	b.n	800b610 <HiL_mcu_commands_binary_status+0xf4>

		case HiL_TL3_Car:
			return HAL_GPIO_ReadPin(HiL_TL3_Car_GPIO_Port, HiL_TL3_Car_Pin);
 800b5f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b5f8:	480c      	ldr	r0, [pc, #48]	; (800b62c <HiL_mcu_commands_binary_status+0x110>)
 800b5fa:	f7f7 fe87 	bl	800330c <HAL_GPIO_ReadPin>
 800b5fe:	4603      	mov	r3, r0
 800b600:	e006      	b.n	800b610 <HiL_mcu_commands_binary_status+0xf4>

		case HiL_TL4_Car:
			return HAL_GPIO_ReadPin(HiL_TL4_Car_GPIO_Port, HiL_TL4_Car_Pin);
 800b602:	2104      	movs	r1, #4
 800b604:	4806      	ldr	r0, [pc, #24]	; (800b620 <HiL_mcu_commands_binary_status+0x104>)
 800b606:	f7f7 fe81 	bl	800330c <HAL_GPIO_ReadPin>
 800b60a:	4603      	mov	r3, r0
 800b60c:	e000      	b.n	800b610 <HiL_mcu_commands_binary_status+0xf4>

		default:
			return CONTROLLER_ERROR_NO_SUPPORT; // Switch not currently supported
 800b60e:	2302      	movs	r3, #2

	}
}
 800b610:	4618      	mov	r0, r3
 800b612:	3708      	adds	r7, #8
 800b614:	46bd      	mov	sp, r7
 800b616:	bd80      	pop	{r7, pc}
 800b618:	40020400 	.word	0x40020400
 800b61c:	40021800 	.word	0x40021800
 800b620:	40020c00 	.word	0x40020c00
 800b624:	40020800 	.word	0x40020800
 800b628:	40021400 	.word	0x40021400
 800b62c:	40020000 	.word	0x40020000

0800b630 <HiL_mcu_commands_PWM_measure>:

uint8_t HiL_mcu_commands_PWM_measure ()
{
 800b630:	b580      	push	{r7, lr}
 800b632:	af00      	add	r7, sp, #0
													// Start timers and interrupts
		HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1); // Primary channel - rising edge - rinse and repeat
 800b634:	2100      	movs	r1, #0
 800b636:	480b      	ldr	r0, [pc, #44]	; (800b664 <HiL_mcu_commands_PWM_measure+0x34>)
 800b638:	f7fb fd5a 	bl	80070f0 <HAL_TIM_IC_Start_IT>
		HAL_TIM_IC_Start(&htim1, TIM_CHANNEL_2);    // Secondary channel - falling edge - stop second counter
 800b63c:	2104      	movs	r1, #4
 800b63e:	4809      	ldr	r0, [pc, #36]	; (800b664 <HiL_mcu_commands_PWM_measure+0x34>)
 800b640:	f7fb fbe0 	bl	8006e04 <HAL_TIM_IC_Start>

		osDelay(1);				//	Wait for  pwm-period to complete. Smallest tick time is currently 1 millisecond. PWM freq is 8 kHz, so this is slow
 800b644:	2001      	movs	r0, #1
 800b646:	f002 f943 	bl	800d8d0 <osDelay>

												   // Stop timers and interrupts
		HAL_TIM_IC_Stop_IT(&htim1, TIM_CHANNEL_1); // Primary channel - rising edge - rinse and repeat
 800b64a:	2100      	movs	r1, #0
 800b64c:	4805      	ldr	r0, [pc, #20]	; (800b664 <HiL_mcu_commands_PWM_measure+0x34>)
 800b64e:	f7fb fe9f 	bl	8007390 <HAL_TIM_IC_Stop_IT>
		HAL_TIM_IC_Stop(&htim1, TIM_CHANNEL_2);    // Secondary channel - falling edge - stop second counter
 800b652:	2104      	movs	r1, #4
 800b654:	4803      	ldr	r0, [pc, #12]	; (800b664 <HiL_mcu_commands_PWM_measure+0x34>)
 800b656:	f7fb fcd9 	bl	800700c <HAL_TIM_IC_Stop>

		return Duty;
 800b65a:	4b03      	ldr	r3, [pc, #12]	; (800b668 <HiL_mcu_commands_PWM_measure+0x38>)
 800b65c:	781b      	ldrb	r3, [r3, #0]
}
 800b65e:	4618      	mov	r0, r3
 800b660:	bd80      	pop	{r7, pc}
 800b662:	bf00      	nop
 800b664:	200005f0 	.word	0x200005f0
 800b668:	20000874 	.word	0x20000874

0800b66c <HiL_mcu_commands_UART_handler>:


uint16_t HiL_mcu_commands_UART_handler (uint8_t controller_get_action)
{
 800b66c:	b480      	push	{r7}
 800b66e:	b085      	sub	sp, #20
 800b670:	af00      	add	r7, sp, #0
 800b672:	4603      	mov	r3, r0
 800b674:	71fb      	strb	r3, [r7, #7]
	if (controller_get_action == 0)
 800b676:	79fb      	ldrb	r3, [r7, #7]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d104      	bne.n	800b686 <HiL_mcu_commands_UART_handler+0x1a>
	{
		uart_main_buffer_pointer = 0;
 800b67c:	4b10      	ldr	r3, [pc, #64]	; (800b6c0 <HiL_mcu_commands_UART_handler+0x54>)
 800b67e:	2200      	movs	r2, #0
 800b680:	701a      	strb	r2, [r3, #0]
		return 0<<12; // transaction status: all good
 800b682:	2300      	movs	r3, #0
 800b684:	e016      	b.n	800b6b4 <HiL_mcu_commands_UART_handler+0x48>
	}
	else
	{
		uint16_t return_value = uart_main_buffer[uart_main_buffer_pointer];
 800b686:	4b0e      	ldr	r3, [pc, #56]	; (800b6c0 <HiL_mcu_commands_UART_handler+0x54>)
 800b688:	781b      	ldrb	r3, [r3, #0]
 800b68a:	461a      	mov	r2, r3
 800b68c:	4b0d      	ldr	r3, [pc, #52]	; (800b6c4 <HiL_mcu_commands_UART_handler+0x58>)
 800b68e:	5c9b      	ldrb	r3, [r3, r2]
 800b690:	81fb      	strh	r3, [r7, #14]

		if (return_value != 0)
 800b692:	89fb      	ldrh	r3, [r7, #14]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d00c      	beq.n	800b6b2 <HiL_mcu_commands_UART_handler+0x46>
		{
			uart_main_buffer_pointer = (uart_main_buffer_pointer < HIL_UART_BUFFER_SIZE ? uart_main_buffer_pointer+1 : 0);
 800b698:	4b09      	ldr	r3, [pc, #36]	; (800b6c0 <HiL_mcu_commands_UART_handler+0x54>)
 800b69a:	781b      	ldrb	r3, [r3, #0]
 800b69c:	b25b      	sxtb	r3, r3
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	db04      	blt.n	800b6ac <HiL_mcu_commands_UART_handler+0x40>
 800b6a2:	4b07      	ldr	r3, [pc, #28]	; (800b6c0 <HiL_mcu_commands_UART_handler+0x54>)
 800b6a4:	781b      	ldrb	r3, [r3, #0]
 800b6a6:	3301      	adds	r3, #1
 800b6a8:	b2db      	uxtb	r3, r3
 800b6aa:	e000      	b.n	800b6ae <HiL_mcu_commands_UART_handler+0x42>
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	4a04      	ldr	r2, [pc, #16]	; (800b6c0 <HiL_mcu_commands_UART_handler+0x54>)
 800b6b0:	7013      	strb	r3, [r2, #0]
		}

		return return_value;
 800b6b2:	89fb      	ldrh	r3, [r7, #14]
	}

}
 800b6b4:	4618      	mov	r0, r3
 800b6b6:	3714      	adds	r7, #20
 800b6b8:	46bd      	mov	sp, r7
 800b6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6be:	4770      	bx	lr
 800b6c0:	20000882 	.word	0x20000882
 800b6c4:	2000000c 	.word	0x2000000c

0800b6c8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b6c8:	b580      	push	{r7, lr}
 800b6ca:	b084      	sub	sp, #16
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	6078      	str	r0, [r7, #4]
 800b6d0:	460b      	mov	r3, r1
 800b6d2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b6d4:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800b6d8:	f006 fac0 	bl	8011c5c <malloc>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d109      	bne.n	800b6fa <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	32b0      	adds	r2, #176	; 0xb0
 800b6f0:	2100      	movs	r1, #0
 800b6f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800b6f6:	2302      	movs	r3, #2
 800b6f8:	e0d4      	b.n	800b8a4 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800b6fa:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800b6fe:	2100      	movs	r1, #0
 800b700:	68f8      	ldr	r0, [r7, #12]
 800b702:	f006 fac9 	bl	8011c98 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	32b0      	adds	r2, #176	; 0xb0
 800b710:	68f9      	ldr	r1, [r7, #12]
 800b712:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	32b0      	adds	r2, #176	; 0xb0
 800b720:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	7c1b      	ldrb	r3, [r3, #16]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d138      	bne.n	800b7a4 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b732:	4b5e      	ldr	r3, [pc, #376]	; (800b8ac <USBD_CDC_Init+0x1e4>)
 800b734:	7819      	ldrb	r1, [r3, #0]
 800b736:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b73a:	2202      	movs	r2, #2
 800b73c:	6878      	ldr	r0, [r7, #4]
 800b73e:	f006 f8be 	bl	80118be <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b742:	4b5a      	ldr	r3, [pc, #360]	; (800b8ac <USBD_CDC_Init+0x1e4>)
 800b744:	781b      	ldrb	r3, [r3, #0]
 800b746:	f003 020f 	and.w	r2, r3, #15
 800b74a:	6879      	ldr	r1, [r7, #4]
 800b74c:	4613      	mov	r3, r2
 800b74e:	009b      	lsls	r3, r3, #2
 800b750:	4413      	add	r3, r2
 800b752:	009b      	lsls	r3, r3, #2
 800b754:	440b      	add	r3, r1
 800b756:	3324      	adds	r3, #36	; 0x24
 800b758:	2201      	movs	r2, #1
 800b75a:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b75c:	4b54      	ldr	r3, [pc, #336]	; (800b8b0 <USBD_CDC_Init+0x1e8>)
 800b75e:	7819      	ldrb	r1, [r3, #0]
 800b760:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b764:	2202      	movs	r2, #2
 800b766:	6878      	ldr	r0, [r7, #4]
 800b768:	f006 f8a9 	bl	80118be <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b76c:	4b50      	ldr	r3, [pc, #320]	; (800b8b0 <USBD_CDC_Init+0x1e8>)
 800b76e:	781b      	ldrb	r3, [r3, #0]
 800b770:	f003 020f 	and.w	r2, r3, #15
 800b774:	6879      	ldr	r1, [r7, #4]
 800b776:	4613      	mov	r3, r2
 800b778:	009b      	lsls	r3, r3, #2
 800b77a:	4413      	add	r3, r2
 800b77c:	009b      	lsls	r3, r3, #2
 800b77e:	440b      	add	r3, r1
 800b780:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b784:	2201      	movs	r2, #1
 800b786:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800b788:	4b4a      	ldr	r3, [pc, #296]	; (800b8b4 <USBD_CDC_Init+0x1ec>)
 800b78a:	781b      	ldrb	r3, [r3, #0]
 800b78c:	f003 020f 	and.w	r2, r3, #15
 800b790:	6879      	ldr	r1, [r7, #4]
 800b792:	4613      	mov	r3, r2
 800b794:	009b      	lsls	r3, r3, #2
 800b796:	4413      	add	r3, r2
 800b798:	009b      	lsls	r3, r3, #2
 800b79a:	440b      	add	r3, r1
 800b79c:	3326      	adds	r3, #38	; 0x26
 800b79e:	2210      	movs	r2, #16
 800b7a0:	801a      	strh	r2, [r3, #0]
 800b7a2:	e035      	b.n	800b810 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b7a4:	4b41      	ldr	r3, [pc, #260]	; (800b8ac <USBD_CDC_Init+0x1e4>)
 800b7a6:	7819      	ldrb	r1, [r3, #0]
 800b7a8:	2340      	movs	r3, #64	; 0x40
 800b7aa:	2202      	movs	r2, #2
 800b7ac:	6878      	ldr	r0, [r7, #4]
 800b7ae:	f006 f886 	bl	80118be <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b7b2:	4b3e      	ldr	r3, [pc, #248]	; (800b8ac <USBD_CDC_Init+0x1e4>)
 800b7b4:	781b      	ldrb	r3, [r3, #0]
 800b7b6:	f003 020f 	and.w	r2, r3, #15
 800b7ba:	6879      	ldr	r1, [r7, #4]
 800b7bc:	4613      	mov	r3, r2
 800b7be:	009b      	lsls	r3, r3, #2
 800b7c0:	4413      	add	r3, r2
 800b7c2:	009b      	lsls	r3, r3, #2
 800b7c4:	440b      	add	r3, r1
 800b7c6:	3324      	adds	r3, #36	; 0x24
 800b7c8:	2201      	movs	r2, #1
 800b7ca:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b7cc:	4b38      	ldr	r3, [pc, #224]	; (800b8b0 <USBD_CDC_Init+0x1e8>)
 800b7ce:	7819      	ldrb	r1, [r3, #0]
 800b7d0:	2340      	movs	r3, #64	; 0x40
 800b7d2:	2202      	movs	r2, #2
 800b7d4:	6878      	ldr	r0, [r7, #4]
 800b7d6:	f006 f872 	bl	80118be <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b7da:	4b35      	ldr	r3, [pc, #212]	; (800b8b0 <USBD_CDC_Init+0x1e8>)
 800b7dc:	781b      	ldrb	r3, [r3, #0]
 800b7de:	f003 020f 	and.w	r2, r3, #15
 800b7e2:	6879      	ldr	r1, [r7, #4]
 800b7e4:	4613      	mov	r3, r2
 800b7e6:	009b      	lsls	r3, r3, #2
 800b7e8:	4413      	add	r3, r2
 800b7ea:	009b      	lsls	r3, r3, #2
 800b7ec:	440b      	add	r3, r1
 800b7ee:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b7f2:	2201      	movs	r2, #1
 800b7f4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b7f6:	4b2f      	ldr	r3, [pc, #188]	; (800b8b4 <USBD_CDC_Init+0x1ec>)
 800b7f8:	781b      	ldrb	r3, [r3, #0]
 800b7fa:	f003 020f 	and.w	r2, r3, #15
 800b7fe:	6879      	ldr	r1, [r7, #4]
 800b800:	4613      	mov	r3, r2
 800b802:	009b      	lsls	r3, r3, #2
 800b804:	4413      	add	r3, r2
 800b806:	009b      	lsls	r3, r3, #2
 800b808:	440b      	add	r3, r1
 800b80a:	3326      	adds	r3, #38	; 0x26
 800b80c:	2210      	movs	r2, #16
 800b80e:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b810:	4b28      	ldr	r3, [pc, #160]	; (800b8b4 <USBD_CDC_Init+0x1ec>)
 800b812:	7819      	ldrb	r1, [r3, #0]
 800b814:	2308      	movs	r3, #8
 800b816:	2203      	movs	r2, #3
 800b818:	6878      	ldr	r0, [r7, #4]
 800b81a:	f006 f850 	bl	80118be <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800b81e:	4b25      	ldr	r3, [pc, #148]	; (800b8b4 <USBD_CDC_Init+0x1ec>)
 800b820:	781b      	ldrb	r3, [r3, #0]
 800b822:	f003 020f 	and.w	r2, r3, #15
 800b826:	6879      	ldr	r1, [r7, #4]
 800b828:	4613      	mov	r3, r2
 800b82a:	009b      	lsls	r3, r3, #2
 800b82c:	4413      	add	r3, r2
 800b82e:	009b      	lsls	r3, r3, #2
 800b830:	440b      	add	r3, r1
 800b832:	3324      	adds	r3, #36	; 0x24
 800b834:	2201      	movs	r2, #1
 800b836:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	2200      	movs	r2, #0
 800b83c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b846:	687a      	ldr	r2, [r7, #4]
 800b848:	33b0      	adds	r3, #176	; 0xb0
 800b84a:	009b      	lsls	r3, r3, #2
 800b84c:	4413      	add	r3, r2
 800b84e:	685b      	ldr	r3, [r3, #4]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	2200      	movs	r2, #0
 800b858:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	2200      	movs	r2, #0
 800b860:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d101      	bne.n	800b872 <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 800b86e:	2302      	movs	r3, #2
 800b870:	e018      	b.n	800b8a4 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	7c1b      	ldrb	r3, [r3, #16]
 800b876:	2b00      	cmp	r3, #0
 800b878:	d10a      	bne.n	800b890 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b87a:	4b0d      	ldr	r3, [pc, #52]	; (800b8b0 <USBD_CDC_Init+0x1e8>)
 800b87c:	7819      	ldrb	r1, [r3, #0]
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b884:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b888:	6878      	ldr	r0, [r7, #4]
 800b88a:	f006 f907 	bl	8011a9c <USBD_LL_PrepareReceive>
 800b88e:	e008      	b.n	800b8a2 <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b890:	4b07      	ldr	r3, [pc, #28]	; (800b8b0 <USBD_CDC_Init+0x1e8>)
 800b892:	7819      	ldrb	r1, [r3, #0]
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b89a:	2340      	movs	r3, #64	; 0x40
 800b89c:	6878      	ldr	r0, [r7, #4]
 800b89e:	f006 f8fd 	bl	8011a9c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b8a2:	2300      	movs	r3, #0
}
 800b8a4:	4618      	mov	r0, r3
 800b8a6:	3710      	adds	r7, #16
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	bd80      	pop	{r7, pc}
 800b8ac:	20000113 	.word	0x20000113
 800b8b0:	20000114 	.word	0x20000114
 800b8b4:	20000115 	.word	0x20000115

0800b8b8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b082      	sub	sp, #8
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
 800b8c0:	460b      	mov	r3, r1
 800b8c2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800b8c4:	4b3a      	ldr	r3, [pc, #232]	; (800b9b0 <USBD_CDC_DeInit+0xf8>)
 800b8c6:	781b      	ldrb	r3, [r3, #0]
 800b8c8:	4619      	mov	r1, r3
 800b8ca:	6878      	ldr	r0, [r7, #4]
 800b8cc:	f006 f81d 	bl	801190a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800b8d0:	4b37      	ldr	r3, [pc, #220]	; (800b9b0 <USBD_CDC_DeInit+0xf8>)
 800b8d2:	781b      	ldrb	r3, [r3, #0]
 800b8d4:	f003 020f 	and.w	r2, r3, #15
 800b8d8:	6879      	ldr	r1, [r7, #4]
 800b8da:	4613      	mov	r3, r2
 800b8dc:	009b      	lsls	r3, r3, #2
 800b8de:	4413      	add	r3, r2
 800b8e0:	009b      	lsls	r3, r3, #2
 800b8e2:	440b      	add	r3, r1
 800b8e4:	3324      	adds	r3, #36	; 0x24
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800b8ea:	4b32      	ldr	r3, [pc, #200]	; (800b9b4 <USBD_CDC_DeInit+0xfc>)
 800b8ec:	781b      	ldrb	r3, [r3, #0]
 800b8ee:	4619      	mov	r1, r3
 800b8f0:	6878      	ldr	r0, [r7, #4]
 800b8f2:	f006 f80a 	bl	801190a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800b8f6:	4b2f      	ldr	r3, [pc, #188]	; (800b9b4 <USBD_CDC_DeInit+0xfc>)
 800b8f8:	781b      	ldrb	r3, [r3, #0]
 800b8fa:	f003 020f 	and.w	r2, r3, #15
 800b8fe:	6879      	ldr	r1, [r7, #4]
 800b900:	4613      	mov	r3, r2
 800b902:	009b      	lsls	r3, r3, #2
 800b904:	4413      	add	r3, r2
 800b906:	009b      	lsls	r3, r3, #2
 800b908:	440b      	add	r3, r1
 800b90a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b90e:	2200      	movs	r2, #0
 800b910:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800b912:	4b29      	ldr	r3, [pc, #164]	; (800b9b8 <USBD_CDC_DeInit+0x100>)
 800b914:	781b      	ldrb	r3, [r3, #0]
 800b916:	4619      	mov	r1, r3
 800b918:	6878      	ldr	r0, [r7, #4]
 800b91a:	f005 fff6 	bl	801190a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800b91e:	4b26      	ldr	r3, [pc, #152]	; (800b9b8 <USBD_CDC_DeInit+0x100>)
 800b920:	781b      	ldrb	r3, [r3, #0]
 800b922:	f003 020f 	and.w	r2, r3, #15
 800b926:	6879      	ldr	r1, [r7, #4]
 800b928:	4613      	mov	r3, r2
 800b92a:	009b      	lsls	r3, r3, #2
 800b92c:	4413      	add	r3, r2
 800b92e:	009b      	lsls	r3, r3, #2
 800b930:	440b      	add	r3, r1
 800b932:	3324      	adds	r3, #36	; 0x24
 800b934:	2200      	movs	r2, #0
 800b936:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800b938:	4b1f      	ldr	r3, [pc, #124]	; (800b9b8 <USBD_CDC_DeInit+0x100>)
 800b93a:	781b      	ldrb	r3, [r3, #0]
 800b93c:	f003 020f 	and.w	r2, r3, #15
 800b940:	6879      	ldr	r1, [r7, #4]
 800b942:	4613      	mov	r3, r2
 800b944:	009b      	lsls	r3, r3, #2
 800b946:	4413      	add	r3, r2
 800b948:	009b      	lsls	r3, r3, #2
 800b94a:	440b      	add	r3, r1
 800b94c:	3326      	adds	r3, #38	; 0x26
 800b94e:	2200      	movs	r2, #0
 800b950:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	32b0      	adds	r2, #176	; 0xb0
 800b95c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b960:	2b00      	cmp	r3, #0
 800b962:	d01f      	beq.n	800b9a4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b96a:	687a      	ldr	r2, [r7, #4]
 800b96c:	33b0      	adds	r3, #176	; 0xb0
 800b96e:	009b      	lsls	r3, r3, #2
 800b970:	4413      	add	r3, r2
 800b972:	685b      	ldr	r3, [r3, #4]
 800b974:	685b      	ldr	r3, [r3, #4]
 800b976:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	32b0      	adds	r2, #176	; 0xb0
 800b982:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b986:	4618      	mov	r0, r3
 800b988:	f006 f970 	bl	8011c6c <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	32b0      	adds	r2, #176	; 0xb0
 800b996:	2100      	movs	r1, #0
 800b998:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2200      	movs	r2, #0
 800b9a0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800b9a4:	2300      	movs	r3, #0
}
 800b9a6:	4618      	mov	r0, r3
 800b9a8:	3708      	adds	r7, #8
 800b9aa:	46bd      	mov	sp, r7
 800b9ac:	bd80      	pop	{r7, pc}
 800b9ae:	bf00      	nop
 800b9b0:	20000113 	.word	0x20000113
 800b9b4:	20000114 	.word	0x20000114
 800b9b8:	20000115 	.word	0x20000115

0800b9bc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800b9bc:	b580      	push	{r7, lr}
 800b9be:	b086      	sub	sp, #24
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]
 800b9c4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	32b0      	adds	r2, #176	; 0xb0
 800b9d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9d4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800b9da:	2300      	movs	r3, #0
 800b9dc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800b9de:	2300      	movs	r3, #0
 800b9e0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800b9e2:	693b      	ldr	r3, [r7, #16]
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d101      	bne.n	800b9ec <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800b9e8:	2303      	movs	r3, #3
 800b9ea:	e0bf      	b.n	800bb6c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b9ec:	683b      	ldr	r3, [r7, #0]
 800b9ee:	781b      	ldrb	r3, [r3, #0]
 800b9f0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d050      	beq.n	800ba9a <USBD_CDC_Setup+0xde>
 800b9f8:	2b20      	cmp	r3, #32
 800b9fa:	f040 80af 	bne.w	800bb5c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800b9fe:	683b      	ldr	r3, [r7, #0]
 800ba00:	88db      	ldrh	r3, [r3, #6]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d03a      	beq.n	800ba7c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800ba06:	683b      	ldr	r3, [r7, #0]
 800ba08:	781b      	ldrb	r3, [r3, #0]
 800ba0a:	b25b      	sxtb	r3, r3
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	da1b      	bge.n	800ba48 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ba16:	687a      	ldr	r2, [r7, #4]
 800ba18:	33b0      	adds	r3, #176	; 0xb0
 800ba1a:	009b      	lsls	r3, r3, #2
 800ba1c:	4413      	add	r3, r2
 800ba1e:	685b      	ldr	r3, [r3, #4]
 800ba20:	689b      	ldr	r3, [r3, #8]
 800ba22:	683a      	ldr	r2, [r7, #0]
 800ba24:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800ba26:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ba28:	683a      	ldr	r2, [r7, #0]
 800ba2a:	88d2      	ldrh	r2, [r2, #6]
 800ba2c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800ba2e:	683b      	ldr	r3, [r7, #0]
 800ba30:	88db      	ldrh	r3, [r3, #6]
 800ba32:	2b07      	cmp	r3, #7
 800ba34:	bf28      	it	cs
 800ba36:	2307      	movcs	r3, #7
 800ba38:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800ba3a:	693b      	ldr	r3, [r7, #16]
 800ba3c:	89fa      	ldrh	r2, [r7, #14]
 800ba3e:	4619      	mov	r1, r3
 800ba40:	6878      	ldr	r0, [r7, #4]
 800ba42:	f001 fdad 	bl	800d5a0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800ba46:	e090      	b.n	800bb6a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800ba48:	683b      	ldr	r3, [r7, #0]
 800ba4a:	785a      	ldrb	r2, [r3, #1]
 800ba4c:	693b      	ldr	r3, [r7, #16]
 800ba4e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800ba52:	683b      	ldr	r3, [r7, #0]
 800ba54:	88db      	ldrh	r3, [r3, #6]
 800ba56:	2b3f      	cmp	r3, #63	; 0x3f
 800ba58:	d803      	bhi.n	800ba62 <USBD_CDC_Setup+0xa6>
 800ba5a:	683b      	ldr	r3, [r7, #0]
 800ba5c:	88db      	ldrh	r3, [r3, #6]
 800ba5e:	b2da      	uxtb	r2, r3
 800ba60:	e000      	b.n	800ba64 <USBD_CDC_Setup+0xa8>
 800ba62:	2240      	movs	r2, #64	; 0x40
 800ba64:	693b      	ldr	r3, [r7, #16]
 800ba66:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800ba6a:	6939      	ldr	r1, [r7, #16]
 800ba6c:	693b      	ldr	r3, [r7, #16]
 800ba6e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800ba72:	461a      	mov	r2, r3
 800ba74:	6878      	ldr	r0, [r7, #4]
 800ba76:	f001 fdbf 	bl	800d5f8 <USBD_CtlPrepareRx>
      break;
 800ba7a:	e076      	b.n	800bb6a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ba82:	687a      	ldr	r2, [r7, #4]
 800ba84:	33b0      	adds	r3, #176	; 0xb0
 800ba86:	009b      	lsls	r3, r3, #2
 800ba88:	4413      	add	r3, r2
 800ba8a:	685b      	ldr	r3, [r3, #4]
 800ba8c:	689b      	ldr	r3, [r3, #8]
 800ba8e:	683a      	ldr	r2, [r7, #0]
 800ba90:	7850      	ldrb	r0, [r2, #1]
 800ba92:	2200      	movs	r2, #0
 800ba94:	6839      	ldr	r1, [r7, #0]
 800ba96:	4798      	blx	r3
      break;
 800ba98:	e067      	b.n	800bb6a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ba9a:	683b      	ldr	r3, [r7, #0]
 800ba9c:	785b      	ldrb	r3, [r3, #1]
 800ba9e:	2b0b      	cmp	r3, #11
 800baa0:	d851      	bhi.n	800bb46 <USBD_CDC_Setup+0x18a>
 800baa2:	a201      	add	r2, pc, #4	; (adr r2, 800baa8 <USBD_CDC_Setup+0xec>)
 800baa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800baa8:	0800bad9 	.word	0x0800bad9
 800baac:	0800bb55 	.word	0x0800bb55
 800bab0:	0800bb47 	.word	0x0800bb47
 800bab4:	0800bb47 	.word	0x0800bb47
 800bab8:	0800bb47 	.word	0x0800bb47
 800babc:	0800bb47 	.word	0x0800bb47
 800bac0:	0800bb47 	.word	0x0800bb47
 800bac4:	0800bb47 	.word	0x0800bb47
 800bac8:	0800bb47 	.word	0x0800bb47
 800bacc:	0800bb47 	.word	0x0800bb47
 800bad0:	0800bb03 	.word	0x0800bb03
 800bad4:	0800bb2d 	.word	0x0800bb2d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bade:	b2db      	uxtb	r3, r3
 800bae0:	2b03      	cmp	r3, #3
 800bae2:	d107      	bne.n	800baf4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800bae4:	f107 030a 	add.w	r3, r7, #10
 800bae8:	2202      	movs	r2, #2
 800baea:	4619      	mov	r1, r3
 800baec:	6878      	ldr	r0, [r7, #4]
 800baee:	f001 fd57 	bl	800d5a0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800baf2:	e032      	b.n	800bb5a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800baf4:	6839      	ldr	r1, [r7, #0]
 800baf6:	6878      	ldr	r0, [r7, #4]
 800baf8:	f001 fce1 	bl	800d4be <USBD_CtlError>
            ret = USBD_FAIL;
 800bafc:	2303      	movs	r3, #3
 800bafe:	75fb      	strb	r3, [r7, #23]
          break;
 800bb00:	e02b      	b.n	800bb5a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bb08:	b2db      	uxtb	r3, r3
 800bb0a:	2b03      	cmp	r3, #3
 800bb0c:	d107      	bne.n	800bb1e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800bb0e:	f107 030d 	add.w	r3, r7, #13
 800bb12:	2201      	movs	r2, #1
 800bb14:	4619      	mov	r1, r3
 800bb16:	6878      	ldr	r0, [r7, #4]
 800bb18:	f001 fd42 	bl	800d5a0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bb1c:	e01d      	b.n	800bb5a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800bb1e:	6839      	ldr	r1, [r7, #0]
 800bb20:	6878      	ldr	r0, [r7, #4]
 800bb22:	f001 fccc 	bl	800d4be <USBD_CtlError>
            ret = USBD_FAIL;
 800bb26:	2303      	movs	r3, #3
 800bb28:	75fb      	strb	r3, [r7, #23]
          break;
 800bb2a:	e016      	b.n	800bb5a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bb32:	b2db      	uxtb	r3, r3
 800bb34:	2b03      	cmp	r3, #3
 800bb36:	d00f      	beq.n	800bb58 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800bb38:	6839      	ldr	r1, [r7, #0]
 800bb3a:	6878      	ldr	r0, [r7, #4]
 800bb3c:	f001 fcbf 	bl	800d4be <USBD_CtlError>
            ret = USBD_FAIL;
 800bb40:	2303      	movs	r3, #3
 800bb42:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800bb44:	e008      	b.n	800bb58 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800bb46:	6839      	ldr	r1, [r7, #0]
 800bb48:	6878      	ldr	r0, [r7, #4]
 800bb4a:	f001 fcb8 	bl	800d4be <USBD_CtlError>
          ret = USBD_FAIL;
 800bb4e:	2303      	movs	r3, #3
 800bb50:	75fb      	strb	r3, [r7, #23]
          break;
 800bb52:	e002      	b.n	800bb5a <USBD_CDC_Setup+0x19e>
          break;
 800bb54:	bf00      	nop
 800bb56:	e008      	b.n	800bb6a <USBD_CDC_Setup+0x1ae>
          break;
 800bb58:	bf00      	nop
      }
      break;
 800bb5a:	e006      	b.n	800bb6a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800bb5c:	6839      	ldr	r1, [r7, #0]
 800bb5e:	6878      	ldr	r0, [r7, #4]
 800bb60:	f001 fcad 	bl	800d4be <USBD_CtlError>
      ret = USBD_FAIL;
 800bb64:	2303      	movs	r3, #3
 800bb66:	75fb      	strb	r3, [r7, #23]
      break;
 800bb68:	bf00      	nop
  }

  return (uint8_t)ret;
 800bb6a:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3718      	adds	r7, #24
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}

0800bb74 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bb74:	b580      	push	{r7, lr}
 800bb76:	b084      	sub	sp, #16
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	6078      	str	r0, [r7, #4]
 800bb7c:	460b      	mov	r3, r1
 800bb7e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800bb86:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	32b0      	adds	r2, #176	; 0xb0
 800bb92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d101      	bne.n	800bb9e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800bb9a:	2303      	movs	r3, #3
 800bb9c:	e065      	b.n	800bc6a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	32b0      	adds	r2, #176	; 0xb0
 800bba8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bbac:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800bbae:	78fb      	ldrb	r3, [r7, #3]
 800bbb0:	f003 020f 	and.w	r2, r3, #15
 800bbb4:	6879      	ldr	r1, [r7, #4]
 800bbb6:	4613      	mov	r3, r2
 800bbb8:	009b      	lsls	r3, r3, #2
 800bbba:	4413      	add	r3, r2
 800bbbc:	009b      	lsls	r3, r3, #2
 800bbbe:	440b      	add	r3, r1
 800bbc0:	3318      	adds	r3, #24
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d02f      	beq.n	800bc28 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800bbc8:	78fb      	ldrb	r3, [r7, #3]
 800bbca:	f003 020f 	and.w	r2, r3, #15
 800bbce:	6879      	ldr	r1, [r7, #4]
 800bbd0:	4613      	mov	r3, r2
 800bbd2:	009b      	lsls	r3, r3, #2
 800bbd4:	4413      	add	r3, r2
 800bbd6:	009b      	lsls	r3, r3, #2
 800bbd8:	440b      	add	r3, r1
 800bbda:	3318      	adds	r3, #24
 800bbdc:	681a      	ldr	r2, [r3, #0]
 800bbde:	78fb      	ldrb	r3, [r7, #3]
 800bbe0:	f003 010f 	and.w	r1, r3, #15
 800bbe4:	68f8      	ldr	r0, [r7, #12]
 800bbe6:	460b      	mov	r3, r1
 800bbe8:	00db      	lsls	r3, r3, #3
 800bbea:	440b      	add	r3, r1
 800bbec:	009b      	lsls	r3, r3, #2
 800bbee:	4403      	add	r3, r0
 800bbf0:	3348      	adds	r3, #72	; 0x48
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	fbb2 f1f3 	udiv	r1, r2, r3
 800bbf8:	fb01 f303 	mul.w	r3, r1, r3
 800bbfc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d112      	bne.n	800bc28 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800bc02:	78fb      	ldrb	r3, [r7, #3]
 800bc04:	f003 020f 	and.w	r2, r3, #15
 800bc08:	6879      	ldr	r1, [r7, #4]
 800bc0a:	4613      	mov	r3, r2
 800bc0c:	009b      	lsls	r3, r3, #2
 800bc0e:	4413      	add	r3, r2
 800bc10:	009b      	lsls	r3, r3, #2
 800bc12:	440b      	add	r3, r1
 800bc14:	3318      	adds	r3, #24
 800bc16:	2200      	movs	r2, #0
 800bc18:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800bc1a:	78f9      	ldrb	r1, [r7, #3]
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	2200      	movs	r2, #0
 800bc20:	6878      	ldr	r0, [r7, #4]
 800bc22:	f005 ff1a 	bl	8011a5a <USBD_LL_Transmit>
 800bc26:	e01f      	b.n	800bc68 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800bc28:	68bb      	ldr	r3, [r7, #8]
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800bc36:	687a      	ldr	r2, [r7, #4]
 800bc38:	33b0      	adds	r3, #176	; 0xb0
 800bc3a:	009b      	lsls	r3, r3, #2
 800bc3c:	4413      	add	r3, r2
 800bc3e:	685b      	ldr	r3, [r3, #4]
 800bc40:	691b      	ldr	r3, [r3, #16]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d010      	beq.n	800bc68 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800bc4c:	687a      	ldr	r2, [r7, #4]
 800bc4e:	33b0      	adds	r3, #176	; 0xb0
 800bc50:	009b      	lsls	r3, r3, #2
 800bc52:	4413      	add	r3, r2
 800bc54:	685b      	ldr	r3, [r3, #4]
 800bc56:	691b      	ldr	r3, [r3, #16]
 800bc58:	68ba      	ldr	r2, [r7, #8]
 800bc5a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800bc5e:	68ba      	ldr	r2, [r7, #8]
 800bc60:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800bc64:	78fa      	ldrb	r2, [r7, #3]
 800bc66:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800bc68:	2300      	movs	r3, #0
}
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	3710      	adds	r7, #16
 800bc6e:	46bd      	mov	sp, r7
 800bc70:	bd80      	pop	{r7, pc}

0800bc72 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bc72:	b580      	push	{r7, lr}
 800bc74:	b084      	sub	sp, #16
 800bc76:	af00      	add	r7, sp, #0
 800bc78:	6078      	str	r0, [r7, #4]
 800bc7a:	460b      	mov	r3, r1
 800bc7c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	32b0      	adds	r2, #176	; 0xb0
 800bc88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc8c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	32b0      	adds	r2, #176	; 0xb0
 800bc98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d101      	bne.n	800bca4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800bca0:	2303      	movs	r3, #3
 800bca2:	e01a      	b.n	800bcda <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800bca4:	78fb      	ldrb	r3, [r7, #3]
 800bca6:	4619      	mov	r1, r3
 800bca8:	6878      	ldr	r0, [r7, #4]
 800bcaa:	f005 ff18 	bl	8011ade <USBD_LL_GetRxDataSize>
 800bcae:	4602      	mov	r2, r0
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800bcbc:	687a      	ldr	r2, [r7, #4]
 800bcbe:	33b0      	adds	r3, #176	; 0xb0
 800bcc0:	009b      	lsls	r3, r3, #2
 800bcc2:	4413      	add	r3, r2
 800bcc4:	685b      	ldr	r3, [r3, #4]
 800bcc6:	68db      	ldr	r3, [r3, #12]
 800bcc8:	68fa      	ldr	r2, [r7, #12]
 800bcca:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800bcce:	68fa      	ldr	r2, [r7, #12]
 800bcd0:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800bcd4:	4611      	mov	r1, r2
 800bcd6:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800bcd8:	2300      	movs	r3, #0
}
 800bcda:	4618      	mov	r0, r3
 800bcdc:	3710      	adds	r7, #16
 800bcde:	46bd      	mov	sp, r7
 800bce0:	bd80      	pop	{r7, pc}

0800bce2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800bce2:	b580      	push	{r7, lr}
 800bce4:	b084      	sub	sp, #16
 800bce6:	af00      	add	r7, sp, #0
 800bce8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	32b0      	adds	r2, #176	; 0xb0
 800bcf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcf8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d101      	bne.n	800bd04 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bd00:	2303      	movs	r3, #3
 800bd02:	e025      	b.n	800bd50 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800bd0a:	687a      	ldr	r2, [r7, #4]
 800bd0c:	33b0      	adds	r3, #176	; 0xb0
 800bd0e:	009b      	lsls	r3, r3, #2
 800bd10:	4413      	add	r3, r2
 800bd12:	685b      	ldr	r3, [r3, #4]
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d01a      	beq.n	800bd4e <USBD_CDC_EP0_RxReady+0x6c>
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800bd1e:	2bff      	cmp	r3, #255	; 0xff
 800bd20:	d015      	beq.n	800bd4e <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800bd28:	687a      	ldr	r2, [r7, #4]
 800bd2a:	33b0      	adds	r3, #176	; 0xb0
 800bd2c:	009b      	lsls	r3, r3, #2
 800bd2e:	4413      	add	r3, r2
 800bd30:	685b      	ldr	r3, [r3, #4]
 800bd32:	689b      	ldr	r3, [r3, #8]
 800bd34:	68fa      	ldr	r2, [r7, #12]
 800bd36:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800bd3a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800bd3c:	68fa      	ldr	r2, [r7, #12]
 800bd3e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800bd42:	b292      	uxth	r2, r2
 800bd44:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	22ff      	movs	r2, #255	; 0xff
 800bd4a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800bd4e:	2300      	movs	r3, #0
}
 800bd50:	4618      	mov	r0, r3
 800bd52:	3710      	adds	r7, #16
 800bd54:	46bd      	mov	sp, r7
 800bd56:	bd80      	pop	{r7, pc}

0800bd58 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b086      	sub	sp, #24
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800bd60:	2182      	movs	r1, #130	; 0x82
 800bd62:	4818      	ldr	r0, [pc, #96]	; (800bdc4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800bd64:	f000 fd49 	bl	800c7fa <USBD_GetEpDesc>
 800bd68:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800bd6a:	2101      	movs	r1, #1
 800bd6c:	4815      	ldr	r0, [pc, #84]	; (800bdc4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800bd6e:	f000 fd44 	bl	800c7fa <USBD_GetEpDesc>
 800bd72:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800bd74:	2181      	movs	r1, #129	; 0x81
 800bd76:	4813      	ldr	r0, [pc, #76]	; (800bdc4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800bd78:	f000 fd3f 	bl	800c7fa <USBD_GetEpDesc>
 800bd7c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800bd7e:	697b      	ldr	r3, [r7, #20]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d002      	beq.n	800bd8a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800bd84:	697b      	ldr	r3, [r7, #20]
 800bd86:	2210      	movs	r2, #16
 800bd88:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800bd8a:	693b      	ldr	r3, [r7, #16]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d006      	beq.n	800bd9e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800bd90:	693b      	ldr	r3, [r7, #16]
 800bd92:	2200      	movs	r2, #0
 800bd94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bd98:	711a      	strb	r2, [r3, #4]
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d006      	beq.n	800bdb2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	2200      	movs	r2, #0
 800bda8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bdac:	711a      	strb	r2, [r3, #4]
 800bdae:	2200      	movs	r2, #0
 800bdb0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	2243      	movs	r2, #67	; 0x43
 800bdb6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800bdb8:	4b02      	ldr	r3, [pc, #8]	; (800bdc4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800bdba:	4618      	mov	r0, r3
 800bdbc:	3718      	adds	r7, #24
 800bdbe:	46bd      	mov	sp, r7
 800bdc0:	bd80      	pop	{r7, pc}
 800bdc2:	bf00      	nop
 800bdc4:	200000d0 	.word	0x200000d0

0800bdc8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b086      	sub	sp, #24
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800bdd0:	2182      	movs	r1, #130	; 0x82
 800bdd2:	4818      	ldr	r0, [pc, #96]	; (800be34 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800bdd4:	f000 fd11 	bl	800c7fa <USBD_GetEpDesc>
 800bdd8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800bdda:	2101      	movs	r1, #1
 800bddc:	4815      	ldr	r0, [pc, #84]	; (800be34 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800bdde:	f000 fd0c 	bl	800c7fa <USBD_GetEpDesc>
 800bde2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800bde4:	2181      	movs	r1, #129	; 0x81
 800bde6:	4813      	ldr	r0, [pc, #76]	; (800be34 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800bde8:	f000 fd07 	bl	800c7fa <USBD_GetEpDesc>
 800bdec:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800bdee:	697b      	ldr	r3, [r7, #20]
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d002      	beq.n	800bdfa <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800bdf4:	697b      	ldr	r3, [r7, #20]
 800bdf6:	2210      	movs	r2, #16
 800bdf8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800bdfa:	693b      	ldr	r3, [r7, #16]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d006      	beq.n	800be0e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800be00:	693b      	ldr	r3, [r7, #16]
 800be02:	2200      	movs	r2, #0
 800be04:	711a      	strb	r2, [r3, #4]
 800be06:	2200      	movs	r2, #0
 800be08:	f042 0202 	orr.w	r2, r2, #2
 800be0c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d006      	beq.n	800be22 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	2200      	movs	r2, #0
 800be18:	711a      	strb	r2, [r3, #4]
 800be1a:	2200      	movs	r2, #0
 800be1c:	f042 0202 	orr.w	r2, r2, #2
 800be20:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	2243      	movs	r2, #67	; 0x43
 800be26:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800be28:	4b02      	ldr	r3, [pc, #8]	; (800be34 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800be2a:	4618      	mov	r0, r3
 800be2c:	3718      	adds	r7, #24
 800be2e:	46bd      	mov	sp, r7
 800be30:	bd80      	pop	{r7, pc}
 800be32:	bf00      	nop
 800be34:	200000d0 	.word	0x200000d0

0800be38 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800be38:	b580      	push	{r7, lr}
 800be3a:	b086      	sub	sp, #24
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800be40:	2182      	movs	r1, #130	; 0x82
 800be42:	4818      	ldr	r0, [pc, #96]	; (800bea4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800be44:	f000 fcd9 	bl	800c7fa <USBD_GetEpDesc>
 800be48:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800be4a:	2101      	movs	r1, #1
 800be4c:	4815      	ldr	r0, [pc, #84]	; (800bea4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800be4e:	f000 fcd4 	bl	800c7fa <USBD_GetEpDesc>
 800be52:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800be54:	2181      	movs	r1, #129	; 0x81
 800be56:	4813      	ldr	r0, [pc, #76]	; (800bea4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800be58:	f000 fccf 	bl	800c7fa <USBD_GetEpDesc>
 800be5c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800be5e:	697b      	ldr	r3, [r7, #20]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d002      	beq.n	800be6a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800be64:	697b      	ldr	r3, [r7, #20]
 800be66:	2210      	movs	r2, #16
 800be68:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800be6a:	693b      	ldr	r3, [r7, #16]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d006      	beq.n	800be7e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800be70:	693b      	ldr	r3, [r7, #16]
 800be72:	2200      	movs	r2, #0
 800be74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800be78:	711a      	strb	r2, [r3, #4]
 800be7a:	2200      	movs	r2, #0
 800be7c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d006      	beq.n	800be92 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	2200      	movs	r2, #0
 800be88:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800be8c:	711a      	strb	r2, [r3, #4]
 800be8e:	2200      	movs	r2, #0
 800be90:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	2243      	movs	r2, #67	; 0x43
 800be96:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800be98:	4b02      	ldr	r3, [pc, #8]	; (800bea4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800be9a:	4618      	mov	r0, r3
 800be9c:	3718      	adds	r7, #24
 800be9e:	46bd      	mov	sp, r7
 800bea0:	bd80      	pop	{r7, pc}
 800bea2:	bf00      	nop
 800bea4:	200000d0 	.word	0x200000d0

0800bea8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800bea8:	b480      	push	{r7}
 800beaa:	b083      	sub	sp, #12
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	220a      	movs	r2, #10
 800beb4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800beb6:	4b03      	ldr	r3, [pc, #12]	; (800bec4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800beb8:	4618      	mov	r0, r3
 800beba:	370c      	adds	r7, #12
 800bebc:	46bd      	mov	sp, r7
 800bebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec2:	4770      	bx	lr
 800bec4:	2000008c 	.word	0x2000008c

0800bec8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800bec8:	b480      	push	{r7}
 800beca:	b083      	sub	sp, #12
 800becc:	af00      	add	r7, sp, #0
 800bece:	6078      	str	r0, [r7, #4]
 800bed0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800bed2:	683b      	ldr	r3, [r7, #0]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d101      	bne.n	800bedc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800bed8:	2303      	movs	r3, #3
 800beda:	e009      	b.n	800bef0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800bee2:	687a      	ldr	r2, [r7, #4]
 800bee4:	33b0      	adds	r3, #176	; 0xb0
 800bee6:	009b      	lsls	r3, r3, #2
 800bee8:	4413      	add	r3, r2
 800beea:	683a      	ldr	r2, [r7, #0]
 800beec:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800beee:	2300      	movs	r3, #0
}
 800bef0:	4618      	mov	r0, r3
 800bef2:	370c      	adds	r7, #12
 800bef4:	46bd      	mov	sp, r7
 800bef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800befa:	4770      	bx	lr

0800befc <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800befc:	b480      	push	{r7}
 800befe:	b087      	sub	sp, #28
 800bf00:	af00      	add	r7, sp, #0
 800bf02:	60f8      	str	r0, [r7, #12]
 800bf04:	60b9      	str	r1, [r7, #8]
 800bf06:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	32b0      	adds	r2, #176	; 0xb0
 800bf12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf16:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800bf18:	697b      	ldr	r3, [r7, #20]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d101      	bne.n	800bf22 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800bf1e:	2303      	movs	r3, #3
 800bf20:	e008      	b.n	800bf34 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800bf22:	697b      	ldr	r3, [r7, #20]
 800bf24:	68ba      	ldr	r2, [r7, #8]
 800bf26:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800bf2a:	697b      	ldr	r3, [r7, #20]
 800bf2c:	687a      	ldr	r2, [r7, #4]
 800bf2e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800bf32:	2300      	movs	r3, #0
}
 800bf34:	4618      	mov	r0, r3
 800bf36:	371c      	adds	r7, #28
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3e:	4770      	bx	lr

0800bf40 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800bf40:	b480      	push	{r7}
 800bf42:	b085      	sub	sp, #20
 800bf44:	af00      	add	r7, sp, #0
 800bf46:	6078      	str	r0, [r7, #4]
 800bf48:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	32b0      	adds	r2, #176	; 0xb0
 800bf54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf58:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d101      	bne.n	800bf64 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800bf60:	2303      	movs	r3, #3
 800bf62:	e004      	b.n	800bf6e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	683a      	ldr	r2, [r7, #0]
 800bf68:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800bf6c:	2300      	movs	r3, #0
}
 800bf6e:	4618      	mov	r0, r3
 800bf70:	3714      	adds	r7, #20
 800bf72:	46bd      	mov	sp, r7
 800bf74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf78:	4770      	bx	lr
	...

0800bf7c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800bf7c:	b580      	push	{r7, lr}
 800bf7e:	b084      	sub	sp, #16
 800bf80:	af00      	add	r7, sp, #0
 800bf82:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	32b0      	adds	r2, #176	; 0xb0
 800bf8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf92:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800bf94:	2301      	movs	r3, #1
 800bf96:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800bf98:	68bb      	ldr	r3, [r7, #8]
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d101      	bne.n	800bfa2 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800bf9e:	2303      	movs	r3, #3
 800bfa0:	e025      	b.n	800bfee <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800bfa2:	68bb      	ldr	r3, [r7, #8]
 800bfa4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d11f      	bne.n	800bfec <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800bfac:	68bb      	ldr	r3, [r7, #8]
 800bfae:	2201      	movs	r2, #1
 800bfb0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800bfb4:	4b10      	ldr	r3, [pc, #64]	; (800bff8 <USBD_CDC_TransmitPacket+0x7c>)
 800bfb6:	781b      	ldrb	r3, [r3, #0]
 800bfb8:	f003 020f 	and.w	r2, r3, #15
 800bfbc:	68bb      	ldr	r3, [r7, #8]
 800bfbe:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 800bfc2:	6878      	ldr	r0, [r7, #4]
 800bfc4:	4613      	mov	r3, r2
 800bfc6:	009b      	lsls	r3, r3, #2
 800bfc8:	4413      	add	r3, r2
 800bfca:	009b      	lsls	r3, r3, #2
 800bfcc:	4403      	add	r3, r0
 800bfce:	3318      	adds	r3, #24
 800bfd0:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800bfd2:	4b09      	ldr	r3, [pc, #36]	; (800bff8 <USBD_CDC_TransmitPacket+0x7c>)
 800bfd4:	7819      	ldrb	r1, [r3, #0]
 800bfd6:	68bb      	ldr	r3, [r7, #8]
 800bfd8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800bfdc:	68bb      	ldr	r3, [r7, #8]
 800bfde:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800bfe2:	6878      	ldr	r0, [r7, #4]
 800bfe4:	f005 fd39 	bl	8011a5a <USBD_LL_Transmit>

    ret = USBD_OK;
 800bfe8:	2300      	movs	r3, #0
 800bfea:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800bfec:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfee:	4618      	mov	r0, r3
 800bff0:	3710      	adds	r7, #16
 800bff2:	46bd      	mov	sp, r7
 800bff4:	bd80      	pop	{r7, pc}
 800bff6:	bf00      	nop
 800bff8:	20000113 	.word	0x20000113

0800bffc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800bffc:	b580      	push	{r7, lr}
 800bffe:	b084      	sub	sp, #16
 800c000:	af00      	add	r7, sp, #0
 800c002:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	32b0      	adds	r2, #176	; 0xb0
 800c00e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c012:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	32b0      	adds	r2, #176	; 0xb0
 800c01e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c022:	2b00      	cmp	r3, #0
 800c024:	d101      	bne.n	800c02a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800c026:	2303      	movs	r3, #3
 800c028:	e018      	b.n	800c05c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	7c1b      	ldrb	r3, [r3, #16]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d10a      	bne.n	800c048 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c032:	4b0c      	ldr	r3, [pc, #48]	; (800c064 <USBD_CDC_ReceivePacket+0x68>)
 800c034:	7819      	ldrb	r1, [r3, #0]
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c03c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c040:	6878      	ldr	r0, [r7, #4]
 800c042:	f005 fd2b 	bl	8011a9c <USBD_LL_PrepareReceive>
 800c046:	e008      	b.n	800c05a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c048:	4b06      	ldr	r3, [pc, #24]	; (800c064 <USBD_CDC_ReceivePacket+0x68>)
 800c04a:	7819      	ldrb	r1, [r3, #0]
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c052:	2340      	movs	r3, #64	; 0x40
 800c054:	6878      	ldr	r0, [r7, #4]
 800c056:	f005 fd21 	bl	8011a9c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c05a:	2300      	movs	r3, #0
}
 800c05c:	4618      	mov	r0, r3
 800c05e:	3710      	adds	r7, #16
 800c060:	46bd      	mov	sp, r7
 800c062:	bd80      	pop	{r7, pc}
 800c064:	20000114 	.word	0x20000114

0800c068 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b086      	sub	sp, #24
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	60f8      	str	r0, [r7, #12]
 800c070:	60b9      	str	r1, [r7, #8]
 800c072:	4613      	mov	r3, r2
 800c074:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d101      	bne.n	800c080 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c07c:	2303      	movs	r3, #3
 800c07e:	e01f      	b.n	800c0c0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	2200      	movs	r2, #0
 800c084:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	2200      	movs	r2, #0
 800c08c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	2200      	movs	r2, #0
 800c094:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c098:	68bb      	ldr	r3, [r7, #8]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d003      	beq.n	800c0a6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	68ba      	ldr	r2, [r7, #8]
 800c0a2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	2201      	movs	r2, #1
 800c0aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	79fa      	ldrb	r2, [r7, #7]
 800c0b2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c0b4:	68f8      	ldr	r0, [r7, #12]
 800c0b6:	f005 fb9b 	bl	80117f0 <USBD_LL_Init>
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c0be:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	3718      	adds	r7, #24
 800c0c4:	46bd      	mov	sp, r7
 800c0c6:	bd80      	pop	{r7, pc}

0800c0c8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b084      	sub	sp, #16
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
 800c0d0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c0d2:	2300      	movs	r3, #0
 800c0d4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c0d6:	683b      	ldr	r3, [r7, #0]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d101      	bne.n	800c0e0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c0dc:	2303      	movs	r3, #3
 800c0de:	e025      	b.n	800c12c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	683a      	ldr	r2, [r7, #0]
 800c0e4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	32ae      	adds	r2, #174	; 0xae
 800c0f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d00f      	beq.n	800c11c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	32ae      	adds	r2, #174	; 0xae
 800c106:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c10a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c10c:	f107 020e 	add.w	r2, r7, #14
 800c110:	4610      	mov	r0, r2
 800c112:	4798      	blx	r3
 800c114:	4602      	mov	r2, r0
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800c122:	1c5a      	adds	r2, r3, #1
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800c12a:	2300      	movs	r3, #0
}
 800c12c:	4618      	mov	r0, r3
 800c12e:	3710      	adds	r7, #16
 800c130:	46bd      	mov	sp, r7
 800c132:	bd80      	pop	{r7, pc}

0800c134 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b082      	sub	sp, #8
 800c138:	af00      	add	r7, sp, #0
 800c13a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c13c:	6878      	ldr	r0, [r7, #4]
 800c13e:	f005 fba3 	bl	8011888 <USBD_LL_Start>
 800c142:	4603      	mov	r3, r0
}
 800c144:	4618      	mov	r0, r3
 800c146:	3708      	adds	r7, #8
 800c148:	46bd      	mov	sp, r7
 800c14a:	bd80      	pop	{r7, pc}

0800c14c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800c14c:	b480      	push	{r7}
 800c14e:	b083      	sub	sp, #12
 800c150:	af00      	add	r7, sp, #0
 800c152:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c154:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800c156:	4618      	mov	r0, r3
 800c158:	370c      	adds	r7, #12
 800c15a:	46bd      	mov	sp, r7
 800c15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c160:	4770      	bx	lr

0800c162 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c162:	b580      	push	{r7, lr}
 800c164:	b084      	sub	sp, #16
 800c166:	af00      	add	r7, sp, #0
 800c168:	6078      	str	r0, [r7, #4]
 800c16a:	460b      	mov	r3, r1
 800c16c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c16e:	2300      	movs	r3, #0
 800c170:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d009      	beq.n	800c190 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	78fa      	ldrb	r2, [r7, #3]
 800c186:	4611      	mov	r1, r2
 800c188:	6878      	ldr	r0, [r7, #4]
 800c18a:	4798      	blx	r3
 800c18c:	4603      	mov	r3, r0
 800c18e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c190:	7bfb      	ldrb	r3, [r7, #15]
}
 800c192:	4618      	mov	r0, r3
 800c194:	3710      	adds	r7, #16
 800c196:	46bd      	mov	sp, r7
 800c198:	bd80      	pop	{r7, pc}

0800c19a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c19a:	b580      	push	{r7, lr}
 800c19c:	b084      	sub	sp, #16
 800c19e:	af00      	add	r7, sp, #0
 800c1a0:	6078      	str	r0, [r7, #4]
 800c1a2:	460b      	mov	r3, r1
 800c1a4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c1a6:	2300      	movs	r3, #0
 800c1a8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c1b0:	685b      	ldr	r3, [r3, #4]
 800c1b2:	78fa      	ldrb	r2, [r7, #3]
 800c1b4:	4611      	mov	r1, r2
 800c1b6:	6878      	ldr	r0, [r7, #4]
 800c1b8:	4798      	blx	r3
 800c1ba:	4603      	mov	r3, r0
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d001      	beq.n	800c1c4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800c1c0:	2303      	movs	r3, #3
 800c1c2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c1c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1c6:	4618      	mov	r0, r3
 800c1c8:	3710      	adds	r7, #16
 800c1ca:	46bd      	mov	sp, r7
 800c1cc:	bd80      	pop	{r7, pc}

0800c1ce <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c1ce:	b580      	push	{r7, lr}
 800c1d0:	b084      	sub	sp, #16
 800c1d2:	af00      	add	r7, sp, #0
 800c1d4:	6078      	str	r0, [r7, #4]
 800c1d6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c1de:	6839      	ldr	r1, [r7, #0]
 800c1e0:	4618      	mov	r0, r3
 800c1e2:	f001 f932 	bl	800d44a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	2201      	movs	r2, #1
 800c1ea:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800c1f4:	461a      	mov	r2, r3
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c202:	f003 031f 	and.w	r3, r3, #31
 800c206:	2b02      	cmp	r3, #2
 800c208:	d01a      	beq.n	800c240 <USBD_LL_SetupStage+0x72>
 800c20a:	2b02      	cmp	r3, #2
 800c20c:	d822      	bhi.n	800c254 <USBD_LL_SetupStage+0x86>
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d002      	beq.n	800c218 <USBD_LL_SetupStage+0x4a>
 800c212:	2b01      	cmp	r3, #1
 800c214:	d00a      	beq.n	800c22c <USBD_LL_SetupStage+0x5e>
 800c216:	e01d      	b.n	800c254 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c21e:	4619      	mov	r1, r3
 800c220:	6878      	ldr	r0, [r7, #4]
 800c222:	f000 fb5f 	bl	800c8e4 <USBD_StdDevReq>
 800c226:	4603      	mov	r3, r0
 800c228:	73fb      	strb	r3, [r7, #15]
      break;
 800c22a:	e020      	b.n	800c26e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c232:	4619      	mov	r1, r3
 800c234:	6878      	ldr	r0, [r7, #4]
 800c236:	f000 fbc7 	bl	800c9c8 <USBD_StdItfReq>
 800c23a:	4603      	mov	r3, r0
 800c23c:	73fb      	strb	r3, [r7, #15]
      break;
 800c23e:	e016      	b.n	800c26e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c246:	4619      	mov	r1, r3
 800c248:	6878      	ldr	r0, [r7, #4]
 800c24a:	f000 fc29 	bl	800caa0 <USBD_StdEPReq>
 800c24e:	4603      	mov	r3, r0
 800c250:	73fb      	strb	r3, [r7, #15]
      break;
 800c252:	e00c      	b.n	800c26e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c25a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c25e:	b2db      	uxtb	r3, r3
 800c260:	4619      	mov	r1, r3
 800c262:	6878      	ldr	r0, [r7, #4]
 800c264:	f005 fb70 	bl	8011948 <USBD_LL_StallEP>
 800c268:	4603      	mov	r3, r0
 800c26a:	73fb      	strb	r3, [r7, #15]
      break;
 800c26c:	bf00      	nop
  }

  return ret;
 800c26e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c270:	4618      	mov	r0, r3
 800c272:	3710      	adds	r7, #16
 800c274:	46bd      	mov	sp, r7
 800c276:	bd80      	pop	{r7, pc}

0800c278 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c278:	b580      	push	{r7, lr}
 800c27a:	b086      	sub	sp, #24
 800c27c:	af00      	add	r7, sp, #0
 800c27e:	60f8      	str	r0, [r7, #12]
 800c280:	460b      	mov	r3, r1
 800c282:	607a      	str	r2, [r7, #4]
 800c284:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800c286:	2300      	movs	r3, #0
 800c288:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800c28a:	7afb      	ldrb	r3, [r7, #11]
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d16e      	bne.n	800c36e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800c296:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c29e:	2b03      	cmp	r3, #3
 800c2a0:	f040 8098 	bne.w	800c3d4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800c2a4:	693b      	ldr	r3, [r7, #16]
 800c2a6:	689a      	ldr	r2, [r3, #8]
 800c2a8:	693b      	ldr	r3, [r7, #16]
 800c2aa:	68db      	ldr	r3, [r3, #12]
 800c2ac:	429a      	cmp	r2, r3
 800c2ae:	d913      	bls.n	800c2d8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800c2b0:	693b      	ldr	r3, [r7, #16]
 800c2b2:	689a      	ldr	r2, [r3, #8]
 800c2b4:	693b      	ldr	r3, [r7, #16]
 800c2b6:	68db      	ldr	r3, [r3, #12]
 800c2b8:	1ad2      	subs	r2, r2, r3
 800c2ba:	693b      	ldr	r3, [r7, #16]
 800c2bc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c2be:	693b      	ldr	r3, [r7, #16]
 800c2c0:	68da      	ldr	r2, [r3, #12]
 800c2c2:	693b      	ldr	r3, [r7, #16]
 800c2c4:	689b      	ldr	r3, [r3, #8]
 800c2c6:	4293      	cmp	r3, r2
 800c2c8:	bf28      	it	cs
 800c2ca:	4613      	movcs	r3, r2
 800c2cc:	461a      	mov	r2, r3
 800c2ce:	6879      	ldr	r1, [r7, #4]
 800c2d0:	68f8      	ldr	r0, [r7, #12]
 800c2d2:	f001 f9ae 	bl	800d632 <USBD_CtlContinueRx>
 800c2d6:	e07d      	b.n	800c3d4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c2de:	f003 031f 	and.w	r3, r3, #31
 800c2e2:	2b02      	cmp	r3, #2
 800c2e4:	d014      	beq.n	800c310 <USBD_LL_DataOutStage+0x98>
 800c2e6:	2b02      	cmp	r3, #2
 800c2e8:	d81d      	bhi.n	800c326 <USBD_LL_DataOutStage+0xae>
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d002      	beq.n	800c2f4 <USBD_LL_DataOutStage+0x7c>
 800c2ee:	2b01      	cmp	r3, #1
 800c2f0:	d003      	beq.n	800c2fa <USBD_LL_DataOutStage+0x82>
 800c2f2:	e018      	b.n	800c326 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800c2f4:	2300      	movs	r3, #0
 800c2f6:	75bb      	strb	r3, [r7, #22]
            break;
 800c2f8:	e018      	b.n	800c32c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800c300:	b2db      	uxtb	r3, r3
 800c302:	4619      	mov	r1, r3
 800c304:	68f8      	ldr	r0, [r7, #12]
 800c306:	f000 fa5e 	bl	800c7c6 <USBD_CoreFindIF>
 800c30a:	4603      	mov	r3, r0
 800c30c:	75bb      	strb	r3, [r7, #22]
            break;
 800c30e:	e00d      	b.n	800c32c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800c316:	b2db      	uxtb	r3, r3
 800c318:	4619      	mov	r1, r3
 800c31a:	68f8      	ldr	r0, [r7, #12]
 800c31c:	f000 fa60 	bl	800c7e0 <USBD_CoreFindEP>
 800c320:	4603      	mov	r3, r0
 800c322:	75bb      	strb	r3, [r7, #22]
            break;
 800c324:	e002      	b.n	800c32c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800c326:	2300      	movs	r3, #0
 800c328:	75bb      	strb	r3, [r7, #22]
            break;
 800c32a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800c32c:	7dbb      	ldrb	r3, [r7, #22]
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d119      	bne.n	800c366 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c338:	b2db      	uxtb	r3, r3
 800c33a:	2b03      	cmp	r3, #3
 800c33c:	d113      	bne.n	800c366 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800c33e:	7dba      	ldrb	r2, [r7, #22]
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	32ae      	adds	r2, #174	; 0xae
 800c344:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c348:	691b      	ldr	r3, [r3, #16]
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d00b      	beq.n	800c366 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800c34e:	7dba      	ldrb	r2, [r7, #22]
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800c356:	7dba      	ldrb	r2, [r7, #22]
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	32ae      	adds	r2, #174	; 0xae
 800c35c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c360:	691b      	ldr	r3, [r3, #16]
 800c362:	68f8      	ldr	r0, [r7, #12]
 800c364:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c366:	68f8      	ldr	r0, [r7, #12]
 800c368:	f001 f974 	bl	800d654 <USBD_CtlSendStatus>
 800c36c:	e032      	b.n	800c3d4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800c36e:	7afb      	ldrb	r3, [r7, #11]
 800c370:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c374:	b2db      	uxtb	r3, r3
 800c376:	4619      	mov	r1, r3
 800c378:	68f8      	ldr	r0, [r7, #12]
 800c37a:	f000 fa31 	bl	800c7e0 <USBD_CoreFindEP>
 800c37e:	4603      	mov	r3, r0
 800c380:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c382:	7dbb      	ldrb	r3, [r7, #22]
 800c384:	2bff      	cmp	r3, #255	; 0xff
 800c386:	d025      	beq.n	800c3d4 <USBD_LL_DataOutStage+0x15c>
 800c388:	7dbb      	ldrb	r3, [r7, #22]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d122      	bne.n	800c3d4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c394:	b2db      	uxtb	r3, r3
 800c396:	2b03      	cmp	r3, #3
 800c398:	d117      	bne.n	800c3ca <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800c39a:	7dba      	ldrb	r2, [r7, #22]
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	32ae      	adds	r2, #174	; 0xae
 800c3a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3a4:	699b      	ldr	r3, [r3, #24]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d00f      	beq.n	800c3ca <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800c3aa:	7dba      	ldrb	r2, [r7, #22]
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800c3b2:	7dba      	ldrb	r2, [r7, #22]
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	32ae      	adds	r2, #174	; 0xae
 800c3b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3bc:	699b      	ldr	r3, [r3, #24]
 800c3be:	7afa      	ldrb	r2, [r7, #11]
 800c3c0:	4611      	mov	r1, r2
 800c3c2:	68f8      	ldr	r0, [r7, #12]
 800c3c4:	4798      	blx	r3
 800c3c6:	4603      	mov	r3, r0
 800c3c8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800c3ca:	7dfb      	ldrb	r3, [r7, #23]
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d001      	beq.n	800c3d4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800c3d0:	7dfb      	ldrb	r3, [r7, #23]
 800c3d2:	e000      	b.n	800c3d6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800c3d4:	2300      	movs	r3, #0
}
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	3718      	adds	r7, #24
 800c3da:	46bd      	mov	sp, r7
 800c3dc:	bd80      	pop	{r7, pc}

0800c3de <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c3de:	b580      	push	{r7, lr}
 800c3e0:	b086      	sub	sp, #24
 800c3e2:	af00      	add	r7, sp, #0
 800c3e4:	60f8      	str	r0, [r7, #12]
 800c3e6:	460b      	mov	r3, r1
 800c3e8:	607a      	str	r2, [r7, #4]
 800c3ea:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800c3ec:	7afb      	ldrb	r3, [r7, #11]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d16f      	bne.n	800c4d2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	3314      	adds	r3, #20
 800c3f6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c3fe:	2b02      	cmp	r3, #2
 800c400:	d15a      	bne.n	800c4b8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800c402:	693b      	ldr	r3, [r7, #16]
 800c404:	689a      	ldr	r2, [r3, #8]
 800c406:	693b      	ldr	r3, [r7, #16]
 800c408:	68db      	ldr	r3, [r3, #12]
 800c40a:	429a      	cmp	r2, r3
 800c40c:	d914      	bls.n	800c438 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c40e:	693b      	ldr	r3, [r7, #16]
 800c410:	689a      	ldr	r2, [r3, #8]
 800c412:	693b      	ldr	r3, [r7, #16]
 800c414:	68db      	ldr	r3, [r3, #12]
 800c416:	1ad2      	subs	r2, r2, r3
 800c418:	693b      	ldr	r3, [r7, #16]
 800c41a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c41c:	693b      	ldr	r3, [r7, #16]
 800c41e:	689b      	ldr	r3, [r3, #8]
 800c420:	461a      	mov	r2, r3
 800c422:	6879      	ldr	r1, [r7, #4]
 800c424:	68f8      	ldr	r0, [r7, #12]
 800c426:	f001 f8d6 	bl	800d5d6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c42a:	2300      	movs	r3, #0
 800c42c:	2200      	movs	r2, #0
 800c42e:	2100      	movs	r1, #0
 800c430:	68f8      	ldr	r0, [r7, #12]
 800c432:	f005 fb33 	bl	8011a9c <USBD_LL_PrepareReceive>
 800c436:	e03f      	b.n	800c4b8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c438:	693b      	ldr	r3, [r7, #16]
 800c43a:	68da      	ldr	r2, [r3, #12]
 800c43c:	693b      	ldr	r3, [r7, #16]
 800c43e:	689b      	ldr	r3, [r3, #8]
 800c440:	429a      	cmp	r2, r3
 800c442:	d11c      	bne.n	800c47e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800c444:	693b      	ldr	r3, [r7, #16]
 800c446:	685a      	ldr	r2, [r3, #4]
 800c448:	693b      	ldr	r3, [r7, #16]
 800c44a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c44c:	429a      	cmp	r2, r3
 800c44e:	d316      	bcc.n	800c47e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800c450:	693b      	ldr	r3, [r7, #16]
 800c452:	685a      	ldr	r2, [r3, #4]
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c45a:	429a      	cmp	r2, r3
 800c45c:	d20f      	bcs.n	800c47e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c45e:	2200      	movs	r2, #0
 800c460:	2100      	movs	r1, #0
 800c462:	68f8      	ldr	r0, [r7, #12]
 800c464:	f001 f8b7 	bl	800d5d6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	2200      	movs	r2, #0
 800c46c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c470:	2300      	movs	r3, #0
 800c472:	2200      	movs	r2, #0
 800c474:	2100      	movs	r1, #0
 800c476:	68f8      	ldr	r0, [r7, #12]
 800c478:	f005 fb10 	bl	8011a9c <USBD_LL_PrepareReceive>
 800c47c:	e01c      	b.n	800c4b8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c484:	b2db      	uxtb	r3, r3
 800c486:	2b03      	cmp	r3, #3
 800c488:	d10f      	bne.n	800c4aa <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c490:	68db      	ldr	r3, [r3, #12]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d009      	beq.n	800c4aa <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	2200      	movs	r2, #0
 800c49a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c4a4:	68db      	ldr	r3, [r3, #12]
 800c4a6:	68f8      	ldr	r0, [r7, #12]
 800c4a8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c4aa:	2180      	movs	r1, #128	; 0x80
 800c4ac:	68f8      	ldr	r0, [r7, #12]
 800c4ae:	f005 fa4b 	bl	8011948 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c4b2:	68f8      	ldr	r0, [r7, #12]
 800c4b4:	f001 f8e1 	bl	800d67a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d03a      	beq.n	800c538 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800c4c2:	68f8      	ldr	r0, [r7, #12]
 800c4c4:	f7ff fe42 	bl	800c14c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	2200      	movs	r2, #0
 800c4cc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800c4d0:	e032      	b.n	800c538 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800c4d2:	7afb      	ldrb	r3, [r7, #11]
 800c4d4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c4d8:	b2db      	uxtb	r3, r3
 800c4da:	4619      	mov	r1, r3
 800c4dc:	68f8      	ldr	r0, [r7, #12]
 800c4de:	f000 f97f 	bl	800c7e0 <USBD_CoreFindEP>
 800c4e2:	4603      	mov	r3, r0
 800c4e4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c4e6:	7dfb      	ldrb	r3, [r7, #23]
 800c4e8:	2bff      	cmp	r3, #255	; 0xff
 800c4ea:	d025      	beq.n	800c538 <USBD_LL_DataInStage+0x15a>
 800c4ec:	7dfb      	ldrb	r3, [r7, #23]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d122      	bne.n	800c538 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c4f8:	b2db      	uxtb	r3, r3
 800c4fa:	2b03      	cmp	r3, #3
 800c4fc:	d11c      	bne.n	800c538 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800c4fe:	7dfa      	ldrb	r2, [r7, #23]
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	32ae      	adds	r2, #174	; 0xae
 800c504:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c508:	695b      	ldr	r3, [r3, #20]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d014      	beq.n	800c538 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800c50e:	7dfa      	ldrb	r2, [r7, #23]
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800c516:	7dfa      	ldrb	r2, [r7, #23]
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	32ae      	adds	r2, #174	; 0xae
 800c51c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c520:	695b      	ldr	r3, [r3, #20]
 800c522:	7afa      	ldrb	r2, [r7, #11]
 800c524:	4611      	mov	r1, r2
 800c526:	68f8      	ldr	r0, [r7, #12]
 800c528:	4798      	blx	r3
 800c52a:	4603      	mov	r3, r0
 800c52c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800c52e:	7dbb      	ldrb	r3, [r7, #22]
 800c530:	2b00      	cmp	r3, #0
 800c532:	d001      	beq.n	800c538 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800c534:	7dbb      	ldrb	r3, [r7, #22]
 800c536:	e000      	b.n	800c53a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800c538:	2300      	movs	r3, #0
}
 800c53a:	4618      	mov	r0, r3
 800c53c:	3718      	adds	r7, #24
 800c53e:	46bd      	mov	sp, r7
 800c540:	bd80      	pop	{r7, pc}

0800c542 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c542:	b580      	push	{r7, lr}
 800c544:	b084      	sub	sp, #16
 800c546:	af00      	add	r7, sp, #0
 800c548:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800c54a:	2300      	movs	r3, #0
 800c54c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	2201      	movs	r2, #1
 800c552:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	2200      	movs	r2, #0
 800c55a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	2200      	movs	r2, #0
 800c562:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	2200      	movs	r2, #0
 800c568:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	2200      	movs	r2, #0
 800c570:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d014      	beq.n	800c5a8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c584:	685b      	ldr	r3, [r3, #4]
 800c586:	2b00      	cmp	r3, #0
 800c588:	d00e      	beq.n	800c5a8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c590:	685b      	ldr	r3, [r3, #4]
 800c592:	687a      	ldr	r2, [r7, #4]
 800c594:	6852      	ldr	r2, [r2, #4]
 800c596:	b2d2      	uxtb	r2, r2
 800c598:	4611      	mov	r1, r2
 800c59a:	6878      	ldr	r0, [r7, #4]
 800c59c:	4798      	blx	r3
 800c59e:	4603      	mov	r3, r0
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d001      	beq.n	800c5a8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800c5a4:	2303      	movs	r3, #3
 800c5a6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c5a8:	2340      	movs	r3, #64	; 0x40
 800c5aa:	2200      	movs	r2, #0
 800c5ac:	2100      	movs	r1, #0
 800c5ae:	6878      	ldr	r0, [r7, #4]
 800c5b0:	f005 f985 	bl	80118be <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	2201      	movs	r2, #1
 800c5b8:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	2240      	movs	r2, #64	; 0x40
 800c5c0:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c5c4:	2340      	movs	r3, #64	; 0x40
 800c5c6:	2200      	movs	r2, #0
 800c5c8:	2180      	movs	r1, #128	; 0x80
 800c5ca:	6878      	ldr	r0, [r7, #4]
 800c5cc:	f005 f977 	bl	80118be <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	2201      	movs	r2, #1
 800c5d4:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	2240      	movs	r2, #64	; 0x40
 800c5da:	621a      	str	r2, [r3, #32]

  return ret;
 800c5dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5de:	4618      	mov	r0, r3
 800c5e0:	3710      	adds	r7, #16
 800c5e2:	46bd      	mov	sp, r7
 800c5e4:	bd80      	pop	{r7, pc}

0800c5e6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c5e6:	b480      	push	{r7}
 800c5e8:	b083      	sub	sp, #12
 800c5ea:	af00      	add	r7, sp, #0
 800c5ec:	6078      	str	r0, [r7, #4]
 800c5ee:	460b      	mov	r3, r1
 800c5f0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	78fa      	ldrb	r2, [r7, #3]
 800c5f6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c5f8:	2300      	movs	r3, #0
}
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	370c      	adds	r7, #12
 800c5fe:	46bd      	mov	sp, r7
 800c600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c604:	4770      	bx	lr

0800c606 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c606:	b480      	push	{r7}
 800c608:	b083      	sub	sp, #12
 800c60a:	af00      	add	r7, sp, #0
 800c60c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c614:	b2da      	uxtb	r2, r3
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	2204      	movs	r2, #4
 800c620:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800c624:	2300      	movs	r3, #0
}
 800c626:	4618      	mov	r0, r3
 800c628:	370c      	adds	r7, #12
 800c62a:	46bd      	mov	sp, r7
 800c62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c630:	4770      	bx	lr

0800c632 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c632:	b480      	push	{r7}
 800c634:	b083      	sub	sp, #12
 800c636:	af00      	add	r7, sp, #0
 800c638:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c640:	b2db      	uxtb	r3, r3
 800c642:	2b04      	cmp	r3, #4
 800c644:	d106      	bne.n	800c654 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800c64c:	b2da      	uxtb	r2, r3
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800c654:	2300      	movs	r3, #0
}
 800c656:	4618      	mov	r0, r3
 800c658:	370c      	adds	r7, #12
 800c65a:	46bd      	mov	sp, r7
 800c65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c660:	4770      	bx	lr

0800c662 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c662:	b580      	push	{r7, lr}
 800c664:	b082      	sub	sp, #8
 800c666:	af00      	add	r7, sp, #0
 800c668:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c670:	b2db      	uxtb	r3, r3
 800c672:	2b03      	cmp	r3, #3
 800c674:	d110      	bne.n	800c698 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d00b      	beq.n	800c698 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c686:	69db      	ldr	r3, [r3, #28]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d005      	beq.n	800c698 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c692:	69db      	ldr	r3, [r3, #28]
 800c694:	6878      	ldr	r0, [r7, #4]
 800c696:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800c698:	2300      	movs	r3, #0
}
 800c69a:	4618      	mov	r0, r3
 800c69c:	3708      	adds	r7, #8
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	bd80      	pop	{r7, pc}

0800c6a2 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c6a2:	b580      	push	{r7, lr}
 800c6a4:	b082      	sub	sp, #8
 800c6a6:	af00      	add	r7, sp, #0
 800c6a8:	6078      	str	r0, [r7, #4]
 800c6aa:	460b      	mov	r3, r1
 800c6ac:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	32ae      	adds	r2, #174	; 0xae
 800c6b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d101      	bne.n	800c6c4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800c6c0:	2303      	movs	r3, #3
 800c6c2:	e01c      	b.n	800c6fe <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c6ca:	b2db      	uxtb	r3, r3
 800c6cc:	2b03      	cmp	r3, #3
 800c6ce:	d115      	bne.n	800c6fc <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	32ae      	adds	r2, #174	; 0xae
 800c6da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c6de:	6a1b      	ldr	r3, [r3, #32]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d00b      	beq.n	800c6fc <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	32ae      	adds	r2, #174	; 0xae
 800c6ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c6f2:	6a1b      	ldr	r3, [r3, #32]
 800c6f4:	78fa      	ldrb	r2, [r7, #3]
 800c6f6:	4611      	mov	r1, r2
 800c6f8:	6878      	ldr	r0, [r7, #4]
 800c6fa:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c6fc:	2300      	movs	r3, #0
}
 800c6fe:	4618      	mov	r0, r3
 800c700:	3708      	adds	r7, #8
 800c702:	46bd      	mov	sp, r7
 800c704:	bd80      	pop	{r7, pc}

0800c706 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c706:	b580      	push	{r7, lr}
 800c708:	b082      	sub	sp, #8
 800c70a:	af00      	add	r7, sp, #0
 800c70c:	6078      	str	r0, [r7, #4]
 800c70e:	460b      	mov	r3, r1
 800c710:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	32ae      	adds	r2, #174	; 0xae
 800c71c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c720:	2b00      	cmp	r3, #0
 800c722:	d101      	bne.n	800c728 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800c724:	2303      	movs	r3, #3
 800c726:	e01c      	b.n	800c762 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c72e:	b2db      	uxtb	r3, r3
 800c730:	2b03      	cmp	r3, #3
 800c732:	d115      	bne.n	800c760 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	32ae      	adds	r2, #174	; 0xae
 800c73e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c744:	2b00      	cmp	r3, #0
 800c746:	d00b      	beq.n	800c760 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	32ae      	adds	r2, #174	; 0xae
 800c752:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c758:	78fa      	ldrb	r2, [r7, #3]
 800c75a:	4611      	mov	r1, r2
 800c75c:	6878      	ldr	r0, [r7, #4]
 800c75e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c760:	2300      	movs	r3, #0
}
 800c762:	4618      	mov	r0, r3
 800c764:	3708      	adds	r7, #8
 800c766:	46bd      	mov	sp, r7
 800c768:	bd80      	pop	{r7, pc}

0800c76a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c76a:	b480      	push	{r7}
 800c76c:	b083      	sub	sp, #12
 800c76e:	af00      	add	r7, sp, #0
 800c770:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c772:	2300      	movs	r3, #0
}
 800c774:	4618      	mov	r0, r3
 800c776:	370c      	adds	r7, #12
 800c778:	46bd      	mov	sp, r7
 800c77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c77e:	4770      	bx	lr

0800c780 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c780:	b580      	push	{r7, lr}
 800c782:	b084      	sub	sp, #16
 800c784:	af00      	add	r7, sp, #0
 800c786:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800c788:	2300      	movs	r3, #0
 800c78a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	2201      	movs	r2, #1
 800c790:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d00e      	beq.n	800c7bc <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c7a4:	685b      	ldr	r3, [r3, #4]
 800c7a6:	687a      	ldr	r2, [r7, #4]
 800c7a8:	6852      	ldr	r2, [r2, #4]
 800c7aa:	b2d2      	uxtb	r2, r2
 800c7ac:	4611      	mov	r1, r2
 800c7ae:	6878      	ldr	r0, [r7, #4]
 800c7b0:	4798      	blx	r3
 800c7b2:	4603      	mov	r3, r0
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d001      	beq.n	800c7bc <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800c7b8:	2303      	movs	r3, #3
 800c7ba:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c7bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7be:	4618      	mov	r0, r3
 800c7c0:	3710      	adds	r7, #16
 800c7c2:	46bd      	mov	sp, r7
 800c7c4:	bd80      	pop	{r7, pc}

0800c7c6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c7c6:	b480      	push	{r7}
 800c7c8:	b083      	sub	sp, #12
 800c7ca:	af00      	add	r7, sp, #0
 800c7cc:	6078      	str	r0, [r7, #4]
 800c7ce:	460b      	mov	r3, r1
 800c7d0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c7d2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c7d4:	4618      	mov	r0, r3
 800c7d6:	370c      	adds	r7, #12
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7de:	4770      	bx	lr

0800c7e0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c7e0:	b480      	push	{r7}
 800c7e2:	b083      	sub	sp, #12
 800c7e4:	af00      	add	r7, sp, #0
 800c7e6:	6078      	str	r0, [r7, #4]
 800c7e8:	460b      	mov	r3, r1
 800c7ea:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c7ec:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c7ee:	4618      	mov	r0, r3
 800c7f0:	370c      	adds	r7, #12
 800c7f2:	46bd      	mov	sp, r7
 800c7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f8:	4770      	bx	lr

0800c7fa <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800c7fa:	b580      	push	{r7, lr}
 800c7fc:	b086      	sub	sp, #24
 800c7fe:	af00      	add	r7, sp, #0
 800c800:	6078      	str	r0, [r7, #4]
 800c802:	460b      	mov	r3, r1
 800c804:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800c80e:	2300      	movs	r3, #0
 800c810:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	885b      	ldrh	r3, [r3, #2]
 800c816:	b29a      	uxth	r2, r3
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	781b      	ldrb	r3, [r3, #0]
 800c81c:	b29b      	uxth	r3, r3
 800c81e:	429a      	cmp	r2, r3
 800c820:	d920      	bls.n	800c864 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	781b      	ldrb	r3, [r3, #0]
 800c826:	b29b      	uxth	r3, r3
 800c828:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800c82a:	e013      	b.n	800c854 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800c82c:	f107 030a 	add.w	r3, r7, #10
 800c830:	4619      	mov	r1, r3
 800c832:	6978      	ldr	r0, [r7, #20]
 800c834:	f000 f81b 	bl	800c86e <USBD_GetNextDesc>
 800c838:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c83a:	697b      	ldr	r3, [r7, #20]
 800c83c:	785b      	ldrb	r3, [r3, #1]
 800c83e:	2b05      	cmp	r3, #5
 800c840:	d108      	bne.n	800c854 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800c842:	697b      	ldr	r3, [r7, #20]
 800c844:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800c846:	693b      	ldr	r3, [r7, #16]
 800c848:	789b      	ldrb	r3, [r3, #2]
 800c84a:	78fa      	ldrb	r2, [r7, #3]
 800c84c:	429a      	cmp	r2, r3
 800c84e:	d008      	beq.n	800c862 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800c850:	2300      	movs	r3, #0
 800c852:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	885b      	ldrh	r3, [r3, #2]
 800c858:	b29a      	uxth	r2, r3
 800c85a:	897b      	ldrh	r3, [r7, #10]
 800c85c:	429a      	cmp	r2, r3
 800c85e:	d8e5      	bhi.n	800c82c <USBD_GetEpDesc+0x32>
 800c860:	e000      	b.n	800c864 <USBD_GetEpDesc+0x6a>
          break;
 800c862:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800c864:	693b      	ldr	r3, [r7, #16]
}
 800c866:	4618      	mov	r0, r3
 800c868:	3718      	adds	r7, #24
 800c86a:	46bd      	mov	sp, r7
 800c86c:	bd80      	pop	{r7, pc}

0800c86e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c86e:	b480      	push	{r7}
 800c870:	b085      	sub	sp, #20
 800c872:	af00      	add	r7, sp, #0
 800c874:	6078      	str	r0, [r7, #4]
 800c876:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800c87c:	683b      	ldr	r3, [r7, #0]
 800c87e:	881a      	ldrh	r2, [r3, #0]
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	781b      	ldrb	r3, [r3, #0]
 800c884:	b29b      	uxth	r3, r3
 800c886:	4413      	add	r3, r2
 800c888:	b29a      	uxth	r2, r3
 800c88a:	683b      	ldr	r3, [r7, #0]
 800c88c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	781b      	ldrb	r3, [r3, #0]
 800c892:	461a      	mov	r2, r3
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	4413      	add	r3, r2
 800c898:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c89a:	68fb      	ldr	r3, [r7, #12]
}
 800c89c:	4618      	mov	r0, r3
 800c89e:	3714      	adds	r7, #20
 800c8a0:	46bd      	mov	sp, r7
 800c8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a6:	4770      	bx	lr

0800c8a8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c8a8:	b480      	push	{r7}
 800c8aa:	b087      	sub	sp, #28
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c8b4:	697b      	ldr	r3, [r7, #20]
 800c8b6:	781b      	ldrb	r3, [r3, #0]
 800c8b8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c8ba:	697b      	ldr	r3, [r7, #20]
 800c8bc:	3301      	adds	r3, #1
 800c8be:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c8c0:	697b      	ldr	r3, [r7, #20]
 800c8c2:	781b      	ldrb	r3, [r3, #0]
 800c8c4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c8c6:	8a3b      	ldrh	r3, [r7, #16]
 800c8c8:	021b      	lsls	r3, r3, #8
 800c8ca:	b21a      	sxth	r2, r3
 800c8cc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c8d0:	4313      	orrs	r3, r2
 800c8d2:	b21b      	sxth	r3, r3
 800c8d4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c8d6:	89fb      	ldrh	r3, [r7, #14]
}
 800c8d8:	4618      	mov	r0, r3
 800c8da:	371c      	adds	r7, #28
 800c8dc:	46bd      	mov	sp, r7
 800c8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e2:	4770      	bx	lr

0800c8e4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c8e4:	b580      	push	{r7, lr}
 800c8e6:	b084      	sub	sp, #16
 800c8e8:	af00      	add	r7, sp, #0
 800c8ea:	6078      	str	r0, [r7, #4]
 800c8ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c8f2:	683b      	ldr	r3, [r7, #0]
 800c8f4:	781b      	ldrb	r3, [r3, #0]
 800c8f6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c8fa:	2b40      	cmp	r3, #64	; 0x40
 800c8fc:	d005      	beq.n	800c90a <USBD_StdDevReq+0x26>
 800c8fe:	2b40      	cmp	r3, #64	; 0x40
 800c900:	d857      	bhi.n	800c9b2 <USBD_StdDevReq+0xce>
 800c902:	2b00      	cmp	r3, #0
 800c904:	d00f      	beq.n	800c926 <USBD_StdDevReq+0x42>
 800c906:	2b20      	cmp	r3, #32
 800c908:	d153      	bne.n	800c9b2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	32ae      	adds	r2, #174	; 0xae
 800c914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c918:	689b      	ldr	r3, [r3, #8]
 800c91a:	6839      	ldr	r1, [r7, #0]
 800c91c:	6878      	ldr	r0, [r7, #4]
 800c91e:	4798      	blx	r3
 800c920:	4603      	mov	r3, r0
 800c922:	73fb      	strb	r3, [r7, #15]
      break;
 800c924:	e04a      	b.n	800c9bc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c926:	683b      	ldr	r3, [r7, #0]
 800c928:	785b      	ldrb	r3, [r3, #1]
 800c92a:	2b09      	cmp	r3, #9
 800c92c:	d83b      	bhi.n	800c9a6 <USBD_StdDevReq+0xc2>
 800c92e:	a201      	add	r2, pc, #4	; (adr r2, 800c934 <USBD_StdDevReq+0x50>)
 800c930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c934:	0800c989 	.word	0x0800c989
 800c938:	0800c99d 	.word	0x0800c99d
 800c93c:	0800c9a7 	.word	0x0800c9a7
 800c940:	0800c993 	.word	0x0800c993
 800c944:	0800c9a7 	.word	0x0800c9a7
 800c948:	0800c967 	.word	0x0800c967
 800c94c:	0800c95d 	.word	0x0800c95d
 800c950:	0800c9a7 	.word	0x0800c9a7
 800c954:	0800c97f 	.word	0x0800c97f
 800c958:	0800c971 	.word	0x0800c971
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c95c:	6839      	ldr	r1, [r7, #0]
 800c95e:	6878      	ldr	r0, [r7, #4]
 800c960:	f000 fa3c 	bl	800cddc <USBD_GetDescriptor>
          break;
 800c964:	e024      	b.n	800c9b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c966:	6839      	ldr	r1, [r7, #0]
 800c968:	6878      	ldr	r0, [r7, #4]
 800c96a:	f000 fbcb 	bl	800d104 <USBD_SetAddress>
          break;
 800c96e:	e01f      	b.n	800c9b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c970:	6839      	ldr	r1, [r7, #0]
 800c972:	6878      	ldr	r0, [r7, #4]
 800c974:	f000 fc0a 	bl	800d18c <USBD_SetConfig>
 800c978:	4603      	mov	r3, r0
 800c97a:	73fb      	strb	r3, [r7, #15]
          break;
 800c97c:	e018      	b.n	800c9b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c97e:	6839      	ldr	r1, [r7, #0]
 800c980:	6878      	ldr	r0, [r7, #4]
 800c982:	f000 fcad 	bl	800d2e0 <USBD_GetConfig>
          break;
 800c986:	e013      	b.n	800c9b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c988:	6839      	ldr	r1, [r7, #0]
 800c98a:	6878      	ldr	r0, [r7, #4]
 800c98c:	f000 fcde 	bl	800d34c <USBD_GetStatus>
          break;
 800c990:	e00e      	b.n	800c9b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c992:	6839      	ldr	r1, [r7, #0]
 800c994:	6878      	ldr	r0, [r7, #4]
 800c996:	f000 fd0d 	bl	800d3b4 <USBD_SetFeature>
          break;
 800c99a:	e009      	b.n	800c9b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c99c:	6839      	ldr	r1, [r7, #0]
 800c99e:	6878      	ldr	r0, [r7, #4]
 800c9a0:	f000 fd31 	bl	800d406 <USBD_ClrFeature>
          break;
 800c9a4:	e004      	b.n	800c9b0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800c9a6:	6839      	ldr	r1, [r7, #0]
 800c9a8:	6878      	ldr	r0, [r7, #4]
 800c9aa:	f000 fd88 	bl	800d4be <USBD_CtlError>
          break;
 800c9ae:	bf00      	nop
      }
      break;
 800c9b0:	e004      	b.n	800c9bc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800c9b2:	6839      	ldr	r1, [r7, #0]
 800c9b4:	6878      	ldr	r0, [r7, #4]
 800c9b6:	f000 fd82 	bl	800d4be <USBD_CtlError>
      break;
 800c9ba:	bf00      	nop
  }

  return ret;
 800c9bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9be:	4618      	mov	r0, r3
 800c9c0:	3710      	adds	r7, #16
 800c9c2:	46bd      	mov	sp, r7
 800c9c4:	bd80      	pop	{r7, pc}
 800c9c6:	bf00      	nop

0800c9c8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c9c8:	b580      	push	{r7, lr}
 800c9ca:	b084      	sub	sp, #16
 800c9cc:	af00      	add	r7, sp, #0
 800c9ce:	6078      	str	r0, [r7, #4]
 800c9d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c9d2:	2300      	movs	r3, #0
 800c9d4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	781b      	ldrb	r3, [r3, #0]
 800c9da:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c9de:	2b40      	cmp	r3, #64	; 0x40
 800c9e0:	d005      	beq.n	800c9ee <USBD_StdItfReq+0x26>
 800c9e2:	2b40      	cmp	r3, #64	; 0x40
 800c9e4:	d852      	bhi.n	800ca8c <USBD_StdItfReq+0xc4>
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d001      	beq.n	800c9ee <USBD_StdItfReq+0x26>
 800c9ea:	2b20      	cmp	r3, #32
 800c9ec:	d14e      	bne.n	800ca8c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c9f4:	b2db      	uxtb	r3, r3
 800c9f6:	3b01      	subs	r3, #1
 800c9f8:	2b02      	cmp	r3, #2
 800c9fa:	d840      	bhi.n	800ca7e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c9fc:	683b      	ldr	r3, [r7, #0]
 800c9fe:	889b      	ldrh	r3, [r3, #4]
 800ca00:	b2db      	uxtb	r3, r3
 800ca02:	2b01      	cmp	r3, #1
 800ca04:	d836      	bhi.n	800ca74 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800ca06:	683b      	ldr	r3, [r7, #0]
 800ca08:	889b      	ldrh	r3, [r3, #4]
 800ca0a:	b2db      	uxtb	r3, r3
 800ca0c:	4619      	mov	r1, r3
 800ca0e:	6878      	ldr	r0, [r7, #4]
 800ca10:	f7ff fed9 	bl	800c7c6 <USBD_CoreFindIF>
 800ca14:	4603      	mov	r3, r0
 800ca16:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ca18:	7bbb      	ldrb	r3, [r7, #14]
 800ca1a:	2bff      	cmp	r3, #255	; 0xff
 800ca1c:	d01d      	beq.n	800ca5a <USBD_StdItfReq+0x92>
 800ca1e:	7bbb      	ldrb	r3, [r7, #14]
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d11a      	bne.n	800ca5a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800ca24:	7bba      	ldrb	r2, [r7, #14]
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	32ae      	adds	r2, #174	; 0xae
 800ca2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca2e:	689b      	ldr	r3, [r3, #8]
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d00f      	beq.n	800ca54 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800ca34:	7bba      	ldrb	r2, [r7, #14]
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ca3c:	7bba      	ldrb	r2, [r7, #14]
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	32ae      	adds	r2, #174	; 0xae
 800ca42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca46:	689b      	ldr	r3, [r3, #8]
 800ca48:	6839      	ldr	r1, [r7, #0]
 800ca4a:	6878      	ldr	r0, [r7, #4]
 800ca4c:	4798      	blx	r3
 800ca4e:	4603      	mov	r3, r0
 800ca50:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ca52:	e004      	b.n	800ca5e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800ca54:	2303      	movs	r3, #3
 800ca56:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ca58:	e001      	b.n	800ca5e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800ca5a:	2303      	movs	r3, #3
 800ca5c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ca5e:	683b      	ldr	r3, [r7, #0]
 800ca60:	88db      	ldrh	r3, [r3, #6]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d110      	bne.n	800ca88 <USBD_StdItfReq+0xc0>
 800ca66:	7bfb      	ldrb	r3, [r7, #15]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d10d      	bne.n	800ca88 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800ca6c:	6878      	ldr	r0, [r7, #4]
 800ca6e:	f000 fdf1 	bl	800d654 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ca72:	e009      	b.n	800ca88 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800ca74:	6839      	ldr	r1, [r7, #0]
 800ca76:	6878      	ldr	r0, [r7, #4]
 800ca78:	f000 fd21 	bl	800d4be <USBD_CtlError>
          break;
 800ca7c:	e004      	b.n	800ca88 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800ca7e:	6839      	ldr	r1, [r7, #0]
 800ca80:	6878      	ldr	r0, [r7, #4]
 800ca82:	f000 fd1c 	bl	800d4be <USBD_CtlError>
          break;
 800ca86:	e000      	b.n	800ca8a <USBD_StdItfReq+0xc2>
          break;
 800ca88:	bf00      	nop
      }
      break;
 800ca8a:	e004      	b.n	800ca96 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800ca8c:	6839      	ldr	r1, [r7, #0]
 800ca8e:	6878      	ldr	r0, [r7, #4]
 800ca90:	f000 fd15 	bl	800d4be <USBD_CtlError>
      break;
 800ca94:	bf00      	nop
  }

  return ret;
 800ca96:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca98:	4618      	mov	r0, r3
 800ca9a:	3710      	adds	r7, #16
 800ca9c:	46bd      	mov	sp, r7
 800ca9e:	bd80      	pop	{r7, pc}

0800caa0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800caa0:	b580      	push	{r7, lr}
 800caa2:	b084      	sub	sp, #16
 800caa4:	af00      	add	r7, sp, #0
 800caa6:	6078      	str	r0, [r7, #4]
 800caa8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800caaa:	2300      	movs	r3, #0
 800caac:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800caae:	683b      	ldr	r3, [r7, #0]
 800cab0:	889b      	ldrh	r3, [r3, #4]
 800cab2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cab4:	683b      	ldr	r3, [r7, #0]
 800cab6:	781b      	ldrb	r3, [r3, #0]
 800cab8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800cabc:	2b40      	cmp	r3, #64	; 0x40
 800cabe:	d007      	beq.n	800cad0 <USBD_StdEPReq+0x30>
 800cac0:	2b40      	cmp	r3, #64	; 0x40
 800cac2:	f200 817f 	bhi.w	800cdc4 <USBD_StdEPReq+0x324>
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d02a      	beq.n	800cb20 <USBD_StdEPReq+0x80>
 800caca:	2b20      	cmp	r3, #32
 800cacc:	f040 817a 	bne.w	800cdc4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800cad0:	7bbb      	ldrb	r3, [r7, #14]
 800cad2:	4619      	mov	r1, r3
 800cad4:	6878      	ldr	r0, [r7, #4]
 800cad6:	f7ff fe83 	bl	800c7e0 <USBD_CoreFindEP>
 800cada:	4603      	mov	r3, r0
 800cadc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cade:	7b7b      	ldrb	r3, [r7, #13]
 800cae0:	2bff      	cmp	r3, #255	; 0xff
 800cae2:	f000 8174 	beq.w	800cdce <USBD_StdEPReq+0x32e>
 800cae6:	7b7b      	ldrb	r3, [r7, #13]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	f040 8170 	bne.w	800cdce <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800caee:	7b7a      	ldrb	r2, [r7, #13]
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800caf6:	7b7a      	ldrb	r2, [r7, #13]
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	32ae      	adds	r2, #174	; 0xae
 800cafc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb00:	689b      	ldr	r3, [r3, #8]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	f000 8163 	beq.w	800cdce <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800cb08:	7b7a      	ldrb	r2, [r7, #13]
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	32ae      	adds	r2, #174	; 0xae
 800cb0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb12:	689b      	ldr	r3, [r3, #8]
 800cb14:	6839      	ldr	r1, [r7, #0]
 800cb16:	6878      	ldr	r0, [r7, #4]
 800cb18:	4798      	blx	r3
 800cb1a:	4603      	mov	r3, r0
 800cb1c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800cb1e:	e156      	b.n	800cdce <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cb20:	683b      	ldr	r3, [r7, #0]
 800cb22:	785b      	ldrb	r3, [r3, #1]
 800cb24:	2b03      	cmp	r3, #3
 800cb26:	d008      	beq.n	800cb3a <USBD_StdEPReq+0x9a>
 800cb28:	2b03      	cmp	r3, #3
 800cb2a:	f300 8145 	bgt.w	800cdb8 <USBD_StdEPReq+0x318>
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	f000 809b 	beq.w	800cc6a <USBD_StdEPReq+0x1ca>
 800cb34:	2b01      	cmp	r3, #1
 800cb36:	d03c      	beq.n	800cbb2 <USBD_StdEPReq+0x112>
 800cb38:	e13e      	b.n	800cdb8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cb40:	b2db      	uxtb	r3, r3
 800cb42:	2b02      	cmp	r3, #2
 800cb44:	d002      	beq.n	800cb4c <USBD_StdEPReq+0xac>
 800cb46:	2b03      	cmp	r3, #3
 800cb48:	d016      	beq.n	800cb78 <USBD_StdEPReq+0xd8>
 800cb4a:	e02c      	b.n	800cba6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cb4c:	7bbb      	ldrb	r3, [r7, #14]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d00d      	beq.n	800cb6e <USBD_StdEPReq+0xce>
 800cb52:	7bbb      	ldrb	r3, [r7, #14]
 800cb54:	2b80      	cmp	r3, #128	; 0x80
 800cb56:	d00a      	beq.n	800cb6e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800cb58:	7bbb      	ldrb	r3, [r7, #14]
 800cb5a:	4619      	mov	r1, r3
 800cb5c:	6878      	ldr	r0, [r7, #4]
 800cb5e:	f004 fef3 	bl	8011948 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cb62:	2180      	movs	r1, #128	; 0x80
 800cb64:	6878      	ldr	r0, [r7, #4]
 800cb66:	f004 feef 	bl	8011948 <USBD_LL_StallEP>
 800cb6a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cb6c:	e020      	b.n	800cbb0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800cb6e:	6839      	ldr	r1, [r7, #0]
 800cb70:	6878      	ldr	r0, [r7, #4]
 800cb72:	f000 fca4 	bl	800d4be <USBD_CtlError>
              break;
 800cb76:	e01b      	b.n	800cbb0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cb78:	683b      	ldr	r3, [r7, #0]
 800cb7a:	885b      	ldrh	r3, [r3, #2]
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d10e      	bne.n	800cb9e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800cb80:	7bbb      	ldrb	r3, [r7, #14]
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d00b      	beq.n	800cb9e <USBD_StdEPReq+0xfe>
 800cb86:	7bbb      	ldrb	r3, [r7, #14]
 800cb88:	2b80      	cmp	r3, #128	; 0x80
 800cb8a:	d008      	beq.n	800cb9e <USBD_StdEPReq+0xfe>
 800cb8c:	683b      	ldr	r3, [r7, #0]
 800cb8e:	88db      	ldrh	r3, [r3, #6]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d104      	bne.n	800cb9e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800cb94:	7bbb      	ldrb	r3, [r7, #14]
 800cb96:	4619      	mov	r1, r3
 800cb98:	6878      	ldr	r0, [r7, #4]
 800cb9a:	f004 fed5 	bl	8011948 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800cb9e:	6878      	ldr	r0, [r7, #4]
 800cba0:	f000 fd58 	bl	800d654 <USBD_CtlSendStatus>

              break;
 800cba4:	e004      	b.n	800cbb0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800cba6:	6839      	ldr	r1, [r7, #0]
 800cba8:	6878      	ldr	r0, [r7, #4]
 800cbaa:	f000 fc88 	bl	800d4be <USBD_CtlError>
              break;
 800cbae:	bf00      	nop
          }
          break;
 800cbb0:	e107      	b.n	800cdc2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cbb8:	b2db      	uxtb	r3, r3
 800cbba:	2b02      	cmp	r3, #2
 800cbbc:	d002      	beq.n	800cbc4 <USBD_StdEPReq+0x124>
 800cbbe:	2b03      	cmp	r3, #3
 800cbc0:	d016      	beq.n	800cbf0 <USBD_StdEPReq+0x150>
 800cbc2:	e04b      	b.n	800cc5c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cbc4:	7bbb      	ldrb	r3, [r7, #14]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d00d      	beq.n	800cbe6 <USBD_StdEPReq+0x146>
 800cbca:	7bbb      	ldrb	r3, [r7, #14]
 800cbcc:	2b80      	cmp	r3, #128	; 0x80
 800cbce:	d00a      	beq.n	800cbe6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800cbd0:	7bbb      	ldrb	r3, [r7, #14]
 800cbd2:	4619      	mov	r1, r3
 800cbd4:	6878      	ldr	r0, [r7, #4]
 800cbd6:	f004 feb7 	bl	8011948 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cbda:	2180      	movs	r1, #128	; 0x80
 800cbdc:	6878      	ldr	r0, [r7, #4]
 800cbde:	f004 feb3 	bl	8011948 <USBD_LL_StallEP>
 800cbe2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cbe4:	e040      	b.n	800cc68 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800cbe6:	6839      	ldr	r1, [r7, #0]
 800cbe8:	6878      	ldr	r0, [r7, #4]
 800cbea:	f000 fc68 	bl	800d4be <USBD_CtlError>
              break;
 800cbee:	e03b      	b.n	800cc68 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cbf0:	683b      	ldr	r3, [r7, #0]
 800cbf2:	885b      	ldrh	r3, [r3, #2]
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d136      	bne.n	800cc66 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800cbf8:	7bbb      	ldrb	r3, [r7, #14]
 800cbfa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d004      	beq.n	800cc0c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800cc02:	7bbb      	ldrb	r3, [r7, #14]
 800cc04:	4619      	mov	r1, r3
 800cc06:	6878      	ldr	r0, [r7, #4]
 800cc08:	f004 febd 	bl	8011986 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800cc0c:	6878      	ldr	r0, [r7, #4]
 800cc0e:	f000 fd21 	bl	800d654 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800cc12:	7bbb      	ldrb	r3, [r7, #14]
 800cc14:	4619      	mov	r1, r3
 800cc16:	6878      	ldr	r0, [r7, #4]
 800cc18:	f7ff fde2 	bl	800c7e0 <USBD_CoreFindEP>
 800cc1c:	4603      	mov	r3, r0
 800cc1e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cc20:	7b7b      	ldrb	r3, [r7, #13]
 800cc22:	2bff      	cmp	r3, #255	; 0xff
 800cc24:	d01f      	beq.n	800cc66 <USBD_StdEPReq+0x1c6>
 800cc26:	7b7b      	ldrb	r3, [r7, #13]
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d11c      	bne.n	800cc66 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800cc2c:	7b7a      	ldrb	r2, [r7, #13]
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800cc34:	7b7a      	ldrb	r2, [r7, #13]
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	32ae      	adds	r2, #174	; 0xae
 800cc3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc3e:	689b      	ldr	r3, [r3, #8]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d010      	beq.n	800cc66 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800cc44:	7b7a      	ldrb	r2, [r7, #13]
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	32ae      	adds	r2, #174	; 0xae
 800cc4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc4e:	689b      	ldr	r3, [r3, #8]
 800cc50:	6839      	ldr	r1, [r7, #0]
 800cc52:	6878      	ldr	r0, [r7, #4]
 800cc54:	4798      	blx	r3
 800cc56:	4603      	mov	r3, r0
 800cc58:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800cc5a:	e004      	b.n	800cc66 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800cc5c:	6839      	ldr	r1, [r7, #0]
 800cc5e:	6878      	ldr	r0, [r7, #4]
 800cc60:	f000 fc2d 	bl	800d4be <USBD_CtlError>
              break;
 800cc64:	e000      	b.n	800cc68 <USBD_StdEPReq+0x1c8>
              break;
 800cc66:	bf00      	nop
          }
          break;
 800cc68:	e0ab      	b.n	800cdc2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cc70:	b2db      	uxtb	r3, r3
 800cc72:	2b02      	cmp	r3, #2
 800cc74:	d002      	beq.n	800cc7c <USBD_StdEPReq+0x1dc>
 800cc76:	2b03      	cmp	r3, #3
 800cc78:	d032      	beq.n	800cce0 <USBD_StdEPReq+0x240>
 800cc7a:	e097      	b.n	800cdac <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cc7c:	7bbb      	ldrb	r3, [r7, #14]
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d007      	beq.n	800cc92 <USBD_StdEPReq+0x1f2>
 800cc82:	7bbb      	ldrb	r3, [r7, #14]
 800cc84:	2b80      	cmp	r3, #128	; 0x80
 800cc86:	d004      	beq.n	800cc92 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800cc88:	6839      	ldr	r1, [r7, #0]
 800cc8a:	6878      	ldr	r0, [r7, #4]
 800cc8c:	f000 fc17 	bl	800d4be <USBD_CtlError>
                break;
 800cc90:	e091      	b.n	800cdb6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cc92:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	da0b      	bge.n	800ccb2 <USBD_StdEPReq+0x212>
 800cc9a:	7bbb      	ldrb	r3, [r7, #14]
 800cc9c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cca0:	4613      	mov	r3, r2
 800cca2:	009b      	lsls	r3, r3, #2
 800cca4:	4413      	add	r3, r2
 800cca6:	009b      	lsls	r3, r3, #2
 800cca8:	3310      	adds	r3, #16
 800ccaa:	687a      	ldr	r2, [r7, #4]
 800ccac:	4413      	add	r3, r2
 800ccae:	3304      	adds	r3, #4
 800ccb0:	e00b      	b.n	800ccca <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ccb2:	7bbb      	ldrb	r3, [r7, #14]
 800ccb4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ccb8:	4613      	mov	r3, r2
 800ccba:	009b      	lsls	r3, r3, #2
 800ccbc:	4413      	add	r3, r2
 800ccbe:	009b      	lsls	r3, r3, #2
 800ccc0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ccc4:	687a      	ldr	r2, [r7, #4]
 800ccc6:	4413      	add	r3, r2
 800ccc8:	3304      	adds	r3, #4
 800ccca:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800cccc:	68bb      	ldr	r3, [r7, #8]
 800ccce:	2200      	movs	r2, #0
 800ccd0:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ccd2:	68bb      	ldr	r3, [r7, #8]
 800ccd4:	2202      	movs	r2, #2
 800ccd6:	4619      	mov	r1, r3
 800ccd8:	6878      	ldr	r0, [r7, #4]
 800ccda:	f000 fc61 	bl	800d5a0 <USBD_CtlSendData>
              break;
 800ccde:	e06a      	b.n	800cdb6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800cce0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	da11      	bge.n	800cd0c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800cce8:	7bbb      	ldrb	r3, [r7, #14]
 800ccea:	f003 020f 	and.w	r2, r3, #15
 800ccee:	6879      	ldr	r1, [r7, #4]
 800ccf0:	4613      	mov	r3, r2
 800ccf2:	009b      	lsls	r3, r3, #2
 800ccf4:	4413      	add	r3, r2
 800ccf6:	009b      	lsls	r3, r3, #2
 800ccf8:	440b      	add	r3, r1
 800ccfa:	3324      	adds	r3, #36	; 0x24
 800ccfc:	881b      	ldrh	r3, [r3, #0]
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d117      	bne.n	800cd32 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800cd02:	6839      	ldr	r1, [r7, #0]
 800cd04:	6878      	ldr	r0, [r7, #4]
 800cd06:	f000 fbda 	bl	800d4be <USBD_CtlError>
                  break;
 800cd0a:	e054      	b.n	800cdb6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800cd0c:	7bbb      	ldrb	r3, [r7, #14]
 800cd0e:	f003 020f 	and.w	r2, r3, #15
 800cd12:	6879      	ldr	r1, [r7, #4]
 800cd14:	4613      	mov	r3, r2
 800cd16:	009b      	lsls	r3, r3, #2
 800cd18:	4413      	add	r3, r2
 800cd1a:	009b      	lsls	r3, r3, #2
 800cd1c:	440b      	add	r3, r1
 800cd1e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800cd22:	881b      	ldrh	r3, [r3, #0]
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d104      	bne.n	800cd32 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800cd28:	6839      	ldr	r1, [r7, #0]
 800cd2a:	6878      	ldr	r0, [r7, #4]
 800cd2c:	f000 fbc7 	bl	800d4be <USBD_CtlError>
                  break;
 800cd30:	e041      	b.n	800cdb6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cd32:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	da0b      	bge.n	800cd52 <USBD_StdEPReq+0x2b2>
 800cd3a:	7bbb      	ldrb	r3, [r7, #14]
 800cd3c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cd40:	4613      	mov	r3, r2
 800cd42:	009b      	lsls	r3, r3, #2
 800cd44:	4413      	add	r3, r2
 800cd46:	009b      	lsls	r3, r3, #2
 800cd48:	3310      	adds	r3, #16
 800cd4a:	687a      	ldr	r2, [r7, #4]
 800cd4c:	4413      	add	r3, r2
 800cd4e:	3304      	adds	r3, #4
 800cd50:	e00b      	b.n	800cd6a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800cd52:	7bbb      	ldrb	r3, [r7, #14]
 800cd54:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cd58:	4613      	mov	r3, r2
 800cd5a:	009b      	lsls	r3, r3, #2
 800cd5c:	4413      	add	r3, r2
 800cd5e:	009b      	lsls	r3, r3, #2
 800cd60:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800cd64:	687a      	ldr	r2, [r7, #4]
 800cd66:	4413      	add	r3, r2
 800cd68:	3304      	adds	r3, #4
 800cd6a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800cd6c:	7bbb      	ldrb	r3, [r7, #14]
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d002      	beq.n	800cd78 <USBD_StdEPReq+0x2d8>
 800cd72:	7bbb      	ldrb	r3, [r7, #14]
 800cd74:	2b80      	cmp	r3, #128	; 0x80
 800cd76:	d103      	bne.n	800cd80 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800cd78:	68bb      	ldr	r3, [r7, #8]
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	601a      	str	r2, [r3, #0]
 800cd7e:	e00e      	b.n	800cd9e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800cd80:	7bbb      	ldrb	r3, [r7, #14]
 800cd82:	4619      	mov	r1, r3
 800cd84:	6878      	ldr	r0, [r7, #4]
 800cd86:	f004 fe1d 	bl	80119c4 <USBD_LL_IsStallEP>
 800cd8a:	4603      	mov	r3, r0
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d003      	beq.n	800cd98 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800cd90:	68bb      	ldr	r3, [r7, #8]
 800cd92:	2201      	movs	r2, #1
 800cd94:	601a      	str	r2, [r3, #0]
 800cd96:	e002      	b.n	800cd9e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800cd98:	68bb      	ldr	r3, [r7, #8]
 800cd9a:	2200      	movs	r2, #0
 800cd9c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cd9e:	68bb      	ldr	r3, [r7, #8]
 800cda0:	2202      	movs	r2, #2
 800cda2:	4619      	mov	r1, r3
 800cda4:	6878      	ldr	r0, [r7, #4]
 800cda6:	f000 fbfb 	bl	800d5a0 <USBD_CtlSendData>
              break;
 800cdaa:	e004      	b.n	800cdb6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800cdac:	6839      	ldr	r1, [r7, #0]
 800cdae:	6878      	ldr	r0, [r7, #4]
 800cdb0:	f000 fb85 	bl	800d4be <USBD_CtlError>
              break;
 800cdb4:	bf00      	nop
          }
          break;
 800cdb6:	e004      	b.n	800cdc2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800cdb8:	6839      	ldr	r1, [r7, #0]
 800cdba:	6878      	ldr	r0, [r7, #4]
 800cdbc:	f000 fb7f 	bl	800d4be <USBD_CtlError>
          break;
 800cdc0:	bf00      	nop
      }
      break;
 800cdc2:	e005      	b.n	800cdd0 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800cdc4:	6839      	ldr	r1, [r7, #0]
 800cdc6:	6878      	ldr	r0, [r7, #4]
 800cdc8:	f000 fb79 	bl	800d4be <USBD_CtlError>
      break;
 800cdcc:	e000      	b.n	800cdd0 <USBD_StdEPReq+0x330>
      break;
 800cdce:	bf00      	nop
  }

  return ret;
 800cdd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	3710      	adds	r7, #16
 800cdd6:	46bd      	mov	sp, r7
 800cdd8:	bd80      	pop	{r7, pc}
	...

0800cddc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cddc:	b580      	push	{r7, lr}
 800cdde:	b084      	sub	sp, #16
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	6078      	str	r0, [r7, #4]
 800cde4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cde6:	2300      	movs	r3, #0
 800cde8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800cdea:	2300      	movs	r3, #0
 800cdec:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800cdee:	2300      	movs	r3, #0
 800cdf0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800cdf2:	683b      	ldr	r3, [r7, #0]
 800cdf4:	885b      	ldrh	r3, [r3, #2]
 800cdf6:	0a1b      	lsrs	r3, r3, #8
 800cdf8:	b29b      	uxth	r3, r3
 800cdfa:	3b01      	subs	r3, #1
 800cdfc:	2b0e      	cmp	r3, #14
 800cdfe:	f200 8152 	bhi.w	800d0a6 <USBD_GetDescriptor+0x2ca>
 800ce02:	a201      	add	r2, pc, #4	; (adr r2, 800ce08 <USBD_GetDescriptor+0x2c>)
 800ce04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce08:	0800ce79 	.word	0x0800ce79
 800ce0c:	0800ce91 	.word	0x0800ce91
 800ce10:	0800ced1 	.word	0x0800ced1
 800ce14:	0800d0a7 	.word	0x0800d0a7
 800ce18:	0800d0a7 	.word	0x0800d0a7
 800ce1c:	0800d047 	.word	0x0800d047
 800ce20:	0800d073 	.word	0x0800d073
 800ce24:	0800d0a7 	.word	0x0800d0a7
 800ce28:	0800d0a7 	.word	0x0800d0a7
 800ce2c:	0800d0a7 	.word	0x0800d0a7
 800ce30:	0800d0a7 	.word	0x0800d0a7
 800ce34:	0800d0a7 	.word	0x0800d0a7
 800ce38:	0800d0a7 	.word	0x0800d0a7
 800ce3c:	0800d0a7 	.word	0x0800d0a7
 800ce40:	0800ce45 	.word	0x0800ce45
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ce4a:	69db      	ldr	r3, [r3, #28]
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d00b      	beq.n	800ce68 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ce56:	69db      	ldr	r3, [r3, #28]
 800ce58:	687a      	ldr	r2, [r7, #4]
 800ce5a:	7c12      	ldrb	r2, [r2, #16]
 800ce5c:	f107 0108 	add.w	r1, r7, #8
 800ce60:	4610      	mov	r0, r2
 800ce62:	4798      	blx	r3
 800ce64:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ce66:	e126      	b.n	800d0b6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ce68:	6839      	ldr	r1, [r7, #0]
 800ce6a:	6878      	ldr	r0, [r7, #4]
 800ce6c:	f000 fb27 	bl	800d4be <USBD_CtlError>
        err++;
 800ce70:	7afb      	ldrb	r3, [r7, #11]
 800ce72:	3301      	adds	r3, #1
 800ce74:	72fb      	strb	r3, [r7, #11]
      break;
 800ce76:	e11e      	b.n	800d0b6 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	687a      	ldr	r2, [r7, #4]
 800ce82:	7c12      	ldrb	r2, [r2, #16]
 800ce84:	f107 0108 	add.w	r1, r7, #8
 800ce88:	4610      	mov	r0, r2
 800ce8a:	4798      	blx	r3
 800ce8c:	60f8      	str	r0, [r7, #12]
      break;
 800ce8e:	e112      	b.n	800d0b6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	7c1b      	ldrb	r3, [r3, #16]
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d10d      	bne.n	800ceb4 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ce9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cea0:	f107 0208 	add.w	r2, r7, #8
 800cea4:	4610      	mov	r0, r2
 800cea6:	4798      	blx	r3
 800cea8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	3301      	adds	r3, #1
 800ceae:	2202      	movs	r2, #2
 800ceb0:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ceb2:	e100      	b.n	800d0b6 <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ceba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cebc:	f107 0208 	add.w	r2, r7, #8
 800cec0:	4610      	mov	r0, r2
 800cec2:	4798      	blx	r3
 800cec4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	3301      	adds	r3, #1
 800ceca:	2202      	movs	r2, #2
 800cecc:	701a      	strb	r2, [r3, #0]
      break;
 800cece:	e0f2      	b.n	800d0b6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ced0:	683b      	ldr	r3, [r7, #0]
 800ced2:	885b      	ldrh	r3, [r3, #2]
 800ced4:	b2db      	uxtb	r3, r3
 800ced6:	2b05      	cmp	r3, #5
 800ced8:	f200 80ac 	bhi.w	800d034 <USBD_GetDescriptor+0x258>
 800cedc:	a201      	add	r2, pc, #4	; (adr r2, 800cee4 <USBD_GetDescriptor+0x108>)
 800cede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cee2:	bf00      	nop
 800cee4:	0800cefd 	.word	0x0800cefd
 800cee8:	0800cf31 	.word	0x0800cf31
 800ceec:	0800cf65 	.word	0x0800cf65
 800cef0:	0800cf99 	.word	0x0800cf99
 800cef4:	0800cfcd 	.word	0x0800cfcd
 800cef8:	0800d001 	.word	0x0800d001
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cf02:	685b      	ldr	r3, [r3, #4]
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d00b      	beq.n	800cf20 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cf0e:	685b      	ldr	r3, [r3, #4]
 800cf10:	687a      	ldr	r2, [r7, #4]
 800cf12:	7c12      	ldrb	r2, [r2, #16]
 800cf14:	f107 0108 	add.w	r1, r7, #8
 800cf18:	4610      	mov	r0, r2
 800cf1a:	4798      	blx	r3
 800cf1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cf1e:	e091      	b.n	800d044 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cf20:	6839      	ldr	r1, [r7, #0]
 800cf22:	6878      	ldr	r0, [r7, #4]
 800cf24:	f000 facb 	bl	800d4be <USBD_CtlError>
            err++;
 800cf28:	7afb      	ldrb	r3, [r7, #11]
 800cf2a:	3301      	adds	r3, #1
 800cf2c:	72fb      	strb	r3, [r7, #11]
          break;
 800cf2e:	e089      	b.n	800d044 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cf36:	689b      	ldr	r3, [r3, #8]
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d00b      	beq.n	800cf54 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cf42:	689b      	ldr	r3, [r3, #8]
 800cf44:	687a      	ldr	r2, [r7, #4]
 800cf46:	7c12      	ldrb	r2, [r2, #16]
 800cf48:	f107 0108 	add.w	r1, r7, #8
 800cf4c:	4610      	mov	r0, r2
 800cf4e:	4798      	blx	r3
 800cf50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cf52:	e077      	b.n	800d044 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cf54:	6839      	ldr	r1, [r7, #0]
 800cf56:	6878      	ldr	r0, [r7, #4]
 800cf58:	f000 fab1 	bl	800d4be <USBD_CtlError>
            err++;
 800cf5c:	7afb      	ldrb	r3, [r7, #11]
 800cf5e:	3301      	adds	r3, #1
 800cf60:	72fb      	strb	r3, [r7, #11]
          break;
 800cf62:	e06f      	b.n	800d044 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cf6a:	68db      	ldr	r3, [r3, #12]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d00b      	beq.n	800cf88 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cf76:	68db      	ldr	r3, [r3, #12]
 800cf78:	687a      	ldr	r2, [r7, #4]
 800cf7a:	7c12      	ldrb	r2, [r2, #16]
 800cf7c:	f107 0108 	add.w	r1, r7, #8
 800cf80:	4610      	mov	r0, r2
 800cf82:	4798      	blx	r3
 800cf84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cf86:	e05d      	b.n	800d044 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cf88:	6839      	ldr	r1, [r7, #0]
 800cf8a:	6878      	ldr	r0, [r7, #4]
 800cf8c:	f000 fa97 	bl	800d4be <USBD_CtlError>
            err++;
 800cf90:	7afb      	ldrb	r3, [r7, #11]
 800cf92:	3301      	adds	r3, #1
 800cf94:	72fb      	strb	r3, [r7, #11]
          break;
 800cf96:	e055      	b.n	800d044 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cf9e:	691b      	ldr	r3, [r3, #16]
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d00b      	beq.n	800cfbc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cfaa:	691b      	ldr	r3, [r3, #16]
 800cfac:	687a      	ldr	r2, [r7, #4]
 800cfae:	7c12      	ldrb	r2, [r2, #16]
 800cfb0:	f107 0108 	add.w	r1, r7, #8
 800cfb4:	4610      	mov	r0, r2
 800cfb6:	4798      	blx	r3
 800cfb8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cfba:	e043      	b.n	800d044 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cfbc:	6839      	ldr	r1, [r7, #0]
 800cfbe:	6878      	ldr	r0, [r7, #4]
 800cfc0:	f000 fa7d 	bl	800d4be <USBD_CtlError>
            err++;
 800cfc4:	7afb      	ldrb	r3, [r7, #11]
 800cfc6:	3301      	adds	r3, #1
 800cfc8:	72fb      	strb	r3, [r7, #11]
          break;
 800cfca:	e03b      	b.n	800d044 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cfd2:	695b      	ldr	r3, [r3, #20]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d00b      	beq.n	800cff0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cfde:	695b      	ldr	r3, [r3, #20]
 800cfe0:	687a      	ldr	r2, [r7, #4]
 800cfe2:	7c12      	ldrb	r2, [r2, #16]
 800cfe4:	f107 0108 	add.w	r1, r7, #8
 800cfe8:	4610      	mov	r0, r2
 800cfea:	4798      	blx	r3
 800cfec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cfee:	e029      	b.n	800d044 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cff0:	6839      	ldr	r1, [r7, #0]
 800cff2:	6878      	ldr	r0, [r7, #4]
 800cff4:	f000 fa63 	bl	800d4be <USBD_CtlError>
            err++;
 800cff8:	7afb      	ldrb	r3, [r7, #11]
 800cffa:	3301      	adds	r3, #1
 800cffc:	72fb      	strb	r3, [r7, #11]
          break;
 800cffe:	e021      	b.n	800d044 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d006:	699b      	ldr	r3, [r3, #24]
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d00b      	beq.n	800d024 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d012:	699b      	ldr	r3, [r3, #24]
 800d014:	687a      	ldr	r2, [r7, #4]
 800d016:	7c12      	ldrb	r2, [r2, #16]
 800d018:	f107 0108 	add.w	r1, r7, #8
 800d01c:	4610      	mov	r0, r2
 800d01e:	4798      	blx	r3
 800d020:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d022:	e00f      	b.n	800d044 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d024:	6839      	ldr	r1, [r7, #0]
 800d026:	6878      	ldr	r0, [r7, #4]
 800d028:	f000 fa49 	bl	800d4be <USBD_CtlError>
            err++;
 800d02c:	7afb      	ldrb	r3, [r7, #11]
 800d02e:	3301      	adds	r3, #1
 800d030:	72fb      	strb	r3, [r7, #11]
          break;
 800d032:	e007      	b.n	800d044 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d034:	6839      	ldr	r1, [r7, #0]
 800d036:	6878      	ldr	r0, [r7, #4]
 800d038:	f000 fa41 	bl	800d4be <USBD_CtlError>
          err++;
 800d03c:	7afb      	ldrb	r3, [r7, #11]
 800d03e:	3301      	adds	r3, #1
 800d040:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800d042:	bf00      	nop
      }
      break;
 800d044:	e037      	b.n	800d0b6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	7c1b      	ldrb	r3, [r3, #16]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d109      	bne.n	800d062 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d056:	f107 0208 	add.w	r2, r7, #8
 800d05a:	4610      	mov	r0, r2
 800d05c:	4798      	blx	r3
 800d05e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d060:	e029      	b.n	800d0b6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d062:	6839      	ldr	r1, [r7, #0]
 800d064:	6878      	ldr	r0, [r7, #4]
 800d066:	f000 fa2a 	bl	800d4be <USBD_CtlError>
        err++;
 800d06a:	7afb      	ldrb	r3, [r7, #11]
 800d06c:	3301      	adds	r3, #1
 800d06e:	72fb      	strb	r3, [r7, #11]
      break;
 800d070:	e021      	b.n	800d0b6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	7c1b      	ldrb	r3, [r3, #16]
 800d076:	2b00      	cmp	r3, #0
 800d078:	d10d      	bne.n	800d096 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d082:	f107 0208 	add.w	r2, r7, #8
 800d086:	4610      	mov	r0, r2
 800d088:	4798      	blx	r3
 800d08a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	3301      	adds	r3, #1
 800d090:	2207      	movs	r2, #7
 800d092:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d094:	e00f      	b.n	800d0b6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d096:	6839      	ldr	r1, [r7, #0]
 800d098:	6878      	ldr	r0, [r7, #4]
 800d09a:	f000 fa10 	bl	800d4be <USBD_CtlError>
        err++;
 800d09e:	7afb      	ldrb	r3, [r7, #11]
 800d0a0:	3301      	adds	r3, #1
 800d0a2:	72fb      	strb	r3, [r7, #11]
      break;
 800d0a4:	e007      	b.n	800d0b6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800d0a6:	6839      	ldr	r1, [r7, #0]
 800d0a8:	6878      	ldr	r0, [r7, #4]
 800d0aa:	f000 fa08 	bl	800d4be <USBD_CtlError>
      err++;
 800d0ae:	7afb      	ldrb	r3, [r7, #11]
 800d0b0:	3301      	adds	r3, #1
 800d0b2:	72fb      	strb	r3, [r7, #11]
      break;
 800d0b4:	bf00      	nop
  }

  if (err != 0U)
 800d0b6:	7afb      	ldrb	r3, [r7, #11]
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d11e      	bne.n	800d0fa <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800d0bc:	683b      	ldr	r3, [r7, #0]
 800d0be:	88db      	ldrh	r3, [r3, #6]
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d016      	beq.n	800d0f2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800d0c4:	893b      	ldrh	r3, [r7, #8]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d00e      	beq.n	800d0e8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800d0ca:	683b      	ldr	r3, [r7, #0]
 800d0cc:	88da      	ldrh	r2, [r3, #6]
 800d0ce:	893b      	ldrh	r3, [r7, #8]
 800d0d0:	4293      	cmp	r3, r2
 800d0d2:	bf28      	it	cs
 800d0d4:	4613      	movcs	r3, r2
 800d0d6:	b29b      	uxth	r3, r3
 800d0d8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d0da:	893b      	ldrh	r3, [r7, #8]
 800d0dc:	461a      	mov	r2, r3
 800d0de:	68f9      	ldr	r1, [r7, #12]
 800d0e0:	6878      	ldr	r0, [r7, #4]
 800d0e2:	f000 fa5d 	bl	800d5a0 <USBD_CtlSendData>
 800d0e6:	e009      	b.n	800d0fc <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d0e8:	6839      	ldr	r1, [r7, #0]
 800d0ea:	6878      	ldr	r0, [r7, #4]
 800d0ec:	f000 f9e7 	bl	800d4be <USBD_CtlError>
 800d0f0:	e004      	b.n	800d0fc <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d0f2:	6878      	ldr	r0, [r7, #4]
 800d0f4:	f000 faae 	bl	800d654 <USBD_CtlSendStatus>
 800d0f8:	e000      	b.n	800d0fc <USBD_GetDescriptor+0x320>
    return;
 800d0fa:	bf00      	nop
  }
}
 800d0fc:	3710      	adds	r7, #16
 800d0fe:	46bd      	mov	sp, r7
 800d100:	bd80      	pop	{r7, pc}
 800d102:	bf00      	nop

0800d104 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d104:	b580      	push	{r7, lr}
 800d106:	b084      	sub	sp, #16
 800d108:	af00      	add	r7, sp, #0
 800d10a:	6078      	str	r0, [r7, #4]
 800d10c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d10e:	683b      	ldr	r3, [r7, #0]
 800d110:	889b      	ldrh	r3, [r3, #4]
 800d112:	2b00      	cmp	r3, #0
 800d114:	d131      	bne.n	800d17a <USBD_SetAddress+0x76>
 800d116:	683b      	ldr	r3, [r7, #0]
 800d118:	88db      	ldrh	r3, [r3, #6]
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d12d      	bne.n	800d17a <USBD_SetAddress+0x76>
 800d11e:	683b      	ldr	r3, [r7, #0]
 800d120:	885b      	ldrh	r3, [r3, #2]
 800d122:	2b7f      	cmp	r3, #127	; 0x7f
 800d124:	d829      	bhi.n	800d17a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d126:	683b      	ldr	r3, [r7, #0]
 800d128:	885b      	ldrh	r3, [r3, #2]
 800d12a:	b2db      	uxtb	r3, r3
 800d12c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d130:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d138:	b2db      	uxtb	r3, r3
 800d13a:	2b03      	cmp	r3, #3
 800d13c:	d104      	bne.n	800d148 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800d13e:	6839      	ldr	r1, [r7, #0]
 800d140:	6878      	ldr	r0, [r7, #4]
 800d142:	f000 f9bc 	bl	800d4be <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d146:	e01d      	b.n	800d184 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	7bfa      	ldrb	r2, [r7, #15]
 800d14c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d150:	7bfb      	ldrb	r3, [r7, #15]
 800d152:	4619      	mov	r1, r3
 800d154:	6878      	ldr	r0, [r7, #4]
 800d156:	f004 fc61 	bl	8011a1c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d15a:	6878      	ldr	r0, [r7, #4]
 800d15c:	f000 fa7a 	bl	800d654 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d160:	7bfb      	ldrb	r3, [r7, #15]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d004      	beq.n	800d170 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	2202      	movs	r2, #2
 800d16a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d16e:	e009      	b.n	800d184 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	2201      	movs	r2, #1
 800d174:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d178:	e004      	b.n	800d184 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d17a:	6839      	ldr	r1, [r7, #0]
 800d17c:	6878      	ldr	r0, [r7, #4]
 800d17e:	f000 f99e 	bl	800d4be <USBD_CtlError>
  }
}
 800d182:	bf00      	nop
 800d184:	bf00      	nop
 800d186:	3710      	adds	r7, #16
 800d188:	46bd      	mov	sp, r7
 800d18a:	bd80      	pop	{r7, pc}

0800d18c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d18c:	b580      	push	{r7, lr}
 800d18e:	b084      	sub	sp, #16
 800d190:	af00      	add	r7, sp, #0
 800d192:	6078      	str	r0, [r7, #4]
 800d194:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d196:	2300      	movs	r3, #0
 800d198:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d19a:	683b      	ldr	r3, [r7, #0]
 800d19c:	885b      	ldrh	r3, [r3, #2]
 800d19e:	b2da      	uxtb	r2, r3
 800d1a0:	4b4e      	ldr	r3, [pc, #312]	; (800d2dc <USBD_SetConfig+0x150>)
 800d1a2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d1a4:	4b4d      	ldr	r3, [pc, #308]	; (800d2dc <USBD_SetConfig+0x150>)
 800d1a6:	781b      	ldrb	r3, [r3, #0]
 800d1a8:	2b01      	cmp	r3, #1
 800d1aa:	d905      	bls.n	800d1b8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d1ac:	6839      	ldr	r1, [r7, #0]
 800d1ae:	6878      	ldr	r0, [r7, #4]
 800d1b0:	f000 f985 	bl	800d4be <USBD_CtlError>
    return USBD_FAIL;
 800d1b4:	2303      	movs	r3, #3
 800d1b6:	e08c      	b.n	800d2d2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d1be:	b2db      	uxtb	r3, r3
 800d1c0:	2b02      	cmp	r3, #2
 800d1c2:	d002      	beq.n	800d1ca <USBD_SetConfig+0x3e>
 800d1c4:	2b03      	cmp	r3, #3
 800d1c6:	d029      	beq.n	800d21c <USBD_SetConfig+0x90>
 800d1c8:	e075      	b.n	800d2b6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800d1ca:	4b44      	ldr	r3, [pc, #272]	; (800d2dc <USBD_SetConfig+0x150>)
 800d1cc:	781b      	ldrb	r3, [r3, #0]
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d020      	beq.n	800d214 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800d1d2:	4b42      	ldr	r3, [pc, #264]	; (800d2dc <USBD_SetConfig+0x150>)
 800d1d4:	781b      	ldrb	r3, [r3, #0]
 800d1d6:	461a      	mov	r2, r3
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d1dc:	4b3f      	ldr	r3, [pc, #252]	; (800d2dc <USBD_SetConfig+0x150>)
 800d1de:	781b      	ldrb	r3, [r3, #0]
 800d1e0:	4619      	mov	r1, r3
 800d1e2:	6878      	ldr	r0, [r7, #4]
 800d1e4:	f7fe ffbd 	bl	800c162 <USBD_SetClassConfig>
 800d1e8:	4603      	mov	r3, r0
 800d1ea:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800d1ec:	7bfb      	ldrb	r3, [r7, #15]
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d008      	beq.n	800d204 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800d1f2:	6839      	ldr	r1, [r7, #0]
 800d1f4:	6878      	ldr	r0, [r7, #4]
 800d1f6:	f000 f962 	bl	800d4be <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	2202      	movs	r2, #2
 800d1fe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d202:	e065      	b.n	800d2d0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d204:	6878      	ldr	r0, [r7, #4]
 800d206:	f000 fa25 	bl	800d654 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	2203      	movs	r2, #3
 800d20e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800d212:	e05d      	b.n	800d2d0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d214:	6878      	ldr	r0, [r7, #4]
 800d216:	f000 fa1d 	bl	800d654 <USBD_CtlSendStatus>
      break;
 800d21a:	e059      	b.n	800d2d0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d21c:	4b2f      	ldr	r3, [pc, #188]	; (800d2dc <USBD_SetConfig+0x150>)
 800d21e:	781b      	ldrb	r3, [r3, #0]
 800d220:	2b00      	cmp	r3, #0
 800d222:	d112      	bne.n	800d24a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	2202      	movs	r2, #2
 800d228:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800d22c:	4b2b      	ldr	r3, [pc, #172]	; (800d2dc <USBD_SetConfig+0x150>)
 800d22e:	781b      	ldrb	r3, [r3, #0]
 800d230:	461a      	mov	r2, r3
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d236:	4b29      	ldr	r3, [pc, #164]	; (800d2dc <USBD_SetConfig+0x150>)
 800d238:	781b      	ldrb	r3, [r3, #0]
 800d23a:	4619      	mov	r1, r3
 800d23c:	6878      	ldr	r0, [r7, #4]
 800d23e:	f7fe ffac 	bl	800c19a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800d242:	6878      	ldr	r0, [r7, #4]
 800d244:	f000 fa06 	bl	800d654 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d248:	e042      	b.n	800d2d0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800d24a:	4b24      	ldr	r3, [pc, #144]	; (800d2dc <USBD_SetConfig+0x150>)
 800d24c:	781b      	ldrb	r3, [r3, #0]
 800d24e:	461a      	mov	r2, r3
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	685b      	ldr	r3, [r3, #4]
 800d254:	429a      	cmp	r2, r3
 800d256:	d02a      	beq.n	800d2ae <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	685b      	ldr	r3, [r3, #4]
 800d25c:	b2db      	uxtb	r3, r3
 800d25e:	4619      	mov	r1, r3
 800d260:	6878      	ldr	r0, [r7, #4]
 800d262:	f7fe ff9a 	bl	800c19a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d266:	4b1d      	ldr	r3, [pc, #116]	; (800d2dc <USBD_SetConfig+0x150>)
 800d268:	781b      	ldrb	r3, [r3, #0]
 800d26a:	461a      	mov	r2, r3
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d270:	4b1a      	ldr	r3, [pc, #104]	; (800d2dc <USBD_SetConfig+0x150>)
 800d272:	781b      	ldrb	r3, [r3, #0]
 800d274:	4619      	mov	r1, r3
 800d276:	6878      	ldr	r0, [r7, #4]
 800d278:	f7fe ff73 	bl	800c162 <USBD_SetClassConfig>
 800d27c:	4603      	mov	r3, r0
 800d27e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d280:	7bfb      	ldrb	r3, [r7, #15]
 800d282:	2b00      	cmp	r3, #0
 800d284:	d00f      	beq.n	800d2a6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800d286:	6839      	ldr	r1, [r7, #0]
 800d288:	6878      	ldr	r0, [r7, #4]
 800d28a:	f000 f918 	bl	800d4be <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	685b      	ldr	r3, [r3, #4]
 800d292:	b2db      	uxtb	r3, r3
 800d294:	4619      	mov	r1, r3
 800d296:	6878      	ldr	r0, [r7, #4]
 800d298:	f7fe ff7f 	bl	800c19a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	2202      	movs	r2, #2
 800d2a0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800d2a4:	e014      	b.n	800d2d0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d2a6:	6878      	ldr	r0, [r7, #4]
 800d2a8:	f000 f9d4 	bl	800d654 <USBD_CtlSendStatus>
      break;
 800d2ac:	e010      	b.n	800d2d0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d2ae:	6878      	ldr	r0, [r7, #4]
 800d2b0:	f000 f9d0 	bl	800d654 <USBD_CtlSendStatus>
      break;
 800d2b4:	e00c      	b.n	800d2d0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800d2b6:	6839      	ldr	r1, [r7, #0]
 800d2b8:	6878      	ldr	r0, [r7, #4]
 800d2ba:	f000 f900 	bl	800d4be <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d2be:	4b07      	ldr	r3, [pc, #28]	; (800d2dc <USBD_SetConfig+0x150>)
 800d2c0:	781b      	ldrb	r3, [r3, #0]
 800d2c2:	4619      	mov	r1, r3
 800d2c4:	6878      	ldr	r0, [r7, #4]
 800d2c6:	f7fe ff68 	bl	800c19a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d2ca:	2303      	movs	r3, #3
 800d2cc:	73fb      	strb	r3, [r7, #15]
      break;
 800d2ce:	bf00      	nop
  }

  return ret;
 800d2d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2d2:	4618      	mov	r0, r3
 800d2d4:	3710      	adds	r7, #16
 800d2d6:	46bd      	mov	sp, r7
 800d2d8:	bd80      	pop	{r7, pc}
 800d2da:	bf00      	nop
 800d2dc:	20000883 	.word	0x20000883

0800d2e0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d2e0:	b580      	push	{r7, lr}
 800d2e2:	b082      	sub	sp, #8
 800d2e4:	af00      	add	r7, sp, #0
 800d2e6:	6078      	str	r0, [r7, #4]
 800d2e8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d2ea:	683b      	ldr	r3, [r7, #0]
 800d2ec:	88db      	ldrh	r3, [r3, #6]
 800d2ee:	2b01      	cmp	r3, #1
 800d2f0:	d004      	beq.n	800d2fc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d2f2:	6839      	ldr	r1, [r7, #0]
 800d2f4:	6878      	ldr	r0, [r7, #4]
 800d2f6:	f000 f8e2 	bl	800d4be <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d2fa:	e023      	b.n	800d344 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d302:	b2db      	uxtb	r3, r3
 800d304:	2b02      	cmp	r3, #2
 800d306:	dc02      	bgt.n	800d30e <USBD_GetConfig+0x2e>
 800d308:	2b00      	cmp	r3, #0
 800d30a:	dc03      	bgt.n	800d314 <USBD_GetConfig+0x34>
 800d30c:	e015      	b.n	800d33a <USBD_GetConfig+0x5a>
 800d30e:	2b03      	cmp	r3, #3
 800d310:	d00b      	beq.n	800d32a <USBD_GetConfig+0x4a>
 800d312:	e012      	b.n	800d33a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	2200      	movs	r2, #0
 800d318:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	3308      	adds	r3, #8
 800d31e:	2201      	movs	r2, #1
 800d320:	4619      	mov	r1, r3
 800d322:	6878      	ldr	r0, [r7, #4]
 800d324:	f000 f93c 	bl	800d5a0 <USBD_CtlSendData>
        break;
 800d328:	e00c      	b.n	800d344 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	3304      	adds	r3, #4
 800d32e:	2201      	movs	r2, #1
 800d330:	4619      	mov	r1, r3
 800d332:	6878      	ldr	r0, [r7, #4]
 800d334:	f000 f934 	bl	800d5a0 <USBD_CtlSendData>
        break;
 800d338:	e004      	b.n	800d344 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d33a:	6839      	ldr	r1, [r7, #0]
 800d33c:	6878      	ldr	r0, [r7, #4]
 800d33e:	f000 f8be 	bl	800d4be <USBD_CtlError>
        break;
 800d342:	bf00      	nop
}
 800d344:	bf00      	nop
 800d346:	3708      	adds	r7, #8
 800d348:	46bd      	mov	sp, r7
 800d34a:	bd80      	pop	{r7, pc}

0800d34c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d34c:	b580      	push	{r7, lr}
 800d34e:	b082      	sub	sp, #8
 800d350:	af00      	add	r7, sp, #0
 800d352:	6078      	str	r0, [r7, #4]
 800d354:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d35c:	b2db      	uxtb	r3, r3
 800d35e:	3b01      	subs	r3, #1
 800d360:	2b02      	cmp	r3, #2
 800d362:	d81e      	bhi.n	800d3a2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d364:	683b      	ldr	r3, [r7, #0]
 800d366:	88db      	ldrh	r3, [r3, #6]
 800d368:	2b02      	cmp	r3, #2
 800d36a:	d004      	beq.n	800d376 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d36c:	6839      	ldr	r1, [r7, #0]
 800d36e:	6878      	ldr	r0, [r7, #4]
 800d370:	f000 f8a5 	bl	800d4be <USBD_CtlError>
        break;
 800d374:	e01a      	b.n	800d3ac <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	2201      	movs	r2, #1
 800d37a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800d382:	2b00      	cmp	r3, #0
 800d384:	d005      	beq.n	800d392 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	68db      	ldr	r3, [r3, #12]
 800d38a:	f043 0202 	orr.w	r2, r3, #2
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	330c      	adds	r3, #12
 800d396:	2202      	movs	r2, #2
 800d398:	4619      	mov	r1, r3
 800d39a:	6878      	ldr	r0, [r7, #4]
 800d39c:	f000 f900 	bl	800d5a0 <USBD_CtlSendData>
      break;
 800d3a0:	e004      	b.n	800d3ac <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d3a2:	6839      	ldr	r1, [r7, #0]
 800d3a4:	6878      	ldr	r0, [r7, #4]
 800d3a6:	f000 f88a 	bl	800d4be <USBD_CtlError>
      break;
 800d3aa:	bf00      	nop
  }
}
 800d3ac:	bf00      	nop
 800d3ae:	3708      	adds	r7, #8
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	bd80      	pop	{r7, pc}

0800d3b4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d3b4:	b580      	push	{r7, lr}
 800d3b6:	b082      	sub	sp, #8
 800d3b8:	af00      	add	r7, sp, #0
 800d3ba:	6078      	str	r0, [r7, #4]
 800d3bc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d3be:	683b      	ldr	r3, [r7, #0]
 800d3c0:	885b      	ldrh	r3, [r3, #2]
 800d3c2:	2b01      	cmp	r3, #1
 800d3c4:	d107      	bne.n	800d3d6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	2201      	movs	r2, #1
 800d3ca:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d3ce:	6878      	ldr	r0, [r7, #4]
 800d3d0:	f000 f940 	bl	800d654 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800d3d4:	e013      	b.n	800d3fe <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800d3d6:	683b      	ldr	r3, [r7, #0]
 800d3d8:	885b      	ldrh	r3, [r3, #2]
 800d3da:	2b02      	cmp	r3, #2
 800d3dc:	d10b      	bne.n	800d3f6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800d3de:	683b      	ldr	r3, [r7, #0]
 800d3e0:	889b      	ldrh	r3, [r3, #4]
 800d3e2:	0a1b      	lsrs	r3, r3, #8
 800d3e4:	b29b      	uxth	r3, r3
 800d3e6:	b2da      	uxtb	r2, r3
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800d3ee:	6878      	ldr	r0, [r7, #4]
 800d3f0:	f000 f930 	bl	800d654 <USBD_CtlSendStatus>
}
 800d3f4:	e003      	b.n	800d3fe <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800d3f6:	6839      	ldr	r1, [r7, #0]
 800d3f8:	6878      	ldr	r0, [r7, #4]
 800d3fa:	f000 f860 	bl	800d4be <USBD_CtlError>
}
 800d3fe:	bf00      	nop
 800d400:	3708      	adds	r7, #8
 800d402:	46bd      	mov	sp, r7
 800d404:	bd80      	pop	{r7, pc}

0800d406 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d406:	b580      	push	{r7, lr}
 800d408:	b082      	sub	sp, #8
 800d40a:	af00      	add	r7, sp, #0
 800d40c:	6078      	str	r0, [r7, #4]
 800d40e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d416:	b2db      	uxtb	r3, r3
 800d418:	3b01      	subs	r3, #1
 800d41a:	2b02      	cmp	r3, #2
 800d41c:	d80b      	bhi.n	800d436 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d41e:	683b      	ldr	r3, [r7, #0]
 800d420:	885b      	ldrh	r3, [r3, #2]
 800d422:	2b01      	cmp	r3, #1
 800d424:	d10c      	bne.n	800d440 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	2200      	movs	r2, #0
 800d42a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d42e:	6878      	ldr	r0, [r7, #4]
 800d430:	f000 f910 	bl	800d654 <USBD_CtlSendStatus>
      }
      break;
 800d434:	e004      	b.n	800d440 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d436:	6839      	ldr	r1, [r7, #0]
 800d438:	6878      	ldr	r0, [r7, #4]
 800d43a:	f000 f840 	bl	800d4be <USBD_CtlError>
      break;
 800d43e:	e000      	b.n	800d442 <USBD_ClrFeature+0x3c>
      break;
 800d440:	bf00      	nop
  }
}
 800d442:	bf00      	nop
 800d444:	3708      	adds	r7, #8
 800d446:	46bd      	mov	sp, r7
 800d448:	bd80      	pop	{r7, pc}

0800d44a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d44a:	b580      	push	{r7, lr}
 800d44c:	b084      	sub	sp, #16
 800d44e:	af00      	add	r7, sp, #0
 800d450:	6078      	str	r0, [r7, #4]
 800d452:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d454:	683b      	ldr	r3, [r7, #0]
 800d456:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	781a      	ldrb	r2, [r3, #0]
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	3301      	adds	r3, #1
 800d464:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	781a      	ldrb	r2, [r3, #0]
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	3301      	adds	r3, #1
 800d472:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d474:	68f8      	ldr	r0, [r7, #12]
 800d476:	f7ff fa17 	bl	800c8a8 <SWAPBYTE>
 800d47a:	4603      	mov	r3, r0
 800d47c:	461a      	mov	r2, r3
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	3301      	adds	r3, #1
 800d486:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	3301      	adds	r3, #1
 800d48c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d48e:	68f8      	ldr	r0, [r7, #12]
 800d490:	f7ff fa0a 	bl	800c8a8 <SWAPBYTE>
 800d494:	4603      	mov	r3, r0
 800d496:	461a      	mov	r2, r3
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	3301      	adds	r3, #1
 800d4a0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	3301      	adds	r3, #1
 800d4a6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d4a8:	68f8      	ldr	r0, [r7, #12]
 800d4aa:	f7ff f9fd 	bl	800c8a8 <SWAPBYTE>
 800d4ae:	4603      	mov	r3, r0
 800d4b0:	461a      	mov	r2, r3
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	80da      	strh	r2, [r3, #6]
}
 800d4b6:	bf00      	nop
 800d4b8:	3710      	adds	r7, #16
 800d4ba:	46bd      	mov	sp, r7
 800d4bc:	bd80      	pop	{r7, pc}

0800d4be <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d4be:	b580      	push	{r7, lr}
 800d4c0:	b082      	sub	sp, #8
 800d4c2:	af00      	add	r7, sp, #0
 800d4c4:	6078      	str	r0, [r7, #4]
 800d4c6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d4c8:	2180      	movs	r1, #128	; 0x80
 800d4ca:	6878      	ldr	r0, [r7, #4]
 800d4cc:	f004 fa3c 	bl	8011948 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d4d0:	2100      	movs	r1, #0
 800d4d2:	6878      	ldr	r0, [r7, #4]
 800d4d4:	f004 fa38 	bl	8011948 <USBD_LL_StallEP>
}
 800d4d8:	bf00      	nop
 800d4da:	3708      	adds	r7, #8
 800d4dc:	46bd      	mov	sp, r7
 800d4de:	bd80      	pop	{r7, pc}

0800d4e0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d4e0:	b580      	push	{r7, lr}
 800d4e2:	b086      	sub	sp, #24
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	60f8      	str	r0, [r7, #12]
 800d4e8:	60b9      	str	r1, [r7, #8]
 800d4ea:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d4ec:	2300      	movs	r3, #0
 800d4ee:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d036      	beq.n	800d564 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800d4fa:	6938      	ldr	r0, [r7, #16]
 800d4fc:	f000 f836 	bl	800d56c <USBD_GetLen>
 800d500:	4603      	mov	r3, r0
 800d502:	3301      	adds	r3, #1
 800d504:	b29b      	uxth	r3, r3
 800d506:	005b      	lsls	r3, r3, #1
 800d508:	b29a      	uxth	r2, r3
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d50e:	7dfb      	ldrb	r3, [r7, #23]
 800d510:	68ba      	ldr	r2, [r7, #8]
 800d512:	4413      	add	r3, r2
 800d514:	687a      	ldr	r2, [r7, #4]
 800d516:	7812      	ldrb	r2, [r2, #0]
 800d518:	701a      	strb	r2, [r3, #0]
  idx++;
 800d51a:	7dfb      	ldrb	r3, [r7, #23]
 800d51c:	3301      	adds	r3, #1
 800d51e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d520:	7dfb      	ldrb	r3, [r7, #23]
 800d522:	68ba      	ldr	r2, [r7, #8]
 800d524:	4413      	add	r3, r2
 800d526:	2203      	movs	r2, #3
 800d528:	701a      	strb	r2, [r3, #0]
  idx++;
 800d52a:	7dfb      	ldrb	r3, [r7, #23]
 800d52c:	3301      	adds	r3, #1
 800d52e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d530:	e013      	b.n	800d55a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800d532:	7dfb      	ldrb	r3, [r7, #23]
 800d534:	68ba      	ldr	r2, [r7, #8]
 800d536:	4413      	add	r3, r2
 800d538:	693a      	ldr	r2, [r7, #16]
 800d53a:	7812      	ldrb	r2, [r2, #0]
 800d53c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d53e:	693b      	ldr	r3, [r7, #16]
 800d540:	3301      	adds	r3, #1
 800d542:	613b      	str	r3, [r7, #16]
    idx++;
 800d544:	7dfb      	ldrb	r3, [r7, #23]
 800d546:	3301      	adds	r3, #1
 800d548:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d54a:	7dfb      	ldrb	r3, [r7, #23]
 800d54c:	68ba      	ldr	r2, [r7, #8]
 800d54e:	4413      	add	r3, r2
 800d550:	2200      	movs	r2, #0
 800d552:	701a      	strb	r2, [r3, #0]
    idx++;
 800d554:	7dfb      	ldrb	r3, [r7, #23]
 800d556:	3301      	adds	r3, #1
 800d558:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d55a:	693b      	ldr	r3, [r7, #16]
 800d55c:	781b      	ldrb	r3, [r3, #0]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d1e7      	bne.n	800d532 <USBD_GetString+0x52>
 800d562:	e000      	b.n	800d566 <USBD_GetString+0x86>
    return;
 800d564:	bf00      	nop
  }
}
 800d566:	3718      	adds	r7, #24
 800d568:	46bd      	mov	sp, r7
 800d56a:	bd80      	pop	{r7, pc}

0800d56c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d56c:	b480      	push	{r7}
 800d56e:	b085      	sub	sp, #20
 800d570:	af00      	add	r7, sp, #0
 800d572:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d574:	2300      	movs	r3, #0
 800d576:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d57c:	e005      	b.n	800d58a <USBD_GetLen+0x1e>
  {
    len++;
 800d57e:	7bfb      	ldrb	r3, [r7, #15]
 800d580:	3301      	adds	r3, #1
 800d582:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d584:	68bb      	ldr	r3, [r7, #8]
 800d586:	3301      	adds	r3, #1
 800d588:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d58a:	68bb      	ldr	r3, [r7, #8]
 800d58c:	781b      	ldrb	r3, [r3, #0]
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d1f5      	bne.n	800d57e <USBD_GetLen+0x12>
  }

  return len;
 800d592:	7bfb      	ldrb	r3, [r7, #15]
}
 800d594:	4618      	mov	r0, r3
 800d596:	3714      	adds	r7, #20
 800d598:	46bd      	mov	sp, r7
 800d59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d59e:	4770      	bx	lr

0800d5a0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d5a0:	b580      	push	{r7, lr}
 800d5a2:	b084      	sub	sp, #16
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	60f8      	str	r0, [r7, #12]
 800d5a8:	60b9      	str	r1, [r7, #8]
 800d5aa:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	2202      	movs	r2, #2
 800d5b0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	687a      	ldr	r2, [r7, #4]
 800d5b8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	687a      	ldr	r2, [r7, #4]
 800d5be:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	68ba      	ldr	r2, [r7, #8]
 800d5c4:	2100      	movs	r1, #0
 800d5c6:	68f8      	ldr	r0, [r7, #12]
 800d5c8:	f004 fa47 	bl	8011a5a <USBD_LL_Transmit>

  return USBD_OK;
 800d5cc:	2300      	movs	r3, #0
}
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	3710      	adds	r7, #16
 800d5d2:	46bd      	mov	sp, r7
 800d5d4:	bd80      	pop	{r7, pc}

0800d5d6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d5d6:	b580      	push	{r7, lr}
 800d5d8:	b084      	sub	sp, #16
 800d5da:	af00      	add	r7, sp, #0
 800d5dc:	60f8      	str	r0, [r7, #12]
 800d5de:	60b9      	str	r1, [r7, #8]
 800d5e0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	68ba      	ldr	r2, [r7, #8]
 800d5e6:	2100      	movs	r1, #0
 800d5e8:	68f8      	ldr	r0, [r7, #12]
 800d5ea:	f004 fa36 	bl	8011a5a <USBD_LL_Transmit>

  return USBD_OK;
 800d5ee:	2300      	movs	r3, #0
}
 800d5f0:	4618      	mov	r0, r3
 800d5f2:	3710      	adds	r7, #16
 800d5f4:	46bd      	mov	sp, r7
 800d5f6:	bd80      	pop	{r7, pc}

0800d5f8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d5f8:	b580      	push	{r7, lr}
 800d5fa:	b084      	sub	sp, #16
 800d5fc:	af00      	add	r7, sp, #0
 800d5fe:	60f8      	str	r0, [r7, #12]
 800d600:	60b9      	str	r1, [r7, #8]
 800d602:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	2203      	movs	r2, #3
 800d608:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	687a      	ldr	r2, [r7, #4]
 800d610:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	687a      	ldr	r2, [r7, #4]
 800d618:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	68ba      	ldr	r2, [r7, #8]
 800d620:	2100      	movs	r1, #0
 800d622:	68f8      	ldr	r0, [r7, #12]
 800d624:	f004 fa3a 	bl	8011a9c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d628:	2300      	movs	r3, #0
}
 800d62a:	4618      	mov	r0, r3
 800d62c:	3710      	adds	r7, #16
 800d62e:	46bd      	mov	sp, r7
 800d630:	bd80      	pop	{r7, pc}

0800d632 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d632:	b580      	push	{r7, lr}
 800d634:	b084      	sub	sp, #16
 800d636:	af00      	add	r7, sp, #0
 800d638:	60f8      	str	r0, [r7, #12]
 800d63a:	60b9      	str	r1, [r7, #8]
 800d63c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	68ba      	ldr	r2, [r7, #8]
 800d642:	2100      	movs	r1, #0
 800d644:	68f8      	ldr	r0, [r7, #12]
 800d646:	f004 fa29 	bl	8011a9c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d64a:	2300      	movs	r3, #0
}
 800d64c:	4618      	mov	r0, r3
 800d64e:	3710      	adds	r7, #16
 800d650:	46bd      	mov	sp, r7
 800d652:	bd80      	pop	{r7, pc}

0800d654 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d654:	b580      	push	{r7, lr}
 800d656:	b082      	sub	sp, #8
 800d658:	af00      	add	r7, sp, #0
 800d65a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	2204      	movs	r2, #4
 800d660:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d664:	2300      	movs	r3, #0
 800d666:	2200      	movs	r2, #0
 800d668:	2100      	movs	r1, #0
 800d66a:	6878      	ldr	r0, [r7, #4]
 800d66c:	f004 f9f5 	bl	8011a5a <USBD_LL_Transmit>

  return USBD_OK;
 800d670:	2300      	movs	r3, #0
}
 800d672:	4618      	mov	r0, r3
 800d674:	3708      	adds	r7, #8
 800d676:	46bd      	mov	sp, r7
 800d678:	bd80      	pop	{r7, pc}

0800d67a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d67a:	b580      	push	{r7, lr}
 800d67c:	b082      	sub	sp, #8
 800d67e:	af00      	add	r7, sp, #0
 800d680:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	2205      	movs	r2, #5
 800d686:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d68a:	2300      	movs	r3, #0
 800d68c:	2200      	movs	r2, #0
 800d68e:	2100      	movs	r1, #0
 800d690:	6878      	ldr	r0, [r7, #4]
 800d692:	f004 fa03 	bl	8011a9c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d696:	2300      	movs	r3, #0
}
 800d698:	4618      	mov	r0, r3
 800d69a:	3708      	adds	r7, #8
 800d69c:	46bd      	mov	sp, r7
 800d69e:	bd80      	pop	{r7, pc}

0800d6a0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800d6a0:	b480      	push	{r7}
 800d6a2:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800d6a4:	bf00      	nop
 800d6a6:	46bd      	mov	sp, r7
 800d6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ac:	4770      	bx	lr
	...

0800d6b0 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800d6b0:	b480      	push	{r7}
 800d6b2:	b085      	sub	sp, #20
 800d6b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d6b6:	f3ef 8305 	mrs	r3, IPSR
 800d6ba:	60bb      	str	r3, [r7, #8]
  return(result);
 800d6bc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d10f      	bne.n	800d6e2 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d6c2:	f3ef 8310 	mrs	r3, PRIMASK
 800d6c6:	607b      	str	r3, [r7, #4]
  return(result);
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d105      	bne.n	800d6da <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800d6ce:	f3ef 8311 	mrs	r3, BASEPRI
 800d6d2:	603b      	str	r3, [r7, #0]
  return(result);
 800d6d4:	683b      	ldr	r3, [r7, #0]
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d007      	beq.n	800d6ea <osKernelInitialize+0x3a>
 800d6da:	4b0e      	ldr	r3, [pc, #56]	; (800d714 <osKernelInitialize+0x64>)
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	2b02      	cmp	r3, #2
 800d6e0:	d103      	bne.n	800d6ea <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800d6e2:	f06f 0305 	mvn.w	r3, #5
 800d6e6:	60fb      	str	r3, [r7, #12]
 800d6e8:	e00c      	b.n	800d704 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800d6ea:	4b0a      	ldr	r3, [pc, #40]	; (800d714 <osKernelInitialize+0x64>)
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d105      	bne.n	800d6fe <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800d6f2:	4b08      	ldr	r3, [pc, #32]	; (800d714 <osKernelInitialize+0x64>)
 800d6f4:	2201      	movs	r2, #1
 800d6f6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800d6f8:	2300      	movs	r3, #0
 800d6fa:	60fb      	str	r3, [r7, #12]
 800d6fc:	e002      	b.n	800d704 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800d6fe:	f04f 33ff 	mov.w	r3, #4294967295
 800d702:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800d704:	68fb      	ldr	r3, [r7, #12]
}
 800d706:	4618      	mov	r0, r3
 800d708:	3714      	adds	r7, #20
 800d70a:	46bd      	mov	sp, r7
 800d70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d710:	4770      	bx	lr
 800d712:	bf00      	nop
 800d714:	20000884 	.word	0x20000884

0800d718 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800d718:	b580      	push	{r7, lr}
 800d71a:	b084      	sub	sp, #16
 800d71c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d71e:	f3ef 8305 	mrs	r3, IPSR
 800d722:	60bb      	str	r3, [r7, #8]
  return(result);
 800d724:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d726:	2b00      	cmp	r3, #0
 800d728:	d10f      	bne.n	800d74a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d72a:	f3ef 8310 	mrs	r3, PRIMASK
 800d72e:	607b      	str	r3, [r7, #4]
  return(result);
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	2b00      	cmp	r3, #0
 800d734:	d105      	bne.n	800d742 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800d736:	f3ef 8311 	mrs	r3, BASEPRI
 800d73a:	603b      	str	r3, [r7, #0]
  return(result);
 800d73c:	683b      	ldr	r3, [r7, #0]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d007      	beq.n	800d752 <osKernelStart+0x3a>
 800d742:	4b0f      	ldr	r3, [pc, #60]	; (800d780 <osKernelStart+0x68>)
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	2b02      	cmp	r3, #2
 800d748:	d103      	bne.n	800d752 <osKernelStart+0x3a>
    stat = osErrorISR;
 800d74a:	f06f 0305 	mvn.w	r3, #5
 800d74e:	60fb      	str	r3, [r7, #12]
 800d750:	e010      	b.n	800d774 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800d752:	4b0b      	ldr	r3, [pc, #44]	; (800d780 <osKernelStart+0x68>)
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	2b01      	cmp	r3, #1
 800d758:	d109      	bne.n	800d76e <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800d75a:	f7ff ffa1 	bl	800d6a0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800d75e:	4b08      	ldr	r3, [pc, #32]	; (800d780 <osKernelStart+0x68>)
 800d760:	2202      	movs	r2, #2
 800d762:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800d764:	f001 fedc 	bl	800f520 <vTaskStartScheduler>
      stat = osOK;
 800d768:	2300      	movs	r3, #0
 800d76a:	60fb      	str	r3, [r7, #12]
 800d76c:	e002      	b.n	800d774 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800d76e:	f04f 33ff 	mov.w	r3, #4294967295
 800d772:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800d774:	68fb      	ldr	r3, [r7, #12]
}
 800d776:	4618      	mov	r0, r3
 800d778:	3710      	adds	r7, #16
 800d77a:	46bd      	mov	sp, r7
 800d77c:	bd80      	pop	{r7, pc}
 800d77e:	bf00      	nop
 800d780:	20000884 	.word	0x20000884

0800d784 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800d784:	b580      	push	{r7, lr}
 800d786:	b090      	sub	sp, #64	; 0x40
 800d788:	af04      	add	r7, sp, #16
 800d78a:	60f8      	str	r0, [r7, #12]
 800d78c:	60b9      	str	r1, [r7, #8]
 800d78e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800d790:	2300      	movs	r3, #0
 800d792:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d794:	f3ef 8305 	mrs	r3, IPSR
 800d798:	61fb      	str	r3, [r7, #28]
  return(result);
 800d79a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	f040 8090 	bne.w	800d8c2 <osThreadNew+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d7a2:	f3ef 8310 	mrs	r3, PRIMASK
 800d7a6:	61bb      	str	r3, [r7, #24]
  return(result);
 800d7a8:	69bb      	ldr	r3, [r7, #24]
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d105      	bne.n	800d7ba <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800d7ae:	f3ef 8311 	mrs	r3, BASEPRI
 800d7b2:	617b      	str	r3, [r7, #20]
  return(result);
 800d7b4:	697b      	ldr	r3, [r7, #20]
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d003      	beq.n	800d7c2 <osThreadNew+0x3e>
 800d7ba:	4b44      	ldr	r3, [pc, #272]	; (800d8cc <osThreadNew+0x148>)
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	2b02      	cmp	r3, #2
 800d7c0:	d07f      	beq.n	800d8c2 <osThreadNew+0x13e>
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d07c      	beq.n	800d8c2 <osThreadNew+0x13e>
    stack = configMINIMAL_STACK_SIZE;
 800d7c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d7cc:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800d7ce:	2318      	movs	r3, #24
 800d7d0:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800d7d2:	2300      	movs	r3, #0
 800d7d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800d7d6:	f04f 33ff 	mov.w	r3, #4294967295
 800d7da:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d045      	beq.n	800d86e <osThreadNew+0xea>
      if (attr->name != NULL) {
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d002      	beq.n	800d7f0 <osThreadNew+0x6c>
        name = attr->name;
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	699b      	ldr	r3, [r3, #24]
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d002      	beq.n	800d7fe <osThreadNew+0x7a>
        prio = (UBaseType_t)attr->priority;
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	699b      	ldr	r3, [r3, #24]
 800d7fc:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800d7fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d800:	2b00      	cmp	r3, #0
 800d802:	d008      	beq.n	800d816 <osThreadNew+0x92>
 800d804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d806:	2b38      	cmp	r3, #56	; 0x38
 800d808:	d805      	bhi.n	800d816 <osThreadNew+0x92>
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	685b      	ldr	r3, [r3, #4]
 800d80e:	f003 0301 	and.w	r3, r3, #1
 800d812:	2b00      	cmp	r3, #0
 800d814:	d001      	beq.n	800d81a <osThreadNew+0x96>
        return (NULL);
 800d816:	2300      	movs	r3, #0
 800d818:	e054      	b.n	800d8c4 <osThreadNew+0x140>
      }

      if (attr->stack_size > 0U) {
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	695b      	ldr	r3, [r3, #20]
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d003      	beq.n	800d82a <osThreadNew+0xa6>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	695b      	ldr	r3, [r3, #20]
 800d826:	089b      	lsrs	r3, r3, #2
 800d828:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	689b      	ldr	r3, [r3, #8]
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d00e      	beq.n	800d850 <osThreadNew+0xcc>
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	68db      	ldr	r3, [r3, #12]
 800d836:	2bbb      	cmp	r3, #187	; 0xbb
 800d838:	d90a      	bls.n	800d850 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d006      	beq.n	800d850 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	695b      	ldr	r3, [r3, #20]
 800d846:	2b00      	cmp	r3, #0
 800d848:	d002      	beq.n	800d850 <osThreadNew+0xcc>
        mem = 1;
 800d84a:	2301      	movs	r3, #1
 800d84c:	623b      	str	r3, [r7, #32]
 800d84e:	e010      	b.n	800d872 <osThreadNew+0xee>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	689b      	ldr	r3, [r3, #8]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d10c      	bne.n	800d872 <osThreadNew+0xee>
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	68db      	ldr	r3, [r3, #12]
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d108      	bne.n	800d872 <osThreadNew+0xee>
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	691b      	ldr	r3, [r3, #16]
 800d864:	2b00      	cmp	r3, #0
 800d866:	d104      	bne.n	800d872 <osThreadNew+0xee>
          mem = 0;
 800d868:	2300      	movs	r3, #0
 800d86a:	623b      	str	r3, [r7, #32]
 800d86c:	e001      	b.n	800d872 <osThreadNew+0xee>
        }
      }
    }
    else {
      mem = 0;
 800d86e:	2300      	movs	r3, #0
 800d870:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800d872:	6a3b      	ldr	r3, [r7, #32]
 800d874:	2b01      	cmp	r3, #1
 800d876:	d110      	bne.n	800d89a <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800d87c:	687a      	ldr	r2, [r7, #4]
 800d87e:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d880:	9202      	str	r2, [sp, #8]
 800d882:	9301      	str	r3, [sp, #4]
 800d884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d886:	9300      	str	r3, [sp, #0]
 800d888:	68bb      	ldr	r3, [r7, #8]
 800d88a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d88c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d88e:	68f8      	ldr	r0, [r7, #12]
 800d890:	f001 fc50 	bl	800f134 <xTaskCreateStatic>
 800d894:	4603      	mov	r3, r0
 800d896:	613b      	str	r3, [r7, #16]
 800d898:	e013      	b.n	800d8c2 <osThreadNew+0x13e>
    }
    else {
      if (mem == 0) {
 800d89a:	6a3b      	ldr	r3, [r7, #32]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d110      	bne.n	800d8c2 <osThreadNew+0x13e>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800d8a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8a2:	b29a      	uxth	r2, r3
 800d8a4:	f107 0310 	add.w	r3, r7, #16
 800d8a8:	9301      	str	r3, [sp, #4]
 800d8aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8ac:	9300      	str	r3, [sp, #0]
 800d8ae:	68bb      	ldr	r3, [r7, #8]
 800d8b0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d8b2:	68f8      	ldr	r0, [r7, #12]
 800d8b4:	f001 fca1 	bl	800f1fa <xTaskCreate>
 800d8b8:	4603      	mov	r3, r0
 800d8ba:	2b01      	cmp	r3, #1
 800d8bc:	d001      	beq.n	800d8c2 <osThreadNew+0x13e>
          hTask = NULL;
 800d8be:	2300      	movs	r3, #0
 800d8c0:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800d8c2:	693b      	ldr	r3, [r7, #16]
}
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	3730      	adds	r7, #48	; 0x30
 800d8c8:	46bd      	mov	sp, r7
 800d8ca:	bd80      	pop	{r7, pc}
 800d8cc:	20000884 	.word	0x20000884

0800d8d0 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800d8d0:	b580      	push	{r7, lr}
 800d8d2:	b086      	sub	sp, #24
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d8d8:	f3ef 8305 	mrs	r3, IPSR
 800d8dc:	613b      	str	r3, [r7, #16]
  return(result);
 800d8de:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d10f      	bne.n	800d904 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d8e4:	f3ef 8310 	mrs	r3, PRIMASK
 800d8e8:	60fb      	str	r3, [r7, #12]
  return(result);
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d105      	bne.n	800d8fc <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800d8f0:	f3ef 8311 	mrs	r3, BASEPRI
 800d8f4:	60bb      	str	r3, [r7, #8]
  return(result);
 800d8f6:	68bb      	ldr	r3, [r7, #8]
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d007      	beq.n	800d90c <osDelay+0x3c>
 800d8fc:	4b0a      	ldr	r3, [pc, #40]	; (800d928 <osDelay+0x58>)
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	2b02      	cmp	r3, #2
 800d902:	d103      	bne.n	800d90c <osDelay+0x3c>
    stat = osErrorISR;
 800d904:	f06f 0305 	mvn.w	r3, #5
 800d908:	617b      	str	r3, [r7, #20]
 800d90a:	e007      	b.n	800d91c <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800d90c:	2300      	movs	r3, #0
 800d90e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	2b00      	cmp	r3, #0
 800d914:	d002      	beq.n	800d91c <osDelay+0x4c>
      vTaskDelay(ticks);
 800d916:	6878      	ldr	r0, [r7, #4]
 800d918:	f001 fdcc 	bl	800f4b4 <vTaskDelay>
    }
  }

  return (stat);
 800d91c:	697b      	ldr	r3, [r7, #20]
}
 800d91e:	4618      	mov	r0, r3
 800d920:	3718      	adds	r7, #24
 800d922:	46bd      	mov	sp, r7
 800d924:	bd80      	pop	{r7, pc}
 800d926:	bf00      	nop
 800d928:	20000884 	.word	0x20000884

0800d92c <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800d92c:	b580      	push	{r7, lr}
 800d92e:	b08c      	sub	sp, #48	; 0x30
 800d930:	af02      	add	r7, sp, #8
 800d932:	60f8      	str	r0, [r7, #12]
 800d934:	60b9      	str	r1, [r7, #8]
 800d936:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800d938:	2300      	movs	r3, #0
 800d93a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d93c:	f3ef 8305 	mrs	r3, IPSR
 800d940:	61bb      	str	r3, [r7, #24]
  return(result);
 800d942:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800d944:	2b00      	cmp	r3, #0
 800d946:	f040 8086 	bne.w	800da56 <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d94a:	f3ef 8310 	mrs	r3, PRIMASK
 800d94e:	617b      	str	r3, [r7, #20]
  return(result);
 800d950:	697b      	ldr	r3, [r7, #20]
 800d952:	2b00      	cmp	r3, #0
 800d954:	d105      	bne.n	800d962 <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800d956:	f3ef 8311 	mrs	r3, BASEPRI
 800d95a:	613b      	str	r3, [r7, #16]
  return(result);
 800d95c:	693b      	ldr	r3, [r7, #16]
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d003      	beq.n	800d96a <osSemaphoreNew+0x3e>
 800d962:	4b3f      	ldr	r3, [pc, #252]	; (800da60 <osSemaphoreNew+0x134>)
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	2b02      	cmp	r3, #2
 800d968:	d075      	beq.n	800da56 <osSemaphoreNew+0x12a>
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d072      	beq.n	800da56 <osSemaphoreNew+0x12a>
 800d970:	68ba      	ldr	r2, [r7, #8]
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	429a      	cmp	r2, r3
 800d976:	d86e      	bhi.n	800da56 <osSemaphoreNew+0x12a>
    mem = -1;
 800d978:	f04f 33ff 	mov.w	r3, #4294967295
 800d97c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	2b00      	cmp	r3, #0
 800d982:	d015      	beq.n	800d9b0 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	689b      	ldr	r3, [r3, #8]
 800d988:	2b00      	cmp	r3, #0
 800d98a:	d006      	beq.n	800d99a <osSemaphoreNew+0x6e>
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	68db      	ldr	r3, [r3, #12]
 800d990:	2b4f      	cmp	r3, #79	; 0x4f
 800d992:	d902      	bls.n	800d99a <osSemaphoreNew+0x6e>
        mem = 1;
 800d994:	2301      	movs	r3, #1
 800d996:	623b      	str	r3, [r7, #32]
 800d998:	e00c      	b.n	800d9b4 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	689b      	ldr	r3, [r3, #8]
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d108      	bne.n	800d9b4 <osSemaphoreNew+0x88>
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	68db      	ldr	r3, [r3, #12]
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d104      	bne.n	800d9b4 <osSemaphoreNew+0x88>
          mem = 0;
 800d9aa:	2300      	movs	r3, #0
 800d9ac:	623b      	str	r3, [r7, #32]
 800d9ae:	e001      	b.n	800d9b4 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 800d9b0:	2300      	movs	r3, #0
 800d9b2:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 800d9b4:	6a3b      	ldr	r3, [r7, #32]
 800d9b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9ba:	d04c      	beq.n	800da56 <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	2b01      	cmp	r3, #1
 800d9c0:	d128      	bne.n	800da14 <osSemaphoreNew+0xe8>
        if (mem == 1) {
 800d9c2:	6a3b      	ldr	r3, [r7, #32]
 800d9c4:	2b01      	cmp	r3, #1
 800d9c6:	d10a      	bne.n	800d9de <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	689b      	ldr	r3, [r3, #8]
 800d9cc:	2203      	movs	r2, #3
 800d9ce:	9200      	str	r2, [sp, #0]
 800d9d0:	2200      	movs	r2, #0
 800d9d2:	2100      	movs	r1, #0
 800d9d4:	2001      	movs	r0, #1
 800d9d6:	f000 fbc1 	bl	800e15c <xQueueGenericCreateStatic>
 800d9da:	6278      	str	r0, [r7, #36]	; 0x24
 800d9dc:	e005      	b.n	800d9ea <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 800d9de:	2203      	movs	r2, #3
 800d9e0:	2100      	movs	r1, #0
 800d9e2:	2001      	movs	r0, #1
 800d9e4:	f000 fc3c 	bl	800e260 <xQueueGenericCreate>
 800d9e8:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800d9ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d022      	beq.n	800da36 <osSemaphoreNew+0x10a>
 800d9f0:	68bb      	ldr	r3, [r7, #8]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d01f      	beq.n	800da36 <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800d9f6:	2300      	movs	r3, #0
 800d9f8:	2200      	movs	r2, #0
 800d9fa:	2100      	movs	r1, #0
 800d9fc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d9fe:	f000 fd07 	bl	800e410 <xQueueGenericSend>
 800da02:	4603      	mov	r3, r0
 800da04:	2b01      	cmp	r3, #1
 800da06:	d016      	beq.n	800da36 <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 800da08:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800da0a:	f001 f9bd 	bl	800ed88 <vQueueDelete>
            hSemaphore = NULL;
 800da0e:	2300      	movs	r3, #0
 800da10:	627b      	str	r3, [r7, #36]	; 0x24
 800da12:	e010      	b.n	800da36 <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 800da14:	6a3b      	ldr	r3, [r7, #32]
 800da16:	2b01      	cmp	r3, #1
 800da18:	d108      	bne.n	800da2c <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	689b      	ldr	r3, [r3, #8]
 800da1e:	461a      	mov	r2, r3
 800da20:	68b9      	ldr	r1, [r7, #8]
 800da22:	68f8      	ldr	r0, [r7, #12]
 800da24:	f000 fc81 	bl	800e32a <xQueueCreateCountingSemaphoreStatic>
 800da28:	6278      	str	r0, [r7, #36]	; 0x24
 800da2a:	e004      	b.n	800da36 <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800da2c:	68b9      	ldr	r1, [r7, #8]
 800da2e:	68f8      	ldr	r0, [r7, #12]
 800da30:	f000 fcb6 	bl	800e3a0 <xQueueCreateCountingSemaphore>
 800da34:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800da36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d00c      	beq.n	800da56 <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d003      	beq.n	800da4a <osSemaphoreNew+0x11e>
          name = attr->name;
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	61fb      	str	r3, [r7, #28]
 800da48:	e001      	b.n	800da4e <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 800da4a:	2300      	movs	r3, #0
 800da4c:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800da4e:	69f9      	ldr	r1, [r7, #28]
 800da50:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800da52:	f001 fae7 	bl	800f024 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800da56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800da58:	4618      	mov	r0, r3
 800da5a:	3728      	adds	r7, #40	; 0x28
 800da5c:	46bd      	mov	sp, r7
 800da5e:	bd80      	pop	{r7, pc}
 800da60:	20000884 	.word	0x20000884

0800da64 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800da64:	b580      	push	{r7, lr}
 800da66:	b088      	sub	sp, #32
 800da68:	af00      	add	r7, sp, #0
 800da6a:	6078      	str	r0, [r7, #4]
 800da6c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800da72:	2300      	movs	r3, #0
 800da74:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800da76:	69bb      	ldr	r3, [r7, #24]
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d103      	bne.n	800da84 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800da7c:	f06f 0303 	mvn.w	r3, #3
 800da80:	61fb      	str	r3, [r7, #28]
 800da82:	e04b      	b.n	800db1c <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800da84:	f3ef 8305 	mrs	r3, IPSR
 800da88:	617b      	str	r3, [r7, #20]
  return(result);
 800da8a:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d10f      	bne.n	800dab0 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800da90:	f3ef 8310 	mrs	r3, PRIMASK
 800da94:	613b      	str	r3, [r7, #16]
  return(result);
 800da96:	693b      	ldr	r3, [r7, #16]
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d105      	bne.n	800daa8 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800da9c:	f3ef 8311 	mrs	r3, BASEPRI
 800daa0:	60fb      	str	r3, [r7, #12]
  return(result);
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d026      	beq.n	800daf6 <osSemaphoreAcquire+0x92>
 800daa8:	4b1f      	ldr	r3, [pc, #124]	; (800db28 <osSemaphoreAcquire+0xc4>)
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	2b02      	cmp	r3, #2
 800daae:	d122      	bne.n	800daf6 <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 800dab0:	683b      	ldr	r3, [r7, #0]
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d003      	beq.n	800dabe <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 800dab6:	f06f 0303 	mvn.w	r3, #3
 800daba:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800dabc:	e02d      	b.n	800db1a <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 800dabe:	2300      	movs	r3, #0
 800dac0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800dac2:	f107 0308 	add.w	r3, r7, #8
 800dac6:	461a      	mov	r2, r3
 800dac8:	2100      	movs	r1, #0
 800daca:	69b8      	ldr	r0, [r7, #24]
 800dacc:	f001 f8d6 	bl	800ec7c <xQueueReceiveFromISR>
 800dad0:	4603      	mov	r3, r0
 800dad2:	2b01      	cmp	r3, #1
 800dad4:	d003      	beq.n	800dade <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 800dad6:	f06f 0302 	mvn.w	r3, #2
 800dada:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800dadc:	e01d      	b.n	800db1a <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 800dade:	68bb      	ldr	r3, [r7, #8]
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d01a      	beq.n	800db1a <osSemaphoreAcquire+0xb6>
 800dae4:	4b11      	ldr	r3, [pc, #68]	; (800db2c <osSemaphoreAcquire+0xc8>)
 800dae6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800daea:	601a      	str	r2, [r3, #0]
 800daec:	f3bf 8f4f 	dsb	sy
 800daf0:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 800daf4:	e011      	b.n	800db1a <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800daf6:	6839      	ldr	r1, [r7, #0]
 800daf8:	69b8      	ldr	r0, [r7, #24]
 800dafa:	f000 ffab 	bl	800ea54 <xQueueSemaphoreTake>
 800dafe:	4603      	mov	r3, r0
 800db00:	2b01      	cmp	r3, #1
 800db02:	d00b      	beq.n	800db1c <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 800db04:	683b      	ldr	r3, [r7, #0]
 800db06:	2b00      	cmp	r3, #0
 800db08:	d003      	beq.n	800db12 <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 800db0a:	f06f 0301 	mvn.w	r3, #1
 800db0e:	61fb      	str	r3, [r7, #28]
 800db10:	e004      	b.n	800db1c <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 800db12:	f06f 0302 	mvn.w	r3, #2
 800db16:	61fb      	str	r3, [r7, #28]
 800db18:	e000      	b.n	800db1c <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 800db1a:	bf00      	nop
      }
    }
  }

  return (stat);
 800db1c:	69fb      	ldr	r3, [r7, #28]
}
 800db1e:	4618      	mov	r0, r3
 800db20:	3720      	adds	r7, #32
 800db22:	46bd      	mov	sp, r7
 800db24:	bd80      	pop	{r7, pc}
 800db26:	bf00      	nop
 800db28:	20000884 	.word	0x20000884
 800db2c:	e000ed04 	.word	0xe000ed04

0800db30 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800db30:	b580      	push	{r7, lr}
 800db32:	b088      	sub	sp, #32
 800db34:	af00      	add	r7, sp, #0
 800db36:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800db3c:	2300      	movs	r3, #0
 800db3e:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800db40:	69bb      	ldr	r3, [r7, #24]
 800db42:	2b00      	cmp	r3, #0
 800db44:	d103      	bne.n	800db4e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800db46:	f06f 0303 	mvn.w	r3, #3
 800db4a:	61fb      	str	r3, [r7, #28]
 800db4c:	e03e      	b.n	800dbcc <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800db4e:	f3ef 8305 	mrs	r3, IPSR
 800db52:	617b      	str	r3, [r7, #20]
  return(result);
 800db54:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800db56:	2b00      	cmp	r3, #0
 800db58:	d10f      	bne.n	800db7a <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800db5a:	f3ef 8310 	mrs	r3, PRIMASK
 800db5e:	613b      	str	r3, [r7, #16]
  return(result);
 800db60:	693b      	ldr	r3, [r7, #16]
 800db62:	2b00      	cmp	r3, #0
 800db64:	d105      	bne.n	800db72 <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800db66:	f3ef 8311 	mrs	r3, BASEPRI
 800db6a:	60fb      	str	r3, [r7, #12]
  return(result);
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d01e      	beq.n	800dbb0 <osSemaphoreRelease+0x80>
 800db72:	4b19      	ldr	r3, [pc, #100]	; (800dbd8 <osSemaphoreRelease+0xa8>)
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	2b02      	cmp	r3, #2
 800db78:	d11a      	bne.n	800dbb0 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 800db7a:	2300      	movs	r3, #0
 800db7c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800db7e:	f107 0308 	add.w	r3, r7, #8
 800db82:	4619      	mov	r1, r3
 800db84:	69b8      	ldr	r0, [r7, #24]
 800db86:	f000 fde9 	bl	800e75c <xQueueGiveFromISR>
 800db8a:	4603      	mov	r3, r0
 800db8c:	2b01      	cmp	r3, #1
 800db8e:	d003      	beq.n	800db98 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 800db90:	f06f 0302 	mvn.w	r3, #2
 800db94:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800db96:	e018      	b.n	800dbca <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 800db98:	68bb      	ldr	r3, [r7, #8]
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d015      	beq.n	800dbca <osSemaphoreRelease+0x9a>
 800db9e:	4b0f      	ldr	r3, [pc, #60]	; (800dbdc <osSemaphoreRelease+0xac>)
 800dba0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dba4:	601a      	str	r2, [r3, #0]
 800dba6:	f3bf 8f4f 	dsb	sy
 800dbaa:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800dbae:	e00c      	b.n	800dbca <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800dbb0:	2300      	movs	r3, #0
 800dbb2:	2200      	movs	r2, #0
 800dbb4:	2100      	movs	r1, #0
 800dbb6:	69b8      	ldr	r0, [r7, #24]
 800dbb8:	f000 fc2a 	bl	800e410 <xQueueGenericSend>
 800dbbc:	4603      	mov	r3, r0
 800dbbe:	2b01      	cmp	r3, #1
 800dbc0:	d004      	beq.n	800dbcc <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 800dbc2:	f06f 0302 	mvn.w	r3, #2
 800dbc6:	61fb      	str	r3, [r7, #28]
 800dbc8:	e000      	b.n	800dbcc <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800dbca:	bf00      	nop
    }
  }

  return (stat);
 800dbcc:	69fb      	ldr	r3, [r7, #28]
}
 800dbce:	4618      	mov	r0, r3
 800dbd0:	3720      	adds	r7, #32
 800dbd2:	46bd      	mov	sp, r7
 800dbd4:	bd80      	pop	{r7, pc}
 800dbd6:	bf00      	nop
 800dbd8:	20000884 	.word	0x20000884
 800dbdc:	e000ed04 	.word	0xe000ed04

0800dbe0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800dbe0:	b580      	push	{r7, lr}
 800dbe2:	b08c      	sub	sp, #48	; 0x30
 800dbe4:	af02      	add	r7, sp, #8
 800dbe6:	60f8      	str	r0, [r7, #12]
 800dbe8:	60b9      	str	r1, [r7, #8]
 800dbea:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800dbec:	2300      	movs	r3, #0
 800dbee:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dbf0:	f3ef 8305 	mrs	r3, IPSR
 800dbf4:	61bb      	str	r3, [r7, #24]
  return(result);
 800dbf6:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d16f      	bne.n	800dcdc <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dbfc:	f3ef 8310 	mrs	r3, PRIMASK
 800dc00:	617b      	str	r3, [r7, #20]
  return(result);
 800dc02:	697b      	ldr	r3, [r7, #20]
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d105      	bne.n	800dc14 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800dc08:	f3ef 8311 	mrs	r3, BASEPRI
 800dc0c:	613b      	str	r3, [r7, #16]
  return(result);
 800dc0e:	693b      	ldr	r3, [r7, #16]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d003      	beq.n	800dc1c <osMessageQueueNew+0x3c>
 800dc14:	4b34      	ldr	r3, [pc, #208]	; (800dce8 <osMessageQueueNew+0x108>)
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	2b02      	cmp	r3, #2
 800dc1a:	d05f      	beq.n	800dcdc <osMessageQueueNew+0xfc>
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d05c      	beq.n	800dcdc <osMessageQueueNew+0xfc>
 800dc22:	68bb      	ldr	r3, [r7, #8]
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d059      	beq.n	800dcdc <osMessageQueueNew+0xfc>
    mem = -1;
 800dc28:	f04f 33ff 	mov.w	r3, #4294967295
 800dc2c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d029      	beq.n	800dc88 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	689b      	ldr	r3, [r3, #8]
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d012      	beq.n	800dc62 <osMessageQueueNew+0x82>
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	68db      	ldr	r3, [r3, #12]
 800dc40:	2b4f      	cmp	r3, #79	; 0x4f
 800dc42:	d90e      	bls.n	800dc62 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d00a      	beq.n	800dc62 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	695a      	ldr	r2, [r3, #20]
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	68b9      	ldr	r1, [r7, #8]
 800dc54:	fb01 f303 	mul.w	r3, r1, r3
 800dc58:	429a      	cmp	r2, r3
 800dc5a:	d302      	bcc.n	800dc62 <osMessageQueueNew+0x82>
        mem = 1;
 800dc5c:	2301      	movs	r3, #1
 800dc5e:	623b      	str	r3, [r7, #32]
 800dc60:	e014      	b.n	800dc8c <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	689b      	ldr	r3, [r3, #8]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d110      	bne.n	800dc8c <osMessageQueueNew+0xac>
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	68db      	ldr	r3, [r3, #12]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d10c      	bne.n	800dc8c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d108      	bne.n	800dc8c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	695b      	ldr	r3, [r3, #20]
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d104      	bne.n	800dc8c <osMessageQueueNew+0xac>
          mem = 0;
 800dc82:	2300      	movs	r3, #0
 800dc84:	623b      	str	r3, [r7, #32]
 800dc86:	e001      	b.n	800dc8c <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800dc88:	2300      	movs	r3, #0
 800dc8a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800dc8c:	6a3b      	ldr	r3, [r7, #32]
 800dc8e:	2b01      	cmp	r3, #1
 800dc90:	d10b      	bne.n	800dcaa <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	691a      	ldr	r2, [r3, #16]
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	689b      	ldr	r3, [r3, #8]
 800dc9a:	2100      	movs	r1, #0
 800dc9c:	9100      	str	r1, [sp, #0]
 800dc9e:	68b9      	ldr	r1, [r7, #8]
 800dca0:	68f8      	ldr	r0, [r7, #12]
 800dca2:	f000 fa5b 	bl	800e15c <xQueueGenericCreateStatic>
 800dca6:	6278      	str	r0, [r7, #36]	; 0x24
 800dca8:	e008      	b.n	800dcbc <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 800dcaa:	6a3b      	ldr	r3, [r7, #32]
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d105      	bne.n	800dcbc <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 800dcb0:	2200      	movs	r2, #0
 800dcb2:	68b9      	ldr	r1, [r7, #8]
 800dcb4:	68f8      	ldr	r0, [r7, #12]
 800dcb6:	f000 fad3 	bl	800e260 <xQueueGenericCreate>
 800dcba:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800dcbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d00c      	beq.n	800dcdc <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d003      	beq.n	800dcd0 <osMessageQueueNew+0xf0>
        name = attr->name;
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	61fb      	str	r3, [r7, #28]
 800dcce:	e001      	b.n	800dcd4 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800dcd4:	69f9      	ldr	r1, [r7, #28]
 800dcd6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dcd8:	f001 f9a4 	bl	800f024 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800dcdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800dcde:	4618      	mov	r0, r3
 800dce0:	3728      	adds	r7, #40	; 0x28
 800dce2:	46bd      	mov	sp, r7
 800dce4:	bd80      	pop	{r7, pc}
 800dce6:	bf00      	nop
 800dce8:	20000884 	.word	0x20000884

0800dcec <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800dcec:	b580      	push	{r7, lr}
 800dcee:	b08a      	sub	sp, #40	; 0x28
 800dcf0:	af00      	add	r7, sp, #0
 800dcf2:	60f8      	str	r0, [r7, #12]
 800dcf4:	60b9      	str	r1, [r7, #8]
 800dcf6:	603b      	str	r3, [r7, #0]
 800dcf8:	4613      	mov	r3, r2
 800dcfa:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800dd00:	2300      	movs	r3, #0
 800dd02:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dd04:	f3ef 8305 	mrs	r3, IPSR
 800dd08:	61fb      	str	r3, [r7, #28]
  return(result);
 800dd0a:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d10f      	bne.n	800dd30 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dd10:	f3ef 8310 	mrs	r3, PRIMASK
 800dd14:	61bb      	str	r3, [r7, #24]
  return(result);
 800dd16:	69bb      	ldr	r3, [r7, #24]
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d105      	bne.n	800dd28 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800dd1c:	f3ef 8311 	mrs	r3, BASEPRI
 800dd20:	617b      	str	r3, [r7, #20]
  return(result);
 800dd22:	697b      	ldr	r3, [r7, #20]
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d02c      	beq.n	800dd82 <osMessageQueuePut+0x96>
 800dd28:	4b28      	ldr	r3, [pc, #160]	; (800ddcc <osMessageQueuePut+0xe0>)
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	2b02      	cmp	r3, #2
 800dd2e:	d128      	bne.n	800dd82 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dd30:	6a3b      	ldr	r3, [r7, #32]
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d005      	beq.n	800dd42 <osMessageQueuePut+0x56>
 800dd36:	68bb      	ldr	r3, [r7, #8]
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d002      	beq.n	800dd42 <osMessageQueuePut+0x56>
 800dd3c:	683b      	ldr	r3, [r7, #0]
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d003      	beq.n	800dd4a <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 800dd42:	f06f 0303 	mvn.w	r3, #3
 800dd46:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dd48:	e039      	b.n	800ddbe <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 800dd4a:	2300      	movs	r3, #0
 800dd4c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800dd4e:	f107 0210 	add.w	r2, r7, #16
 800dd52:	2300      	movs	r3, #0
 800dd54:	68b9      	ldr	r1, [r7, #8]
 800dd56:	6a38      	ldr	r0, [r7, #32]
 800dd58:	f000 fc60 	bl	800e61c <xQueueGenericSendFromISR>
 800dd5c:	4603      	mov	r3, r0
 800dd5e:	2b01      	cmp	r3, #1
 800dd60:	d003      	beq.n	800dd6a <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 800dd62:	f06f 0302 	mvn.w	r3, #2
 800dd66:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dd68:	e029      	b.n	800ddbe <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 800dd6a:	693b      	ldr	r3, [r7, #16]
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d026      	beq.n	800ddbe <osMessageQueuePut+0xd2>
 800dd70:	4b17      	ldr	r3, [pc, #92]	; (800ddd0 <osMessageQueuePut+0xe4>)
 800dd72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd76:	601a      	str	r2, [r3, #0]
 800dd78:	f3bf 8f4f 	dsb	sy
 800dd7c:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dd80:	e01d      	b.n	800ddbe <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800dd82:	6a3b      	ldr	r3, [r7, #32]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d002      	beq.n	800dd8e <osMessageQueuePut+0xa2>
 800dd88:	68bb      	ldr	r3, [r7, #8]
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d103      	bne.n	800dd96 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 800dd8e:	f06f 0303 	mvn.w	r3, #3
 800dd92:	627b      	str	r3, [r7, #36]	; 0x24
 800dd94:	e014      	b.n	800ddc0 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800dd96:	2300      	movs	r3, #0
 800dd98:	683a      	ldr	r2, [r7, #0]
 800dd9a:	68b9      	ldr	r1, [r7, #8]
 800dd9c:	6a38      	ldr	r0, [r7, #32]
 800dd9e:	f000 fb37 	bl	800e410 <xQueueGenericSend>
 800dda2:	4603      	mov	r3, r0
 800dda4:	2b01      	cmp	r3, #1
 800dda6:	d00b      	beq.n	800ddc0 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 800dda8:	683b      	ldr	r3, [r7, #0]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d003      	beq.n	800ddb6 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 800ddae:	f06f 0301 	mvn.w	r3, #1
 800ddb2:	627b      	str	r3, [r7, #36]	; 0x24
 800ddb4:	e004      	b.n	800ddc0 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 800ddb6:	f06f 0302 	mvn.w	r3, #2
 800ddba:	627b      	str	r3, [r7, #36]	; 0x24
 800ddbc:	e000      	b.n	800ddc0 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ddbe:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800ddc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ddc2:	4618      	mov	r0, r3
 800ddc4:	3728      	adds	r7, #40	; 0x28
 800ddc6:	46bd      	mov	sp, r7
 800ddc8:	bd80      	pop	{r7, pc}
 800ddca:	bf00      	nop
 800ddcc:	20000884 	.word	0x20000884
 800ddd0:	e000ed04 	.word	0xe000ed04

0800ddd4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800ddd4:	b580      	push	{r7, lr}
 800ddd6:	b08a      	sub	sp, #40	; 0x28
 800ddd8:	af00      	add	r7, sp, #0
 800ddda:	60f8      	str	r0, [r7, #12]
 800dddc:	60b9      	str	r1, [r7, #8]
 800ddde:	607a      	str	r2, [r7, #4]
 800dde0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800dde6:	2300      	movs	r3, #0
 800dde8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ddea:	f3ef 8305 	mrs	r3, IPSR
 800ddee:	61fb      	str	r3, [r7, #28]
  return(result);
 800ddf0:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d10f      	bne.n	800de16 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ddf6:	f3ef 8310 	mrs	r3, PRIMASK
 800ddfa:	61bb      	str	r3, [r7, #24]
  return(result);
 800ddfc:	69bb      	ldr	r3, [r7, #24]
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d105      	bne.n	800de0e <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800de02:	f3ef 8311 	mrs	r3, BASEPRI
 800de06:	617b      	str	r3, [r7, #20]
  return(result);
 800de08:	697b      	ldr	r3, [r7, #20]
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d02c      	beq.n	800de68 <osMessageQueueGet+0x94>
 800de0e:	4b28      	ldr	r3, [pc, #160]	; (800deb0 <osMessageQueueGet+0xdc>)
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	2b02      	cmp	r3, #2
 800de14:	d128      	bne.n	800de68 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800de16:	6a3b      	ldr	r3, [r7, #32]
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d005      	beq.n	800de28 <osMessageQueueGet+0x54>
 800de1c:	68bb      	ldr	r3, [r7, #8]
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d002      	beq.n	800de28 <osMessageQueueGet+0x54>
 800de22:	683b      	ldr	r3, [r7, #0]
 800de24:	2b00      	cmp	r3, #0
 800de26:	d003      	beq.n	800de30 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 800de28:	f06f 0303 	mvn.w	r3, #3
 800de2c:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800de2e:	e038      	b.n	800dea2 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 800de30:	2300      	movs	r3, #0
 800de32:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800de34:	f107 0310 	add.w	r3, r7, #16
 800de38:	461a      	mov	r2, r3
 800de3a:	68b9      	ldr	r1, [r7, #8]
 800de3c:	6a38      	ldr	r0, [r7, #32]
 800de3e:	f000 ff1d 	bl	800ec7c <xQueueReceiveFromISR>
 800de42:	4603      	mov	r3, r0
 800de44:	2b01      	cmp	r3, #1
 800de46:	d003      	beq.n	800de50 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 800de48:	f06f 0302 	mvn.w	r3, #2
 800de4c:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800de4e:	e028      	b.n	800dea2 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 800de50:	693b      	ldr	r3, [r7, #16]
 800de52:	2b00      	cmp	r3, #0
 800de54:	d025      	beq.n	800dea2 <osMessageQueueGet+0xce>
 800de56:	4b17      	ldr	r3, [pc, #92]	; (800deb4 <osMessageQueueGet+0xe0>)
 800de58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800de5c:	601a      	str	r2, [r3, #0]
 800de5e:	f3bf 8f4f 	dsb	sy
 800de62:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800de66:	e01c      	b.n	800dea2 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800de68:	6a3b      	ldr	r3, [r7, #32]
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d002      	beq.n	800de74 <osMessageQueueGet+0xa0>
 800de6e:	68bb      	ldr	r3, [r7, #8]
 800de70:	2b00      	cmp	r3, #0
 800de72:	d103      	bne.n	800de7c <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 800de74:	f06f 0303 	mvn.w	r3, #3
 800de78:	627b      	str	r3, [r7, #36]	; 0x24
 800de7a:	e013      	b.n	800dea4 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800de7c:	683a      	ldr	r2, [r7, #0]
 800de7e:	68b9      	ldr	r1, [r7, #8]
 800de80:	6a38      	ldr	r0, [r7, #32]
 800de82:	f000 fd01 	bl	800e888 <xQueueReceive>
 800de86:	4603      	mov	r3, r0
 800de88:	2b01      	cmp	r3, #1
 800de8a:	d00b      	beq.n	800dea4 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 800de8c:	683b      	ldr	r3, [r7, #0]
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d003      	beq.n	800de9a <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 800de92:	f06f 0301 	mvn.w	r3, #1
 800de96:	627b      	str	r3, [r7, #36]	; 0x24
 800de98:	e004      	b.n	800dea4 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 800de9a:	f06f 0302 	mvn.w	r3, #2
 800de9e:	627b      	str	r3, [r7, #36]	; 0x24
 800dea0:	e000      	b.n	800dea4 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dea2:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800dea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800dea6:	4618      	mov	r0, r3
 800dea8:	3728      	adds	r7, #40	; 0x28
 800deaa:	46bd      	mov	sp, r7
 800deac:	bd80      	pop	{r7, pc}
 800deae:	bf00      	nop
 800deb0:	20000884 	.word	0x20000884
 800deb4:	e000ed04 	.word	0xe000ed04

0800deb8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800deb8:	b480      	push	{r7}
 800deba:	b085      	sub	sp, #20
 800debc:	af00      	add	r7, sp, #0
 800debe:	60f8      	str	r0, [r7, #12]
 800dec0:	60b9      	str	r1, [r7, #8]
 800dec2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	4a07      	ldr	r2, [pc, #28]	; (800dee4 <vApplicationGetIdleTaskMemory+0x2c>)
 800dec8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800deca:	68bb      	ldr	r3, [r7, #8]
 800decc:	4a06      	ldr	r2, [pc, #24]	; (800dee8 <vApplicationGetIdleTaskMemory+0x30>)
 800dece:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ded6:	601a      	str	r2, [r3, #0]
}
 800ded8:	bf00      	nop
 800deda:	3714      	adds	r7, #20
 800dedc:	46bd      	mov	sp, r7
 800dede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dee2:	4770      	bx	lr
 800dee4:	20000888 	.word	0x20000888
 800dee8:	20000944 	.word	0x20000944

0800deec <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800deec:	b480      	push	{r7}
 800deee:	b085      	sub	sp, #20
 800def0:	af00      	add	r7, sp, #0
 800def2:	60f8      	str	r0, [r7, #12]
 800def4:	60b9      	str	r1, [r7, #8]
 800def6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	4a07      	ldr	r2, [pc, #28]	; (800df18 <vApplicationGetTimerTaskMemory+0x2c>)
 800defc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800defe:	68bb      	ldr	r3, [r7, #8]
 800df00:	4a06      	ldr	r2, [pc, #24]	; (800df1c <vApplicationGetTimerTaskMemory+0x30>)
 800df02:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	f44f 7200 	mov.w	r2, #512	; 0x200
 800df0a:	601a      	str	r2, [r3, #0]
}
 800df0c:	bf00      	nop
 800df0e:	3714      	adds	r7, #20
 800df10:	46bd      	mov	sp, r7
 800df12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df16:	4770      	bx	lr
 800df18:	20000d44 	.word	0x20000d44
 800df1c:	20000e00 	.word	0x20000e00

0800df20 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800df20:	b480      	push	{r7}
 800df22:	b083      	sub	sp, #12
 800df24:	af00      	add	r7, sp, #0
 800df26:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	f103 0208 	add.w	r2, r3, #8
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	f04f 32ff 	mov.w	r2, #4294967295
 800df38:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	f103 0208 	add.w	r2, r3, #8
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	f103 0208 	add.w	r2, r3, #8
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	2200      	movs	r2, #0
 800df52:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800df54:	bf00      	nop
 800df56:	370c      	adds	r7, #12
 800df58:	46bd      	mov	sp, r7
 800df5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df5e:	4770      	bx	lr

0800df60 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800df60:	b480      	push	{r7}
 800df62:	b083      	sub	sp, #12
 800df64:	af00      	add	r7, sp, #0
 800df66:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	2200      	movs	r2, #0
 800df6c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800df6e:	bf00      	nop
 800df70:	370c      	adds	r7, #12
 800df72:	46bd      	mov	sp, r7
 800df74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df78:	4770      	bx	lr

0800df7a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800df7a:	b480      	push	{r7}
 800df7c:	b085      	sub	sp, #20
 800df7e:	af00      	add	r7, sp, #0
 800df80:	6078      	str	r0, [r7, #4]
 800df82:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	685b      	ldr	r3, [r3, #4]
 800df88:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800df8a:	683b      	ldr	r3, [r7, #0]
 800df8c:	68fa      	ldr	r2, [r7, #12]
 800df8e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800df90:	68fb      	ldr	r3, [r7, #12]
 800df92:	689a      	ldr	r2, [r3, #8]
 800df94:	683b      	ldr	r3, [r7, #0]
 800df96:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	689b      	ldr	r3, [r3, #8]
 800df9c:	683a      	ldr	r2, [r7, #0]
 800df9e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	683a      	ldr	r2, [r7, #0]
 800dfa4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800dfa6:	683b      	ldr	r3, [r7, #0]
 800dfa8:	687a      	ldr	r2, [r7, #4]
 800dfaa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	1c5a      	adds	r2, r3, #1
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	601a      	str	r2, [r3, #0]
}
 800dfb6:	bf00      	nop
 800dfb8:	3714      	adds	r7, #20
 800dfba:	46bd      	mov	sp, r7
 800dfbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfc0:	4770      	bx	lr

0800dfc2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800dfc2:	b480      	push	{r7}
 800dfc4:	b085      	sub	sp, #20
 800dfc6:	af00      	add	r7, sp, #0
 800dfc8:	6078      	str	r0, [r7, #4]
 800dfca:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800dfcc:	683b      	ldr	r3, [r7, #0]
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800dfd2:	68bb      	ldr	r3, [r7, #8]
 800dfd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfd8:	d103      	bne.n	800dfe2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	691b      	ldr	r3, [r3, #16]
 800dfde:	60fb      	str	r3, [r7, #12]
 800dfe0:	e00c      	b.n	800dffc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	3308      	adds	r3, #8
 800dfe6:	60fb      	str	r3, [r7, #12]
 800dfe8:	e002      	b.n	800dff0 <vListInsert+0x2e>
 800dfea:	68fb      	ldr	r3, [r7, #12]
 800dfec:	685b      	ldr	r3, [r3, #4]
 800dfee:	60fb      	str	r3, [r7, #12]
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	685b      	ldr	r3, [r3, #4]
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	68ba      	ldr	r2, [r7, #8]
 800dff8:	429a      	cmp	r2, r3
 800dffa:	d2f6      	bcs.n	800dfea <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	685a      	ldr	r2, [r3, #4]
 800e000:	683b      	ldr	r3, [r7, #0]
 800e002:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800e004:	683b      	ldr	r3, [r7, #0]
 800e006:	685b      	ldr	r3, [r3, #4]
 800e008:	683a      	ldr	r2, [r7, #0]
 800e00a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800e00c:	683b      	ldr	r3, [r7, #0]
 800e00e:	68fa      	ldr	r2, [r7, #12]
 800e010:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	683a      	ldr	r2, [r7, #0]
 800e016:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800e018:	683b      	ldr	r3, [r7, #0]
 800e01a:	687a      	ldr	r2, [r7, #4]
 800e01c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	1c5a      	adds	r2, r3, #1
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	601a      	str	r2, [r3, #0]
}
 800e028:	bf00      	nop
 800e02a:	3714      	adds	r7, #20
 800e02c:	46bd      	mov	sp, r7
 800e02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e032:	4770      	bx	lr

0800e034 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800e034:	b480      	push	{r7}
 800e036:	b085      	sub	sp, #20
 800e038:	af00      	add	r7, sp, #0
 800e03a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	691b      	ldr	r3, [r3, #16]
 800e040:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	685b      	ldr	r3, [r3, #4]
 800e046:	687a      	ldr	r2, [r7, #4]
 800e048:	6892      	ldr	r2, [r2, #8]
 800e04a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	689b      	ldr	r3, [r3, #8]
 800e050:	687a      	ldr	r2, [r7, #4]
 800e052:	6852      	ldr	r2, [r2, #4]
 800e054:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	685b      	ldr	r3, [r3, #4]
 800e05a:	687a      	ldr	r2, [r7, #4]
 800e05c:	429a      	cmp	r2, r3
 800e05e:	d103      	bne.n	800e068 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	689a      	ldr	r2, [r3, #8]
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	2200      	movs	r2, #0
 800e06c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	1e5a      	subs	r2, r3, #1
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	681b      	ldr	r3, [r3, #0]
}
 800e07c:	4618      	mov	r0, r3
 800e07e:	3714      	adds	r7, #20
 800e080:	46bd      	mov	sp, r7
 800e082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e086:	4770      	bx	lr

0800e088 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800e088:	b580      	push	{r7, lr}
 800e08a:	b084      	sub	sp, #16
 800e08c:	af00      	add	r7, sp, #0
 800e08e:	6078      	str	r0, [r7, #4]
 800e090:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d10c      	bne.n	800e0b6 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800e09c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0a0:	b672      	cpsid	i
 800e0a2:	f383 8811 	msr	BASEPRI, r3
 800e0a6:	f3bf 8f6f 	isb	sy
 800e0aa:	f3bf 8f4f 	dsb	sy
 800e0ae:	b662      	cpsie	i
 800e0b0:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800e0b2:	bf00      	nop
 800e0b4:	e7fe      	b.n	800e0b4 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800e0b6:	f002 fcf1 	bl	8010a9c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	681a      	ldr	r2, [r3, #0]
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e0c2:	68f9      	ldr	r1, [r7, #12]
 800e0c4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e0c6:	fb01 f303 	mul.w	r3, r1, r3
 800e0ca:	441a      	add	r2, r3
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	681a      	ldr	r2, [r3, #0]
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	681a      	ldr	r2, [r3, #0]
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e0e6:	3b01      	subs	r3, #1
 800e0e8:	68f9      	ldr	r1, [r7, #12]
 800e0ea:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e0ec:	fb01 f303 	mul.w	r3, r1, r3
 800e0f0:	441a      	add	r2, r3
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800e0f6:	68fb      	ldr	r3, [r7, #12]
 800e0f8:	22ff      	movs	r2, #255	; 0xff
 800e0fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800e0fe:	68fb      	ldr	r3, [r7, #12]
 800e100:	22ff      	movs	r2, #255	; 0xff
 800e102:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800e106:	683b      	ldr	r3, [r7, #0]
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d114      	bne.n	800e136 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	691b      	ldr	r3, [r3, #16]
 800e110:	2b00      	cmp	r3, #0
 800e112:	d01a      	beq.n	800e14a <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	3310      	adds	r3, #16
 800e118:	4618      	mov	r0, r3
 800e11a:	f001 fca9 	bl	800fa70 <xTaskRemoveFromEventList>
 800e11e:	4603      	mov	r3, r0
 800e120:	2b00      	cmp	r3, #0
 800e122:	d012      	beq.n	800e14a <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800e124:	4b0c      	ldr	r3, [pc, #48]	; (800e158 <xQueueGenericReset+0xd0>)
 800e126:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e12a:	601a      	str	r2, [r3, #0]
 800e12c:	f3bf 8f4f 	dsb	sy
 800e130:	f3bf 8f6f 	isb	sy
 800e134:	e009      	b.n	800e14a <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	3310      	adds	r3, #16
 800e13a:	4618      	mov	r0, r3
 800e13c:	f7ff fef0 	bl	800df20 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800e140:	68fb      	ldr	r3, [r7, #12]
 800e142:	3324      	adds	r3, #36	; 0x24
 800e144:	4618      	mov	r0, r3
 800e146:	f7ff feeb 	bl	800df20 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800e14a:	f002 fcdb 	bl	8010b04 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800e14e:	2301      	movs	r3, #1
}
 800e150:	4618      	mov	r0, r3
 800e152:	3710      	adds	r7, #16
 800e154:	46bd      	mov	sp, r7
 800e156:	bd80      	pop	{r7, pc}
 800e158:	e000ed04 	.word	0xe000ed04

0800e15c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800e15c:	b580      	push	{r7, lr}
 800e15e:	b08e      	sub	sp, #56	; 0x38
 800e160:	af02      	add	r7, sp, #8
 800e162:	60f8      	str	r0, [r7, #12]
 800e164:	60b9      	str	r1, [r7, #8]
 800e166:	607a      	str	r2, [r7, #4]
 800e168:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d10c      	bne.n	800e18a <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800e170:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e174:	b672      	cpsid	i
 800e176:	f383 8811 	msr	BASEPRI, r3
 800e17a:	f3bf 8f6f 	isb	sy
 800e17e:	f3bf 8f4f 	dsb	sy
 800e182:	b662      	cpsie	i
 800e184:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e186:	bf00      	nop
 800e188:	e7fe      	b.n	800e188 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800e18a:	683b      	ldr	r3, [r7, #0]
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d10c      	bne.n	800e1aa <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800e190:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e194:	b672      	cpsid	i
 800e196:	f383 8811 	msr	BASEPRI, r3
 800e19a:	f3bf 8f6f 	isb	sy
 800e19e:	f3bf 8f4f 	dsb	sy
 800e1a2:	b662      	cpsie	i
 800e1a4:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e1a6:	bf00      	nop
 800e1a8:	e7fe      	b.n	800e1a8 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d002      	beq.n	800e1b6 <xQueueGenericCreateStatic+0x5a>
 800e1b0:	68bb      	ldr	r3, [r7, #8]
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d001      	beq.n	800e1ba <xQueueGenericCreateStatic+0x5e>
 800e1b6:	2301      	movs	r3, #1
 800e1b8:	e000      	b.n	800e1bc <xQueueGenericCreateStatic+0x60>
 800e1ba:	2300      	movs	r3, #0
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d10c      	bne.n	800e1da <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800e1c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1c4:	b672      	cpsid	i
 800e1c6:	f383 8811 	msr	BASEPRI, r3
 800e1ca:	f3bf 8f6f 	isb	sy
 800e1ce:	f3bf 8f4f 	dsb	sy
 800e1d2:	b662      	cpsie	i
 800e1d4:	623b      	str	r3, [r7, #32]
}
 800e1d6:	bf00      	nop
 800e1d8:	e7fe      	b.n	800e1d8 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	d102      	bne.n	800e1e6 <xQueueGenericCreateStatic+0x8a>
 800e1e0:	68bb      	ldr	r3, [r7, #8]
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d101      	bne.n	800e1ea <xQueueGenericCreateStatic+0x8e>
 800e1e6:	2301      	movs	r3, #1
 800e1e8:	e000      	b.n	800e1ec <xQueueGenericCreateStatic+0x90>
 800e1ea:	2300      	movs	r3, #0
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d10c      	bne.n	800e20a <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800e1f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1f4:	b672      	cpsid	i
 800e1f6:	f383 8811 	msr	BASEPRI, r3
 800e1fa:	f3bf 8f6f 	isb	sy
 800e1fe:	f3bf 8f4f 	dsb	sy
 800e202:	b662      	cpsie	i
 800e204:	61fb      	str	r3, [r7, #28]
}
 800e206:	bf00      	nop
 800e208:	e7fe      	b.n	800e208 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800e20a:	2350      	movs	r3, #80	; 0x50
 800e20c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800e20e:	697b      	ldr	r3, [r7, #20]
 800e210:	2b50      	cmp	r3, #80	; 0x50
 800e212:	d00c      	beq.n	800e22e <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800e214:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e218:	b672      	cpsid	i
 800e21a:	f383 8811 	msr	BASEPRI, r3
 800e21e:	f3bf 8f6f 	isb	sy
 800e222:	f3bf 8f4f 	dsb	sy
 800e226:	b662      	cpsie	i
 800e228:	61bb      	str	r3, [r7, #24]
}
 800e22a:	bf00      	nop
 800e22c:	e7fe      	b.n	800e22c <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800e22e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e230:	683b      	ldr	r3, [r7, #0]
 800e232:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800e234:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e236:	2b00      	cmp	r3, #0
 800e238:	d00d      	beq.n	800e256 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800e23a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e23c:	2201      	movs	r2, #1
 800e23e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e242:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800e246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e248:	9300      	str	r3, [sp, #0]
 800e24a:	4613      	mov	r3, r2
 800e24c:	687a      	ldr	r2, [r7, #4]
 800e24e:	68b9      	ldr	r1, [r7, #8]
 800e250:	68f8      	ldr	r0, [r7, #12]
 800e252:	f000 f847 	bl	800e2e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800e258:	4618      	mov	r0, r3
 800e25a:	3730      	adds	r7, #48	; 0x30
 800e25c:	46bd      	mov	sp, r7
 800e25e:	bd80      	pop	{r7, pc}

0800e260 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800e260:	b580      	push	{r7, lr}
 800e262:	b08a      	sub	sp, #40	; 0x28
 800e264:	af02      	add	r7, sp, #8
 800e266:	60f8      	str	r0, [r7, #12]
 800e268:	60b9      	str	r1, [r7, #8]
 800e26a:	4613      	mov	r3, r2
 800e26c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d10c      	bne.n	800e28e <xQueueGenericCreate+0x2e>
	__asm volatile
 800e274:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e278:	b672      	cpsid	i
 800e27a:	f383 8811 	msr	BASEPRI, r3
 800e27e:	f3bf 8f6f 	isb	sy
 800e282:	f3bf 8f4f 	dsb	sy
 800e286:	b662      	cpsie	i
 800e288:	613b      	str	r3, [r7, #16]
}
 800e28a:	bf00      	nop
 800e28c:	e7fe      	b.n	800e28c <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800e28e:	68bb      	ldr	r3, [r7, #8]
 800e290:	2b00      	cmp	r3, #0
 800e292:	d102      	bne.n	800e29a <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800e294:	2300      	movs	r3, #0
 800e296:	61fb      	str	r3, [r7, #28]
 800e298:	e004      	b.n	800e2a4 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	68ba      	ldr	r2, [r7, #8]
 800e29e:	fb02 f303 	mul.w	r3, r2, r3
 800e2a2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800e2a4:	69fb      	ldr	r3, [r7, #28]
 800e2a6:	3350      	adds	r3, #80	; 0x50
 800e2a8:	4618      	mov	r0, r3
 800e2aa:	f002 fd23 	bl	8010cf4 <pvPortMalloc>
 800e2ae:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800e2b0:	69bb      	ldr	r3, [r7, #24]
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d011      	beq.n	800e2da <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800e2b6:	69bb      	ldr	r3, [r7, #24]
 800e2b8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e2ba:	697b      	ldr	r3, [r7, #20]
 800e2bc:	3350      	adds	r3, #80	; 0x50
 800e2be:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800e2c0:	69bb      	ldr	r3, [r7, #24]
 800e2c2:	2200      	movs	r2, #0
 800e2c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e2c8:	79fa      	ldrb	r2, [r7, #7]
 800e2ca:	69bb      	ldr	r3, [r7, #24]
 800e2cc:	9300      	str	r3, [sp, #0]
 800e2ce:	4613      	mov	r3, r2
 800e2d0:	697a      	ldr	r2, [r7, #20]
 800e2d2:	68b9      	ldr	r1, [r7, #8]
 800e2d4:	68f8      	ldr	r0, [r7, #12]
 800e2d6:	f000 f805 	bl	800e2e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e2da:	69bb      	ldr	r3, [r7, #24]
	}
 800e2dc:	4618      	mov	r0, r3
 800e2de:	3720      	adds	r7, #32
 800e2e0:	46bd      	mov	sp, r7
 800e2e2:	bd80      	pop	{r7, pc}

0800e2e4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800e2e4:	b580      	push	{r7, lr}
 800e2e6:	b084      	sub	sp, #16
 800e2e8:	af00      	add	r7, sp, #0
 800e2ea:	60f8      	str	r0, [r7, #12]
 800e2ec:	60b9      	str	r1, [r7, #8]
 800e2ee:	607a      	str	r2, [r7, #4]
 800e2f0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800e2f2:	68bb      	ldr	r3, [r7, #8]
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d103      	bne.n	800e300 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800e2f8:	69bb      	ldr	r3, [r7, #24]
 800e2fa:	69ba      	ldr	r2, [r7, #24]
 800e2fc:	601a      	str	r2, [r3, #0]
 800e2fe:	e002      	b.n	800e306 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800e300:	69bb      	ldr	r3, [r7, #24]
 800e302:	687a      	ldr	r2, [r7, #4]
 800e304:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800e306:	69bb      	ldr	r3, [r7, #24]
 800e308:	68fa      	ldr	r2, [r7, #12]
 800e30a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800e30c:	69bb      	ldr	r3, [r7, #24]
 800e30e:	68ba      	ldr	r2, [r7, #8]
 800e310:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800e312:	2101      	movs	r1, #1
 800e314:	69b8      	ldr	r0, [r7, #24]
 800e316:	f7ff feb7 	bl	800e088 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800e31a:	69bb      	ldr	r3, [r7, #24]
 800e31c:	78fa      	ldrb	r2, [r7, #3]
 800e31e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800e322:	bf00      	nop
 800e324:	3710      	adds	r7, #16
 800e326:	46bd      	mov	sp, r7
 800e328:	bd80      	pop	{r7, pc}

0800e32a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800e32a:	b580      	push	{r7, lr}
 800e32c:	b08a      	sub	sp, #40	; 0x28
 800e32e:	af02      	add	r7, sp, #8
 800e330:	60f8      	str	r0, [r7, #12]
 800e332:	60b9      	str	r1, [r7, #8]
 800e334:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800e336:	68fb      	ldr	r3, [r7, #12]
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d10c      	bne.n	800e356 <xQueueCreateCountingSemaphoreStatic+0x2c>
	__asm volatile
 800e33c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e340:	b672      	cpsid	i
 800e342:	f383 8811 	msr	BASEPRI, r3
 800e346:	f3bf 8f6f 	isb	sy
 800e34a:	f3bf 8f4f 	dsb	sy
 800e34e:	b662      	cpsie	i
 800e350:	61bb      	str	r3, [r7, #24]
}
 800e352:	bf00      	nop
 800e354:	e7fe      	b.n	800e354 <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 800e356:	68ba      	ldr	r2, [r7, #8]
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	429a      	cmp	r2, r3
 800e35c:	d90c      	bls.n	800e378 <xQueueCreateCountingSemaphoreStatic+0x4e>
	__asm volatile
 800e35e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e362:	b672      	cpsid	i
 800e364:	f383 8811 	msr	BASEPRI, r3
 800e368:	f3bf 8f6f 	isb	sy
 800e36c:	f3bf 8f4f 	dsb	sy
 800e370:	b662      	cpsie	i
 800e372:	617b      	str	r3, [r7, #20]
}
 800e374:	bf00      	nop
 800e376:	e7fe      	b.n	800e376 <xQueueCreateCountingSemaphoreStatic+0x4c>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800e378:	2302      	movs	r3, #2
 800e37a:	9300      	str	r3, [sp, #0]
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	2200      	movs	r2, #0
 800e380:	2100      	movs	r1, #0
 800e382:	68f8      	ldr	r0, [r7, #12]
 800e384:	f7ff feea 	bl	800e15c <xQueueGenericCreateStatic>
 800e388:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800e38a:	69fb      	ldr	r3, [r7, #28]
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d002      	beq.n	800e396 <xQueueCreateCountingSemaphoreStatic+0x6c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800e390:	69fb      	ldr	r3, [r7, #28]
 800e392:	68ba      	ldr	r2, [r7, #8]
 800e394:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800e396:	69fb      	ldr	r3, [r7, #28]
	}
 800e398:	4618      	mov	r0, r3
 800e39a:	3720      	adds	r7, #32
 800e39c:	46bd      	mov	sp, r7
 800e39e:	bd80      	pop	{r7, pc}

0800e3a0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800e3a0:	b580      	push	{r7, lr}
 800e3a2:	b086      	sub	sp, #24
 800e3a4:	af00      	add	r7, sp, #0
 800e3a6:	6078      	str	r0, [r7, #4]
 800e3a8:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d10c      	bne.n	800e3ca <xQueueCreateCountingSemaphore+0x2a>
	__asm volatile
 800e3b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3b4:	b672      	cpsid	i
 800e3b6:	f383 8811 	msr	BASEPRI, r3
 800e3ba:	f3bf 8f6f 	isb	sy
 800e3be:	f3bf 8f4f 	dsb	sy
 800e3c2:	b662      	cpsie	i
 800e3c4:	613b      	str	r3, [r7, #16]
}
 800e3c6:	bf00      	nop
 800e3c8:	e7fe      	b.n	800e3c8 <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 800e3ca:	683a      	ldr	r2, [r7, #0]
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	429a      	cmp	r2, r3
 800e3d0:	d90c      	bls.n	800e3ec <xQueueCreateCountingSemaphore+0x4c>
	__asm volatile
 800e3d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3d6:	b672      	cpsid	i
 800e3d8:	f383 8811 	msr	BASEPRI, r3
 800e3dc:	f3bf 8f6f 	isb	sy
 800e3e0:	f3bf 8f4f 	dsb	sy
 800e3e4:	b662      	cpsie	i
 800e3e6:	60fb      	str	r3, [r7, #12]
}
 800e3e8:	bf00      	nop
 800e3ea:	e7fe      	b.n	800e3ea <xQueueCreateCountingSemaphore+0x4a>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800e3ec:	2202      	movs	r2, #2
 800e3ee:	2100      	movs	r1, #0
 800e3f0:	6878      	ldr	r0, [r7, #4]
 800e3f2:	f7ff ff35 	bl	800e260 <xQueueGenericCreate>
 800e3f6:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800e3f8:	697b      	ldr	r3, [r7, #20]
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d002      	beq.n	800e404 <xQueueCreateCountingSemaphore+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800e3fe:	697b      	ldr	r3, [r7, #20]
 800e400:	683a      	ldr	r2, [r7, #0]
 800e402:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800e404:	697b      	ldr	r3, [r7, #20]
	}
 800e406:	4618      	mov	r0, r3
 800e408:	3718      	adds	r7, #24
 800e40a:	46bd      	mov	sp, r7
 800e40c:	bd80      	pop	{r7, pc}
	...

0800e410 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800e410:	b580      	push	{r7, lr}
 800e412:	b08e      	sub	sp, #56	; 0x38
 800e414:	af00      	add	r7, sp, #0
 800e416:	60f8      	str	r0, [r7, #12]
 800e418:	60b9      	str	r1, [r7, #8]
 800e41a:	607a      	str	r2, [r7, #4]
 800e41c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800e41e:	2300      	movs	r3, #0
 800e420:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d10c      	bne.n	800e446 <xQueueGenericSend+0x36>
	__asm volatile
 800e42c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e430:	b672      	cpsid	i
 800e432:	f383 8811 	msr	BASEPRI, r3
 800e436:	f3bf 8f6f 	isb	sy
 800e43a:	f3bf 8f4f 	dsb	sy
 800e43e:	b662      	cpsie	i
 800e440:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e442:	bf00      	nop
 800e444:	e7fe      	b.n	800e444 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e446:	68bb      	ldr	r3, [r7, #8]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d103      	bne.n	800e454 <xQueueGenericSend+0x44>
 800e44c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e44e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e450:	2b00      	cmp	r3, #0
 800e452:	d101      	bne.n	800e458 <xQueueGenericSend+0x48>
 800e454:	2301      	movs	r3, #1
 800e456:	e000      	b.n	800e45a <xQueueGenericSend+0x4a>
 800e458:	2300      	movs	r3, #0
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d10c      	bne.n	800e478 <xQueueGenericSend+0x68>
	__asm volatile
 800e45e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e462:	b672      	cpsid	i
 800e464:	f383 8811 	msr	BASEPRI, r3
 800e468:	f3bf 8f6f 	isb	sy
 800e46c:	f3bf 8f4f 	dsb	sy
 800e470:	b662      	cpsie	i
 800e472:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e474:	bf00      	nop
 800e476:	e7fe      	b.n	800e476 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e478:	683b      	ldr	r3, [r7, #0]
 800e47a:	2b02      	cmp	r3, #2
 800e47c:	d103      	bne.n	800e486 <xQueueGenericSend+0x76>
 800e47e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e482:	2b01      	cmp	r3, #1
 800e484:	d101      	bne.n	800e48a <xQueueGenericSend+0x7a>
 800e486:	2301      	movs	r3, #1
 800e488:	e000      	b.n	800e48c <xQueueGenericSend+0x7c>
 800e48a:	2300      	movs	r3, #0
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d10c      	bne.n	800e4aa <xQueueGenericSend+0x9a>
	__asm volatile
 800e490:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e494:	b672      	cpsid	i
 800e496:	f383 8811 	msr	BASEPRI, r3
 800e49a:	f3bf 8f6f 	isb	sy
 800e49e:	f3bf 8f4f 	dsb	sy
 800e4a2:	b662      	cpsie	i
 800e4a4:	623b      	str	r3, [r7, #32]
}
 800e4a6:	bf00      	nop
 800e4a8:	e7fe      	b.n	800e4a8 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e4aa:	f001 fcab 	bl	800fe04 <xTaskGetSchedulerState>
 800e4ae:	4603      	mov	r3, r0
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d102      	bne.n	800e4ba <xQueueGenericSend+0xaa>
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d101      	bne.n	800e4be <xQueueGenericSend+0xae>
 800e4ba:	2301      	movs	r3, #1
 800e4bc:	e000      	b.n	800e4c0 <xQueueGenericSend+0xb0>
 800e4be:	2300      	movs	r3, #0
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d10c      	bne.n	800e4de <xQueueGenericSend+0xce>
	__asm volatile
 800e4c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4c8:	b672      	cpsid	i
 800e4ca:	f383 8811 	msr	BASEPRI, r3
 800e4ce:	f3bf 8f6f 	isb	sy
 800e4d2:	f3bf 8f4f 	dsb	sy
 800e4d6:	b662      	cpsie	i
 800e4d8:	61fb      	str	r3, [r7, #28]
}
 800e4da:	bf00      	nop
 800e4dc:	e7fe      	b.n	800e4dc <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e4de:	f002 fadd 	bl	8010a9c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e4e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e4e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e4ea:	429a      	cmp	r2, r3
 800e4ec:	d302      	bcc.n	800e4f4 <xQueueGenericSend+0xe4>
 800e4ee:	683b      	ldr	r3, [r7, #0]
 800e4f0:	2b02      	cmp	r3, #2
 800e4f2:	d129      	bne.n	800e548 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e4f4:	683a      	ldr	r2, [r7, #0]
 800e4f6:	68b9      	ldr	r1, [r7, #8]
 800e4f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e4fa:	f000 fc82 	bl	800ee02 <prvCopyDataToQueue>
 800e4fe:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e504:	2b00      	cmp	r3, #0
 800e506:	d010      	beq.n	800e52a <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e50a:	3324      	adds	r3, #36	; 0x24
 800e50c:	4618      	mov	r0, r3
 800e50e:	f001 faaf 	bl	800fa70 <xTaskRemoveFromEventList>
 800e512:	4603      	mov	r3, r0
 800e514:	2b00      	cmp	r3, #0
 800e516:	d013      	beq.n	800e540 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800e518:	4b3f      	ldr	r3, [pc, #252]	; (800e618 <xQueueGenericSend+0x208>)
 800e51a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e51e:	601a      	str	r2, [r3, #0]
 800e520:	f3bf 8f4f 	dsb	sy
 800e524:	f3bf 8f6f 	isb	sy
 800e528:	e00a      	b.n	800e540 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800e52a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d007      	beq.n	800e540 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800e530:	4b39      	ldr	r3, [pc, #228]	; (800e618 <xQueueGenericSend+0x208>)
 800e532:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e536:	601a      	str	r2, [r3, #0]
 800e538:	f3bf 8f4f 	dsb	sy
 800e53c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800e540:	f002 fae0 	bl	8010b04 <vPortExitCritical>
				return pdPASS;
 800e544:	2301      	movs	r3, #1
 800e546:	e063      	b.n	800e610 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d103      	bne.n	800e556 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e54e:	f002 fad9 	bl	8010b04 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800e552:	2300      	movs	r3, #0
 800e554:	e05c      	b.n	800e610 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e556:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d106      	bne.n	800e56a <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e55c:	f107 0314 	add.w	r3, r7, #20
 800e560:	4618      	mov	r0, r3
 800e562:	f001 faeb 	bl	800fb3c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e566:	2301      	movs	r3, #1
 800e568:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e56a:	f002 facb 	bl	8010b04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e56e:	f001 f84b 	bl	800f608 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e572:	f002 fa93 	bl	8010a9c <vPortEnterCritical>
 800e576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e578:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e57c:	b25b      	sxtb	r3, r3
 800e57e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e582:	d103      	bne.n	800e58c <xQueueGenericSend+0x17c>
 800e584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e586:	2200      	movs	r2, #0
 800e588:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e58c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e58e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e592:	b25b      	sxtb	r3, r3
 800e594:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e598:	d103      	bne.n	800e5a2 <xQueueGenericSend+0x192>
 800e59a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e59c:	2200      	movs	r2, #0
 800e59e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e5a2:	f002 faaf 	bl	8010b04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e5a6:	1d3a      	adds	r2, r7, #4
 800e5a8:	f107 0314 	add.w	r3, r7, #20
 800e5ac:	4611      	mov	r1, r2
 800e5ae:	4618      	mov	r0, r3
 800e5b0:	f001 fada 	bl	800fb68 <xTaskCheckForTimeOut>
 800e5b4:	4603      	mov	r3, r0
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d124      	bne.n	800e604 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800e5ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e5bc:	f000 fd19 	bl	800eff2 <prvIsQueueFull>
 800e5c0:	4603      	mov	r3, r0
 800e5c2:	2b00      	cmp	r3, #0
 800e5c4:	d018      	beq.n	800e5f8 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800e5c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5c8:	3310      	adds	r3, #16
 800e5ca:	687a      	ldr	r2, [r7, #4]
 800e5cc:	4611      	mov	r1, r2
 800e5ce:	4618      	mov	r0, r3
 800e5d0:	f001 f9fa 	bl	800f9c8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800e5d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e5d6:	f000 fca4 	bl	800ef22 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800e5da:	f001 f823 	bl	800f624 <xTaskResumeAll>
 800e5de:	4603      	mov	r3, r0
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	f47f af7c 	bne.w	800e4de <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800e5e6:	4b0c      	ldr	r3, [pc, #48]	; (800e618 <xQueueGenericSend+0x208>)
 800e5e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e5ec:	601a      	str	r2, [r3, #0]
 800e5ee:	f3bf 8f4f 	dsb	sy
 800e5f2:	f3bf 8f6f 	isb	sy
 800e5f6:	e772      	b.n	800e4de <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800e5f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e5fa:	f000 fc92 	bl	800ef22 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e5fe:	f001 f811 	bl	800f624 <xTaskResumeAll>
 800e602:	e76c      	b.n	800e4de <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800e604:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e606:	f000 fc8c 	bl	800ef22 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e60a:	f001 f80b 	bl	800f624 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800e60e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800e610:	4618      	mov	r0, r3
 800e612:	3738      	adds	r7, #56	; 0x38
 800e614:	46bd      	mov	sp, r7
 800e616:	bd80      	pop	{r7, pc}
 800e618:	e000ed04 	.word	0xe000ed04

0800e61c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800e61c:	b580      	push	{r7, lr}
 800e61e:	b08e      	sub	sp, #56	; 0x38
 800e620:	af00      	add	r7, sp, #0
 800e622:	60f8      	str	r0, [r7, #12]
 800e624:	60b9      	str	r1, [r7, #8]
 800e626:	607a      	str	r2, [r7, #4]
 800e628:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e62e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e630:	2b00      	cmp	r3, #0
 800e632:	d10c      	bne.n	800e64e <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800e634:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e638:	b672      	cpsid	i
 800e63a:	f383 8811 	msr	BASEPRI, r3
 800e63e:	f3bf 8f6f 	isb	sy
 800e642:	f3bf 8f4f 	dsb	sy
 800e646:	b662      	cpsie	i
 800e648:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e64a:	bf00      	nop
 800e64c:	e7fe      	b.n	800e64c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e64e:	68bb      	ldr	r3, [r7, #8]
 800e650:	2b00      	cmp	r3, #0
 800e652:	d103      	bne.n	800e65c <xQueueGenericSendFromISR+0x40>
 800e654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d101      	bne.n	800e660 <xQueueGenericSendFromISR+0x44>
 800e65c:	2301      	movs	r3, #1
 800e65e:	e000      	b.n	800e662 <xQueueGenericSendFromISR+0x46>
 800e660:	2300      	movs	r3, #0
 800e662:	2b00      	cmp	r3, #0
 800e664:	d10c      	bne.n	800e680 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800e666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e66a:	b672      	cpsid	i
 800e66c:	f383 8811 	msr	BASEPRI, r3
 800e670:	f3bf 8f6f 	isb	sy
 800e674:	f3bf 8f4f 	dsb	sy
 800e678:	b662      	cpsie	i
 800e67a:	623b      	str	r3, [r7, #32]
}
 800e67c:	bf00      	nop
 800e67e:	e7fe      	b.n	800e67e <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e680:	683b      	ldr	r3, [r7, #0]
 800e682:	2b02      	cmp	r3, #2
 800e684:	d103      	bne.n	800e68e <xQueueGenericSendFromISR+0x72>
 800e686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e68a:	2b01      	cmp	r3, #1
 800e68c:	d101      	bne.n	800e692 <xQueueGenericSendFromISR+0x76>
 800e68e:	2301      	movs	r3, #1
 800e690:	e000      	b.n	800e694 <xQueueGenericSendFromISR+0x78>
 800e692:	2300      	movs	r3, #0
 800e694:	2b00      	cmp	r3, #0
 800e696:	d10c      	bne.n	800e6b2 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800e698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e69c:	b672      	cpsid	i
 800e69e:	f383 8811 	msr	BASEPRI, r3
 800e6a2:	f3bf 8f6f 	isb	sy
 800e6a6:	f3bf 8f4f 	dsb	sy
 800e6aa:	b662      	cpsie	i
 800e6ac:	61fb      	str	r3, [r7, #28]
}
 800e6ae:	bf00      	nop
 800e6b0:	e7fe      	b.n	800e6b0 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e6b2:	f002 fadb 	bl	8010c6c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800e6b6:	f3ef 8211 	mrs	r2, BASEPRI
 800e6ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6be:	b672      	cpsid	i
 800e6c0:	f383 8811 	msr	BASEPRI, r3
 800e6c4:	f3bf 8f6f 	isb	sy
 800e6c8:	f3bf 8f4f 	dsb	sy
 800e6cc:	b662      	cpsie	i
 800e6ce:	61ba      	str	r2, [r7, #24]
 800e6d0:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800e6d2:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e6d4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e6d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e6da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e6de:	429a      	cmp	r2, r3
 800e6e0:	d302      	bcc.n	800e6e8 <xQueueGenericSendFromISR+0xcc>
 800e6e2:	683b      	ldr	r3, [r7, #0]
 800e6e4:	2b02      	cmp	r3, #2
 800e6e6:	d12c      	bne.n	800e742 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e6e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e6ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e6f2:	683a      	ldr	r2, [r7, #0]
 800e6f4:	68b9      	ldr	r1, [r7, #8]
 800e6f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e6f8:	f000 fb83 	bl	800ee02 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e6fc:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800e700:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e704:	d112      	bne.n	800e72c <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d016      	beq.n	800e73c <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e70e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e710:	3324      	adds	r3, #36	; 0x24
 800e712:	4618      	mov	r0, r3
 800e714:	f001 f9ac 	bl	800fa70 <xTaskRemoveFromEventList>
 800e718:	4603      	mov	r3, r0
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d00e      	beq.n	800e73c <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	2b00      	cmp	r3, #0
 800e722:	d00b      	beq.n	800e73c <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	2201      	movs	r2, #1
 800e728:	601a      	str	r2, [r3, #0]
 800e72a:	e007      	b.n	800e73c <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e72c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e730:	3301      	adds	r3, #1
 800e732:	b2db      	uxtb	r3, r3
 800e734:	b25a      	sxtb	r2, r3
 800e736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e738:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800e73c:	2301      	movs	r3, #1
 800e73e:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800e740:	e001      	b.n	800e746 <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e742:	2300      	movs	r3, #0
 800e744:	637b      	str	r3, [r7, #52]	; 0x34
 800e746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e748:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800e74a:	693b      	ldr	r3, [r7, #16]
 800e74c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800e750:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e754:	4618      	mov	r0, r3
 800e756:	3738      	adds	r7, #56	; 0x38
 800e758:	46bd      	mov	sp, r7
 800e75a:	bd80      	pop	{r7, pc}

0800e75c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800e75c:	b580      	push	{r7, lr}
 800e75e:	b08e      	sub	sp, #56	; 0x38
 800e760:	af00      	add	r7, sp, #0
 800e762:	6078      	str	r0, [r7, #4]
 800e764:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800e76a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d10c      	bne.n	800e78a <xQueueGiveFromISR+0x2e>
	__asm volatile
 800e770:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e774:	b672      	cpsid	i
 800e776:	f383 8811 	msr	BASEPRI, r3
 800e77a:	f3bf 8f6f 	isb	sy
 800e77e:	f3bf 8f4f 	dsb	sy
 800e782:	b662      	cpsie	i
 800e784:	623b      	str	r3, [r7, #32]
}
 800e786:	bf00      	nop
 800e788:	e7fe      	b.n	800e788 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800e78a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e78c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d00c      	beq.n	800e7ac <xQueueGiveFromISR+0x50>
	__asm volatile
 800e792:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e796:	b672      	cpsid	i
 800e798:	f383 8811 	msr	BASEPRI, r3
 800e79c:	f3bf 8f6f 	isb	sy
 800e7a0:	f3bf 8f4f 	dsb	sy
 800e7a4:	b662      	cpsie	i
 800e7a6:	61fb      	str	r3, [r7, #28]
}
 800e7a8:	bf00      	nop
 800e7aa:	e7fe      	b.n	800e7aa <xQueueGiveFromISR+0x4e>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800e7ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d103      	bne.n	800e7bc <xQueueGiveFromISR+0x60>
 800e7b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7b6:	689b      	ldr	r3, [r3, #8]
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d101      	bne.n	800e7c0 <xQueueGiveFromISR+0x64>
 800e7bc:	2301      	movs	r3, #1
 800e7be:	e000      	b.n	800e7c2 <xQueueGiveFromISR+0x66>
 800e7c0:	2300      	movs	r3, #0
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	d10c      	bne.n	800e7e0 <xQueueGiveFromISR+0x84>
	__asm volatile
 800e7c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7ca:	b672      	cpsid	i
 800e7cc:	f383 8811 	msr	BASEPRI, r3
 800e7d0:	f3bf 8f6f 	isb	sy
 800e7d4:	f3bf 8f4f 	dsb	sy
 800e7d8:	b662      	cpsie	i
 800e7da:	61bb      	str	r3, [r7, #24]
}
 800e7dc:	bf00      	nop
 800e7de:	e7fe      	b.n	800e7de <xQueueGiveFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e7e0:	f002 fa44 	bl	8010c6c <vPortValidateInterruptPriority>
	__asm volatile
 800e7e4:	f3ef 8211 	mrs	r2, BASEPRI
 800e7e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7ec:	b672      	cpsid	i
 800e7ee:	f383 8811 	msr	BASEPRI, r3
 800e7f2:	f3bf 8f6f 	isb	sy
 800e7f6:	f3bf 8f4f 	dsb	sy
 800e7fa:	b662      	cpsie	i
 800e7fc:	617a      	str	r2, [r7, #20]
 800e7fe:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800e800:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e802:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e808:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800e80a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e80c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e80e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e810:	429a      	cmp	r2, r3
 800e812:	d22b      	bcs.n	800e86c <xQueueGiveFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e816:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e81a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e81e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e820:	1c5a      	adds	r2, r3, #1
 800e822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e824:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e826:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e82a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e82e:	d112      	bne.n	800e856 <xQueueGiveFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e834:	2b00      	cmp	r3, #0
 800e836:	d016      	beq.n	800e866 <xQueueGiveFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e83a:	3324      	adds	r3, #36	; 0x24
 800e83c:	4618      	mov	r0, r3
 800e83e:	f001 f917 	bl	800fa70 <xTaskRemoveFromEventList>
 800e842:	4603      	mov	r3, r0
 800e844:	2b00      	cmp	r3, #0
 800e846:	d00e      	beq.n	800e866 <xQueueGiveFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e848:	683b      	ldr	r3, [r7, #0]
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d00b      	beq.n	800e866 <xQueueGiveFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e84e:	683b      	ldr	r3, [r7, #0]
 800e850:	2201      	movs	r2, #1
 800e852:	601a      	str	r2, [r3, #0]
 800e854:	e007      	b.n	800e866 <xQueueGiveFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e856:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e85a:	3301      	adds	r3, #1
 800e85c:	b2db      	uxtb	r3, r3
 800e85e:	b25a      	sxtb	r2, r3
 800e860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e862:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800e866:	2301      	movs	r3, #1
 800e868:	637b      	str	r3, [r7, #52]	; 0x34
 800e86a:	e001      	b.n	800e870 <xQueueGiveFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e86c:	2300      	movs	r3, #0
 800e86e:	637b      	str	r3, [r7, #52]	; 0x34
 800e870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e872:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	f383 8811 	msr	BASEPRI, r3
}
 800e87a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e87c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e87e:	4618      	mov	r0, r3
 800e880:	3738      	adds	r7, #56	; 0x38
 800e882:	46bd      	mov	sp, r7
 800e884:	bd80      	pop	{r7, pc}
	...

0800e888 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e888:	b580      	push	{r7, lr}
 800e88a:	b08c      	sub	sp, #48	; 0x30
 800e88c:	af00      	add	r7, sp, #0
 800e88e:	60f8      	str	r0, [r7, #12]
 800e890:	60b9      	str	r1, [r7, #8]
 800e892:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e894:	2300      	movs	r3, #0
 800e896:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e89c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d10c      	bne.n	800e8bc <xQueueReceive+0x34>
	__asm volatile
 800e8a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8a6:	b672      	cpsid	i
 800e8a8:	f383 8811 	msr	BASEPRI, r3
 800e8ac:	f3bf 8f6f 	isb	sy
 800e8b0:	f3bf 8f4f 	dsb	sy
 800e8b4:	b662      	cpsie	i
 800e8b6:	623b      	str	r3, [r7, #32]
}
 800e8b8:	bf00      	nop
 800e8ba:	e7fe      	b.n	800e8ba <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e8bc:	68bb      	ldr	r3, [r7, #8]
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d103      	bne.n	800e8ca <xQueueReceive+0x42>
 800e8c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d101      	bne.n	800e8ce <xQueueReceive+0x46>
 800e8ca:	2301      	movs	r3, #1
 800e8cc:	e000      	b.n	800e8d0 <xQueueReceive+0x48>
 800e8ce:	2300      	movs	r3, #0
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d10c      	bne.n	800e8ee <xQueueReceive+0x66>
	__asm volatile
 800e8d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8d8:	b672      	cpsid	i
 800e8da:	f383 8811 	msr	BASEPRI, r3
 800e8de:	f3bf 8f6f 	isb	sy
 800e8e2:	f3bf 8f4f 	dsb	sy
 800e8e6:	b662      	cpsie	i
 800e8e8:	61fb      	str	r3, [r7, #28]
}
 800e8ea:	bf00      	nop
 800e8ec:	e7fe      	b.n	800e8ec <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e8ee:	f001 fa89 	bl	800fe04 <xTaskGetSchedulerState>
 800e8f2:	4603      	mov	r3, r0
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d102      	bne.n	800e8fe <xQueueReceive+0x76>
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	2b00      	cmp	r3, #0
 800e8fc:	d101      	bne.n	800e902 <xQueueReceive+0x7a>
 800e8fe:	2301      	movs	r3, #1
 800e900:	e000      	b.n	800e904 <xQueueReceive+0x7c>
 800e902:	2300      	movs	r3, #0
 800e904:	2b00      	cmp	r3, #0
 800e906:	d10c      	bne.n	800e922 <xQueueReceive+0x9a>
	__asm volatile
 800e908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e90c:	b672      	cpsid	i
 800e90e:	f383 8811 	msr	BASEPRI, r3
 800e912:	f3bf 8f6f 	isb	sy
 800e916:	f3bf 8f4f 	dsb	sy
 800e91a:	b662      	cpsie	i
 800e91c:	61bb      	str	r3, [r7, #24]
}
 800e91e:	bf00      	nop
 800e920:	e7fe      	b.n	800e920 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e922:	f002 f8bb 	bl	8010a9c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e92a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e92c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d01f      	beq.n	800e972 <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e932:	68b9      	ldr	r1, [r7, #8]
 800e934:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e936:	f000 face 	bl	800eed6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e93a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e93c:	1e5a      	subs	r2, r3, #1
 800e93e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e940:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e944:	691b      	ldr	r3, [r3, #16]
 800e946:	2b00      	cmp	r3, #0
 800e948:	d00f      	beq.n	800e96a <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e94a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e94c:	3310      	adds	r3, #16
 800e94e:	4618      	mov	r0, r3
 800e950:	f001 f88e 	bl	800fa70 <xTaskRemoveFromEventList>
 800e954:	4603      	mov	r3, r0
 800e956:	2b00      	cmp	r3, #0
 800e958:	d007      	beq.n	800e96a <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e95a:	4b3d      	ldr	r3, [pc, #244]	; (800ea50 <xQueueReceive+0x1c8>)
 800e95c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e960:	601a      	str	r2, [r3, #0]
 800e962:	f3bf 8f4f 	dsb	sy
 800e966:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e96a:	f002 f8cb 	bl	8010b04 <vPortExitCritical>
				return pdPASS;
 800e96e:	2301      	movs	r3, #1
 800e970:	e069      	b.n	800ea46 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	2b00      	cmp	r3, #0
 800e976:	d103      	bne.n	800e980 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e978:	f002 f8c4 	bl	8010b04 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e97c:	2300      	movs	r3, #0
 800e97e:	e062      	b.n	800ea46 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e982:	2b00      	cmp	r3, #0
 800e984:	d106      	bne.n	800e994 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e986:	f107 0310 	add.w	r3, r7, #16
 800e98a:	4618      	mov	r0, r3
 800e98c:	f001 f8d6 	bl	800fb3c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e990:	2301      	movs	r3, #1
 800e992:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e994:	f002 f8b6 	bl	8010b04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e998:	f000 fe36 	bl	800f608 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e99c:	f002 f87e 	bl	8010a9c <vPortEnterCritical>
 800e9a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e9a6:	b25b      	sxtb	r3, r3
 800e9a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9ac:	d103      	bne.n	800e9b6 <xQueueReceive+0x12e>
 800e9ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9b0:	2200      	movs	r2, #0
 800e9b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e9b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e9bc:	b25b      	sxtb	r3, r3
 800e9be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9c2:	d103      	bne.n	800e9cc <xQueueReceive+0x144>
 800e9c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9c6:	2200      	movs	r2, #0
 800e9c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e9cc:	f002 f89a 	bl	8010b04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e9d0:	1d3a      	adds	r2, r7, #4
 800e9d2:	f107 0310 	add.w	r3, r7, #16
 800e9d6:	4611      	mov	r1, r2
 800e9d8:	4618      	mov	r0, r3
 800e9da:	f001 f8c5 	bl	800fb68 <xTaskCheckForTimeOut>
 800e9de:	4603      	mov	r3, r0
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d123      	bne.n	800ea2c <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e9e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e9e6:	f000 faee 	bl	800efc6 <prvIsQueueEmpty>
 800e9ea:	4603      	mov	r3, r0
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d017      	beq.n	800ea20 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e9f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9f2:	3324      	adds	r3, #36	; 0x24
 800e9f4:	687a      	ldr	r2, [r7, #4]
 800e9f6:	4611      	mov	r1, r2
 800e9f8:	4618      	mov	r0, r3
 800e9fa:	f000 ffe5 	bl	800f9c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e9fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ea00:	f000 fa8f 	bl	800ef22 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ea04:	f000 fe0e 	bl	800f624 <xTaskResumeAll>
 800ea08:	4603      	mov	r3, r0
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	d189      	bne.n	800e922 <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800ea0e:	4b10      	ldr	r3, [pc, #64]	; (800ea50 <xQueueReceive+0x1c8>)
 800ea10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ea14:	601a      	str	r2, [r3, #0]
 800ea16:	f3bf 8f4f 	dsb	sy
 800ea1a:	f3bf 8f6f 	isb	sy
 800ea1e:	e780      	b.n	800e922 <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ea20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ea22:	f000 fa7e 	bl	800ef22 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ea26:	f000 fdfd 	bl	800f624 <xTaskResumeAll>
 800ea2a:	e77a      	b.n	800e922 <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ea2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ea2e:	f000 fa78 	bl	800ef22 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ea32:	f000 fdf7 	bl	800f624 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ea36:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ea38:	f000 fac5 	bl	800efc6 <prvIsQueueEmpty>
 800ea3c:	4603      	mov	r3, r0
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	f43f af6f 	beq.w	800e922 <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ea44:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ea46:	4618      	mov	r0, r3
 800ea48:	3730      	adds	r7, #48	; 0x30
 800ea4a:	46bd      	mov	sp, r7
 800ea4c:	bd80      	pop	{r7, pc}
 800ea4e:	bf00      	nop
 800ea50:	e000ed04 	.word	0xe000ed04

0800ea54 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800ea54:	b580      	push	{r7, lr}
 800ea56:	b08e      	sub	sp, #56	; 0x38
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	6078      	str	r0, [r7, #4]
 800ea5c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800ea5e:	2300      	movs	r3, #0
 800ea60:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800ea66:	2300      	movs	r3, #0
 800ea68:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ea6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d10c      	bne.n	800ea8a <xQueueSemaphoreTake+0x36>
	__asm volatile
 800ea70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea74:	b672      	cpsid	i
 800ea76:	f383 8811 	msr	BASEPRI, r3
 800ea7a:	f3bf 8f6f 	isb	sy
 800ea7e:	f3bf 8f4f 	dsb	sy
 800ea82:	b662      	cpsie	i
 800ea84:	623b      	str	r3, [r7, #32]
}
 800ea86:	bf00      	nop
 800ea88:	e7fe      	b.n	800ea88 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ea8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d00c      	beq.n	800eaac <xQueueSemaphoreTake+0x58>
	__asm volatile
 800ea92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea96:	b672      	cpsid	i
 800ea98:	f383 8811 	msr	BASEPRI, r3
 800ea9c:	f3bf 8f6f 	isb	sy
 800eaa0:	f3bf 8f4f 	dsb	sy
 800eaa4:	b662      	cpsie	i
 800eaa6:	61fb      	str	r3, [r7, #28]
}
 800eaa8:	bf00      	nop
 800eaaa:	e7fe      	b.n	800eaaa <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800eaac:	f001 f9aa 	bl	800fe04 <xTaskGetSchedulerState>
 800eab0:	4603      	mov	r3, r0
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d102      	bne.n	800eabc <xQueueSemaphoreTake+0x68>
 800eab6:	683b      	ldr	r3, [r7, #0]
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d101      	bne.n	800eac0 <xQueueSemaphoreTake+0x6c>
 800eabc:	2301      	movs	r3, #1
 800eabe:	e000      	b.n	800eac2 <xQueueSemaphoreTake+0x6e>
 800eac0:	2300      	movs	r3, #0
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d10c      	bne.n	800eae0 <xQueueSemaphoreTake+0x8c>
	__asm volatile
 800eac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eaca:	b672      	cpsid	i
 800eacc:	f383 8811 	msr	BASEPRI, r3
 800ead0:	f3bf 8f6f 	isb	sy
 800ead4:	f3bf 8f4f 	dsb	sy
 800ead8:	b662      	cpsie	i
 800eada:	61bb      	str	r3, [r7, #24]
}
 800eadc:	bf00      	nop
 800eade:	e7fe      	b.n	800eade <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800eae0:	f001 ffdc 	bl	8010a9c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800eae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eae8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800eaea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	d024      	beq.n	800eb3a <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800eaf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eaf2:	1e5a      	subs	r2, r3, #1
 800eaf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eaf6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800eaf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eafa:	681b      	ldr	r3, [r3, #0]
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d104      	bne.n	800eb0a <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800eb00:	f001 fafe 	bl	8010100 <pvTaskIncrementMutexHeldCount>
 800eb04:	4602      	mov	r2, r0
 800eb06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb08:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800eb0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb0c:	691b      	ldr	r3, [r3, #16]
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d00f      	beq.n	800eb32 <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800eb12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb14:	3310      	adds	r3, #16
 800eb16:	4618      	mov	r0, r3
 800eb18:	f000 ffaa 	bl	800fa70 <xTaskRemoveFromEventList>
 800eb1c:	4603      	mov	r3, r0
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d007      	beq.n	800eb32 <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800eb22:	4b55      	ldr	r3, [pc, #340]	; (800ec78 <xQueueSemaphoreTake+0x224>)
 800eb24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eb28:	601a      	str	r2, [r3, #0]
 800eb2a:	f3bf 8f4f 	dsb	sy
 800eb2e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800eb32:	f001 ffe7 	bl	8010b04 <vPortExitCritical>
				return pdPASS;
 800eb36:	2301      	movs	r3, #1
 800eb38:	e099      	b.n	800ec6e <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800eb3a:	683b      	ldr	r3, [r7, #0]
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d113      	bne.n	800eb68 <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800eb40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d00c      	beq.n	800eb60 <xQueueSemaphoreTake+0x10c>
	__asm volatile
 800eb46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb4a:	b672      	cpsid	i
 800eb4c:	f383 8811 	msr	BASEPRI, r3
 800eb50:	f3bf 8f6f 	isb	sy
 800eb54:	f3bf 8f4f 	dsb	sy
 800eb58:	b662      	cpsie	i
 800eb5a:	617b      	str	r3, [r7, #20]
}
 800eb5c:	bf00      	nop
 800eb5e:	e7fe      	b.n	800eb5e <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800eb60:	f001 ffd0 	bl	8010b04 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800eb64:	2300      	movs	r3, #0
 800eb66:	e082      	b.n	800ec6e <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800eb68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	d106      	bne.n	800eb7c <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800eb6e:	f107 030c 	add.w	r3, r7, #12
 800eb72:	4618      	mov	r0, r3
 800eb74:	f000 ffe2 	bl	800fb3c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800eb78:	2301      	movs	r3, #1
 800eb7a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800eb7c:	f001 ffc2 	bl	8010b04 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800eb80:	f000 fd42 	bl	800f608 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800eb84:	f001 ff8a 	bl	8010a9c <vPortEnterCritical>
 800eb88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb8a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800eb8e:	b25b      	sxtb	r3, r3
 800eb90:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb94:	d103      	bne.n	800eb9e <xQueueSemaphoreTake+0x14a>
 800eb96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb98:	2200      	movs	r2, #0
 800eb9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800eb9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eba0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800eba4:	b25b      	sxtb	r3, r3
 800eba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebaa:	d103      	bne.n	800ebb4 <xQueueSemaphoreTake+0x160>
 800ebac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ebae:	2200      	movs	r2, #0
 800ebb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ebb4:	f001 ffa6 	bl	8010b04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ebb8:	463a      	mov	r2, r7
 800ebba:	f107 030c 	add.w	r3, r7, #12
 800ebbe:	4611      	mov	r1, r2
 800ebc0:	4618      	mov	r0, r3
 800ebc2:	f000 ffd1 	bl	800fb68 <xTaskCheckForTimeOut>
 800ebc6:	4603      	mov	r3, r0
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	d132      	bne.n	800ec32 <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ebcc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ebce:	f000 f9fa 	bl	800efc6 <prvIsQueueEmpty>
 800ebd2:	4603      	mov	r3, r0
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d026      	beq.n	800ec26 <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ebd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d109      	bne.n	800ebf4 <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 800ebe0:	f001 ff5c 	bl	8010a9c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ebe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ebe6:	689b      	ldr	r3, [r3, #8]
 800ebe8:	4618      	mov	r0, r3
 800ebea:	f001 f929 	bl	800fe40 <xTaskPriorityInherit>
 800ebee:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800ebf0:	f001 ff88 	bl	8010b04 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ebf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ebf6:	3324      	adds	r3, #36	; 0x24
 800ebf8:	683a      	ldr	r2, [r7, #0]
 800ebfa:	4611      	mov	r1, r2
 800ebfc:	4618      	mov	r0, r3
 800ebfe:	f000 fee3 	bl	800f9c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ec02:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ec04:	f000 f98d 	bl	800ef22 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ec08:	f000 fd0c 	bl	800f624 <xTaskResumeAll>
 800ec0c:	4603      	mov	r3, r0
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	f47f af66 	bne.w	800eae0 <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 800ec14:	4b18      	ldr	r3, [pc, #96]	; (800ec78 <xQueueSemaphoreTake+0x224>)
 800ec16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ec1a:	601a      	str	r2, [r3, #0]
 800ec1c:	f3bf 8f4f 	dsb	sy
 800ec20:	f3bf 8f6f 	isb	sy
 800ec24:	e75c      	b.n	800eae0 <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800ec26:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ec28:	f000 f97b 	bl	800ef22 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ec2c:	f000 fcfa 	bl	800f624 <xTaskResumeAll>
 800ec30:	e756      	b.n	800eae0 <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800ec32:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ec34:	f000 f975 	bl	800ef22 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ec38:	f000 fcf4 	bl	800f624 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ec3c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ec3e:	f000 f9c2 	bl	800efc6 <prvIsQueueEmpty>
 800ec42:	4603      	mov	r3, r0
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	f43f af4b 	beq.w	800eae0 <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800ec4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d00d      	beq.n	800ec6c <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 800ec50:	f001 ff24 	bl	8010a9c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800ec54:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ec56:	f000 f8bc 	bl	800edd2 <prvGetDisinheritPriorityAfterTimeout>
 800ec5a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800ec5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec5e:	689b      	ldr	r3, [r3, #8]
 800ec60:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ec62:	4618      	mov	r0, r3
 800ec64:	f001 f9c6 	bl	800fff4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800ec68:	f001 ff4c 	bl	8010b04 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ec6c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ec6e:	4618      	mov	r0, r3
 800ec70:	3738      	adds	r7, #56	; 0x38
 800ec72:	46bd      	mov	sp, r7
 800ec74:	bd80      	pop	{r7, pc}
 800ec76:	bf00      	nop
 800ec78:	e000ed04 	.word	0xe000ed04

0800ec7c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ec7c:	b580      	push	{r7, lr}
 800ec7e:	b08e      	sub	sp, #56	; 0x38
 800ec80:	af00      	add	r7, sp, #0
 800ec82:	60f8      	str	r0, [r7, #12]
 800ec84:	60b9      	str	r1, [r7, #8]
 800ec86:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ec88:	68fb      	ldr	r3, [r7, #12]
 800ec8a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ec8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d10c      	bne.n	800ecac <xQueueReceiveFromISR+0x30>
	__asm volatile
 800ec92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec96:	b672      	cpsid	i
 800ec98:	f383 8811 	msr	BASEPRI, r3
 800ec9c:	f3bf 8f6f 	isb	sy
 800eca0:	f3bf 8f4f 	dsb	sy
 800eca4:	b662      	cpsie	i
 800eca6:	623b      	str	r3, [r7, #32]
}
 800eca8:	bf00      	nop
 800ecaa:	e7fe      	b.n	800ecaa <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ecac:	68bb      	ldr	r3, [r7, #8]
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d103      	bne.n	800ecba <xQueueReceiveFromISR+0x3e>
 800ecb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ecb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d101      	bne.n	800ecbe <xQueueReceiveFromISR+0x42>
 800ecba:	2301      	movs	r3, #1
 800ecbc:	e000      	b.n	800ecc0 <xQueueReceiveFromISR+0x44>
 800ecbe:	2300      	movs	r3, #0
 800ecc0:	2b00      	cmp	r3, #0
 800ecc2:	d10c      	bne.n	800ecde <xQueueReceiveFromISR+0x62>
	__asm volatile
 800ecc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecc8:	b672      	cpsid	i
 800ecca:	f383 8811 	msr	BASEPRI, r3
 800ecce:	f3bf 8f6f 	isb	sy
 800ecd2:	f3bf 8f4f 	dsb	sy
 800ecd6:	b662      	cpsie	i
 800ecd8:	61fb      	str	r3, [r7, #28]
}
 800ecda:	bf00      	nop
 800ecdc:	e7fe      	b.n	800ecdc <xQueueReceiveFromISR+0x60>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ecde:	f001 ffc5 	bl	8010c6c <vPortValidateInterruptPriority>
	__asm volatile
 800ece2:	f3ef 8211 	mrs	r2, BASEPRI
 800ece6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecea:	b672      	cpsid	i
 800ecec:	f383 8811 	msr	BASEPRI, r3
 800ecf0:	f3bf 8f6f 	isb	sy
 800ecf4:	f3bf 8f4f 	dsb	sy
 800ecf8:	b662      	cpsie	i
 800ecfa:	61ba      	str	r2, [r7, #24]
 800ecfc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800ecfe:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ed00:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ed02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ed06:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ed08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d02f      	beq.n	800ed6e <xQueueReceiveFromISR+0xf2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ed0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed10:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ed14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ed18:	68b9      	ldr	r1, [r7, #8]
 800ed1a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ed1c:	f000 f8db 	bl	800eed6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ed20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed22:	1e5a      	subs	r2, r3, #1
 800ed24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed26:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800ed28:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ed2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed30:	d112      	bne.n	800ed58 <xQueueReceiveFromISR+0xdc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ed32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed34:	691b      	ldr	r3, [r3, #16]
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d016      	beq.n	800ed68 <xQueueReceiveFromISR+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ed3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed3c:	3310      	adds	r3, #16
 800ed3e:	4618      	mov	r0, r3
 800ed40:	f000 fe96 	bl	800fa70 <xTaskRemoveFromEventList>
 800ed44:	4603      	mov	r3, r0
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	d00e      	beq.n	800ed68 <xQueueReceiveFromISR+0xec>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d00b      	beq.n	800ed68 <xQueueReceiveFromISR+0xec>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	2201      	movs	r2, #1
 800ed54:	601a      	str	r2, [r3, #0]
 800ed56:	e007      	b.n	800ed68 <xQueueReceiveFromISR+0xec>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ed58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ed5c:	3301      	adds	r3, #1
 800ed5e:	b2db      	uxtb	r3, r3
 800ed60:	b25a      	sxtb	r2, r3
 800ed62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800ed68:	2301      	movs	r3, #1
 800ed6a:	637b      	str	r3, [r7, #52]	; 0x34
 800ed6c:	e001      	b.n	800ed72 <xQueueReceiveFromISR+0xf6>
		}
		else
		{
			xReturn = pdFAIL;
 800ed6e:	2300      	movs	r3, #0
 800ed70:	637b      	str	r3, [r7, #52]	; 0x34
 800ed72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed74:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ed76:	693b      	ldr	r3, [r7, #16]
 800ed78:	f383 8811 	msr	BASEPRI, r3
}
 800ed7c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ed7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ed80:	4618      	mov	r0, r3
 800ed82:	3738      	adds	r7, #56	; 0x38
 800ed84:	46bd      	mov	sp, r7
 800ed86:	bd80      	pop	{r7, pc}

0800ed88 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800ed88:	b580      	push	{r7, lr}
 800ed8a:	b084      	sub	sp, #16
 800ed8c:	af00      	add	r7, sp, #0
 800ed8e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d10c      	bne.n	800edb4 <vQueueDelete+0x2c>
	__asm volatile
 800ed9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed9e:	b672      	cpsid	i
 800eda0:	f383 8811 	msr	BASEPRI, r3
 800eda4:	f3bf 8f6f 	isb	sy
 800eda8:	f3bf 8f4f 	dsb	sy
 800edac:	b662      	cpsie	i
 800edae:	60bb      	str	r3, [r7, #8]
}
 800edb0:	bf00      	nop
 800edb2:	e7fe      	b.n	800edb2 <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800edb4:	68f8      	ldr	r0, [r7, #12]
 800edb6:	f000 f95f 	bl	800f078 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d102      	bne.n	800edca <vQueueDelete+0x42>
		{
			vPortFree( pxQueue );
 800edc4:	68f8      	ldr	r0, [r7, #12]
 800edc6:	f002 f85f 	bl	8010e88 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800edca:	bf00      	nop
 800edcc:	3710      	adds	r7, #16
 800edce:	46bd      	mov	sp, r7
 800edd0:	bd80      	pop	{r7, pc}

0800edd2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800edd2:	b480      	push	{r7}
 800edd4:	b085      	sub	sp, #20
 800edd6:	af00      	add	r7, sp, #0
 800edd8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d006      	beq.n	800edf0 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800edec:	60fb      	str	r3, [r7, #12]
 800edee:	e001      	b.n	800edf4 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800edf0:	2300      	movs	r3, #0
 800edf2:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800edf4:	68fb      	ldr	r3, [r7, #12]
	}
 800edf6:	4618      	mov	r0, r3
 800edf8:	3714      	adds	r7, #20
 800edfa:	46bd      	mov	sp, r7
 800edfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee00:	4770      	bx	lr

0800ee02 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ee02:	b580      	push	{r7, lr}
 800ee04:	b086      	sub	sp, #24
 800ee06:	af00      	add	r7, sp, #0
 800ee08:	60f8      	str	r0, [r7, #12]
 800ee0a:	60b9      	str	r1, [r7, #8]
 800ee0c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ee0e:	2300      	movs	r3, #0
 800ee10:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee16:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	d10d      	bne.n	800ee3c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	681b      	ldr	r3, [r3, #0]
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d14d      	bne.n	800eec4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	689b      	ldr	r3, [r3, #8]
 800ee2c:	4618      	mov	r0, r3
 800ee2e:	f001 f86f 	bl	800ff10 <xTaskPriorityDisinherit>
 800ee32:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	2200      	movs	r2, #0
 800ee38:	609a      	str	r2, [r3, #8]
 800ee3a:	e043      	b.n	800eec4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d119      	bne.n	800ee76 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ee42:	68fb      	ldr	r3, [r7, #12]
 800ee44:	6858      	ldr	r0, [r3, #4]
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee4a:	461a      	mov	r2, r3
 800ee4c:	68b9      	ldr	r1, [r7, #8]
 800ee4e:	f002 ff15 	bl	8011c7c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ee52:	68fb      	ldr	r3, [r7, #12]
 800ee54:	685a      	ldr	r2, [r3, #4]
 800ee56:	68fb      	ldr	r3, [r7, #12]
 800ee58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee5a:	441a      	add	r2, r3
 800ee5c:	68fb      	ldr	r3, [r7, #12]
 800ee5e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	685a      	ldr	r2, [r3, #4]
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	689b      	ldr	r3, [r3, #8]
 800ee68:	429a      	cmp	r2, r3
 800ee6a:	d32b      	bcc.n	800eec4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	681a      	ldr	r2, [r3, #0]
 800ee70:	68fb      	ldr	r3, [r7, #12]
 800ee72:	605a      	str	r2, [r3, #4]
 800ee74:	e026      	b.n	800eec4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ee76:	68fb      	ldr	r3, [r7, #12]
 800ee78:	68d8      	ldr	r0, [r3, #12]
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee7e:	461a      	mov	r2, r3
 800ee80:	68b9      	ldr	r1, [r7, #8]
 800ee82:	f002 fefb 	bl	8011c7c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ee86:	68fb      	ldr	r3, [r7, #12]
 800ee88:	68da      	ldr	r2, [r3, #12]
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee8e:	425b      	negs	r3, r3
 800ee90:	441a      	add	r2, r3
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ee96:	68fb      	ldr	r3, [r7, #12]
 800ee98:	68da      	ldr	r2, [r3, #12]
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	681b      	ldr	r3, [r3, #0]
 800ee9e:	429a      	cmp	r2, r3
 800eea0:	d207      	bcs.n	800eeb2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800eea2:	68fb      	ldr	r3, [r7, #12]
 800eea4:	689a      	ldr	r2, [r3, #8]
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eeaa:	425b      	negs	r3, r3
 800eeac:	441a      	add	r2, r3
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	2b02      	cmp	r3, #2
 800eeb6:	d105      	bne.n	800eec4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800eeb8:	693b      	ldr	r3, [r7, #16]
 800eeba:	2b00      	cmp	r3, #0
 800eebc:	d002      	beq.n	800eec4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800eebe:	693b      	ldr	r3, [r7, #16]
 800eec0:	3b01      	subs	r3, #1
 800eec2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800eec4:	693b      	ldr	r3, [r7, #16]
 800eec6:	1c5a      	adds	r2, r3, #1
 800eec8:	68fb      	ldr	r3, [r7, #12]
 800eeca:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800eecc:	697b      	ldr	r3, [r7, #20]
}
 800eece:	4618      	mov	r0, r3
 800eed0:	3718      	adds	r7, #24
 800eed2:	46bd      	mov	sp, r7
 800eed4:	bd80      	pop	{r7, pc}

0800eed6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800eed6:	b580      	push	{r7, lr}
 800eed8:	b082      	sub	sp, #8
 800eeda:	af00      	add	r7, sp, #0
 800eedc:	6078      	str	r0, [r7, #4]
 800eede:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	d018      	beq.n	800ef1a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	68da      	ldr	r2, [r3, #12]
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eef0:	441a      	add	r2, r3
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	68da      	ldr	r2, [r3, #12]
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	689b      	ldr	r3, [r3, #8]
 800eefe:	429a      	cmp	r2, r3
 800ef00:	d303      	bcc.n	800ef0a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	681a      	ldr	r2, [r3, #0]
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	68d9      	ldr	r1, [r3, #12]
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef12:	461a      	mov	r2, r3
 800ef14:	6838      	ldr	r0, [r7, #0]
 800ef16:	f002 feb1 	bl	8011c7c <memcpy>
	}
}
 800ef1a:	bf00      	nop
 800ef1c:	3708      	adds	r7, #8
 800ef1e:	46bd      	mov	sp, r7
 800ef20:	bd80      	pop	{r7, pc}

0800ef22 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ef22:	b580      	push	{r7, lr}
 800ef24:	b084      	sub	sp, #16
 800ef26:	af00      	add	r7, sp, #0
 800ef28:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ef2a:	f001 fdb7 	bl	8010a9c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ef34:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ef36:	e011      	b.n	800ef5c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d012      	beq.n	800ef66 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	3324      	adds	r3, #36	; 0x24
 800ef44:	4618      	mov	r0, r3
 800ef46:	f000 fd93 	bl	800fa70 <xTaskRemoveFromEventList>
 800ef4a:	4603      	mov	r3, r0
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d001      	beq.n	800ef54 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ef50:	f000 fe70 	bl	800fc34 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ef54:	7bfb      	ldrb	r3, [r7, #15]
 800ef56:	3b01      	subs	r3, #1
 800ef58:	b2db      	uxtb	r3, r3
 800ef5a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ef5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	dce9      	bgt.n	800ef38 <prvUnlockQueue+0x16>
 800ef64:	e000      	b.n	800ef68 <prvUnlockQueue+0x46>
					break;
 800ef66:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	22ff      	movs	r2, #255	; 0xff
 800ef6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800ef70:	f001 fdc8 	bl	8010b04 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ef74:	f001 fd92 	bl	8010a9c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ef7e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ef80:	e011      	b.n	800efa6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	691b      	ldr	r3, [r3, #16]
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d012      	beq.n	800efb0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	3310      	adds	r3, #16
 800ef8e:	4618      	mov	r0, r3
 800ef90:	f000 fd6e 	bl	800fa70 <xTaskRemoveFromEventList>
 800ef94:	4603      	mov	r3, r0
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d001      	beq.n	800ef9e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ef9a:	f000 fe4b 	bl	800fc34 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ef9e:	7bbb      	ldrb	r3, [r7, #14]
 800efa0:	3b01      	subs	r3, #1
 800efa2:	b2db      	uxtb	r3, r3
 800efa4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800efa6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800efaa:	2b00      	cmp	r3, #0
 800efac:	dce9      	bgt.n	800ef82 <prvUnlockQueue+0x60>
 800efae:	e000      	b.n	800efb2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800efb0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	22ff      	movs	r2, #255	; 0xff
 800efb6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800efba:	f001 fda3 	bl	8010b04 <vPortExitCritical>
}
 800efbe:	bf00      	nop
 800efc0:	3710      	adds	r7, #16
 800efc2:	46bd      	mov	sp, r7
 800efc4:	bd80      	pop	{r7, pc}

0800efc6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800efc6:	b580      	push	{r7, lr}
 800efc8:	b084      	sub	sp, #16
 800efca:	af00      	add	r7, sp, #0
 800efcc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800efce:	f001 fd65 	bl	8010a9c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d102      	bne.n	800efe0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800efda:	2301      	movs	r3, #1
 800efdc:	60fb      	str	r3, [r7, #12]
 800efde:	e001      	b.n	800efe4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800efe0:	2300      	movs	r3, #0
 800efe2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800efe4:	f001 fd8e 	bl	8010b04 <vPortExitCritical>

	return xReturn;
 800efe8:	68fb      	ldr	r3, [r7, #12]
}
 800efea:	4618      	mov	r0, r3
 800efec:	3710      	adds	r7, #16
 800efee:	46bd      	mov	sp, r7
 800eff0:	bd80      	pop	{r7, pc}

0800eff2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800eff2:	b580      	push	{r7, lr}
 800eff4:	b084      	sub	sp, #16
 800eff6:	af00      	add	r7, sp, #0
 800eff8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800effa:	f001 fd4f 	bl	8010a9c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f006:	429a      	cmp	r2, r3
 800f008:	d102      	bne.n	800f010 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f00a:	2301      	movs	r3, #1
 800f00c:	60fb      	str	r3, [r7, #12]
 800f00e:	e001      	b.n	800f014 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f010:	2300      	movs	r3, #0
 800f012:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f014:	f001 fd76 	bl	8010b04 <vPortExitCritical>

	return xReturn;
 800f018:	68fb      	ldr	r3, [r7, #12]
}
 800f01a:	4618      	mov	r0, r3
 800f01c:	3710      	adds	r7, #16
 800f01e:	46bd      	mov	sp, r7
 800f020:	bd80      	pop	{r7, pc}
	...

0800f024 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800f024:	b480      	push	{r7}
 800f026:	b085      	sub	sp, #20
 800f028:	af00      	add	r7, sp, #0
 800f02a:	6078      	str	r0, [r7, #4]
 800f02c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f02e:	2300      	movs	r3, #0
 800f030:	60fb      	str	r3, [r7, #12]
 800f032:	e014      	b.n	800f05e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800f034:	4a0f      	ldr	r2, [pc, #60]	; (800f074 <vQueueAddToRegistry+0x50>)
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d10b      	bne.n	800f058 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800f040:	490c      	ldr	r1, [pc, #48]	; (800f074 <vQueueAddToRegistry+0x50>)
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	683a      	ldr	r2, [r7, #0]
 800f046:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800f04a:	4a0a      	ldr	r2, [pc, #40]	; (800f074 <vQueueAddToRegistry+0x50>)
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	00db      	lsls	r3, r3, #3
 800f050:	4413      	add	r3, r2
 800f052:	687a      	ldr	r2, [r7, #4]
 800f054:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800f056:	e006      	b.n	800f066 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	3301      	adds	r3, #1
 800f05c:	60fb      	str	r3, [r7, #12]
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	2b07      	cmp	r3, #7
 800f062:	d9e7      	bls.n	800f034 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800f064:	bf00      	nop
 800f066:	bf00      	nop
 800f068:	3714      	adds	r7, #20
 800f06a:	46bd      	mov	sp, r7
 800f06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f070:	4770      	bx	lr
 800f072:	bf00      	nop
 800f074:	20001600 	.word	0x20001600

0800f078 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800f078:	b480      	push	{r7}
 800f07a:	b085      	sub	sp, #20
 800f07c:	af00      	add	r7, sp, #0
 800f07e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f080:	2300      	movs	r3, #0
 800f082:	60fb      	str	r3, [r7, #12]
 800f084:	e016      	b.n	800f0b4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800f086:	4a10      	ldr	r2, [pc, #64]	; (800f0c8 <vQueueUnregisterQueue+0x50>)
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	00db      	lsls	r3, r3, #3
 800f08c:	4413      	add	r3, r2
 800f08e:	685b      	ldr	r3, [r3, #4]
 800f090:	687a      	ldr	r2, [r7, #4]
 800f092:	429a      	cmp	r2, r3
 800f094:	d10b      	bne.n	800f0ae <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800f096:	4a0c      	ldr	r2, [pc, #48]	; (800f0c8 <vQueueUnregisterQueue+0x50>)
 800f098:	68fb      	ldr	r3, [r7, #12]
 800f09a:	2100      	movs	r1, #0
 800f09c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800f0a0:	4a09      	ldr	r2, [pc, #36]	; (800f0c8 <vQueueUnregisterQueue+0x50>)
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	00db      	lsls	r3, r3, #3
 800f0a6:	4413      	add	r3, r2
 800f0a8:	2200      	movs	r2, #0
 800f0aa:	605a      	str	r2, [r3, #4]
				break;
 800f0ac:	e006      	b.n	800f0bc <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f0ae:	68fb      	ldr	r3, [r7, #12]
 800f0b0:	3301      	adds	r3, #1
 800f0b2:	60fb      	str	r3, [r7, #12]
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	2b07      	cmp	r3, #7
 800f0b8:	d9e5      	bls.n	800f086 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800f0ba:	bf00      	nop
 800f0bc:	bf00      	nop
 800f0be:	3714      	adds	r7, #20
 800f0c0:	46bd      	mov	sp, r7
 800f0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0c6:	4770      	bx	lr
 800f0c8:	20001600 	.word	0x20001600

0800f0cc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f0cc:	b580      	push	{r7, lr}
 800f0ce:	b086      	sub	sp, #24
 800f0d0:	af00      	add	r7, sp, #0
 800f0d2:	60f8      	str	r0, [r7, #12]
 800f0d4:	60b9      	str	r1, [r7, #8]
 800f0d6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800f0dc:	f001 fcde 	bl	8010a9c <vPortEnterCritical>
 800f0e0:	697b      	ldr	r3, [r7, #20]
 800f0e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f0e6:	b25b      	sxtb	r3, r3
 800f0e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0ec:	d103      	bne.n	800f0f6 <vQueueWaitForMessageRestricted+0x2a>
 800f0ee:	697b      	ldr	r3, [r7, #20]
 800f0f0:	2200      	movs	r2, #0
 800f0f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f0f6:	697b      	ldr	r3, [r7, #20]
 800f0f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f0fc:	b25b      	sxtb	r3, r3
 800f0fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f102:	d103      	bne.n	800f10c <vQueueWaitForMessageRestricted+0x40>
 800f104:	697b      	ldr	r3, [r7, #20]
 800f106:	2200      	movs	r2, #0
 800f108:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f10c:	f001 fcfa 	bl	8010b04 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800f110:	697b      	ldr	r3, [r7, #20]
 800f112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f114:	2b00      	cmp	r3, #0
 800f116:	d106      	bne.n	800f126 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800f118:	697b      	ldr	r3, [r7, #20]
 800f11a:	3324      	adds	r3, #36	; 0x24
 800f11c:	687a      	ldr	r2, [r7, #4]
 800f11e:	68b9      	ldr	r1, [r7, #8]
 800f120:	4618      	mov	r0, r3
 800f122:	f000 fc77 	bl	800fa14 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800f126:	6978      	ldr	r0, [r7, #20]
 800f128:	f7ff fefb 	bl	800ef22 <prvUnlockQueue>
	}
 800f12c:	bf00      	nop
 800f12e:	3718      	adds	r7, #24
 800f130:	46bd      	mov	sp, r7
 800f132:	bd80      	pop	{r7, pc}

0800f134 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800f134:	b580      	push	{r7, lr}
 800f136:	b08e      	sub	sp, #56	; 0x38
 800f138:	af04      	add	r7, sp, #16
 800f13a:	60f8      	str	r0, [r7, #12]
 800f13c:	60b9      	str	r1, [r7, #8]
 800f13e:	607a      	str	r2, [r7, #4]
 800f140:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800f142:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f144:	2b00      	cmp	r3, #0
 800f146:	d10c      	bne.n	800f162 <xTaskCreateStatic+0x2e>
	__asm volatile
 800f148:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f14c:	b672      	cpsid	i
 800f14e:	f383 8811 	msr	BASEPRI, r3
 800f152:	f3bf 8f6f 	isb	sy
 800f156:	f3bf 8f4f 	dsb	sy
 800f15a:	b662      	cpsie	i
 800f15c:	623b      	str	r3, [r7, #32]
}
 800f15e:	bf00      	nop
 800f160:	e7fe      	b.n	800f160 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800f162:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f164:	2b00      	cmp	r3, #0
 800f166:	d10c      	bne.n	800f182 <xTaskCreateStatic+0x4e>
	__asm volatile
 800f168:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f16c:	b672      	cpsid	i
 800f16e:	f383 8811 	msr	BASEPRI, r3
 800f172:	f3bf 8f6f 	isb	sy
 800f176:	f3bf 8f4f 	dsb	sy
 800f17a:	b662      	cpsie	i
 800f17c:	61fb      	str	r3, [r7, #28]
}
 800f17e:	bf00      	nop
 800f180:	e7fe      	b.n	800f180 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800f182:	23bc      	movs	r3, #188	; 0xbc
 800f184:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800f186:	693b      	ldr	r3, [r7, #16]
 800f188:	2bbc      	cmp	r3, #188	; 0xbc
 800f18a:	d00c      	beq.n	800f1a6 <xTaskCreateStatic+0x72>
	__asm volatile
 800f18c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f190:	b672      	cpsid	i
 800f192:	f383 8811 	msr	BASEPRI, r3
 800f196:	f3bf 8f6f 	isb	sy
 800f19a:	f3bf 8f4f 	dsb	sy
 800f19e:	b662      	cpsie	i
 800f1a0:	61bb      	str	r3, [r7, #24]
}
 800f1a2:	bf00      	nop
 800f1a4:	e7fe      	b.n	800f1a4 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800f1a6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800f1a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d01e      	beq.n	800f1ec <xTaskCreateStatic+0xb8>
 800f1ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	d01b      	beq.n	800f1ec <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f1b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1b6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800f1b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f1bc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800f1be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1c0:	2202      	movs	r2, #2
 800f1c2:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800f1c6:	2300      	movs	r3, #0
 800f1c8:	9303      	str	r3, [sp, #12]
 800f1ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1cc:	9302      	str	r3, [sp, #8]
 800f1ce:	f107 0314 	add.w	r3, r7, #20
 800f1d2:	9301      	str	r3, [sp, #4]
 800f1d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1d6:	9300      	str	r3, [sp, #0]
 800f1d8:	683b      	ldr	r3, [r7, #0]
 800f1da:	687a      	ldr	r2, [r7, #4]
 800f1dc:	68b9      	ldr	r1, [r7, #8]
 800f1de:	68f8      	ldr	r0, [r7, #12]
 800f1e0:	f000 f850 	bl	800f284 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f1e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f1e6:	f000 f8f5 	bl	800f3d4 <prvAddNewTaskToReadyList>
 800f1ea:	e001      	b.n	800f1f0 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800f1ec:	2300      	movs	r3, #0
 800f1ee:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800f1f0:	697b      	ldr	r3, [r7, #20]
	}
 800f1f2:	4618      	mov	r0, r3
 800f1f4:	3728      	adds	r7, #40	; 0x28
 800f1f6:	46bd      	mov	sp, r7
 800f1f8:	bd80      	pop	{r7, pc}

0800f1fa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800f1fa:	b580      	push	{r7, lr}
 800f1fc:	b08c      	sub	sp, #48	; 0x30
 800f1fe:	af04      	add	r7, sp, #16
 800f200:	60f8      	str	r0, [r7, #12]
 800f202:	60b9      	str	r1, [r7, #8]
 800f204:	603b      	str	r3, [r7, #0]
 800f206:	4613      	mov	r3, r2
 800f208:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800f20a:	88fb      	ldrh	r3, [r7, #6]
 800f20c:	009b      	lsls	r3, r3, #2
 800f20e:	4618      	mov	r0, r3
 800f210:	f001 fd70 	bl	8010cf4 <pvPortMalloc>
 800f214:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800f216:	697b      	ldr	r3, [r7, #20]
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d00e      	beq.n	800f23a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800f21c:	20bc      	movs	r0, #188	; 0xbc
 800f21e:	f001 fd69 	bl	8010cf4 <pvPortMalloc>
 800f222:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800f224:	69fb      	ldr	r3, [r7, #28]
 800f226:	2b00      	cmp	r3, #0
 800f228:	d003      	beq.n	800f232 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800f22a:	69fb      	ldr	r3, [r7, #28]
 800f22c:	697a      	ldr	r2, [r7, #20]
 800f22e:	631a      	str	r2, [r3, #48]	; 0x30
 800f230:	e005      	b.n	800f23e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800f232:	6978      	ldr	r0, [r7, #20]
 800f234:	f001 fe28 	bl	8010e88 <vPortFree>
 800f238:	e001      	b.n	800f23e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800f23a:	2300      	movs	r3, #0
 800f23c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800f23e:	69fb      	ldr	r3, [r7, #28]
 800f240:	2b00      	cmp	r3, #0
 800f242:	d017      	beq.n	800f274 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800f244:	69fb      	ldr	r3, [r7, #28]
 800f246:	2200      	movs	r2, #0
 800f248:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800f24c:	88fa      	ldrh	r2, [r7, #6]
 800f24e:	2300      	movs	r3, #0
 800f250:	9303      	str	r3, [sp, #12]
 800f252:	69fb      	ldr	r3, [r7, #28]
 800f254:	9302      	str	r3, [sp, #8]
 800f256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f258:	9301      	str	r3, [sp, #4]
 800f25a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f25c:	9300      	str	r3, [sp, #0]
 800f25e:	683b      	ldr	r3, [r7, #0]
 800f260:	68b9      	ldr	r1, [r7, #8]
 800f262:	68f8      	ldr	r0, [r7, #12]
 800f264:	f000 f80e 	bl	800f284 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f268:	69f8      	ldr	r0, [r7, #28]
 800f26a:	f000 f8b3 	bl	800f3d4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800f26e:	2301      	movs	r3, #1
 800f270:	61bb      	str	r3, [r7, #24]
 800f272:	e002      	b.n	800f27a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800f274:	f04f 33ff 	mov.w	r3, #4294967295
 800f278:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800f27a:	69bb      	ldr	r3, [r7, #24]
	}
 800f27c:	4618      	mov	r0, r3
 800f27e:	3720      	adds	r7, #32
 800f280:	46bd      	mov	sp, r7
 800f282:	bd80      	pop	{r7, pc}

0800f284 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800f284:	b580      	push	{r7, lr}
 800f286:	b088      	sub	sp, #32
 800f288:	af00      	add	r7, sp, #0
 800f28a:	60f8      	str	r0, [r7, #12]
 800f28c:	60b9      	str	r1, [r7, #8]
 800f28e:	607a      	str	r2, [r7, #4]
 800f290:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800f292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f294:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	009b      	lsls	r3, r3, #2
 800f29a:	461a      	mov	r2, r3
 800f29c:	21a5      	movs	r1, #165	; 0xa5
 800f29e:	f002 fcfb 	bl	8011c98 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800f2a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f2a6:	6879      	ldr	r1, [r7, #4]
 800f2a8:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800f2ac:	440b      	add	r3, r1
 800f2ae:	009b      	lsls	r3, r3, #2
 800f2b0:	4413      	add	r3, r2
 800f2b2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800f2b4:	69bb      	ldr	r3, [r7, #24]
 800f2b6:	f023 0307 	bic.w	r3, r3, #7
 800f2ba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800f2bc:	69bb      	ldr	r3, [r7, #24]
 800f2be:	f003 0307 	and.w	r3, r3, #7
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d00c      	beq.n	800f2e0 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800f2c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2ca:	b672      	cpsid	i
 800f2cc:	f383 8811 	msr	BASEPRI, r3
 800f2d0:	f3bf 8f6f 	isb	sy
 800f2d4:	f3bf 8f4f 	dsb	sy
 800f2d8:	b662      	cpsie	i
 800f2da:	617b      	str	r3, [r7, #20]
}
 800f2dc:	bf00      	nop
 800f2de:	e7fe      	b.n	800f2de <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800f2e0:	68bb      	ldr	r3, [r7, #8]
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d01f      	beq.n	800f326 <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f2e6:	2300      	movs	r3, #0
 800f2e8:	61fb      	str	r3, [r7, #28]
 800f2ea:	e012      	b.n	800f312 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800f2ec:	68ba      	ldr	r2, [r7, #8]
 800f2ee:	69fb      	ldr	r3, [r7, #28]
 800f2f0:	4413      	add	r3, r2
 800f2f2:	7819      	ldrb	r1, [r3, #0]
 800f2f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f2f6:	69fb      	ldr	r3, [r7, #28]
 800f2f8:	4413      	add	r3, r2
 800f2fa:	3334      	adds	r3, #52	; 0x34
 800f2fc:	460a      	mov	r2, r1
 800f2fe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800f300:	68ba      	ldr	r2, [r7, #8]
 800f302:	69fb      	ldr	r3, [r7, #28]
 800f304:	4413      	add	r3, r2
 800f306:	781b      	ldrb	r3, [r3, #0]
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d006      	beq.n	800f31a <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f30c:	69fb      	ldr	r3, [r7, #28]
 800f30e:	3301      	adds	r3, #1
 800f310:	61fb      	str	r3, [r7, #28]
 800f312:	69fb      	ldr	r3, [r7, #28]
 800f314:	2b0f      	cmp	r3, #15
 800f316:	d9e9      	bls.n	800f2ec <prvInitialiseNewTask+0x68>
 800f318:	e000      	b.n	800f31c <prvInitialiseNewTask+0x98>
			{
				break;
 800f31a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800f31c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f31e:	2200      	movs	r2, #0
 800f320:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800f324:	e003      	b.n	800f32e <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800f326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f328:	2200      	movs	r2, #0
 800f32a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800f32e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f330:	2b37      	cmp	r3, #55	; 0x37
 800f332:	d901      	bls.n	800f338 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800f334:	2337      	movs	r3, #55	; 0x37
 800f336:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800f338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f33a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f33c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800f33e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f340:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f342:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800f344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f346:	2200      	movs	r2, #0
 800f348:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800f34a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f34c:	3304      	adds	r3, #4
 800f34e:	4618      	mov	r0, r3
 800f350:	f7fe fe06 	bl	800df60 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800f354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f356:	3318      	adds	r3, #24
 800f358:	4618      	mov	r0, r3
 800f35a:	f7fe fe01 	bl	800df60 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800f35e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f360:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f362:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f366:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f36a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f36c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800f36e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f370:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f372:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800f374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f376:	2200      	movs	r2, #0
 800f378:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f37c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f37e:	2200      	movs	r2, #0
 800f380:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800f384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f386:	3354      	adds	r3, #84	; 0x54
 800f388:	2260      	movs	r2, #96	; 0x60
 800f38a:	2100      	movs	r1, #0
 800f38c:	4618      	mov	r0, r3
 800f38e:	f002 fc83 	bl	8011c98 <memset>
 800f392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f394:	4a0c      	ldr	r2, [pc, #48]	; (800f3c8 <prvInitialiseNewTask+0x144>)
 800f396:	659a      	str	r2, [r3, #88]	; 0x58
 800f398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f39a:	4a0c      	ldr	r2, [pc, #48]	; (800f3cc <prvInitialiseNewTask+0x148>)
 800f39c:	65da      	str	r2, [r3, #92]	; 0x5c
 800f39e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3a0:	4a0b      	ldr	r2, [pc, #44]	; (800f3d0 <prvInitialiseNewTask+0x14c>)
 800f3a2:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800f3a4:	683a      	ldr	r2, [r7, #0]
 800f3a6:	68f9      	ldr	r1, [r7, #12]
 800f3a8:	69b8      	ldr	r0, [r7, #24]
 800f3aa:	f001 fa6d 	bl	8010888 <pxPortInitialiseStack>
 800f3ae:	4602      	mov	r2, r0
 800f3b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3b2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800f3b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d002      	beq.n	800f3c0 <prvInitialiseNewTask+0x13c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800f3ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f3be:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f3c0:	bf00      	nop
 800f3c2:	3720      	adds	r7, #32
 800f3c4:	46bd      	mov	sp, r7
 800f3c6:	bd80      	pop	{r7, pc}
 800f3c8:	080120dc 	.word	0x080120dc
 800f3cc:	080120fc 	.word	0x080120fc
 800f3d0:	080120bc 	.word	0x080120bc

0800f3d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800f3d4:	b580      	push	{r7, lr}
 800f3d6:	b082      	sub	sp, #8
 800f3d8:	af00      	add	r7, sp, #0
 800f3da:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800f3dc:	f001 fb5e 	bl	8010a9c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800f3e0:	4b2d      	ldr	r3, [pc, #180]	; (800f498 <prvAddNewTaskToReadyList+0xc4>)
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	3301      	adds	r3, #1
 800f3e6:	4a2c      	ldr	r2, [pc, #176]	; (800f498 <prvAddNewTaskToReadyList+0xc4>)
 800f3e8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800f3ea:	4b2c      	ldr	r3, [pc, #176]	; (800f49c <prvAddNewTaskToReadyList+0xc8>)
 800f3ec:	681b      	ldr	r3, [r3, #0]
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d109      	bne.n	800f406 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800f3f2:	4a2a      	ldr	r2, [pc, #168]	; (800f49c <prvAddNewTaskToReadyList+0xc8>)
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800f3f8:	4b27      	ldr	r3, [pc, #156]	; (800f498 <prvAddNewTaskToReadyList+0xc4>)
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	2b01      	cmp	r3, #1
 800f3fe:	d110      	bne.n	800f422 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800f400:	f000 fc3c 	bl	800fc7c <prvInitialiseTaskLists>
 800f404:	e00d      	b.n	800f422 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800f406:	4b26      	ldr	r3, [pc, #152]	; (800f4a0 <prvAddNewTaskToReadyList+0xcc>)
 800f408:	681b      	ldr	r3, [r3, #0]
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d109      	bne.n	800f422 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800f40e:	4b23      	ldr	r3, [pc, #140]	; (800f49c <prvAddNewTaskToReadyList+0xc8>)
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f418:	429a      	cmp	r2, r3
 800f41a:	d802      	bhi.n	800f422 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800f41c:	4a1f      	ldr	r2, [pc, #124]	; (800f49c <prvAddNewTaskToReadyList+0xc8>)
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800f422:	4b20      	ldr	r3, [pc, #128]	; (800f4a4 <prvAddNewTaskToReadyList+0xd0>)
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	3301      	adds	r3, #1
 800f428:	4a1e      	ldr	r2, [pc, #120]	; (800f4a4 <prvAddNewTaskToReadyList+0xd0>)
 800f42a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800f42c:	4b1d      	ldr	r3, [pc, #116]	; (800f4a4 <prvAddNewTaskToReadyList+0xd0>)
 800f42e:	681a      	ldr	r2, [r3, #0]
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f438:	4b1b      	ldr	r3, [pc, #108]	; (800f4a8 <prvAddNewTaskToReadyList+0xd4>)
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	429a      	cmp	r2, r3
 800f43e:	d903      	bls.n	800f448 <prvAddNewTaskToReadyList+0x74>
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f444:	4a18      	ldr	r2, [pc, #96]	; (800f4a8 <prvAddNewTaskToReadyList+0xd4>)
 800f446:	6013      	str	r3, [r2, #0]
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f44c:	4613      	mov	r3, r2
 800f44e:	009b      	lsls	r3, r3, #2
 800f450:	4413      	add	r3, r2
 800f452:	009b      	lsls	r3, r3, #2
 800f454:	4a15      	ldr	r2, [pc, #84]	; (800f4ac <prvAddNewTaskToReadyList+0xd8>)
 800f456:	441a      	add	r2, r3
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	3304      	adds	r3, #4
 800f45c:	4619      	mov	r1, r3
 800f45e:	4610      	mov	r0, r2
 800f460:	f7fe fd8b 	bl	800df7a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800f464:	f001 fb4e 	bl	8010b04 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800f468:	4b0d      	ldr	r3, [pc, #52]	; (800f4a0 <prvAddNewTaskToReadyList+0xcc>)
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	d00e      	beq.n	800f48e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800f470:	4b0a      	ldr	r3, [pc, #40]	; (800f49c <prvAddNewTaskToReadyList+0xc8>)
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f47a:	429a      	cmp	r2, r3
 800f47c:	d207      	bcs.n	800f48e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800f47e:	4b0c      	ldr	r3, [pc, #48]	; (800f4b0 <prvAddNewTaskToReadyList+0xdc>)
 800f480:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f484:	601a      	str	r2, [r3, #0]
 800f486:	f3bf 8f4f 	dsb	sy
 800f48a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f48e:	bf00      	nop
 800f490:	3708      	adds	r7, #8
 800f492:	46bd      	mov	sp, r7
 800f494:	bd80      	pop	{r7, pc}
 800f496:	bf00      	nop
 800f498:	20001b14 	.word	0x20001b14
 800f49c:	20001640 	.word	0x20001640
 800f4a0:	20001b20 	.word	0x20001b20
 800f4a4:	20001b30 	.word	0x20001b30
 800f4a8:	20001b1c 	.word	0x20001b1c
 800f4ac:	20001644 	.word	0x20001644
 800f4b0:	e000ed04 	.word	0xe000ed04

0800f4b4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800f4b4:	b580      	push	{r7, lr}
 800f4b6:	b084      	sub	sp, #16
 800f4b8:	af00      	add	r7, sp, #0
 800f4ba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800f4bc:	2300      	movs	r3, #0
 800f4be:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	d019      	beq.n	800f4fa <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800f4c6:	4b14      	ldr	r3, [pc, #80]	; (800f518 <vTaskDelay+0x64>)
 800f4c8:	681b      	ldr	r3, [r3, #0]
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d00c      	beq.n	800f4e8 <vTaskDelay+0x34>
	__asm volatile
 800f4ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4d2:	b672      	cpsid	i
 800f4d4:	f383 8811 	msr	BASEPRI, r3
 800f4d8:	f3bf 8f6f 	isb	sy
 800f4dc:	f3bf 8f4f 	dsb	sy
 800f4e0:	b662      	cpsie	i
 800f4e2:	60bb      	str	r3, [r7, #8]
}
 800f4e4:	bf00      	nop
 800f4e6:	e7fe      	b.n	800f4e6 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800f4e8:	f000 f88e 	bl	800f608 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800f4ec:	2100      	movs	r1, #0
 800f4ee:	6878      	ldr	r0, [r7, #4]
 800f4f0:	f000 fe1a 	bl	8010128 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800f4f4:	f000 f896 	bl	800f624 <xTaskResumeAll>
 800f4f8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	d107      	bne.n	800f510 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800f500:	4b06      	ldr	r3, [pc, #24]	; (800f51c <vTaskDelay+0x68>)
 800f502:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f506:	601a      	str	r2, [r3, #0]
 800f508:	f3bf 8f4f 	dsb	sy
 800f50c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f510:	bf00      	nop
 800f512:	3710      	adds	r7, #16
 800f514:	46bd      	mov	sp, r7
 800f516:	bd80      	pop	{r7, pc}
 800f518:	20001b3c 	.word	0x20001b3c
 800f51c:	e000ed04 	.word	0xe000ed04

0800f520 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800f520:	b580      	push	{r7, lr}
 800f522:	b08a      	sub	sp, #40	; 0x28
 800f524:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800f526:	2300      	movs	r3, #0
 800f528:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800f52a:	2300      	movs	r3, #0
 800f52c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800f52e:	463a      	mov	r2, r7
 800f530:	1d39      	adds	r1, r7, #4
 800f532:	f107 0308 	add.w	r3, r7, #8
 800f536:	4618      	mov	r0, r3
 800f538:	f7fe fcbe 	bl	800deb8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800f53c:	6839      	ldr	r1, [r7, #0]
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	68ba      	ldr	r2, [r7, #8]
 800f542:	9202      	str	r2, [sp, #8]
 800f544:	9301      	str	r3, [sp, #4]
 800f546:	2300      	movs	r3, #0
 800f548:	9300      	str	r3, [sp, #0]
 800f54a:	2300      	movs	r3, #0
 800f54c:	460a      	mov	r2, r1
 800f54e:	4926      	ldr	r1, [pc, #152]	; (800f5e8 <vTaskStartScheduler+0xc8>)
 800f550:	4826      	ldr	r0, [pc, #152]	; (800f5ec <vTaskStartScheduler+0xcc>)
 800f552:	f7ff fdef 	bl	800f134 <xTaskCreateStatic>
 800f556:	4603      	mov	r3, r0
 800f558:	4a25      	ldr	r2, [pc, #148]	; (800f5f0 <vTaskStartScheduler+0xd0>)
 800f55a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800f55c:	4b24      	ldr	r3, [pc, #144]	; (800f5f0 <vTaskStartScheduler+0xd0>)
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	2b00      	cmp	r3, #0
 800f562:	d002      	beq.n	800f56a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800f564:	2301      	movs	r3, #1
 800f566:	617b      	str	r3, [r7, #20]
 800f568:	e001      	b.n	800f56e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800f56a:	2300      	movs	r3, #0
 800f56c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800f56e:	697b      	ldr	r3, [r7, #20]
 800f570:	2b01      	cmp	r3, #1
 800f572:	d102      	bne.n	800f57a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800f574:	f000 fe2c 	bl	80101d0 <xTimerCreateTimerTask>
 800f578:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800f57a:	697b      	ldr	r3, [r7, #20]
 800f57c:	2b01      	cmp	r3, #1
 800f57e:	d11d      	bne.n	800f5bc <vTaskStartScheduler+0x9c>
	__asm volatile
 800f580:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f584:	b672      	cpsid	i
 800f586:	f383 8811 	msr	BASEPRI, r3
 800f58a:	f3bf 8f6f 	isb	sy
 800f58e:	f3bf 8f4f 	dsb	sy
 800f592:	b662      	cpsie	i
 800f594:	613b      	str	r3, [r7, #16]
}
 800f596:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f598:	4b16      	ldr	r3, [pc, #88]	; (800f5f4 <vTaskStartScheduler+0xd4>)
 800f59a:	681b      	ldr	r3, [r3, #0]
 800f59c:	3354      	adds	r3, #84	; 0x54
 800f59e:	4a16      	ldr	r2, [pc, #88]	; (800f5f8 <vTaskStartScheduler+0xd8>)
 800f5a0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800f5a2:	4b16      	ldr	r3, [pc, #88]	; (800f5fc <vTaskStartScheduler+0xdc>)
 800f5a4:	f04f 32ff 	mov.w	r2, #4294967295
 800f5a8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800f5aa:	4b15      	ldr	r3, [pc, #84]	; (800f600 <vTaskStartScheduler+0xe0>)
 800f5ac:	2201      	movs	r2, #1
 800f5ae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800f5b0:	4b14      	ldr	r3, [pc, #80]	; (800f604 <vTaskStartScheduler+0xe4>)
 800f5b2:	2200      	movs	r2, #0
 800f5b4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800f5b6:	f001 f9f3 	bl	80109a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800f5ba:	e010      	b.n	800f5de <vTaskStartScheduler+0xbe>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800f5bc:	697b      	ldr	r3, [r7, #20]
 800f5be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5c2:	d10c      	bne.n	800f5de <vTaskStartScheduler+0xbe>
	__asm volatile
 800f5c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5c8:	b672      	cpsid	i
 800f5ca:	f383 8811 	msr	BASEPRI, r3
 800f5ce:	f3bf 8f6f 	isb	sy
 800f5d2:	f3bf 8f4f 	dsb	sy
 800f5d6:	b662      	cpsie	i
 800f5d8:	60fb      	str	r3, [r7, #12]
}
 800f5da:	bf00      	nop
 800f5dc:	e7fe      	b.n	800f5dc <vTaskStartScheduler+0xbc>
}
 800f5de:	bf00      	nop
 800f5e0:	3718      	adds	r7, #24
 800f5e2:	46bd      	mov	sp, r7
 800f5e4:	bd80      	pop	{r7, pc}
 800f5e6:	bf00      	nop
 800f5e8:	08011fc4 	.word	0x08011fc4
 800f5ec:	0800fc4d 	.word	0x0800fc4d
 800f5f0:	20001b38 	.word	0x20001b38
 800f5f4:	20001640 	.word	0x20001640
 800f5f8:	20000190 	.word	0x20000190
 800f5fc:	20001b34 	.word	0x20001b34
 800f600:	20001b20 	.word	0x20001b20
 800f604:	20001b18 	.word	0x20001b18

0800f608 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800f608:	b480      	push	{r7}
 800f60a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800f60c:	4b04      	ldr	r3, [pc, #16]	; (800f620 <vTaskSuspendAll+0x18>)
 800f60e:	681b      	ldr	r3, [r3, #0]
 800f610:	3301      	adds	r3, #1
 800f612:	4a03      	ldr	r2, [pc, #12]	; (800f620 <vTaskSuspendAll+0x18>)
 800f614:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800f616:	bf00      	nop
 800f618:	46bd      	mov	sp, r7
 800f61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f61e:	4770      	bx	lr
 800f620:	20001b3c 	.word	0x20001b3c

0800f624 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800f624:	b580      	push	{r7, lr}
 800f626:	b084      	sub	sp, #16
 800f628:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800f62a:	2300      	movs	r3, #0
 800f62c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800f62e:	2300      	movs	r3, #0
 800f630:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800f632:	4b43      	ldr	r3, [pc, #268]	; (800f740 <xTaskResumeAll+0x11c>)
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	2b00      	cmp	r3, #0
 800f638:	d10c      	bne.n	800f654 <xTaskResumeAll+0x30>
	__asm volatile
 800f63a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f63e:	b672      	cpsid	i
 800f640:	f383 8811 	msr	BASEPRI, r3
 800f644:	f3bf 8f6f 	isb	sy
 800f648:	f3bf 8f4f 	dsb	sy
 800f64c:	b662      	cpsie	i
 800f64e:	603b      	str	r3, [r7, #0]
}
 800f650:	bf00      	nop
 800f652:	e7fe      	b.n	800f652 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800f654:	f001 fa22 	bl	8010a9c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800f658:	4b39      	ldr	r3, [pc, #228]	; (800f740 <xTaskResumeAll+0x11c>)
 800f65a:	681b      	ldr	r3, [r3, #0]
 800f65c:	3b01      	subs	r3, #1
 800f65e:	4a38      	ldr	r2, [pc, #224]	; (800f740 <xTaskResumeAll+0x11c>)
 800f660:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f662:	4b37      	ldr	r3, [pc, #220]	; (800f740 <xTaskResumeAll+0x11c>)
 800f664:	681b      	ldr	r3, [r3, #0]
 800f666:	2b00      	cmp	r3, #0
 800f668:	d162      	bne.n	800f730 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800f66a:	4b36      	ldr	r3, [pc, #216]	; (800f744 <xTaskResumeAll+0x120>)
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d05e      	beq.n	800f730 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f672:	e02f      	b.n	800f6d4 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f674:	4b34      	ldr	r3, [pc, #208]	; (800f748 <xTaskResumeAll+0x124>)
 800f676:	68db      	ldr	r3, [r3, #12]
 800f678:	68db      	ldr	r3, [r3, #12]
 800f67a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	3318      	adds	r3, #24
 800f680:	4618      	mov	r0, r3
 800f682:	f7fe fcd7 	bl	800e034 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	3304      	adds	r3, #4
 800f68a:	4618      	mov	r0, r3
 800f68c:	f7fe fcd2 	bl	800e034 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800f690:	68fb      	ldr	r3, [r7, #12]
 800f692:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f694:	4b2d      	ldr	r3, [pc, #180]	; (800f74c <xTaskResumeAll+0x128>)
 800f696:	681b      	ldr	r3, [r3, #0]
 800f698:	429a      	cmp	r2, r3
 800f69a:	d903      	bls.n	800f6a4 <xTaskResumeAll+0x80>
 800f69c:	68fb      	ldr	r3, [r7, #12]
 800f69e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f6a0:	4a2a      	ldr	r2, [pc, #168]	; (800f74c <xTaskResumeAll+0x128>)
 800f6a2:	6013      	str	r3, [r2, #0]
 800f6a4:	68fb      	ldr	r3, [r7, #12]
 800f6a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f6a8:	4613      	mov	r3, r2
 800f6aa:	009b      	lsls	r3, r3, #2
 800f6ac:	4413      	add	r3, r2
 800f6ae:	009b      	lsls	r3, r3, #2
 800f6b0:	4a27      	ldr	r2, [pc, #156]	; (800f750 <xTaskResumeAll+0x12c>)
 800f6b2:	441a      	add	r2, r3
 800f6b4:	68fb      	ldr	r3, [r7, #12]
 800f6b6:	3304      	adds	r3, #4
 800f6b8:	4619      	mov	r1, r3
 800f6ba:	4610      	mov	r0, r2
 800f6bc:	f7fe fc5d 	bl	800df7a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f6c0:	68fb      	ldr	r3, [r7, #12]
 800f6c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f6c4:	4b23      	ldr	r3, [pc, #140]	; (800f754 <xTaskResumeAll+0x130>)
 800f6c6:	681b      	ldr	r3, [r3, #0]
 800f6c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f6ca:	429a      	cmp	r2, r3
 800f6cc:	d302      	bcc.n	800f6d4 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800f6ce:	4b22      	ldr	r3, [pc, #136]	; (800f758 <xTaskResumeAll+0x134>)
 800f6d0:	2201      	movs	r2, #1
 800f6d2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f6d4:	4b1c      	ldr	r3, [pc, #112]	; (800f748 <xTaskResumeAll+0x124>)
 800f6d6:	681b      	ldr	r3, [r3, #0]
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	d1cb      	bne.n	800f674 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800f6dc:	68fb      	ldr	r3, [r7, #12]
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	d001      	beq.n	800f6e6 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800f6e2:	f000 fb6f 	bl	800fdc4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800f6e6:	4b1d      	ldr	r3, [pc, #116]	; (800f75c <xTaskResumeAll+0x138>)
 800f6e8:	681b      	ldr	r3, [r3, #0]
 800f6ea:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d010      	beq.n	800f714 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800f6f2:	f000 f847 	bl	800f784 <xTaskIncrementTick>
 800f6f6:	4603      	mov	r3, r0
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d002      	beq.n	800f702 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800f6fc:	4b16      	ldr	r3, [pc, #88]	; (800f758 <xTaskResumeAll+0x134>)
 800f6fe:	2201      	movs	r2, #1
 800f700:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	3b01      	subs	r3, #1
 800f706:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d1f1      	bne.n	800f6f2 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800f70e:	4b13      	ldr	r3, [pc, #76]	; (800f75c <xTaskResumeAll+0x138>)
 800f710:	2200      	movs	r2, #0
 800f712:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800f714:	4b10      	ldr	r3, [pc, #64]	; (800f758 <xTaskResumeAll+0x134>)
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	2b00      	cmp	r3, #0
 800f71a:	d009      	beq.n	800f730 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800f71c:	2301      	movs	r3, #1
 800f71e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800f720:	4b0f      	ldr	r3, [pc, #60]	; (800f760 <xTaskResumeAll+0x13c>)
 800f722:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f726:	601a      	str	r2, [r3, #0]
 800f728:	f3bf 8f4f 	dsb	sy
 800f72c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f730:	f001 f9e8 	bl	8010b04 <vPortExitCritical>

	return xAlreadyYielded;
 800f734:	68bb      	ldr	r3, [r7, #8]
}
 800f736:	4618      	mov	r0, r3
 800f738:	3710      	adds	r7, #16
 800f73a:	46bd      	mov	sp, r7
 800f73c:	bd80      	pop	{r7, pc}
 800f73e:	bf00      	nop
 800f740:	20001b3c 	.word	0x20001b3c
 800f744:	20001b14 	.word	0x20001b14
 800f748:	20001ad4 	.word	0x20001ad4
 800f74c:	20001b1c 	.word	0x20001b1c
 800f750:	20001644 	.word	0x20001644
 800f754:	20001640 	.word	0x20001640
 800f758:	20001b28 	.word	0x20001b28
 800f75c:	20001b24 	.word	0x20001b24
 800f760:	e000ed04 	.word	0xe000ed04

0800f764 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800f764:	b480      	push	{r7}
 800f766:	b083      	sub	sp, #12
 800f768:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800f76a:	4b05      	ldr	r3, [pc, #20]	; (800f780 <xTaskGetTickCount+0x1c>)
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800f770:	687b      	ldr	r3, [r7, #4]
}
 800f772:	4618      	mov	r0, r3
 800f774:	370c      	adds	r7, #12
 800f776:	46bd      	mov	sp, r7
 800f778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f77c:	4770      	bx	lr
 800f77e:	bf00      	nop
 800f780:	20001b18 	.word	0x20001b18

0800f784 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800f784:	b580      	push	{r7, lr}
 800f786:	b086      	sub	sp, #24
 800f788:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800f78a:	2300      	movs	r3, #0
 800f78c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f78e:	4b50      	ldr	r3, [pc, #320]	; (800f8d0 <xTaskIncrementTick+0x14c>)
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	2b00      	cmp	r3, #0
 800f794:	f040 808b 	bne.w	800f8ae <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800f798:	4b4e      	ldr	r3, [pc, #312]	; (800f8d4 <xTaskIncrementTick+0x150>)
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	3301      	adds	r3, #1
 800f79e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800f7a0:	4a4c      	ldr	r2, [pc, #304]	; (800f8d4 <xTaskIncrementTick+0x150>)
 800f7a2:	693b      	ldr	r3, [r7, #16]
 800f7a4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800f7a6:	693b      	ldr	r3, [r7, #16]
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d122      	bne.n	800f7f2 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800f7ac:	4b4a      	ldr	r3, [pc, #296]	; (800f8d8 <xTaskIncrementTick+0x154>)
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d00c      	beq.n	800f7d0 <xTaskIncrementTick+0x4c>
	__asm volatile
 800f7b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7ba:	b672      	cpsid	i
 800f7bc:	f383 8811 	msr	BASEPRI, r3
 800f7c0:	f3bf 8f6f 	isb	sy
 800f7c4:	f3bf 8f4f 	dsb	sy
 800f7c8:	b662      	cpsie	i
 800f7ca:	603b      	str	r3, [r7, #0]
}
 800f7cc:	bf00      	nop
 800f7ce:	e7fe      	b.n	800f7ce <xTaskIncrementTick+0x4a>
 800f7d0:	4b41      	ldr	r3, [pc, #260]	; (800f8d8 <xTaskIncrementTick+0x154>)
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	60fb      	str	r3, [r7, #12]
 800f7d6:	4b41      	ldr	r3, [pc, #260]	; (800f8dc <xTaskIncrementTick+0x158>)
 800f7d8:	681b      	ldr	r3, [r3, #0]
 800f7da:	4a3f      	ldr	r2, [pc, #252]	; (800f8d8 <xTaskIncrementTick+0x154>)
 800f7dc:	6013      	str	r3, [r2, #0]
 800f7de:	4a3f      	ldr	r2, [pc, #252]	; (800f8dc <xTaskIncrementTick+0x158>)
 800f7e0:	68fb      	ldr	r3, [r7, #12]
 800f7e2:	6013      	str	r3, [r2, #0]
 800f7e4:	4b3e      	ldr	r3, [pc, #248]	; (800f8e0 <xTaskIncrementTick+0x15c>)
 800f7e6:	681b      	ldr	r3, [r3, #0]
 800f7e8:	3301      	adds	r3, #1
 800f7ea:	4a3d      	ldr	r2, [pc, #244]	; (800f8e0 <xTaskIncrementTick+0x15c>)
 800f7ec:	6013      	str	r3, [r2, #0]
 800f7ee:	f000 fae9 	bl	800fdc4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800f7f2:	4b3c      	ldr	r3, [pc, #240]	; (800f8e4 <xTaskIncrementTick+0x160>)
 800f7f4:	681b      	ldr	r3, [r3, #0]
 800f7f6:	693a      	ldr	r2, [r7, #16]
 800f7f8:	429a      	cmp	r2, r3
 800f7fa:	d349      	bcc.n	800f890 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f7fc:	4b36      	ldr	r3, [pc, #216]	; (800f8d8 <xTaskIncrementTick+0x154>)
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	2b00      	cmp	r3, #0
 800f804:	d104      	bne.n	800f810 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f806:	4b37      	ldr	r3, [pc, #220]	; (800f8e4 <xTaskIncrementTick+0x160>)
 800f808:	f04f 32ff 	mov.w	r2, #4294967295
 800f80c:	601a      	str	r2, [r3, #0]
					break;
 800f80e:	e03f      	b.n	800f890 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f810:	4b31      	ldr	r3, [pc, #196]	; (800f8d8 <xTaskIncrementTick+0x154>)
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	68db      	ldr	r3, [r3, #12]
 800f816:	68db      	ldr	r3, [r3, #12]
 800f818:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800f81a:	68bb      	ldr	r3, [r7, #8]
 800f81c:	685b      	ldr	r3, [r3, #4]
 800f81e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800f820:	693a      	ldr	r2, [r7, #16]
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	429a      	cmp	r2, r3
 800f826:	d203      	bcs.n	800f830 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800f828:	4a2e      	ldr	r2, [pc, #184]	; (800f8e4 <xTaskIncrementTick+0x160>)
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800f82e:	e02f      	b.n	800f890 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f830:	68bb      	ldr	r3, [r7, #8]
 800f832:	3304      	adds	r3, #4
 800f834:	4618      	mov	r0, r3
 800f836:	f7fe fbfd 	bl	800e034 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800f83a:	68bb      	ldr	r3, [r7, #8]
 800f83c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d004      	beq.n	800f84c <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f842:	68bb      	ldr	r3, [r7, #8]
 800f844:	3318      	adds	r3, #24
 800f846:	4618      	mov	r0, r3
 800f848:	f7fe fbf4 	bl	800e034 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800f84c:	68bb      	ldr	r3, [r7, #8]
 800f84e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f850:	4b25      	ldr	r3, [pc, #148]	; (800f8e8 <xTaskIncrementTick+0x164>)
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	429a      	cmp	r2, r3
 800f856:	d903      	bls.n	800f860 <xTaskIncrementTick+0xdc>
 800f858:	68bb      	ldr	r3, [r7, #8]
 800f85a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f85c:	4a22      	ldr	r2, [pc, #136]	; (800f8e8 <xTaskIncrementTick+0x164>)
 800f85e:	6013      	str	r3, [r2, #0]
 800f860:	68bb      	ldr	r3, [r7, #8]
 800f862:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f864:	4613      	mov	r3, r2
 800f866:	009b      	lsls	r3, r3, #2
 800f868:	4413      	add	r3, r2
 800f86a:	009b      	lsls	r3, r3, #2
 800f86c:	4a1f      	ldr	r2, [pc, #124]	; (800f8ec <xTaskIncrementTick+0x168>)
 800f86e:	441a      	add	r2, r3
 800f870:	68bb      	ldr	r3, [r7, #8]
 800f872:	3304      	adds	r3, #4
 800f874:	4619      	mov	r1, r3
 800f876:	4610      	mov	r0, r2
 800f878:	f7fe fb7f 	bl	800df7a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f87c:	68bb      	ldr	r3, [r7, #8]
 800f87e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f880:	4b1b      	ldr	r3, [pc, #108]	; (800f8f0 <xTaskIncrementTick+0x16c>)
 800f882:	681b      	ldr	r3, [r3, #0]
 800f884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f886:	429a      	cmp	r2, r3
 800f888:	d3b8      	bcc.n	800f7fc <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800f88a:	2301      	movs	r3, #1
 800f88c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f88e:	e7b5      	b.n	800f7fc <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800f890:	4b17      	ldr	r3, [pc, #92]	; (800f8f0 <xTaskIncrementTick+0x16c>)
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f896:	4915      	ldr	r1, [pc, #84]	; (800f8ec <xTaskIncrementTick+0x168>)
 800f898:	4613      	mov	r3, r2
 800f89a:	009b      	lsls	r3, r3, #2
 800f89c:	4413      	add	r3, r2
 800f89e:	009b      	lsls	r3, r3, #2
 800f8a0:	440b      	add	r3, r1
 800f8a2:	681b      	ldr	r3, [r3, #0]
 800f8a4:	2b01      	cmp	r3, #1
 800f8a6:	d907      	bls.n	800f8b8 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800f8a8:	2301      	movs	r3, #1
 800f8aa:	617b      	str	r3, [r7, #20]
 800f8ac:	e004      	b.n	800f8b8 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800f8ae:	4b11      	ldr	r3, [pc, #68]	; (800f8f4 <xTaskIncrementTick+0x170>)
 800f8b0:	681b      	ldr	r3, [r3, #0]
 800f8b2:	3301      	adds	r3, #1
 800f8b4:	4a0f      	ldr	r2, [pc, #60]	; (800f8f4 <xTaskIncrementTick+0x170>)
 800f8b6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800f8b8:	4b0f      	ldr	r3, [pc, #60]	; (800f8f8 <xTaskIncrementTick+0x174>)
 800f8ba:	681b      	ldr	r3, [r3, #0]
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	d001      	beq.n	800f8c4 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800f8c0:	2301      	movs	r3, #1
 800f8c2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800f8c4:	697b      	ldr	r3, [r7, #20]
}
 800f8c6:	4618      	mov	r0, r3
 800f8c8:	3718      	adds	r7, #24
 800f8ca:	46bd      	mov	sp, r7
 800f8cc:	bd80      	pop	{r7, pc}
 800f8ce:	bf00      	nop
 800f8d0:	20001b3c 	.word	0x20001b3c
 800f8d4:	20001b18 	.word	0x20001b18
 800f8d8:	20001acc 	.word	0x20001acc
 800f8dc:	20001ad0 	.word	0x20001ad0
 800f8e0:	20001b2c 	.word	0x20001b2c
 800f8e4:	20001b34 	.word	0x20001b34
 800f8e8:	20001b1c 	.word	0x20001b1c
 800f8ec:	20001644 	.word	0x20001644
 800f8f0:	20001640 	.word	0x20001640
 800f8f4:	20001b24 	.word	0x20001b24
 800f8f8:	20001b28 	.word	0x20001b28

0800f8fc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800f8fc:	b480      	push	{r7}
 800f8fe:	b085      	sub	sp, #20
 800f900:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800f902:	4b2b      	ldr	r3, [pc, #172]	; (800f9b0 <vTaskSwitchContext+0xb4>)
 800f904:	681b      	ldr	r3, [r3, #0]
 800f906:	2b00      	cmp	r3, #0
 800f908:	d003      	beq.n	800f912 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800f90a:	4b2a      	ldr	r3, [pc, #168]	; (800f9b4 <vTaskSwitchContext+0xb8>)
 800f90c:	2201      	movs	r2, #1
 800f90e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800f910:	e048      	b.n	800f9a4 <vTaskSwitchContext+0xa8>
		xYieldPending = pdFALSE;
 800f912:	4b28      	ldr	r3, [pc, #160]	; (800f9b4 <vTaskSwitchContext+0xb8>)
 800f914:	2200      	movs	r2, #0
 800f916:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f918:	4b27      	ldr	r3, [pc, #156]	; (800f9b8 <vTaskSwitchContext+0xbc>)
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	60fb      	str	r3, [r7, #12]
 800f91e:	e012      	b.n	800f946 <vTaskSwitchContext+0x4a>
 800f920:	68fb      	ldr	r3, [r7, #12]
 800f922:	2b00      	cmp	r3, #0
 800f924:	d10c      	bne.n	800f940 <vTaskSwitchContext+0x44>
	__asm volatile
 800f926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f92a:	b672      	cpsid	i
 800f92c:	f383 8811 	msr	BASEPRI, r3
 800f930:	f3bf 8f6f 	isb	sy
 800f934:	f3bf 8f4f 	dsb	sy
 800f938:	b662      	cpsie	i
 800f93a:	607b      	str	r3, [r7, #4]
}
 800f93c:	bf00      	nop
 800f93e:	e7fe      	b.n	800f93e <vTaskSwitchContext+0x42>
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	3b01      	subs	r3, #1
 800f944:	60fb      	str	r3, [r7, #12]
 800f946:	491d      	ldr	r1, [pc, #116]	; (800f9bc <vTaskSwitchContext+0xc0>)
 800f948:	68fa      	ldr	r2, [r7, #12]
 800f94a:	4613      	mov	r3, r2
 800f94c:	009b      	lsls	r3, r3, #2
 800f94e:	4413      	add	r3, r2
 800f950:	009b      	lsls	r3, r3, #2
 800f952:	440b      	add	r3, r1
 800f954:	681b      	ldr	r3, [r3, #0]
 800f956:	2b00      	cmp	r3, #0
 800f958:	d0e2      	beq.n	800f920 <vTaskSwitchContext+0x24>
 800f95a:	68fa      	ldr	r2, [r7, #12]
 800f95c:	4613      	mov	r3, r2
 800f95e:	009b      	lsls	r3, r3, #2
 800f960:	4413      	add	r3, r2
 800f962:	009b      	lsls	r3, r3, #2
 800f964:	4a15      	ldr	r2, [pc, #84]	; (800f9bc <vTaskSwitchContext+0xc0>)
 800f966:	4413      	add	r3, r2
 800f968:	60bb      	str	r3, [r7, #8]
 800f96a:	68bb      	ldr	r3, [r7, #8]
 800f96c:	685b      	ldr	r3, [r3, #4]
 800f96e:	685a      	ldr	r2, [r3, #4]
 800f970:	68bb      	ldr	r3, [r7, #8]
 800f972:	605a      	str	r2, [r3, #4]
 800f974:	68bb      	ldr	r3, [r7, #8]
 800f976:	685a      	ldr	r2, [r3, #4]
 800f978:	68bb      	ldr	r3, [r7, #8]
 800f97a:	3308      	adds	r3, #8
 800f97c:	429a      	cmp	r2, r3
 800f97e:	d104      	bne.n	800f98a <vTaskSwitchContext+0x8e>
 800f980:	68bb      	ldr	r3, [r7, #8]
 800f982:	685b      	ldr	r3, [r3, #4]
 800f984:	685a      	ldr	r2, [r3, #4]
 800f986:	68bb      	ldr	r3, [r7, #8]
 800f988:	605a      	str	r2, [r3, #4]
 800f98a:	68bb      	ldr	r3, [r7, #8]
 800f98c:	685b      	ldr	r3, [r3, #4]
 800f98e:	68db      	ldr	r3, [r3, #12]
 800f990:	4a0b      	ldr	r2, [pc, #44]	; (800f9c0 <vTaskSwitchContext+0xc4>)
 800f992:	6013      	str	r3, [r2, #0]
 800f994:	4a08      	ldr	r2, [pc, #32]	; (800f9b8 <vTaskSwitchContext+0xbc>)
 800f996:	68fb      	ldr	r3, [r7, #12]
 800f998:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f99a:	4b09      	ldr	r3, [pc, #36]	; (800f9c0 <vTaskSwitchContext+0xc4>)
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	3354      	adds	r3, #84	; 0x54
 800f9a0:	4a08      	ldr	r2, [pc, #32]	; (800f9c4 <vTaskSwitchContext+0xc8>)
 800f9a2:	6013      	str	r3, [r2, #0]
}
 800f9a4:	bf00      	nop
 800f9a6:	3714      	adds	r7, #20
 800f9a8:	46bd      	mov	sp, r7
 800f9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ae:	4770      	bx	lr
 800f9b0:	20001b3c 	.word	0x20001b3c
 800f9b4:	20001b28 	.word	0x20001b28
 800f9b8:	20001b1c 	.word	0x20001b1c
 800f9bc:	20001644 	.word	0x20001644
 800f9c0:	20001640 	.word	0x20001640
 800f9c4:	20000190 	.word	0x20000190

0800f9c8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800f9c8:	b580      	push	{r7, lr}
 800f9ca:	b084      	sub	sp, #16
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	6078      	str	r0, [r7, #4]
 800f9d0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	d10c      	bne.n	800f9f2 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800f9d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9dc:	b672      	cpsid	i
 800f9de:	f383 8811 	msr	BASEPRI, r3
 800f9e2:	f3bf 8f6f 	isb	sy
 800f9e6:	f3bf 8f4f 	dsb	sy
 800f9ea:	b662      	cpsie	i
 800f9ec:	60fb      	str	r3, [r7, #12]
}
 800f9ee:	bf00      	nop
 800f9f0:	e7fe      	b.n	800f9f0 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f9f2:	4b07      	ldr	r3, [pc, #28]	; (800fa10 <vTaskPlaceOnEventList+0x48>)
 800f9f4:	681b      	ldr	r3, [r3, #0]
 800f9f6:	3318      	adds	r3, #24
 800f9f8:	4619      	mov	r1, r3
 800f9fa:	6878      	ldr	r0, [r7, #4]
 800f9fc:	f7fe fae1 	bl	800dfc2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800fa00:	2101      	movs	r1, #1
 800fa02:	6838      	ldr	r0, [r7, #0]
 800fa04:	f000 fb90 	bl	8010128 <prvAddCurrentTaskToDelayedList>
}
 800fa08:	bf00      	nop
 800fa0a:	3710      	adds	r7, #16
 800fa0c:	46bd      	mov	sp, r7
 800fa0e:	bd80      	pop	{r7, pc}
 800fa10:	20001640 	.word	0x20001640

0800fa14 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fa14:	b580      	push	{r7, lr}
 800fa16:	b086      	sub	sp, #24
 800fa18:	af00      	add	r7, sp, #0
 800fa1a:	60f8      	str	r0, [r7, #12]
 800fa1c:	60b9      	str	r1, [r7, #8]
 800fa1e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800fa20:	68fb      	ldr	r3, [r7, #12]
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	d10c      	bne.n	800fa40 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800fa26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa2a:	b672      	cpsid	i
 800fa2c:	f383 8811 	msr	BASEPRI, r3
 800fa30:	f3bf 8f6f 	isb	sy
 800fa34:	f3bf 8f4f 	dsb	sy
 800fa38:	b662      	cpsie	i
 800fa3a:	617b      	str	r3, [r7, #20]
}
 800fa3c:	bf00      	nop
 800fa3e:	e7fe      	b.n	800fa3e <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800fa40:	4b0a      	ldr	r3, [pc, #40]	; (800fa6c <vTaskPlaceOnEventListRestricted+0x58>)
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	3318      	adds	r3, #24
 800fa46:	4619      	mov	r1, r3
 800fa48:	68f8      	ldr	r0, [r7, #12]
 800fa4a:	f7fe fa96 	bl	800df7a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	2b00      	cmp	r3, #0
 800fa52:	d002      	beq.n	800fa5a <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800fa54:	f04f 33ff 	mov.w	r3, #4294967295
 800fa58:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800fa5a:	6879      	ldr	r1, [r7, #4]
 800fa5c:	68b8      	ldr	r0, [r7, #8]
 800fa5e:	f000 fb63 	bl	8010128 <prvAddCurrentTaskToDelayedList>
	}
 800fa62:	bf00      	nop
 800fa64:	3718      	adds	r7, #24
 800fa66:	46bd      	mov	sp, r7
 800fa68:	bd80      	pop	{r7, pc}
 800fa6a:	bf00      	nop
 800fa6c:	20001640 	.word	0x20001640

0800fa70 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800fa70:	b580      	push	{r7, lr}
 800fa72:	b086      	sub	sp, #24
 800fa74:	af00      	add	r7, sp, #0
 800fa76:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	68db      	ldr	r3, [r3, #12]
 800fa7c:	68db      	ldr	r3, [r3, #12]
 800fa7e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800fa80:	693b      	ldr	r3, [r7, #16]
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d10c      	bne.n	800faa0 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800fa86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa8a:	b672      	cpsid	i
 800fa8c:	f383 8811 	msr	BASEPRI, r3
 800fa90:	f3bf 8f6f 	isb	sy
 800fa94:	f3bf 8f4f 	dsb	sy
 800fa98:	b662      	cpsie	i
 800fa9a:	60fb      	str	r3, [r7, #12]
}
 800fa9c:	bf00      	nop
 800fa9e:	e7fe      	b.n	800fa9e <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800faa0:	693b      	ldr	r3, [r7, #16]
 800faa2:	3318      	adds	r3, #24
 800faa4:	4618      	mov	r0, r3
 800faa6:	f7fe fac5 	bl	800e034 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800faaa:	4b1e      	ldr	r3, [pc, #120]	; (800fb24 <xTaskRemoveFromEventList+0xb4>)
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d11d      	bne.n	800faee <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800fab2:	693b      	ldr	r3, [r7, #16]
 800fab4:	3304      	adds	r3, #4
 800fab6:	4618      	mov	r0, r3
 800fab8:	f7fe fabc 	bl	800e034 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800fabc:	693b      	ldr	r3, [r7, #16]
 800fabe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fac0:	4b19      	ldr	r3, [pc, #100]	; (800fb28 <xTaskRemoveFromEventList+0xb8>)
 800fac2:	681b      	ldr	r3, [r3, #0]
 800fac4:	429a      	cmp	r2, r3
 800fac6:	d903      	bls.n	800fad0 <xTaskRemoveFromEventList+0x60>
 800fac8:	693b      	ldr	r3, [r7, #16]
 800faca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800facc:	4a16      	ldr	r2, [pc, #88]	; (800fb28 <xTaskRemoveFromEventList+0xb8>)
 800face:	6013      	str	r3, [r2, #0]
 800fad0:	693b      	ldr	r3, [r7, #16]
 800fad2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fad4:	4613      	mov	r3, r2
 800fad6:	009b      	lsls	r3, r3, #2
 800fad8:	4413      	add	r3, r2
 800fada:	009b      	lsls	r3, r3, #2
 800fadc:	4a13      	ldr	r2, [pc, #76]	; (800fb2c <xTaskRemoveFromEventList+0xbc>)
 800fade:	441a      	add	r2, r3
 800fae0:	693b      	ldr	r3, [r7, #16]
 800fae2:	3304      	adds	r3, #4
 800fae4:	4619      	mov	r1, r3
 800fae6:	4610      	mov	r0, r2
 800fae8:	f7fe fa47 	bl	800df7a <vListInsertEnd>
 800faec:	e005      	b.n	800fafa <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800faee:	693b      	ldr	r3, [r7, #16]
 800faf0:	3318      	adds	r3, #24
 800faf2:	4619      	mov	r1, r3
 800faf4:	480e      	ldr	r0, [pc, #56]	; (800fb30 <xTaskRemoveFromEventList+0xc0>)
 800faf6:	f7fe fa40 	bl	800df7a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800fafa:	693b      	ldr	r3, [r7, #16]
 800fafc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fafe:	4b0d      	ldr	r3, [pc, #52]	; (800fb34 <xTaskRemoveFromEventList+0xc4>)
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fb04:	429a      	cmp	r2, r3
 800fb06:	d905      	bls.n	800fb14 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800fb08:	2301      	movs	r3, #1
 800fb0a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800fb0c:	4b0a      	ldr	r3, [pc, #40]	; (800fb38 <xTaskRemoveFromEventList+0xc8>)
 800fb0e:	2201      	movs	r2, #1
 800fb10:	601a      	str	r2, [r3, #0]
 800fb12:	e001      	b.n	800fb18 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800fb14:	2300      	movs	r3, #0
 800fb16:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800fb18:	697b      	ldr	r3, [r7, #20]
}
 800fb1a:	4618      	mov	r0, r3
 800fb1c:	3718      	adds	r7, #24
 800fb1e:	46bd      	mov	sp, r7
 800fb20:	bd80      	pop	{r7, pc}
 800fb22:	bf00      	nop
 800fb24:	20001b3c 	.word	0x20001b3c
 800fb28:	20001b1c 	.word	0x20001b1c
 800fb2c:	20001644 	.word	0x20001644
 800fb30:	20001ad4 	.word	0x20001ad4
 800fb34:	20001640 	.word	0x20001640
 800fb38:	20001b28 	.word	0x20001b28

0800fb3c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800fb3c:	b480      	push	{r7}
 800fb3e:	b083      	sub	sp, #12
 800fb40:	af00      	add	r7, sp, #0
 800fb42:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800fb44:	4b06      	ldr	r3, [pc, #24]	; (800fb60 <vTaskInternalSetTimeOutState+0x24>)
 800fb46:	681a      	ldr	r2, [r3, #0]
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800fb4c:	4b05      	ldr	r3, [pc, #20]	; (800fb64 <vTaskInternalSetTimeOutState+0x28>)
 800fb4e:	681a      	ldr	r2, [r3, #0]
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	605a      	str	r2, [r3, #4]
}
 800fb54:	bf00      	nop
 800fb56:	370c      	adds	r7, #12
 800fb58:	46bd      	mov	sp, r7
 800fb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb5e:	4770      	bx	lr
 800fb60:	20001b2c 	.word	0x20001b2c
 800fb64:	20001b18 	.word	0x20001b18

0800fb68 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800fb68:	b580      	push	{r7, lr}
 800fb6a:	b088      	sub	sp, #32
 800fb6c:	af00      	add	r7, sp, #0
 800fb6e:	6078      	str	r0, [r7, #4]
 800fb70:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d10c      	bne.n	800fb92 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800fb78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb7c:	b672      	cpsid	i
 800fb7e:	f383 8811 	msr	BASEPRI, r3
 800fb82:	f3bf 8f6f 	isb	sy
 800fb86:	f3bf 8f4f 	dsb	sy
 800fb8a:	b662      	cpsie	i
 800fb8c:	613b      	str	r3, [r7, #16]
}
 800fb8e:	bf00      	nop
 800fb90:	e7fe      	b.n	800fb90 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800fb92:	683b      	ldr	r3, [r7, #0]
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	d10c      	bne.n	800fbb2 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800fb98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb9c:	b672      	cpsid	i
 800fb9e:	f383 8811 	msr	BASEPRI, r3
 800fba2:	f3bf 8f6f 	isb	sy
 800fba6:	f3bf 8f4f 	dsb	sy
 800fbaa:	b662      	cpsie	i
 800fbac:	60fb      	str	r3, [r7, #12]
}
 800fbae:	bf00      	nop
 800fbb0:	e7fe      	b.n	800fbb0 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800fbb2:	f000 ff73 	bl	8010a9c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800fbb6:	4b1d      	ldr	r3, [pc, #116]	; (800fc2c <xTaskCheckForTimeOut+0xc4>)
 800fbb8:	681b      	ldr	r3, [r3, #0]
 800fbba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	685b      	ldr	r3, [r3, #4]
 800fbc0:	69ba      	ldr	r2, [r7, #24]
 800fbc2:	1ad3      	subs	r3, r2, r3
 800fbc4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800fbc6:	683b      	ldr	r3, [r7, #0]
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fbce:	d102      	bne.n	800fbd6 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800fbd0:	2300      	movs	r3, #0
 800fbd2:	61fb      	str	r3, [r7, #28]
 800fbd4:	e023      	b.n	800fc1e <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	681a      	ldr	r2, [r3, #0]
 800fbda:	4b15      	ldr	r3, [pc, #84]	; (800fc30 <xTaskCheckForTimeOut+0xc8>)
 800fbdc:	681b      	ldr	r3, [r3, #0]
 800fbde:	429a      	cmp	r2, r3
 800fbe0:	d007      	beq.n	800fbf2 <xTaskCheckForTimeOut+0x8a>
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	685b      	ldr	r3, [r3, #4]
 800fbe6:	69ba      	ldr	r2, [r7, #24]
 800fbe8:	429a      	cmp	r2, r3
 800fbea:	d302      	bcc.n	800fbf2 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800fbec:	2301      	movs	r3, #1
 800fbee:	61fb      	str	r3, [r7, #28]
 800fbf0:	e015      	b.n	800fc1e <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800fbf2:	683b      	ldr	r3, [r7, #0]
 800fbf4:	681b      	ldr	r3, [r3, #0]
 800fbf6:	697a      	ldr	r2, [r7, #20]
 800fbf8:	429a      	cmp	r2, r3
 800fbfa:	d20b      	bcs.n	800fc14 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800fbfc:	683b      	ldr	r3, [r7, #0]
 800fbfe:	681a      	ldr	r2, [r3, #0]
 800fc00:	697b      	ldr	r3, [r7, #20]
 800fc02:	1ad2      	subs	r2, r2, r3
 800fc04:	683b      	ldr	r3, [r7, #0]
 800fc06:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800fc08:	6878      	ldr	r0, [r7, #4]
 800fc0a:	f7ff ff97 	bl	800fb3c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800fc0e:	2300      	movs	r3, #0
 800fc10:	61fb      	str	r3, [r7, #28]
 800fc12:	e004      	b.n	800fc1e <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800fc14:	683b      	ldr	r3, [r7, #0]
 800fc16:	2200      	movs	r2, #0
 800fc18:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800fc1a:	2301      	movs	r3, #1
 800fc1c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800fc1e:	f000 ff71 	bl	8010b04 <vPortExitCritical>

	return xReturn;
 800fc22:	69fb      	ldr	r3, [r7, #28]
}
 800fc24:	4618      	mov	r0, r3
 800fc26:	3720      	adds	r7, #32
 800fc28:	46bd      	mov	sp, r7
 800fc2a:	bd80      	pop	{r7, pc}
 800fc2c:	20001b18 	.word	0x20001b18
 800fc30:	20001b2c 	.word	0x20001b2c

0800fc34 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800fc34:	b480      	push	{r7}
 800fc36:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800fc38:	4b03      	ldr	r3, [pc, #12]	; (800fc48 <vTaskMissedYield+0x14>)
 800fc3a:	2201      	movs	r2, #1
 800fc3c:	601a      	str	r2, [r3, #0]
}
 800fc3e:	bf00      	nop
 800fc40:	46bd      	mov	sp, r7
 800fc42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc46:	4770      	bx	lr
 800fc48:	20001b28 	.word	0x20001b28

0800fc4c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800fc4c:	b580      	push	{r7, lr}
 800fc4e:	b082      	sub	sp, #8
 800fc50:	af00      	add	r7, sp, #0
 800fc52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800fc54:	f000 f852 	bl	800fcfc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800fc58:	4b06      	ldr	r3, [pc, #24]	; (800fc74 <prvIdleTask+0x28>)
 800fc5a:	681b      	ldr	r3, [r3, #0]
 800fc5c:	2b01      	cmp	r3, #1
 800fc5e:	d9f9      	bls.n	800fc54 <prvIdleTask+0x8>
			{
				taskYIELD();
 800fc60:	4b05      	ldr	r3, [pc, #20]	; (800fc78 <prvIdleTask+0x2c>)
 800fc62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fc66:	601a      	str	r2, [r3, #0]
 800fc68:	f3bf 8f4f 	dsb	sy
 800fc6c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800fc70:	e7f0      	b.n	800fc54 <prvIdleTask+0x8>
 800fc72:	bf00      	nop
 800fc74:	20001644 	.word	0x20001644
 800fc78:	e000ed04 	.word	0xe000ed04

0800fc7c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800fc7c:	b580      	push	{r7, lr}
 800fc7e:	b082      	sub	sp, #8
 800fc80:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800fc82:	2300      	movs	r3, #0
 800fc84:	607b      	str	r3, [r7, #4]
 800fc86:	e00c      	b.n	800fca2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800fc88:	687a      	ldr	r2, [r7, #4]
 800fc8a:	4613      	mov	r3, r2
 800fc8c:	009b      	lsls	r3, r3, #2
 800fc8e:	4413      	add	r3, r2
 800fc90:	009b      	lsls	r3, r3, #2
 800fc92:	4a12      	ldr	r2, [pc, #72]	; (800fcdc <prvInitialiseTaskLists+0x60>)
 800fc94:	4413      	add	r3, r2
 800fc96:	4618      	mov	r0, r3
 800fc98:	f7fe f942 	bl	800df20 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	3301      	adds	r3, #1
 800fca0:	607b      	str	r3, [r7, #4]
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	2b37      	cmp	r3, #55	; 0x37
 800fca6:	d9ef      	bls.n	800fc88 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800fca8:	480d      	ldr	r0, [pc, #52]	; (800fce0 <prvInitialiseTaskLists+0x64>)
 800fcaa:	f7fe f939 	bl	800df20 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800fcae:	480d      	ldr	r0, [pc, #52]	; (800fce4 <prvInitialiseTaskLists+0x68>)
 800fcb0:	f7fe f936 	bl	800df20 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800fcb4:	480c      	ldr	r0, [pc, #48]	; (800fce8 <prvInitialiseTaskLists+0x6c>)
 800fcb6:	f7fe f933 	bl	800df20 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800fcba:	480c      	ldr	r0, [pc, #48]	; (800fcec <prvInitialiseTaskLists+0x70>)
 800fcbc:	f7fe f930 	bl	800df20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800fcc0:	480b      	ldr	r0, [pc, #44]	; (800fcf0 <prvInitialiseTaskLists+0x74>)
 800fcc2:	f7fe f92d 	bl	800df20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800fcc6:	4b0b      	ldr	r3, [pc, #44]	; (800fcf4 <prvInitialiseTaskLists+0x78>)
 800fcc8:	4a05      	ldr	r2, [pc, #20]	; (800fce0 <prvInitialiseTaskLists+0x64>)
 800fcca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800fccc:	4b0a      	ldr	r3, [pc, #40]	; (800fcf8 <prvInitialiseTaskLists+0x7c>)
 800fcce:	4a05      	ldr	r2, [pc, #20]	; (800fce4 <prvInitialiseTaskLists+0x68>)
 800fcd0:	601a      	str	r2, [r3, #0]
}
 800fcd2:	bf00      	nop
 800fcd4:	3708      	adds	r7, #8
 800fcd6:	46bd      	mov	sp, r7
 800fcd8:	bd80      	pop	{r7, pc}
 800fcda:	bf00      	nop
 800fcdc:	20001644 	.word	0x20001644
 800fce0:	20001aa4 	.word	0x20001aa4
 800fce4:	20001ab8 	.word	0x20001ab8
 800fce8:	20001ad4 	.word	0x20001ad4
 800fcec:	20001ae8 	.word	0x20001ae8
 800fcf0:	20001b00 	.word	0x20001b00
 800fcf4:	20001acc 	.word	0x20001acc
 800fcf8:	20001ad0 	.word	0x20001ad0

0800fcfc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800fcfc:	b580      	push	{r7, lr}
 800fcfe:	b082      	sub	sp, #8
 800fd00:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800fd02:	e019      	b.n	800fd38 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800fd04:	f000 feca 	bl	8010a9c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fd08:	4b10      	ldr	r3, [pc, #64]	; (800fd4c <prvCheckTasksWaitingTermination+0x50>)
 800fd0a:	68db      	ldr	r3, [r3, #12]
 800fd0c:	68db      	ldr	r3, [r3, #12]
 800fd0e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	3304      	adds	r3, #4
 800fd14:	4618      	mov	r0, r3
 800fd16:	f7fe f98d 	bl	800e034 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800fd1a:	4b0d      	ldr	r3, [pc, #52]	; (800fd50 <prvCheckTasksWaitingTermination+0x54>)
 800fd1c:	681b      	ldr	r3, [r3, #0]
 800fd1e:	3b01      	subs	r3, #1
 800fd20:	4a0b      	ldr	r2, [pc, #44]	; (800fd50 <prvCheckTasksWaitingTermination+0x54>)
 800fd22:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800fd24:	4b0b      	ldr	r3, [pc, #44]	; (800fd54 <prvCheckTasksWaitingTermination+0x58>)
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	3b01      	subs	r3, #1
 800fd2a:	4a0a      	ldr	r2, [pc, #40]	; (800fd54 <prvCheckTasksWaitingTermination+0x58>)
 800fd2c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800fd2e:	f000 fee9 	bl	8010b04 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800fd32:	6878      	ldr	r0, [r7, #4]
 800fd34:	f000 f810 	bl	800fd58 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800fd38:	4b06      	ldr	r3, [pc, #24]	; (800fd54 <prvCheckTasksWaitingTermination+0x58>)
 800fd3a:	681b      	ldr	r3, [r3, #0]
 800fd3c:	2b00      	cmp	r3, #0
 800fd3e:	d1e1      	bne.n	800fd04 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800fd40:	bf00      	nop
 800fd42:	bf00      	nop
 800fd44:	3708      	adds	r7, #8
 800fd46:	46bd      	mov	sp, r7
 800fd48:	bd80      	pop	{r7, pc}
 800fd4a:	bf00      	nop
 800fd4c:	20001ae8 	.word	0x20001ae8
 800fd50:	20001b14 	.word	0x20001b14
 800fd54:	20001afc 	.word	0x20001afc

0800fd58 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800fd58:	b580      	push	{r7, lr}
 800fd5a:	b084      	sub	sp, #16
 800fd5c:	af00      	add	r7, sp, #0
 800fd5e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	3354      	adds	r3, #84	; 0x54
 800fd64:	4618      	mov	r0, r3
 800fd66:	f002 f88d 	bl	8011e84 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	d108      	bne.n	800fd86 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fd78:	4618      	mov	r0, r3
 800fd7a:	f001 f885 	bl	8010e88 <vPortFree>
				vPortFree( pxTCB );
 800fd7e:	6878      	ldr	r0, [r7, #4]
 800fd80:	f001 f882 	bl	8010e88 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800fd84:	e01a      	b.n	800fdbc <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800fd8c:	2b01      	cmp	r3, #1
 800fd8e:	d103      	bne.n	800fd98 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800fd90:	6878      	ldr	r0, [r7, #4]
 800fd92:	f001 f879 	bl	8010e88 <vPortFree>
	}
 800fd96:	e011      	b.n	800fdbc <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800fd9e:	2b02      	cmp	r3, #2
 800fda0:	d00c      	beq.n	800fdbc <prvDeleteTCB+0x64>
	__asm volatile
 800fda2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fda6:	b672      	cpsid	i
 800fda8:	f383 8811 	msr	BASEPRI, r3
 800fdac:	f3bf 8f6f 	isb	sy
 800fdb0:	f3bf 8f4f 	dsb	sy
 800fdb4:	b662      	cpsie	i
 800fdb6:	60fb      	str	r3, [r7, #12]
}
 800fdb8:	bf00      	nop
 800fdba:	e7fe      	b.n	800fdba <prvDeleteTCB+0x62>
	}
 800fdbc:	bf00      	nop
 800fdbe:	3710      	adds	r7, #16
 800fdc0:	46bd      	mov	sp, r7
 800fdc2:	bd80      	pop	{r7, pc}

0800fdc4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800fdc4:	b480      	push	{r7}
 800fdc6:	b083      	sub	sp, #12
 800fdc8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fdca:	4b0c      	ldr	r3, [pc, #48]	; (800fdfc <prvResetNextTaskUnblockTime+0x38>)
 800fdcc:	681b      	ldr	r3, [r3, #0]
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	d104      	bne.n	800fdde <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800fdd4:	4b0a      	ldr	r3, [pc, #40]	; (800fe00 <prvResetNextTaskUnblockTime+0x3c>)
 800fdd6:	f04f 32ff 	mov.w	r2, #4294967295
 800fdda:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800fddc:	e008      	b.n	800fdf0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fdde:	4b07      	ldr	r3, [pc, #28]	; (800fdfc <prvResetNextTaskUnblockTime+0x38>)
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	68db      	ldr	r3, [r3, #12]
 800fde4:	68db      	ldr	r3, [r3, #12]
 800fde6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	685b      	ldr	r3, [r3, #4]
 800fdec:	4a04      	ldr	r2, [pc, #16]	; (800fe00 <prvResetNextTaskUnblockTime+0x3c>)
 800fdee:	6013      	str	r3, [r2, #0]
}
 800fdf0:	bf00      	nop
 800fdf2:	370c      	adds	r7, #12
 800fdf4:	46bd      	mov	sp, r7
 800fdf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdfa:	4770      	bx	lr
 800fdfc:	20001acc 	.word	0x20001acc
 800fe00:	20001b34 	.word	0x20001b34

0800fe04 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800fe04:	b480      	push	{r7}
 800fe06:	b083      	sub	sp, #12
 800fe08:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800fe0a:	4b0b      	ldr	r3, [pc, #44]	; (800fe38 <xTaskGetSchedulerState+0x34>)
 800fe0c:	681b      	ldr	r3, [r3, #0]
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d102      	bne.n	800fe18 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800fe12:	2301      	movs	r3, #1
 800fe14:	607b      	str	r3, [r7, #4]
 800fe16:	e008      	b.n	800fe2a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fe18:	4b08      	ldr	r3, [pc, #32]	; (800fe3c <xTaskGetSchedulerState+0x38>)
 800fe1a:	681b      	ldr	r3, [r3, #0]
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d102      	bne.n	800fe26 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800fe20:	2302      	movs	r3, #2
 800fe22:	607b      	str	r3, [r7, #4]
 800fe24:	e001      	b.n	800fe2a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800fe26:	2300      	movs	r3, #0
 800fe28:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800fe2a:	687b      	ldr	r3, [r7, #4]
	}
 800fe2c:	4618      	mov	r0, r3
 800fe2e:	370c      	adds	r7, #12
 800fe30:	46bd      	mov	sp, r7
 800fe32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe36:	4770      	bx	lr
 800fe38:	20001b20 	.word	0x20001b20
 800fe3c:	20001b3c 	.word	0x20001b3c

0800fe40 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800fe40:	b580      	push	{r7, lr}
 800fe42:	b084      	sub	sp, #16
 800fe44:	af00      	add	r7, sp, #0
 800fe46:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800fe4c:	2300      	movs	r3, #0
 800fe4e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	2b00      	cmp	r3, #0
 800fe54:	d051      	beq.n	800fefa <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800fe56:	68bb      	ldr	r3, [r7, #8]
 800fe58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fe5a:	4b2a      	ldr	r3, [pc, #168]	; (800ff04 <xTaskPriorityInherit+0xc4>)
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe60:	429a      	cmp	r2, r3
 800fe62:	d241      	bcs.n	800fee8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800fe64:	68bb      	ldr	r3, [r7, #8]
 800fe66:	699b      	ldr	r3, [r3, #24]
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	db06      	blt.n	800fe7a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fe6c:	4b25      	ldr	r3, [pc, #148]	; (800ff04 <xTaskPriorityInherit+0xc4>)
 800fe6e:	681b      	ldr	r3, [r3, #0]
 800fe70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe72:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800fe76:	68bb      	ldr	r3, [r7, #8]
 800fe78:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800fe7a:	68bb      	ldr	r3, [r7, #8]
 800fe7c:	6959      	ldr	r1, [r3, #20]
 800fe7e:	68bb      	ldr	r3, [r7, #8]
 800fe80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fe82:	4613      	mov	r3, r2
 800fe84:	009b      	lsls	r3, r3, #2
 800fe86:	4413      	add	r3, r2
 800fe88:	009b      	lsls	r3, r3, #2
 800fe8a:	4a1f      	ldr	r2, [pc, #124]	; (800ff08 <xTaskPriorityInherit+0xc8>)
 800fe8c:	4413      	add	r3, r2
 800fe8e:	4299      	cmp	r1, r3
 800fe90:	d122      	bne.n	800fed8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fe92:	68bb      	ldr	r3, [r7, #8]
 800fe94:	3304      	adds	r3, #4
 800fe96:	4618      	mov	r0, r3
 800fe98:	f7fe f8cc 	bl	800e034 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800fe9c:	4b19      	ldr	r3, [pc, #100]	; (800ff04 <xTaskPriorityInherit+0xc4>)
 800fe9e:	681b      	ldr	r3, [r3, #0]
 800fea0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fea2:	68bb      	ldr	r3, [r7, #8]
 800fea4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800fea6:	68bb      	ldr	r3, [r7, #8]
 800fea8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800feaa:	4b18      	ldr	r3, [pc, #96]	; (800ff0c <xTaskPriorityInherit+0xcc>)
 800feac:	681b      	ldr	r3, [r3, #0]
 800feae:	429a      	cmp	r2, r3
 800feb0:	d903      	bls.n	800feba <xTaskPriorityInherit+0x7a>
 800feb2:	68bb      	ldr	r3, [r7, #8]
 800feb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800feb6:	4a15      	ldr	r2, [pc, #84]	; (800ff0c <xTaskPriorityInherit+0xcc>)
 800feb8:	6013      	str	r3, [r2, #0]
 800feba:	68bb      	ldr	r3, [r7, #8]
 800febc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800febe:	4613      	mov	r3, r2
 800fec0:	009b      	lsls	r3, r3, #2
 800fec2:	4413      	add	r3, r2
 800fec4:	009b      	lsls	r3, r3, #2
 800fec6:	4a10      	ldr	r2, [pc, #64]	; (800ff08 <xTaskPriorityInherit+0xc8>)
 800fec8:	441a      	add	r2, r3
 800feca:	68bb      	ldr	r3, [r7, #8]
 800fecc:	3304      	adds	r3, #4
 800fece:	4619      	mov	r1, r3
 800fed0:	4610      	mov	r0, r2
 800fed2:	f7fe f852 	bl	800df7a <vListInsertEnd>
 800fed6:	e004      	b.n	800fee2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800fed8:	4b0a      	ldr	r3, [pc, #40]	; (800ff04 <xTaskPriorityInherit+0xc4>)
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fede:	68bb      	ldr	r3, [r7, #8]
 800fee0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800fee2:	2301      	movs	r3, #1
 800fee4:	60fb      	str	r3, [r7, #12]
 800fee6:	e008      	b.n	800fefa <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800fee8:	68bb      	ldr	r3, [r7, #8]
 800feea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800feec:	4b05      	ldr	r3, [pc, #20]	; (800ff04 <xTaskPriorityInherit+0xc4>)
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fef2:	429a      	cmp	r2, r3
 800fef4:	d201      	bcs.n	800fefa <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800fef6:	2301      	movs	r3, #1
 800fef8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800fefa:	68fb      	ldr	r3, [r7, #12]
	}
 800fefc:	4618      	mov	r0, r3
 800fefe:	3710      	adds	r7, #16
 800ff00:	46bd      	mov	sp, r7
 800ff02:	bd80      	pop	{r7, pc}
 800ff04:	20001640 	.word	0x20001640
 800ff08:	20001644 	.word	0x20001644
 800ff0c:	20001b1c 	.word	0x20001b1c

0800ff10 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ff10:	b580      	push	{r7, lr}
 800ff12:	b086      	sub	sp, #24
 800ff14:	af00      	add	r7, sp, #0
 800ff16:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ff1c:	2300      	movs	r3, #0
 800ff1e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	d05a      	beq.n	800ffdc <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ff26:	4b30      	ldr	r3, [pc, #192]	; (800ffe8 <xTaskPriorityDisinherit+0xd8>)
 800ff28:	681b      	ldr	r3, [r3, #0]
 800ff2a:	693a      	ldr	r2, [r7, #16]
 800ff2c:	429a      	cmp	r2, r3
 800ff2e:	d00c      	beq.n	800ff4a <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800ff30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff34:	b672      	cpsid	i
 800ff36:	f383 8811 	msr	BASEPRI, r3
 800ff3a:	f3bf 8f6f 	isb	sy
 800ff3e:	f3bf 8f4f 	dsb	sy
 800ff42:	b662      	cpsie	i
 800ff44:	60fb      	str	r3, [r7, #12]
}
 800ff46:	bf00      	nop
 800ff48:	e7fe      	b.n	800ff48 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800ff4a:	693b      	ldr	r3, [r7, #16]
 800ff4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d10c      	bne.n	800ff6c <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800ff52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff56:	b672      	cpsid	i
 800ff58:	f383 8811 	msr	BASEPRI, r3
 800ff5c:	f3bf 8f6f 	isb	sy
 800ff60:	f3bf 8f4f 	dsb	sy
 800ff64:	b662      	cpsie	i
 800ff66:	60bb      	str	r3, [r7, #8]
}
 800ff68:	bf00      	nop
 800ff6a:	e7fe      	b.n	800ff6a <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800ff6c:	693b      	ldr	r3, [r7, #16]
 800ff6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ff70:	1e5a      	subs	r2, r3, #1
 800ff72:	693b      	ldr	r3, [r7, #16]
 800ff74:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ff76:	693b      	ldr	r3, [r7, #16]
 800ff78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ff7a:	693b      	ldr	r3, [r7, #16]
 800ff7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ff7e:	429a      	cmp	r2, r3
 800ff80:	d02c      	beq.n	800ffdc <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ff82:	693b      	ldr	r3, [r7, #16]
 800ff84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ff86:	2b00      	cmp	r3, #0
 800ff88:	d128      	bne.n	800ffdc <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ff8a:	693b      	ldr	r3, [r7, #16]
 800ff8c:	3304      	adds	r3, #4
 800ff8e:	4618      	mov	r0, r3
 800ff90:	f7fe f850 	bl	800e034 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ff94:	693b      	ldr	r3, [r7, #16]
 800ff96:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ff98:	693b      	ldr	r3, [r7, #16]
 800ff9a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ff9c:	693b      	ldr	r3, [r7, #16]
 800ff9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ffa0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ffa4:	693b      	ldr	r3, [r7, #16]
 800ffa6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ffa8:	693b      	ldr	r3, [r7, #16]
 800ffaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ffac:	4b0f      	ldr	r3, [pc, #60]	; (800ffec <xTaskPriorityDisinherit+0xdc>)
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	429a      	cmp	r2, r3
 800ffb2:	d903      	bls.n	800ffbc <xTaskPriorityDisinherit+0xac>
 800ffb4:	693b      	ldr	r3, [r7, #16]
 800ffb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ffb8:	4a0c      	ldr	r2, [pc, #48]	; (800ffec <xTaskPriorityDisinherit+0xdc>)
 800ffba:	6013      	str	r3, [r2, #0]
 800ffbc:	693b      	ldr	r3, [r7, #16]
 800ffbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ffc0:	4613      	mov	r3, r2
 800ffc2:	009b      	lsls	r3, r3, #2
 800ffc4:	4413      	add	r3, r2
 800ffc6:	009b      	lsls	r3, r3, #2
 800ffc8:	4a09      	ldr	r2, [pc, #36]	; (800fff0 <xTaskPriorityDisinherit+0xe0>)
 800ffca:	441a      	add	r2, r3
 800ffcc:	693b      	ldr	r3, [r7, #16]
 800ffce:	3304      	adds	r3, #4
 800ffd0:	4619      	mov	r1, r3
 800ffd2:	4610      	mov	r0, r2
 800ffd4:	f7fd ffd1 	bl	800df7a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ffd8:	2301      	movs	r3, #1
 800ffda:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ffdc:	697b      	ldr	r3, [r7, #20]
	}
 800ffde:	4618      	mov	r0, r3
 800ffe0:	3718      	adds	r7, #24
 800ffe2:	46bd      	mov	sp, r7
 800ffe4:	bd80      	pop	{r7, pc}
 800ffe6:	bf00      	nop
 800ffe8:	20001640 	.word	0x20001640
 800ffec:	20001b1c 	.word	0x20001b1c
 800fff0:	20001644 	.word	0x20001644

0800fff4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800fff4:	b580      	push	{r7, lr}
 800fff6:	b088      	sub	sp, #32
 800fff8:	af00      	add	r7, sp, #0
 800fffa:	6078      	str	r0, [r7, #4]
 800fffc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8010002:	2301      	movs	r3, #1
 8010004:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	2b00      	cmp	r3, #0
 801000a:	d06e      	beq.n	80100ea <vTaskPriorityDisinheritAfterTimeout+0xf6>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801000c:	69bb      	ldr	r3, [r7, #24]
 801000e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010010:	2b00      	cmp	r3, #0
 8010012:	d10c      	bne.n	801002e <vTaskPriorityDisinheritAfterTimeout+0x3a>
	__asm volatile
 8010014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010018:	b672      	cpsid	i
 801001a:	f383 8811 	msr	BASEPRI, r3
 801001e:	f3bf 8f6f 	isb	sy
 8010022:	f3bf 8f4f 	dsb	sy
 8010026:	b662      	cpsie	i
 8010028:	60fb      	str	r3, [r7, #12]
}
 801002a:	bf00      	nop
 801002c:	e7fe      	b.n	801002c <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801002e:	69bb      	ldr	r3, [r7, #24]
 8010030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010032:	683a      	ldr	r2, [r7, #0]
 8010034:	429a      	cmp	r2, r3
 8010036:	d902      	bls.n	801003e <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8010038:	683b      	ldr	r3, [r7, #0]
 801003a:	61fb      	str	r3, [r7, #28]
 801003c:	e002      	b.n	8010044 <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801003e:	69bb      	ldr	r3, [r7, #24]
 8010040:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010042:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8010044:	69bb      	ldr	r3, [r7, #24]
 8010046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010048:	69fa      	ldr	r2, [r7, #28]
 801004a:	429a      	cmp	r2, r3
 801004c:	d04d      	beq.n	80100ea <vTaskPriorityDisinheritAfterTimeout+0xf6>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801004e:	69bb      	ldr	r3, [r7, #24]
 8010050:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010052:	697a      	ldr	r2, [r7, #20]
 8010054:	429a      	cmp	r2, r3
 8010056:	d148      	bne.n	80100ea <vTaskPriorityDisinheritAfterTimeout+0xf6>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8010058:	4b26      	ldr	r3, [pc, #152]	; (80100f4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	69ba      	ldr	r2, [r7, #24]
 801005e:	429a      	cmp	r2, r3
 8010060:	d10c      	bne.n	801007c <vTaskPriorityDisinheritAfterTimeout+0x88>
	__asm volatile
 8010062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010066:	b672      	cpsid	i
 8010068:	f383 8811 	msr	BASEPRI, r3
 801006c:	f3bf 8f6f 	isb	sy
 8010070:	f3bf 8f4f 	dsb	sy
 8010074:	b662      	cpsie	i
 8010076:	60bb      	str	r3, [r7, #8]
}
 8010078:	bf00      	nop
 801007a:	e7fe      	b.n	801007a <vTaskPriorityDisinheritAfterTimeout+0x86>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 801007c:	69bb      	ldr	r3, [r7, #24]
 801007e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010080:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8010082:	69bb      	ldr	r3, [r7, #24]
 8010084:	69fa      	ldr	r2, [r7, #28]
 8010086:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010088:	69bb      	ldr	r3, [r7, #24]
 801008a:	699b      	ldr	r3, [r3, #24]
 801008c:	2b00      	cmp	r3, #0
 801008e:	db04      	blt.n	801009a <vTaskPriorityDisinheritAfterTimeout+0xa6>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010090:	69fb      	ldr	r3, [r7, #28]
 8010092:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010096:	69bb      	ldr	r3, [r7, #24]
 8010098:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801009a:	69bb      	ldr	r3, [r7, #24]
 801009c:	6959      	ldr	r1, [r3, #20]
 801009e:	693a      	ldr	r2, [r7, #16]
 80100a0:	4613      	mov	r3, r2
 80100a2:	009b      	lsls	r3, r3, #2
 80100a4:	4413      	add	r3, r2
 80100a6:	009b      	lsls	r3, r3, #2
 80100a8:	4a13      	ldr	r2, [pc, #76]	; (80100f8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80100aa:	4413      	add	r3, r2
 80100ac:	4299      	cmp	r1, r3
 80100ae:	d11c      	bne.n	80100ea <vTaskPriorityDisinheritAfterTimeout+0xf6>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80100b0:	69bb      	ldr	r3, [r7, #24]
 80100b2:	3304      	adds	r3, #4
 80100b4:	4618      	mov	r0, r3
 80100b6:	f7fd ffbd 	bl	800e034 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80100ba:	69bb      	ldr	r3, [r7, #24]
 80100bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80100be:	4b0f      	ldr	r3, [pc, #60]	; (80100fc <vTaskPriorityDisinheritAfterTimeout+0x108>)
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	429a      	cmp	r2, r3
 80100c4:	d903      	bls.n	80100ce <vTaskPriorityDisinheritAfterTimeout+0xda>
 80100c6:	69bb      	ldr	r3, [r7, #24]
 80100c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80100ca:	4a0c      	ldr	r2, [pc, #48]	; (80100fc <vTaskPriorityDisinheritAfterTimeout+0x108>)
 80100cc:	6013      	str	r3, [r2, #0]
 80100ce:	69bb      	ldr	r3, [r7, #24]
 80100d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80100d2:	4613      	mov	r3, r2
 80100d4:	009b      	lsls	r3, r3, #2
 80100d6:	4413      	add	r3, r2
 80100d8:	009b      	lsls	r3, r3, #2
 80100da:	4a07      	ldr	r2, [pc, #28]	; (80100f8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80100dc:	441a      	add	r2, r3
 80100de:	69bb      	ldr	r3, [r7, #24]
 80100e0:	3304      	adds	r3, #4
 80100e2:	4619      	mov	r1, r3
 80100e4:	4610      	mov	r0, r2
 80100e6:	f7fd ff48 	bl	800df7a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80100ea:	bf00      	nop
 80100ec:	3720      	adds	r7, #32
 80100ee:	46bd      	mov	sp, r7
 80100f0:	bd80      	pop	{r7, pc}
 80100f2:	bf00      	nop
 80100f4:	20001640 	.word	0x20001640
 80100f8:	20001644 	.word	0x20001644
 80100fc:	20001b1c 	.word	0x20001b1c

08010100 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8010100:	b480      	push	{r7}
 8010102:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8010104:	4b07      	ldr	r3, [pc, #28]	; (8010124 <pvTaskIncrementMutexHeldCount+0x24>)
 8010106:	681b      	ldr	r3, [r3, #0]
 8010108:	2b00      	cmp	r3, #0
 801010a:	d004      	beq.n	8010116 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 801010c:	4b05      	ldr	r3, [pc, #20]	; (8010124 <pvTaskIncrementMutexHeldCount+0x24>)
 801010e:	681b      	ldr	r3, [r3, #0]
 8010110:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010112:	3201      	adds	r2, #1
 8010114:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8010116:	4b03      	ldr	r3, [pc, #12]	; (8010124 <pvTaskIncrementMutexHeldCount+0x24>)
 8010118:	681b      	ldr	r3, [r3, #0]
	}
 801011a:	4618      	mov	r0, r3
 801011c:	46bd      	mov	sp, r7
 801011e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010122:	4770      	bx	lr
 8010124:	20001640 	.word	0x20001640

08010128 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010128:	b580      	push	{r7, lr}
 801012a:	b084      	sub	sp, #16
 801012c:	af00      	add	r7, sp, #0
 801012e:	6078      	str	r0, [r7, #4]
 8010130:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010132:	4b21      	ldr	r3, [pc, #132]	; (80101b8 <prvAddCurrentTaskToDelayedList+0x90>)
 8010134:	681b      	ldr	r3, [r3, #0]
 8010136:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010138:	4b20      	ldr	r3, [pc, #128]	; (80101bc <prvAddCurrentTaskToDelayedList+0x94>)
 801013a:	681b      	ldr	r3, [r3, #0]
 801013c:	3304      	adds	r3, #4
 801013e:	4618      	mov	r0, r3
 8010140:	f7fd ff78 	bl	800e034 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	f1b3 3fff 	cmp.w	r3, #4294967295
 801014a:	d10a      	bne.n	8010162 <prvAddCurrentTaskToDelayedList+0x3a>
 801014c:	683b      	ldr	r3, [r7, #0]
 801014e:	2b00      	cmp	r3, #0
 8010150:	d007      	beq.n	8010162 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010152:	4b1a      	ldr	r3, [pc, #104]	; (80101bc <prvAddCurrentTaskToDelayedList+0x94>)
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	3304      	adds	r3, #4
 8010158:	4619      	mov	r1, r3
 801015a:	4819      	ldr	r0, [pc, #100]	; (80101c0 <prvAddCurrentTaskToDelayedList+0x98>)
 801015c:	f7fd ff0d 	bl	800df7a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010160:	e026      	b.n	80101b0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010162:	68fa      	ldr	r2, [r7, #12]
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	4413      	add	r3, r2
 8010168:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801016a:	4b14      	ldr	r3, [pc, #80]	; (80101bc <prvAddCurrentTaskToDelayedList+0x94>)
 801016c:	681b      	ldr	r3, [r3, #0]
 801016e:	68ba      	ldr	r2, [r7, #8]
 8010170:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010172:	68ba      	ldr	r2, [r7, #8]
 8010174:	68fb      	ldr	r3, [r7, #12]
 8010176:	429a      	cmp	r2, r3
 8010178:	d209      	bcs.n	801018e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801017a:	4b12      	ldr	r3, [pc, #72]	; (80101c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 801017c:	681a      	ldr	r2, [r3, #0]
 801017e:	4b0f      	ldr	r3, [pc, #60]	; (80101bc <prvAddCurrentTaskToDelayedList+0x94>)
 8010180:	681b      	ldr	r3, [r3, #0]
 8010182:	3304      	adds	r3, #4
 8010184:	4619      	mov	r1, r3
 8010186:	4610      	mov	r0, r2
 8010188:	f7fd ff1b 	bl	800dfc2 <vListInsert>
}
 801018c:	e010      	b.n	80101b0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801018e:	4b0e      	ldr	r3, [pc, #56]	; (80101c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8010190:	681a      	ldr	r2, [r3, #0]
 8010192:	4b0a      	ldr	r3, [pc, #40]	; (80101bc <prvAddCurrentTaskToDelayedList+0x94>)
 8010194:	681b      	ldr	r3, [r3, #0]
 8010196:	3304      	adds	r3, #4
 8010198:	4619      	mov	r1, r3
 801019a:	4610      	mov	r0, r2
 801019c:	f7fd ff11 	bl	800dfc2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80101a0:	4b0a      	ldr	r3, [pc, #40]	; (80101cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80101a2:	681b      	ldr	r3, [r3, #0]
 80101a4:	68ba      	ldr	r2, [r7, #8]
 80101a6:	429a      	cmp	r2, r3
 80101a8:	d202      	bcs.n	80101b0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80101aa:	4a08      	ldr	r2, [pc, #32]	; (80101cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80101ac:	68bb      	ldr	r3, [r7, #8]
 80101ae:	6013      	str	r3, [r2, #0]
}
 80101b0:	bf00      	nop
 80101b2:	3710      	adds	r7, #16
 80101b4:	46bd      	mov	sp, r7
 80101b6:	bd80      	pop	{r7, pc}
 80101b8:	20001b18 	.word	0x20001b18
 80101bc:	20001640 	.word	0x20001640
 80101c0:	20001b00 	.word	0x20001b00
 80101c4:	20001ad0 	.word	0x20001ad0
 80101c8:	20001acc 	.word	0x20001acc
 80101cc:	20001b34 	.word	0x20001b34

080101d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80101d0:	b580      	push	{r7, lr}
 80101d2:	b08a      	sub	sp, #40	; 0x28
 80101d4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80101d6:	2300      	movs	r3, #0
 80101d8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80101da:	f000 fb15 	bl	8010808 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80101de:	4b1d      	ldr	r3, [pc, #116]	; (8010254 <xTimerCreateTimerTask+0x84>)
 80101e0:	681b      	ldr	r3, [r3, #0]
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d021      	beq.n	801022a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80101e6:	2300      	movs	r3, #0
 80101e8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80101ea:	2300      	movs	r3, #0
 80101ec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80101ee:	1d3a      	adds	r2, r7, #4
 80101f0:	f107 0108 	add.w	r1, r7, #8
 80101f4:	f107 030c 	add.w	r3, r7, #12
 80101f8:	4618      	mov	r0, r3
 80101fa:	f7fd fe77 	bl	800deec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80101fe:	6879      	ldr	r1, [r7, #4]
 8010200:	68bb      	ldr	r3, [r7, #8]
 8010202:	68fa      	ldr	r2, [r7, #12]
 8010204:	9202      	str	r2, [sp, #8]
 8010206:	9301      	str	r3, [sp, #4]
 8010208:	2302      	movs	r3, #2
 801020a:	9300      	str	r3, [sp, #0]
 801020c:	2300      	movs	r3, #0
 801020e:	460a      	mov	r2, r1
 8010210:	4911      	ldr	r1, [pc, #68]	; (8010258 <xTimerCreateTimerTask+0x88>)
 8010212:	4812      	ldr	r0, [pc, #72]	; (801025c <xTimerCreateTimerTask+0x8c>)
 8010214:	f7fe ff8e 	bl	800f134 <xTaskCreateStatic>
 8010218:	4603      	mov	r3, r0
 801021a:	4a11      	ldr	r2, [pc, #68]	; (8010260 <xTimerCreateTimerTask+0x90>)
 801021c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801021e:	4b10      	ldr	r3, [pc, #64]	; (8010260 <xTimerCreateTimerTask+0x90>)
 8010220:	681b      	ldr	r3, [r3, #0]
 8010222:	2b00      	cmp	r3, #0
 8010224:	d001      	beq.n	801022a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8010226:	2301      	movs	r3, #1
 8010228:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801022a:	697b      	ldr	r3, [r7, #20]
 801022c:	2b00      	cmp	r3, #0
 801022e:	d10c      	bne.n	801024a <xTimerCreateTimerTask+0x7a>
	__asm volatile
 8010230:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010234:	b672      	cpsid	i
 8010236:	f383 8811 	msr	BASEPRI, r3
 801023a:	f3bf 8f6f 	isb	sy
 801023e:	f3bf 8f4f 	dsb	sy
 8010242:	b662      	cpsie	i
 8010244:	613b      	str	r3, [r7, #16]
}
 8010246:	bf00      	nop
 8010248:	e7fe      	b.n	8010248 <xTimerCreateTimerTask+0x78>
	return xReturn;
 801024a:	697b      	ldr	r3, [r7, #20]
}
 801024c:	4618      	mov	r0, r3
 801024e:	3718      	adds	r7, #24
 8010250:	46bd      	mov	sp, r7
 8010252:	bd80      	pop	{r7, pc}
 8010254:	20001b70 	.word	0x20001b70
 8010258:	08011fcc 	.word	0x08011fcc
 801025c:	080103a1 	.word	0x080103a1
 8010260:	20001b74 	.word	0x20001b74

08010264 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8010264:	b580      	push	{r7, lr}
 8010266:	b08a      	sub	sp, #40	; 0x28
 8010268:	af00      	add	r7, sp, #0
 801026a:	60f8      	str	r0, [r7, #12]
 801026c:	60b9      	str	r1, [r7, #8]
 801026e:	607a      	str	r2, [r7, #4]
 8010270:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8010272:	2300      	movs	r3, #0
 8010274:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	2b00      	cmp	r3, #0
 801027a:	d10c      	bne.n	8010296 <xTimerGenericCommand+0x32>
	__asm volatile
 801027c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010280:	b672      	cpsid	i
 8010282:	f383 8811 	msr	BASEPRI, r3
 8010286:	f3bf 8f6f 	isb	sy
 801028a:	f3bf 8f4f 	dsb	sy
 801028e:	b662      	cpsie	i
 8010290:	623b      	str	r3, [r7, #32]
}
 8010292:	bf00      	nop
 8010294:	e7fe      	b.n	8010294 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8010296:	4b1a      	ldr	r3, [pc, #104]	; (8010300 <xTimerGenericCommand+0x9c>)
 8010298:	681b      	ldr	r3, [r3, #0]
 801029a:	2b00      	cmp	r3, #0
 801029c:	d02a      	beq.n	80102f4 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 801029e:	68bb      	ldr	r3, [r7, #8]
 80102a0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80102a6:	68fb      	ldr	r3, [r7, #12]
 80102a8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80102aa:	68bb      	ldr	r3, [r7, #8]
 80102ac:	2b05      	cmp	r3, #5
 80102ae:	dc18      	bgt.n	80102e2 <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80102b0:	f7ff fda8 	bl	800fe04 <xTaskGetSchedulerState>
 80102b4:	4603      	mov	r3, r0
 80102b6:	2b02      	cmp	r3, #2
 80102b8:	d109      	bne.n	80102ce <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80102ba:	4b11      	ldr	r3, [pc, #68]	; (8010300 <xTimerGenericCommand+0x9c>)
 80102bc:	6818      	ldr	r0, [r3, #0]
 80102be:	f107 0110 	add.w	r1, r7, #16
 80102c2:	2300      	movs	r3, #0
 80102c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80102c6:	f7fe f8a3 	bl	800e410 <xQueueGenericSend>
 80102ca:	6278      	str	r0, [r7, #36]	; 0x24
 80102cc:	e012      	b.n	80102f4 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80102ce:	4b0c      	ldr	r3, [pc, #48]	; (8010300 <xTimerGenericCommand+0x9c>)
 80102d0:	6818      	ldr	r0, [r3, #0]
 80102d2:	f107 0110 	add.w	r1, r7, #16
 80102d6:	2300      	movs	r3, #0
 80102d8:	2200      	movs	r2, #0
 80102da:	f7fe f899 	bl	800e410 <xQueueGenericSend>
 80102de:	6278      	str	r0, [r7, #36]	; 0x24
 80102e0:	e008      	b.n	80102f4 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80102e2:	4b07      	ldr	r3, [pc, #28]	; (8010300 <xTimerGenericCommand+0x9c>)
 80102e4:	6818      	ldr	r0, [r3, #0]
 80102e6:	f107 0110 	add.w	r1, r7, #16
 80102ea:	2300      	movs	r3, #0
 80102ec:	683a      	ldr	r2, [r7, #0]
 80102ee:	f7fe f995 	bl	800e61c <xQueueGenericSendFromISR>
 80102f2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80102f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80102f6:	4618      	mov	r0, r3
 80102f8:	3728      	adds	r7, #40	; 0x28
 80102fa:	46bd      	mov	sp, r7
 80102fc:	bd80      	pop	{r7, pc}
 80102fe:	bf00      	nop
 8010300:	20001b70 	.word	0x20001b70

08010304 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010304:	b580      	push	{r7, lr}
 8010306:	b088      	sub	sp, #32
 8010308:	af02      	add	r7, sp, #8
 801030a:	6078      	str	r0, [r7, #4]
 801030c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801030e:	4b23      	ldr	r3, [pc, #140]	; (801039c <prvProcessExpiredTimer+0x98>)
 8010310:	681b      	ldr	r3, [r3, #0]
 8010312:	68db      	ldr	r3, [r3, #12]
 8010314:	68db      	ldr	r3, [r3, #12]
 8010316:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010318:	697b      	ldr	r3, [r7, #20]
 801031a:	3304      	adds	r3, #4
 801031c:	4618      	mov	r0, r3
 801031e:	f7fd fe89 	bl	800e034 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010322:	697b      	ldr	r3, [r7, #20]
 8010324:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010328:	f003 0304 	and.w	r3, r3, #4
 801032c:	2b00      	cmp	r3, #0
 801032e:	d024      	beq.n	801037a <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010330:	697b      	ldr	r3, [r7, #20]
 8010332:	699a      	ldr	r2, [r3, #24]
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	18d1      	adds	r1, r2, r3
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	683a      	ldr	r2, [r7, #0]
 801033c:	6978      	ldr	r0, [r7, #20]
 801033e:	f000 f8d3 	bl	80104e8 <prvInsertTimerInActiveList>
 8010342:	4603      	mov	r3, r0
 8010344:	2b00      	cmp	r3, #0
 8010346:	d021      	beq.n	801038c <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010348:	2300      	movs	r3, #0
 801034a:	9300      	str	r3, [sp, #0]
 801034c:	2300      	movs	r3, #0
 801034e:	687a      	ldr	r2, [r7, #4]
 8010350:	2100      	movs	r1, #0
 8010352:	6978      	ldr	r0, [r7, #20]
 8010354:	f7ff ff86 	bl	8010264 <xTimerGenericCommand>
 8010358:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801035a:	693b      	ldr	r3, [r7, #16]
 801035c:	2b00      	cmp	r3, #0
 801035e:	d115      	bne.n	801038c <prvProcessExpiredTimer+0x88>
	__asm volatile
 8010360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010364:	b672      	cpsid	i
 8010366:	f383 8811 	msr	BASEPRI, r3
 801036a:	f3bf 8f6f 	isb	sy
 801036e:	f3bf 8f4f 	dsb	sy
 8010372:	b662      	cpsie	i
 8010374:	60fb      	str	r3, [r7, #12]
}
 8010376:	bf00      	nop
 8010378:	e7fe      	b.n	8010378 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801037a:	697b      	ldr	r3, [r7, #20]
 801037c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010380:	f023 0301 	bic.w	r3, r3, #1
 8010384:	b2da      	uxtb	r2, r3
 8010386:	697b      	ldr	r3, [r7, #20]
 8010388:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801038c:	697b      	ldr	r3, [r7, #20]
 801038e:	6a1b      	ldr	r3, [r3, #32]
 8010390:	6978      	ldr	r0, [r7, #20]
 8010392:	4798      	blx	r3
}
 8010394:	bf00      	nop
 8010396:	3718      	adds	r7, #24
 8010398:	46bd      	mov	sp, r7
 801039a:	bd80      	pop	{r7, pc}
 801039c:	20001b68 	.word	0x20001b68

080103a0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80103a0:	b580      	push	{r7, lr}
 80103a2:	b084      	sub	sp, #16
 80103a4:	af00      	add	r7, sp, #0
 80103a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80103a8:	f107 0308 	add.w	r3, r7, #8
 80103ac:	4618      	mov	r0, r3
 80103ae:	f000 f857 	bl	8010460 <prvGetNextExpireTime>
 80103b2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80103b4:	68bb      	ldr	r3, [r7, #8]
 80103b6:	4619      	mov	r1, r3
 80103b8:	68f8      	ldr	r0, [r7, #12]
 80103ba:	f000 f803 	bl	80103c4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80103be:	f000 f8d5 	bl	801056c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80103c2:	e7f1      	b.n	80103a8 <prvTimerTask+0x8>

080103c4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80103c4:	b580      	push	{r7, lr}
 80103c6:	b084      	sub	sp, #16
 80103c8:	af00      	add	r7, sp, #0
 80103ca:	6078      	str	r0, [r7, #4]
 80103cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80103ce:	f7ff f91b 	bl	800f608 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80103d2:	f107 0308 	add.w	r3, r7, #8
 80103d6:	4618      	mov	r0, r3
 80103d8:	f000 f866 	bl	80104a8 <prvSampleTimeNow>
 80103dc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80103de:	68bb      	ldr	r3, [r7, #8]
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	d130      	bne.n	8010446 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80103e4:	683b      	ldr	r3, [r7, #0]
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d10a      	bne.n	8010400 <prvProcessTimerOrBlockTask+0x3c>
 80103ea:	687a      	ldr	r2, [r7, #4]
 80103ec:	68fb      	ldr	r3, [r7, #12]
 80103ee:	429a      	cmp	r2, r3
 80103f0:	d806      	bhi.n	8010400 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80103f2:	f7ff f917 	bl	800f624 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80103f6:	68f9      	ldr	r1, [r7, #12]
 80103f8:	6878      	ldr	r0, [r7, #4]
 80103fa:	f7ff ff83 	bl	8010304 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80103fe:	e024      	b.n	801044a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010400:	683b      	ldr	r3, [r7, #0]
 8010402:	2b00      	cmp	r3, #0
 8010404:	d008      	beq.n	8010418 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010406:	4b13      	ldr	r3, [pc, #76]	; (8010454 <prvProcessTimerOrBlockTask+0x90>)
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	681b      	ldr	r3, [r3, #0]
 801040c:	2b00      	cmp	r3, #0
 801040e:	d101      	bne.n	8010414 <prvProcessTimerOrBlockTask+0x50>
 8010410:	2301      	movs	r3, #1
 8010412:	e000      	b.n	8010416 <prvProcessTimerOrBlockTask+0x52>
 8010414:	2300      	movs	r3, #0
 8010416:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010418:	4b0f      	ldr	r3, [pc, #60]	; (8010458 <prvProcessTimerOrBlockTask+0x94>)
 801041a:	6818      	ldr	r0, [r3, #0]
 801041c:	687a      	ldr	r2, [r7, #4]
 801041e:	68fb      	ldr	r3, [r7, #12]
 8010420:	1ad3      	subs	r3, r2, r3
 8010422:	683a      	ldr	r2, [r7, #0]
 8010424:	4619      	mov	r1, r3
 8010426:	f7fe fe51 	bl	800f0cc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801042a:	f7ff f8fb 	bl	800f624 <xTaskResumeAll>
 801042e:	4603      	mov	r3, r0
 8010430:	2b00      	cmp	r3, #0
 8010432:	d10a      	bne.n	801044a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8010434:	4b09      	ldr	r3, [pc, #36]	; (801045c <prvProcessTimerOrBlockTask+0x98>)
 8010436:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801043a:	601a      	str	r2, [r3, #0]
 801043c:	f3bf 8f4f 	dsb	sy
 8010440:	f3bf 8f6f 	isb	sy
}
 8010444:	e001      	b.n	801044a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8010446:	f7ff f8ed 	bl	800f624 <xTaskResumeAll>
}
 801044a:	bf00      	nop
 801044c:	3710      	adds	r7, #16
 801044e:	46bd      	mov	sp, r7
 8010450:	bd80      	pop	{r7, pc}
 8010452:	bf00      	nop
 8010454:	20001b6c 	.word	0x20001b6c
 8010458:	20001b70 	.word	0x20001b70
 801045c:	e000ed04 	.word	0xe000ed04

08010460 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010460:	b480      	push	{r7}
 8010462:	b085      	sub	sp, #20
 8010464:	af00      	add	r7, sp, #0
 8010466:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010468:	4b0e      	ldr	r3, [pc, #56]	; (80104a4 <prvGetNextExpireTime+0x44>)
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	681b      	ldr	r3, [r3, #0]
 801046e:	2b00      	cmp	r3, #0
 8010470:	d101      	bne.n	8010476 <prvGetNextExpireTime+0x16>
 8010472:	2201      	movs	r2, #1
 8010474:	e000      	b.n	8010478 <prvGetNextExpireTime+0x18>
 8010476:	2200      	movs	r2, #0
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	681b      	ldr	r3, [r3, #0]
 8010480:	2b00      	cmp	r3, #0
 8010482:	d105      	bne.n	8010490 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010484:	4b07      	ldr	r3, [pc, #28]	; (80104a4 <prvGetNextExpireTime+0x44>)
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	68db      	ldr	r3, [r3, #12]
 801048a:	681b      	ldr	r3, [r3, #0]
 801048c:	60fb      	str	r3, [r7, #12]
 801048e:	e001      	b.n	8010494 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010490:	2300      	movs	r3, #0
 8010492:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010494:	68fb      	ldr	r3, [r7, #12]
}
 8010496:	4618      	mov	r0, r3
 8010498:	3714      	adds	r7, #20
 801049a:	46bd      	mov	sp, r7
 801049c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104a0:	4770      	bx	lr
 80104a2:	bf00      	nop
 80104a4:	20001b68 	.word	0x20001b68

080104a8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80104a8:	b580      	push	{r7, lr}
 80104aa:	b084      	sub	sp, #16
 80104ac:	af00      	add	r7, sp, #0
 80104ae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80104b0:	f7ff f958 	bl	800f764 <xTaskGetTickCount>
 80104b4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80104b6:	4b0b      	ldr	r3, [pc, #44]	; (80104e4 <prvSampleTimeNow+0x3c>)
 80104b8:	681b      	ldr	r3, [r3, #0]
 80104ba:	68fa      	ldr	r2, [r7, #12]
 80104bc:	429a      	cmp	r2, r3
 80104be:	d205      	bcs.n	80104cc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80104c0:	f000 f93c 	bl	801073c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	2201      	movs	r2, #1
 80104c8:	601a      	str	r2, [r3, #0]
 80104ca:	e002      	b.n	80104d2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	2200      	movs	r2, #0
 80104d0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80104d2:	4a04      	ldr	r2, [pc, #16]	; (80104e4 <prvSampleTimeNow+0x3c>)
 80104d4:	68fb      	ldr	r3, [r7, #12]
 80104d6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80104d8:	68fb      	ldr	r3, [r7, #12]
}
 80104da:	4618      	mov	r0, r3
 80104dc:	3710      	adds	r7, #16
 80104de:	46bd      	mov	sp, r7
 80104e0:	bd80      	pop	{r7, pc}
 80104e2:	bf00      	nop
 80104e4:	20001b78 	.word	0x20001b78

080104e8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80104e8:	b580      	push	{r7, lr}
 80104ea:	b086      	sub	sp, #24
 80104ec:	af00      	add	r7, sp, #0
 80104ee:	60f8      	str	r0, [r7, #12]
 80104f0:	60b9      	str	r1, [r7, #8]
 80104f2:	607a      	str	r2, [r7, #4]
 80104f4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80104f6:	2300      	movs	r3, #0
 80104f8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80104fa:	68fb      	ldr	r3, [r7, #12]
 80104fc:	68ba      	ldr	r2, [r7, #8]
 80104fe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	68fa      	ldr	r2, [r7, #12]
 8010504:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8010506:	68ba      	ldr	r2, [r7, #8]
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	429a      	cmp	r2, r3
 801050c:	d812      	bhi.n	8010534 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801050e:	687a      	ldr	r2, [r7, #4]
 8010510:	683b      	ldr	r3, [r7, #0]
 8010512:	1ad2      	subs	r2, r2, r3
 8010514:	68fb      	ldr	r3, [r7, #12]
 8010516:	699b      	ldr	r3, [r3, #24]
 8010518:	429a      	cmp	r2, r3
 801051a:	d302      	bcc.n	8010522 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 801051c:	2301      	movs	r3, #1
 801051e:	617b      	str	r3, [r7, #20]
 8010520:	e01b      	b.n	801055a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8010522:	4b10      	ldr	r3, [pc, #64]	; (8010564 <prvInsertTimerInActiveList+0x7c>)
 8010524:	681a      	ldr	r2, [r3, #0]
 8010526:	68fb      	ldr	r3, [r7, #12]
 8010528:	3304      	adds	r3, #4
 801052a:	4619      	mov	r1, r3
 801052c:	4610      	mov	r0, r2
 801052e:	f7fd fd48 	bl	800dfc2 <vListInsert>
 8010532:	e012      	b.n	801055a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010534:	687a      	ldr	r2, [r7, #4]
 8010536:	683b      	ldr	r3, [r7, #0]
 8010538:	429a      	cmp	r2, r3
 801053a:	d206      	bcs.n	801054a <prvInsertTimerInActiveList+0x62>
 801053c:	68ba      	ldr	r2, [r7, #8]
 801053e:	683b      	ldr	r3, [r7, #0]
 8010540:	429a      	cmp	r2, r3
 8010542:	d302      	bcc.n	801054a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8010544:	2301      	movs	r3, #1
 8010546:	617b      	str	r3, [r7, #20]
 8010548:	e007      	b.n	801055a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801054a:	4b07      	ldr	r3, [pc, #28]	; (8010568 <prvInsertTimerInActiveList+0x80>)
 801054c:	681a      	ldr	r2, [r3, #0]
 801054e:	68fb      	ldr	r3, [r7, #12]
 8010550:	3304      	adds	r3, #4
 8010552:	4619      	mov	r1, r3
 8010554:	4610      	mov	r0, r2
 8010556:	f7fd fd34 	bl	800dfc2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 801055a:	697b      	ldr	r3, [r7, #20]
}
 801055c:	4618      	mov	r0, r3
 801055e:	3718      	adds	r7, #24
 8010560:	46bd      	mov	sp, r7
 8010562:	bd80      	pop	{r7, pc}
 8010564:	20001b6c 	.word	0x20001b6c
 8010568:	20001b68 	.word	0x20001b68

0801056c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 801056c:	b580      	push	{r7, lr}
 801056e:	b08e      	sub	sp, #56	; 0x38
 8010570:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010572:	e0d0      	b.n	8010716 <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	2b00      	cmp	r3, #0
 8010578:	da1a      	bge.n	80105b0 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 801057a:	1d3b      	adds	r3, r7, #4
 801057c:	3304      	adds	r3, #4
 801057e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8010580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010582:	2b00      	cmp	r3, #0
 8010584:	d10c      	bne.n	80105a0 <prvProcessReceivedCommands+0x34>
	__asm volatile
 8010586:	f04f 0350 	mov.w	r3, #80	; 0x50
 801058a:	b672      	cpsid	i
 801058c:	f383 8811 	msr	BASEPRI, r3
 8010590:	f3bf 8f6f 	isb	sy
 8010594:	f3bf 8f4f 	dsb	sy
 8010598:	b662      	cpsie	i
 801059a:	61fb      	str	r3, [r7, #28]
}
 801059c:	bf00      	nop
 801059e:	e7fe      	b.n	801059e <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80105a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80105a6:	6850      	ldr	r0, [r2, #4]
 80105a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80105aa:	6892      	ldr	r2, [r2, #8]
 80105ac:	4611      	mov	r1, r2
 80105ae:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	2b00      	cmp	r3, #0
 80105b4:	f2c0 80ae 	blt.w	8010714 <prvProcessReceivedCommands+0x1a8>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80105b8:	68fb      	ldr	r3, [r7, #12]
 80105ba:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80105bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105be:	695b      	ldr	r3, [r3, #20]
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d004      	beq.n	80105ce <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80105c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105c6:	3304      	adds	r3, #4
 80105c8:	4618      	mov	r0, r3
 80105ca:	f7fd fd33 	bl	800e034 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80105ce:	463b      	mov	r3, r7
 80105d0:	4618      	mov	r0, r3
 80105d2:	f7ff ff69 	bl	80104a8 <prvSampleTimeNow>
 80105d6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	2b09      	cmp	r3, #9
 80105dc:	f200 809b 	bhi.w	8010716 <prvProcessReceivedCommands+0x1aa>
 80105e0:	a201      	add	r2, pc, #4	; (adr r2, 80105e8 <prvProcessReceivedCommands+0x7c>)
 80105e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105e6:	bf00      	nop
 80105e8:	08010611 	.word	0x08010611
 80105ec:	08010611 	.word	0x08010611
 80105f0:	08010611 	.word	0x08010611
 80105f4:	08010689 	.word	0x08010689
 80105f8:	0801069d 	.word	0x0801069d
 80105fc:	080106eb 	.word	0x080106eb
 8010600:	08010611 	.word	0x08010611
 8010604:	08010611 	.word	0x08010611
 8010608:	08010689 	.word	0x08010689
 801060c:	0801069d 	.word	0x0801069d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010612:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010616:	f043 0301 	orr.w	r3, r3, #1
 801061a:	b2da      	uxtb	r2, r3
 801061c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801061e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8010622:	68ba      	ldr	r2, [r7, #8]
 8010624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010626:	699b      	ldr	r3, [r3, #24]
 8010628:	18d1      	adds	r1, r2, r3
 801062a:	68bb      	ldr	r3, [r7, #8]
 801062c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801062e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010630:	f7ff ff5a 	bl	80104e8 <prvInsertTimerInActiveList>
 8010634:	4603      	mov	r3, r0
 8010636:	2b00      	cmp	r3, #0
 8010638:	d06d      	beq.n	8010716 <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801063a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801063c:	6a1b      	ldr	r3, [r3, #32]
 801063e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010640:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010644:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010648:	f003 0304 	and.w	r3, r3, #4
 801064c:	2b00      	cmp	r3, #0
 801064e:	d062      	beq.n	8010716 <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8010650:	68ba      	ldr	r2, [r7, #8]
 8010652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010654:	699b      	ldr	r3, [r3, #24]
 8010656:	441a      	add	r2, r3
 8010658:	2300      	movs	r3, #0
 801065a:	9300      	str	r3, [sp, #0]
 801065c:	2300      	movs	r3, #0
 801065e:	2100      	movs	r1, #0
 8010660:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010662:	f7ff fdff 	bl	8010264 <xTimerGenericCommand>
 8010666:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8010668:	6a3b      	ldr	r3, [r7, #32]
 801066a:	2b00      	cmp	r3, #0
 801066c:	d153      	bne.n	8010716 <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 801066e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010672:	b672      	cpsid	i
 8010674:	f383 8811 	msr	BASEPRI, r3
 8010678:	f3bf 8f6f 	isb	sy
 801067c:	f3bf 8f4f 	dsb	sy
 8010680:	b662      	cpsie	i
 8010682:	61bb      	str	r3, [r7, #24]
}
 8010684:	bf00      	nop
 8010686:	e7fe      	b.n	8010686 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801068a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801068e:	f023 0301 	bic.w	r3, r3, #1
 8010692:	b2da      	uxtb	r2, r3
 8010694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010696:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 801069a:	e03c      	b.n	8010716 <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801069c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801069e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80106a2:	f043 0301 	orr.w	r3, r3, #1
 80106a6:	b2da      	uxtb	r2, r3
 80106a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80106ae:	68ba      	ldr	r2, [r7, #8]
 80106b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106b2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80106b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106b6:	699b      	ldr	r3, [r3, #24]
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	d10c      	bne.n	80106d6 <prvProcessReceivedCommands+0x16a>
	__asm volatile
 80106bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106c0:	b672      	cpsid	i
 80106c2:	f383 8811 	msr	BASEPRI, r3
 80106c6:	f3bf 8f6f 	isb	sy
 80106ca:	f3bf 8f4f 	dsb	sy
 80106ce:	b662      	cpsie	i
 80106d0:	617b      	str	r3, [r7, #20]
}
 80106d2:	bf00      	nop
 80106d4:	e7fe      	b.n	80106d4 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80106d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106d8:	699a      	ldr	r2, [r3, #24]
 80106da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106dc:	18d1      	adds	r1, r2, r3
 80106de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80106e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80106e4:	f7ff ff00 	bl	80104e8 <prvInsertTimerInActiveList>
					break;
 80106e8:	e015      	b.n	8010716 <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80106ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80106f0:	f003 0302 	and.w	r3, r3, #2
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d103      	bne.n	8010700 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 80106f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80106fa:	f000 fbc5 	bl	8010e88 <vPortFree>
 80106fe:	e00a      	b.n	8010716 <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010702:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010706:	f023 0301 	bic.w	r3, r3, #1
 801070a:	b2da      	uxtb	r2, r3
 801070c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801070e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8010712:	e000      	b.n	8010716 <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8010714:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010716:	4b08      	ldr	r3, [pc, #32]	; (8010738 <prvProcessReceivedCommands+0x1cc>)
 8010718:	681b      	ldr	r3, [r3, #0]
 801071a:	1d39      	adds	r1, r7, #4
 801071c:	2200      	movs	r2, #0
 801071e:	4618      	mov	r0, r3
 8010720:	f7fe f8b2 	bl	800e888 <xQueueReceive>
 8010724:	4603      	mov	r3, r0
 8010726:	2b00      	cmp	r3, #0
 8010728:	f47f af24 	bne.w	8010574 <prvProcessReceivedCommands+0x8>
	}
}
 801072c:	bf00      	nop
 801072e:	bf00      	nop
 8010730:	3730      	adds	r7, #48	; 0x30
 8010732:	46bd      	mov	sp, r7
 8010734:	bd80      	pop	{r7, pc}
 8010736:	bf00      	nop
 8010738:	20001b70 	.word	0x20001b70

0801073c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 801073c:	b580      	push	{r7, lr}
 801073e:	b088      	sub	sp, #32
 8010740:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010742:	e04a      	b.n	80107da <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010744:	4b2e      	ldr	r3, [pc, #184]	; (8010800 <prvSwitchTimerLists+0xc4>)
 8010746:	681b      	ldr	r3, [r3, #0]
 8010748:	68db      	ldr	r3, [r3, #12]
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801074e:	4b2c      	ldr	r3, [pc, #176]	; (8010800 <prvSwitchTimerLists+0xc4>)
 8010750:	681b      	ldr	r3, [r3, #0]
 8010752:	68db      	ldr	r3, [r3, #12]
 8010754:	68db      	ldr	r3, [r3, #12]
 8010756:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010758:	68fb      	ldr	r3, [r7, #12]
 801075a:	3304      	adds	r3, #4
 801075c:	4618      	mov	r0, r3
 801075e:	f7fd fc69 	bl	800e034 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010762:	68fb      	ldr	r3, [r7, #12]
 8010764:	6a1b      	ldr	r3, [r3, #32]
 8010766:	68f8      	ldr	r0, [r7, #12]
 8010768:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801076a:	68fb      	ldr	r3, [r7, #12]
 801076c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010770:	f003 0304 	and.w	r3, r3, #4
 8010774:	2b00      	cmp	r3, #0
 8010776:	d030      	beq.n	80107da <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8010778:	68fb      	ldr	r3, [r7, #12]
 801077a:	699b      	ldr	r3, [r3, #24]
 801077c:	693a      	ldr	r2, [r7, #16]
 801077e:	4413      	add	r3, r2
 8010780:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8010782:	68ba      	ldr	r2, [r7, #8]
 8010784:	693b      	ldr	r3, [r7, #16]
 8010786:	429a      	cmp	r2, r3
 8010788:	d90e      	bls.n	80107a8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801078a:	68fb      	ldr	r3, [r7, #12]
 801078c:	68ba      	ldr	r2, [r7, #8]
 801078e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010790:	68fb      	ldr	r3, [r7, #12]
 8010792:	68fa      	ldr	r2, [r7, #12]
 8010794:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010796:	4b1a      	ldr	r3, [pc, #104]	; (8010800 <prvSwitchTimerLists+0xc4>)
 8010798:	681a      	ldr	r2, [r3, #0]
 801079a:	68fb      	ldr	r3, [r7, #12]
 801079c:	3304      	adds	r3, #4
 801079e:	4619      	mov	r1, r3
 80107a0:	4610      	mov	r0, r2
 80107a2:	f7fd fc0e 	bl	800dfc2 <vListInsert>
 80107a6:	e018      	b.n	80107da <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80107a8:	2300      	movs	r3, #0
 80107aa:	9300      	str	r3, [sp, #0]
 80107ac:	2300      	movs	r3, #0
 80107ae:	693a      	ldr	r2, [r7, #16]
 80107b0:	2100      	movs	r1, #0
 80107b2:	68f8      	ldr	r0, [r7, #12]
 80107b4:	f7ff fd56 	bl	8010264 <xTimerGenericCommand>
 80107b8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80107ba:	687b      	ldr	r3, [r7, #4]
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d10c      	bne.n	80107da <prvSwitchTimerLists+0x9e>
	__asm volatile
 80107c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107c4:	b672      	cpsid	i
 80107c6:	f383 8811 	msr	BASEPRI, r3
 80107ca:	f3bf 8f6f 	isb	sy
 80107ce:	f3bf 8f4f 	dsb	sy
 80107d2:	b662      	cpsie	i
 80107d4:	603b      	str	r3, [r7, #0]
}
 80107d6:	bf00      	nop
 80107d8:	e7fe      	b.n	80107d8 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80107da:	4b09      	ldr	r3, [pc, #36]	; (8010800 <prvSwitchTimerLists+0xc4>)
 80107dc:	681b      	ldr	r3, [r3, #0]
 80107de:	681b      	ldr	r3, [r3, #0]
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d1af      	bne.n	8010744 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80107e4:	4b06      	ldr	r3, [pc, #24]	; (8010800 <prvSwitchTimerLists+0xc4>)
 80107e6:	681b      	ldr	r3, [r3, #0]
 80107e8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80107ea:	4b06      	ldr	r3, [pc, #24]	; (8010804 <prvSwitchTimerLists+0xc8>)
 80107ec:	681b      	ldr	r3, [r3, #0]
 80107ee:	4a04      	ldr	r2, [pc, #16]	; (8010800 <prvSwitchTimerLists+0xc4>)
 80107f0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80107f2:	4a04      	ldr	r2, [pc, #16]	; (8010804 <prvSwitchTimerLists+0xc8>)
 80107f4:	697b      	ldr	r3, [r7, #20]
 80107f6:	6013      	str	r3, [r2, #0]
}
 80107f8:	bf00      	nop
 80107fa:	3718      	adds	r7, #24
 80107fc:	46bd      	mov	sp, r7
 80107fe:	bd80      	pop	{r7, pc}
 8010800:	20001b68 	.word	0x20001b68
 8010804:	20001b6c 	.word	0x20001b6c

08010808 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8010808:	b580      	push	{r7, lr}
 801080a:	b082      	sub	sp, #8
 801080c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801080e:	f000 f945 	bl	8010a9c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8010812:	4b15      	ldr	r3, [pc, #84]	; (8010868 <prvCheckForValidListAndQueue+0x60>)
 8010814:	681b      	ldr	r3, [r3, #0]
 8010816:	2b00      	cmp	r3, #0
 8010818:	d120      	bne.n	801085c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801081a:	4814      	ldr	r0, [pc, #80]	; (801086c <prvCheckForValidListAndQueue+0x64>)
 801081c:	f7fd fb80 	bl	800df20 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010820:	4813      	ldr	r0, [pc, #76]	; (8010870 <prvCheckForValidListAndQueue+0x68>)
 8010822:	f7fd fb7d 	bl	800df20 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8010826:	4b13      	ldr	r3, [pc, #76]	; (8010874 <prvCheckForValidListAndQueue+0x6c>)
 8010828:	4a10      	ldr	r2, [pc, #64]	; (801086c <prvCheckForValidListAndQueue+0x64>)
 801082a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 801082c:	4b12      	ldr	r3, [pc, #72]	; (8010878 <prvCheckForValidListAndQueue+0x70>)
 801082e:	4a10      	ldr	r2, [pc, #64]	; (8010870 <prvCheckForValidListAndQueue+0x68>)
 8010830:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8010832:	2300      	movs	r3, #0
 8010834:	9300      	str	r3, [sp, #0]
 8010836:	4b11      	ldr	r3, [pc, #68]	; (801087c <prvCheckForValidListAndQueue+0x74>)
 8010838:	4a11      	ldr	r2, [pc, #68]	; (8010880 <prvCheckForValidListAndQueue+0x78>)
 801083a:	2110      	movs	r1, #16
 801083c:	200a      	movs	r0, #10
 801083e:	f7fd fc8d 	bl	800e15c <xQueueGenericCreateStatic>
 8010842:	4603      	mov	r3, r0
 8010844:	4a08      	ldr	r2, [pc, #32]	; (8010868 <prvCheckForValidListAndQueue+0x60>)
 8010846:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8010848:	4b07      	ldr	r3, [pc, #28]	; (8010868 <prvCheckForValidListAndQueue+0x60>)
 801084a:	681b      	ldr	r3, [r3, #0]
 801084c:	2b00      	cmp	r3, #0
 801084e:	d005      	beq.n	801085c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8010850:	4b05      	ldr	r3, [pc, #20]	; (8010868 <prvCheckForValidListAndQueue+0x60>)
 8010852:	681b      	ldr	r3, [r3, #0]
 8010854:	490b      	ldr	r1, [pc, #44]	; (8010884 <prvCheckForValidListAndQueue+0x7c>)
 8010856:	4618      	mov	r0, r3
 8010858:	f7fe fbe4 	bl	800f024 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801085c:	f000 f952 	bl	8010b04 <vPortExitCritical>
}
 8010860:	bf00      	nop
 8010862:	46bd      	mov	sp, r7
 8010864:	bd80      	pop	{r7, pc}
 8010866:	bf00      	nop
 8010868:	20001b70 	.word	0x20001b70
 801086c:	20001b40 	.word	0x20001b40
 8010870:	20001b54 	.word	0x20001b54
 8010874:	20001b68 	.word	0x20001b68
 8010878:	20001b6c 	.word	0x20001b6c
 801087c:	20001c1c 	.word	0x20001c1c
 8010880:	20001b7c 	.word	0x20001b7c
 8010884:	08011fd4 	.word	0x08011fd4

08010888 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010888:	b480      	push	{r7}
 801088a:	b085      	sub	sp, #20
 801088c:	af00      	add	r7, sp, #0
 801088e:	60f8      	str	r0, [r7, #12]
 8010890:	60b9      	str	r1, [r7, #8]
 8010892:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010894:	68fb      	ldr	r3, [r7, #12]
 8010896:	3b04      	subs	r3, #4
 8010898:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801089a:	68fb      	ldr	r3, [r7, #12]
 801089c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80108a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80108a2:	68fb      	ldr	r3, [r7, #12]
 80108a4:	3b04      	subs	r3, #4
 80108a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80108a8:	68bb      	ldr	r3, [r7, #8]
 80108aa:	f023 0201 	bic.w	r2, r3, #1
 80108ae:	68fb      	ldr	r3, [r7, #12]
 80108b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80108b2:	68fb      	ldr	r3, [r7, #12]
 80108b4:	3b04      	subs	r3, #4
 80108b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80108b8:	4a0c      	ldr	r2, [pc, #48]	; (80108ec <pxPortInitialiseStack+0x64>)
 80108ba:	68fb      	ldr	r3, [r7, #12]
 80108bc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	3b14      	subs	r3, #20
 80108c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80108c4:	687a      	ldr	r2, [r7, #4]
 80108c6:	68fb      	ldr	r3, [r7, #12]
 80108c8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80108ca:	68fb      	ldr	r3, [r7, #12]
 80108cc:	3b04      	subs	r3, #4
 80108ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80108d0:	68fb      	ldr	r3, [r7, #12]
 80108d2:	f06f 0202 	mvn.w	r2, #2
 80108d6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	3b20      	subs	r3, #32
 80108dc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80108de:	68fb      	ldr	r3, [r7, #12]
}
 80108e0:	4618      	mov	r0, r3
 80108e2:	3714      	adds	r7, #20
 80108e4:	46bd      	mov	sp, r7
 80108e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ea:	4770      	bx	lr
 80108ec:	080108f1 	.word	0x080108f1

080108f0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80108f0:	b480      	push	{r7}
 80108f2:	b085      	sub	sp, #20
 80108f4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80108f6:	2300      	movs	r3, #0
 80108f8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80108fa:	4b14      	ldr	r3, [pc, #80]	; (801094c <prvTaskExitError+0x5c>)
 80108fc:	681b      	ldr	r3, [r3, #0]
 80108fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010902:	d00c      	beq.n	801091e <prvTaskExitError+0x2e>
	__asm volatile
 8010904:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010908:	b672      	cpsid	i
 801090a:	f383 8811 	msr	BASEPRI, r3
 801090e:	f3bf 8f6f 	isb	sy
 8010912:	f3bf 8f4f 	dsb	sy
 8010916:	b662      	cpsie	i
 8010918:	60fb      	str	r3, [r7, #12]
}
 801091a:	bf00      	nop
 801091c:	e7fe      	b.n	801091c <prvTaskExitError+0x2c>
	__asm volatile
 801091e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010922:	b672      	cpsid	i
 8010924:	f383 8811 	msr	BASEPRI, r3
 8010928:	f3bf 8f6f 	isb	sy
 801092c:	f3bf 8f4f 	dsb	sy
 8010930:	b662      	cpsie	i
 8010932:	60bb      	str	r3, [r7, #8]
}
 8010934:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010936:	bf00      	nop
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	2b00      	cmp	r3, #0
 801093c:	d0fc      	beq.n	8010938 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801093e:	bf00      	nop
 8010940:	bf00      	nop
 8010942:	3714      	adds	r7, #20
 8010944:	46bd      	mov	sp, r7
 8010946:	f85d 7b04 	ldr.w	r7, [sp], #4
 801094a:	4770      	bx	lr
 801094c:	20000118 	.word	0x20000118

08010950 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010950:	4b07      	ldr	r3, [pc, #28]	; (8010970 <pxCurrentTCBConst2>)
 8010952:	6819      	ldr	r1, [r3, #0]
 8010954:	6808      	ldr	r0, [r1, #0]
 8010956:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801095a:	f380 8809 	msr	PSP, r0
 801095e:	f3bf 8f6f 	isb	sy
 8010962:	f04f 0000 	mov.w	r0, #0
 8010966:	f380 8811 	msr	BASEPRI, r0
 801096a:	4770      	bx	lr
 801096c:	f3af 8000 	nop.w

08010970 <pxCurrentTCBConst2>:
 8010970:	20001640 	.word	0x20001640
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8010974:	bf00      	nop
 8010976:	bf00      	nop

08010978 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8010978:	4808      	ldr	r0, [pc, #32]	; (801099c <prvPortStartFirstTask+0x24>)
 801097a:	6800      	ldr	r0, [r0, #0]
 801097c:	6800      	ldr	r0, [r0, #0]
 801097e:	f380 8808 	msr	MSP, r0
 8010982:	f04f 0000 	mov.w	r0, #0
 8010986:	f380 8814 	msr	CONTROL, r0
 801098a:	b662      	cpsie	i
 801098c:	b661      	cpsie	f
 801098e:	f3bf 8f4f 	dsb	sy
 8010992:	f3bf 8f6f 	isb	sy
 8010996:	df00      	svc	0
 8010998:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801099a:	bf00      	nop
 801099c:	e000ed08 	.word	0xe000ed08

080109a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80109a0:	b580      	push	{r7, lr}
 80109a2:	b084      	sub	sp, #16
 80109a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80109a6:	4b37      	ldr	r3, [pc, #220]	; (8010a84 <xPortStartScheduler+0xe4>)
 80109a8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80109aa:	68fb      	ldr	r3, [r7, #12]
 80109ac:	781b      	ldrb	r3, [r3, #0]
 80109ae:	b2db      	uxtb	r3, r3
 80109b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80109b2:	68fb      	ldr	r3, [r7, #12]
 80109b4:	22ff      	movs	r2, #255	; 0xff
 80109b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80109b8:	68fb      	ldr	r3, [r7, #12]
 80109ba:	781b      	ldrb	r3, [r3, #0]
 80109bc:	b2db      	uxtb	r3, r3
 80109be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80109c0:	78fb      	ldrb	r3, [r7, #3]
 80109c2:	b2db      	uxtb	r3, r3
 80109c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80109c8:	b2da      	uxtb	r2, r3
 80109ca:	4b2f      	ldr	r3, [pc, #188]	; (8010a88 <xPortStartScheduler+0xe8>)
 80109cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80109ce:	4b2f      	ldr	r3, [pc, #188]	; (8010a8c <xPortStartScheduler+0xec>)
 80109d0:	2207      	movs	r2, #7
 80109d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80109d4:	e009      	b.n	80109ea <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80109d6:	4b2d      	ldr	r3, [pc, #180]	; (8010a8c <xPortStartScheduler+0xec>)
 80109d8:	681b      	ldr	r3, [r3, #0]
 80109da:	3b01      	subs	r3, #1
 80109dc:	4a2b      	ldr	r2, [pc, #172]	; (8010a8c <xPortStartScheduler+0xec>)
 80109de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80109e0:	78fb      	ldrb	r3, [r7, #3]
 80109e2:	b2db      	uxtb	r3, r3
 80109e4:	005b      	lsls	r3, r3, #1
 80109e6:	b2db      	uxtb	r3, r3
 80109e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80109ea:	78fb      	ldrb	r3, [r7, #3]
 80109ec:	b2db      	uxtb	r3, r3
 80109ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80109f2:	2b80      	cmp	r3, #128	; 0x80
 80109f4:	d0ef      	beq.n	80109d6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80109f6:	4b25      	ldr	r3, [pc, #148]	; (8010a8c <xPortStartScheduler+0xec>)
 80109f8:	681b      	ldr	r3, [r3, #0]
 80109fa:	f1c3 0307 	rsb	r3, r3, #7
 80109fe:	2b04      	cmp	r3, #4
 8010a00:	d00c      	beq.n	8010a1c <xPortStartScheduler+0x7c>
	__asm volatile
 8010a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a06:	b672      	cpsid	i
 8010a08:	f383 8811 	msr	BASEPRI, r3
 8010a0c:	f3bf 8f6f 	isb	sy
 8010a10:	f3bf 8f4f 	dsb	sy
 8010a14:	b662      	cpsie	i
 8010a16:	60bb      	str	r3, [r7, #8]
}
 8010a18:	bf00      	nop
 8010a1a:	e7fe      	b.n	8010a1a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8010a1c:	4b1b      	ldr	r3, [pc, #108]	; (8010a8c <xPortStartScheduler+0xec>)
 8010a1e:	681b      	ldr	r3, [r3, #0]
 8010a20:	021b      	lsls	r3, r3, #8
 8010a22:	4a1a      	ldr	r2, [pc, #104]	; (8010a8c <xPortStartScheduler+0xec>)
 8010a24:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010a26:	4b19      	ldr	r3, [pc, #100]	; (8010a8c <xPortStartScheduler+0xec>)
 8010a28:	681b      	ldr	r3, [r3, #0]
 8010a2a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8010a2e:	4a17      	ldr	r2, [pc, #92]	; (8010a8c <xPortStartScheduler+0xec>)
 8010a30:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8010a32:	687b      	ldr	r3, [r7, #4]
 8010a34:	b2da      	uxtb	r2, r3
 8010a36:	68fb      	ldr	r3, [r7, #12]
 8010a38:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010a3a:	4b15      	ldr	r3, [pc, #84]	; (8010a90 <xPortStartScheduler+0xf0>)
 8010a3c:	681b      	ldr	r3, [r3, #0]
 8010a3e:	4a14      	ldr	r2, [pc, #80]	; (8010a90 <xPortStartScheduler+0xf0>)
 8010a40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8010a44:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010a46:	4b12      	ldr	r3, [pc, #72]	; (8010a90 <xPortStartScheduler+0xf0>)
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	4a11      	ldr	r2, [pc, #68]	; (8010a90 <xPortStartScheduler+0xf0>)
 8010a4c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8010a50:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010a52:	f000 f8dd 	bl	8010c10 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010a56:	4b0f      	ldr	r3, [pc, #60]	; (8010a94 <xPortStartScheduler+0xf4>)
 8010a58:	2200      	movs	r2, #0
 8010a5a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8010a5c:	f000 f8fc 	bl	8010c58 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8010a60:	4b0d      	ldr	r3, [pc, #52]	; (8010a98 <xPortStartScheduler+0xf8>)
 8010a62:	681b      	ldr	r3, [r3, #0]
 8010a64:	4a0c      	ldr	r2, [pc, #48]	; (8010a98 <xPortStartScheduler+0xf8>)
 8010a66:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8010a6a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8010a6c:	f7ff ff84 	bl	8010978 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010a70:	f7fe ff44 	bl	800f8fc <vTaskSwitchContext>
	prvTaskExitError();
 8010a74:	f7ff ff3c 	bl	80108f0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8010a78:	2300      	movs	r3, #0
}
 8010a7a:	4618      	mov	r0, r3
 8010a7c:	3710      	adds	r7, #16
 8010a7e:	46bd      	mov	sp, r7
 8010a80:	bd80      	pop	{r7, pc}
 8010a82:	bf00      	nop
 8010a84:	e000e400 	.word	0xe000e400
 8010a88:	20001c6c 	.word	0x20001c6c
 8010a8c:	20001c70 	.word	0x20001c70
 8010a90:	e000ed20 	.word	0xe000ed20
 8010a94:	20000118 	.word	0x20000118
 8010a98:	e000ef34 	.word	0xe000ef34

08010a9c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010a9c:	b480      	push	{r7}
 8010a9e:	b083      	sub	sp, #12
 8010aa0:	af00      	add	r7, sp, #0
	__asm volatile
 8010aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010aa6:	b672      	cpsid	i
 8010aa8:	f383 8811 	msr	BASEPRI, r3
 8010aac:	f3bf 8f6f 	isb	sy
 8010ab0:	f3bf 8f4f 	dsb	sy
 8010ab4:	b662      	cpsie	i
 8010ab6:	607b      	str	r3, [r7, #4]
}
 8010ab8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010aba:	4b10      	ldr	r3, [pc, #64]	; (8010afc <vPortEnterCritical+0x60>)
 8010abc:	681b      	ldr	r3, [r3, #0]
 8010abe:	3301      	adds	r3, #1
 8010ac0:	4a0e      	ldr	r2, [pc, #56]	; (8010afc <vPortEnterCritical+0x60>)
 8010ac2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8010ac4:	4b0d      	ldr	r3, [pc, #52]	; (8010afc <vPortEnterCritical+0x60>)
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	2b01      	cmp	r3, #1
 8010aca:	d111      	bne.n	8010af0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010acc:	4b0c      	ldr	r3, [pc, #48]	; (8010b00 <vPortEnterCritical+0x64>)
 8010ace:	681b      	ldr	r3, [r3, #0]
 8010ad0:	b2db      	uxtb	r3, r3
 8010ad2:	2b00      	cmp	r3, #0
 8010ad4:	d00c      	beq.n	8010af0 <vPortEnterCritical+0x54>
	__asm volatile
 8010ad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ada:	b672      	cpsid	i
 8010adc:	f383 8811 	msr	BASEPRI, r3
 8010ae0:	f3bf 8f6f 	isb	sy
 8010ae4:	f3bf 8f4f 	dsb	sy
 8010ae8:	b662      	cpsie	i
 8010aea:	603b      	str	r3, [r7, #0]
}
 8010aec:	bf00      	nop
 8010aee:	e7fe      	b.n	8010aee <vPortEnterCritical+0x52>
	}
}
 8010af0:	bf00      	nop
 8010af2:	370c      	adds	r7, #12
 8010af4:	46bd      	mov	sp, r7
 8010af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010afa:	4770      	bx	lr
 8010afc:	20000118 	.word	0x20000118
 8010b00:	e000ed04 	.word	0xe000ed04

08010b04 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8010b04:	b480      	push	{r7}
 8010b06:	b083      	sub	sp, #12
 8010b08:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8010b0a:	4b13      	ldr	r3, [pc, #76]	; (8010b58 <vPortExitCritical+0x54>)
 8010b0c:	681b      	ldr	r3, [r3, #0]
 8010b0e:	2b00      	cmp	r3, #0
 8010b10:	d10c      	bne.n	8010b2c <vPortExitCritical+0x28>
	__asm volatile
 8010b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b16:	b672      	cpsid	i
 8010b18:	f383 8811 	msr	BASEPRI, r3
 8010b1c:	f3bf 8f6f 	isb	sy
 8010b20:	f3bf 8f4f 	dsb	sy
 8010b24:	b662      	cpsie	i
 8010b26:	607b      	str	r3, [r7, #4]
}
 8010b28:	bf00      	nop
 8010b2a:	e7fe      	b.n	8010b2a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8010b2c:	4b0a      	ldr	r3, [pc, #40]	; (8010b58 <vPortExitCritical+0x54>)
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	3b01      	subs	r3, #1
 8010b32:	4a09      	ldr	r2, [pc, #36]	; (8010b58 <vPortExitCritical+0x54>)
 8010b34:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8010b36:	4b08      	ldr	r3, [pc, #32]	; (8010b58 <vPortExitCritical+0x54>)
 8010b38:	681b      	ldr	r3, [r3, #0]
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	d105      	bne.n	8010b4a <vPortExitCritical+0x46>
 8010b3e:	2300      	movs	r3, #0
 8010b40:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010b42:	683b      	ldr	r3, [r7, #0]
 8010b44:	f383 8811 	msr	BASEPRI, r3
}
 8010b48:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8010b4a:	bf00      	nop
 8010b4c:	370c      	adds	r7, #12
 8010b4e:	46bd      	mov	sp, r7
 8010b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b54:	4770      	bx	lr
 8010b56:	bf00      	nop
 8010b58:	20000118 	.word	0x20000118
 8010b5c:	00000000 	.word	0x00000000

08010b60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010b60:	f3ef 8009 	mrs	r0, PSP
 8010b64:	f3bf 8f6f 	isb	sy
 8010b68:	4b15      	ldr	r3, [pc, #84]	; (8010bc0 <pxCurrentTCBConst>)
 8010b6a:	681a      	ldr	r2, [r3, #0]
 8010b6c:	f01e 0f10 	tst.w	lr, #16
 8010b70:	bf08      	it	eq
 8010b72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010b76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b7a:	6010      	str	r0, [r2, #0]
 8010b7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010b80:	f04f 0050 	mov.w	r0, #80	; 0x50
 8010b84:	b672      	cpsid	i
 8010b86:	f380 8811 	msr	BASEPRI, r0
 8010b8a:	f3bf 8f4f 	dsb	sy
 8010b8e:	f3bf 8f6f 	isb	sy
 8010b92:	b662      	cpsie	i
 8010b94:	f7fe feb2 	bl	800f8fc <vTaskSwitchContext>
 8010b98:	f04f 0000 	mov.w	r0, #0
 8010b9c:	f380 8811 	msr	BASEPRI, r0
 8010ba0:	bc09      	pop	{r0, r3}
 8010ba2:	6819      	ldr	r1, [r3, #0]
 8010ba4:	6808      	ldr	r0, [r1, #0]
 8010ba6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010baa:	f01e 0f10 	tst.w	lr, #16
 8010bae:	bf08      	it	eq
 8010bb0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010bb4:	f380 8809 	msr	PSP, r0
 8010bb8:	f3bf 8f6f 	isb	sy
 8010bbc:	4770      	bx	lr
 8010bbe:	bf00      	nop

08010bc0 <pxCurrentTCBConst>:
 8010bc0:	20001640 	.word	0x20001640
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010bc4:	bf00      	nop
 8010bc6:	bf00      	nop

08010bc8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010bc8:	b580      	push	{r7, lr}
 8010bca:	b082      	sub	sp, #8
 8010bcc:	af00      	add	r7, sp, #0
	__asm volatile
 8010bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bd2:	b672      	cpsid	i
 8010bd4:	f383 8811 	msr	BASEPRI, r3
 8010bd8:	f3bf 8f6f 	isb	sy
 8010bdc:	f3bf 8f4f 	dsb	sy
 8010be0:	b662      	cpsie	i
 8010be2:	607b      	str	r3, [r7, #4]
}
 8010be4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010be6:	f7fe fdcd 	bl	800f784 <xTaskIncrementTick>
 8010bea:	4603      	mov	r3, r0
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d003      	beq.n	8010bf8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8010bf0:	4b06      	ldr	r3, [pc, #24]	; (8010c0c <SysTick_Handler+0x44>)
 8010bf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010bf6:	601a      	str	r2, [r3, #0]
 8010bf8:	2300      	movs	r3, #0
 8010bfa:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010bfc:	683b      	ldr	r3, [r7, #0]
 8010bfe:	f383 8811 	msr	BASEPRI, r3
}
 8010c02:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8010c04:	bf00      	nop
 8010c06:	3708      	adds	r7, #8
 8010c08:	46bd      	mov	sp, r7
 8010c0a:	bd80      	pop	{r7, pc}
 8010c0c:	e000ed04 	.word	0xe000ed04

08010c10 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8010c10:	b480      	push	{r7}
 8010c12:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010c14:	4b0b      	ldr	r3, [pc, #44]	; (8010c44 <vPortSetupTimerInterrupt+0x34>)
 8010c16:	2200      	movs	r2, #0
 8010c18:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010c1a:	4b0b      	ldr	r3, [pc, #44]	; (8010c48 <vPortSetupTimerInterrupt+0x38>)
 8010c1c:	2200      	movs	r2, #0
 8010c1e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8010c20:	4b0a      	ldr	r3, [pc, #40]	; (8010c4c <vPortSetupTimerInterrupt+0x3c>)
 8010c22:	681b      	ldr	r3, [r3, #0]
 8010c24:	4a0a      	ldr	r2, [pc, #40]	; (8010c50 <vPortSetupTimerInterrupt+0x40>)
 8010c26:	fba2 2303 	umull	r2, r3, r2, r3
 8010c2a:	099b      	lsrs	r3, r3, #6
 8010c2c:	4a09      	ldr	r2, [pc, #36]	; (8010c54 <vPortSetupTimerInterrupt+0x44>)
 8010c2e:	3b01      	subs	r3, #1
 8010c30:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8010c32:	4b04      	ldr	r3, [pc, #16]	; (8010c44 <vPortSetupTimerInterrupt+0x34>)
 8010c34:	2207      	movs	r2, #7
 8010c36:	601a      	str	r2, [r3, #0]
}
 8010c38:	bf00      	nop
 8010c3a:	46bd      	mov	sp, r7
 8010c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c40:	4770      	bx	lr
 8010c42:	bf00      	nop
 8010c44:	e000e010 	.word	0xe000e010
 8010c48:	e000e018 	.word	0xe000e018
 8010c4c:	20000000 	.word	0x20000000
 8010c50:	10624dd3 	.word	0x10624dd3
 8010c54:	e000e014 	.word	0xe000e014

08010c58 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8010c58:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8010c68 <vPortEnableVFP+0x10>
 8010c5c:	6801      	ldr	r1, [r0, #0]
 8010c5e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8010c62:	6001      	str	r1, [r0, #0]
 8010c64:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8010c66:	bf00      	nop
 8010c68:	e000ed88 	.word	0xe000ed88

08010c6c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8010c6c:	b480      	push	{r7}
 8010c6e:	b085      	sub	sp, #20
 8010c70:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8010c72:	f3ef 8305 	mrs	r3, IPSR
 8010c76:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010c78:	68fb      	ldr	r3, [r7, #12]
 8010c7a:	2b0f      	cmp	r3, #15
 8010c7c:	d916      	bls.n	8010cac <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8010c7e:	4a19      	ldr	r2, [pc, #100]	; (8010ce4 <vPortValidateInterruptPriority+0x78>)
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	4413      	add	r3, r2
 8010c84:	781b      	ldrb	r3, [r3, #0]
 8010c86:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010c88:	4b17      	ldr	r3, [pc, #92]	; (8010ce8 <vPortValidateInterruptPriority+0x7c>)
 8010c8a:	781b      	ldrb	r3, [r3, #0]
 8010c8c:	7afa      	ldrb	r2, [r7, #11]
 8010c8e:	429a      	cmp	r2, r3
 8010c90:	d20c      	bcs.n	8010cac <vPortValidateInterruptPriority+0x40>
	__asm volatile
 8010c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c96:	b672      	cpsid	i
 8010c98:	f383 8811 	msr	BASEPRI, r3
 8010c9c:	f3bf 8f6f 	isb	sy
 8010ca0:	f3bf 8f4f 	dsb	sy
 8010ca4:	b662      	cpsie	i
 8010ca6:	607b      	str	r3, [r7, #4]
}
 8010ca8:	bf00      	nop
 8010caa:	e7fe      	b.n	8010caa <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010cac:	4b0f      	ldr	r3, [pc, #60]	; (8010cec <vPortValidateInterruptPriority+0x80>)
 8010cae:	681b      	ldr	r3, [r3, #0]
 8010cb0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8010cb4:	4b0e      	ldr	r3, [pc, #56]	; (8010cf0 <vPortValidateInterruptPriority+0x84>)
 8010cb6:	681b      	ldr	r3, [r3, #0]
 8010cb8:	429a      	cmp	r2, r3
 8010cba:	d90c      	bls.n	8010cd6 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 8010cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010cc0:	b672      	cpsid	i
 8010cc2:	f383 8811 	msr	BASEPRI, r3
 8010cc6:	f3bf 8f6f 	isb	sy
 8010cca:	f3bf 8f4f 	dsb	sy
 8010cce:	b662      	cpsie	i
 8010cd0:	603b      	str	r3, [r7, #0]
}
 8010cd2:	bf00      	nop
 8010cd4:	e7fe      	b.n	8010cd4 <vPortValidateInterruptPriority+0x68>
	}
 8010cd6:	bf00      	nop
 8010cd8:	3714      	adds	r7, #20
 8010cda:	46bd      	mov	sp, r7
 8010cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ce0:	4770      	bx	lr
 8010ce2:	bf00      	nop
 8010ce4:	e000e3f0 	.word	0xe000e3f0
 8010ce8:	20001c6c 	.word	0x20001c6c
 8010cec:	e000ed0c 	.word	0xe000ed0c
 8010cf0:	20001c70 	.word	0x20001c70

08010cf4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8010cf4:	b580      	push	{r7, lr}
 8010cf6:	b08a      	sub	sp, #40	; 0x28
 8010cf8:	af00      	add	r7, sp, #0
 8010cfa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8010cfc:	2300      	movs	r3, #0
 8010cfe:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8010d00:	f7fe fc82 	bl	800f608 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8010d04:	4b5b      	ldr	r3, [pc, #364]	; (8010e74 <pvPortMalloc+0x180>)
 8010d06:	681b      	ldr	r3, [r3, #0]
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	d101      	bne.n	8010d10 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8010d0c:	f000 f91a 	bl	8010f44 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8010d10:	4b59      	ldr	r3, [pc, #356]	; (8010e78 <pvPortMalloc+0x184>)
 8010d12:	681a      	ldr	r2, [r3, #0]
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	4013      	ands	r3, r2
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	f040 8092 	bne.w	8010e42 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d01f      	beq.n	8010d64 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 8010d24:	2208      	movs	r2, #8
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	4413      	add	r3, r2
 8010d2a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	f003 0307 	and.w	r3, r3, #7
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d016      	beq.n	8010d64 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	f023 0307 	bic.w	r3, r3, #7
 8010d3c:	3308      	adds	r3, #8
 8010d3e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	f003 0307 	and.w	r3, r3, #7
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	d00c      	beq.n	8010d64 <pvPortMalloc+0x70>
	__asm volatile
 8010d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d4e:	b672      	cpsid	i
 8010d50:	f383 8811 	msr	BASEPRI, r3
 8010d54:	f3bf 8f6f 	isb	sy
 8010d58:	f3bf 8f4f 	dsb	sy
 8010d5c:	b662      	cpsie	i
 8010d5e:	617b      	str	r3, [r7, #20]
}
 8010d60:	bf00      	nop
 8010d62:	e7fe      	b.n	8010d62 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d06b      	beq.n	8010e42 <pvPortMalloc+0x14e>
 8010d6a:	4b44      	ldr	r3, [pc, #272]	; (8010e7c <pvPortMalloc+0x188>)
 8010d6c:	681b      	ldr	r3, [r3, #0]
 8010d6e:	687a      	ldr	r2, [r7, #4]
 8010d70:	429a      	cmp	r2, r3
 8010d72:	d866      	bhi.n	8010e42 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8010d74:	4b42      	ldr	r3, [pc, #264]	; (8010e80 <pvPortMalloc+0x18c>)
 8010d76:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8010d78:	4b41      	ldr	r3, [pc, #260]	; (8010e80 <pvPortMalloc+0x18c>)
 8010d7a:	681b      	ldr	r3, [r3, #0]
 8010d7c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010d7e:	e004      	b.n	8010d8a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 8010d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d82:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8010d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d86:	681b      	ldr	r3, [r3, #0]
 8010d88:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d8c:	685b      	ldr	r3, [r3, #4]
 8010d8e:	687a      	ldr	r2, [r7, #4]
 8010d90:	429a      	cmp	r2, r3
 8010d92:	d903      	bls.n	8010d9c <pvPortMalloc+0xa8>
 8010d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d96:	681b      	ldr	r3, [r3, #0]
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d1f1      	bne.n	8010d80 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8010d9c:	4b35      	ldr	r3, [pc, #212]	; (8010e74 <pvPortMalloc+0x180>)
 8010d9e:	681b      	ldr	r3, [r3, #0]
 8010da0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010da2:	429a      	cmp	r2, r3
 8010da4:	d04d      	beq.n	8010e42 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8010da6:	6a3b      	ldr	r3, [r7, #32]
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	2208      	movs	r2, #8
 8010dac:	4413      	add	r3, r2
 8010dae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010db2:	681a      	ldr	r2, [r3, #0]
 8010db4:	6a3b      	ldr	r3, [r7, #32]
 8010db6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8010db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010dba:	685a      	ldr	r2, [r3, #4]
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	1ad2      	subs	r2, r2, r3
 8010dc0:	2308      	movs	r3, #8
 8010dc2:	005b      	lsls	r3, r3, #1
 8010dc4:	429a      	cmp	r2, r3
 8010dc6:	d921      	bls.n	8010e0c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8010dc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	4413      	add	r3, r2
 8010dce:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010dd0:	69bb      	ldr	r3, [r7, #24]
 8010dd2:	f003 0307 	and.w	r3, r3, #7
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d00c      	beq.n	8010df4 <pvPortMalloc+0x100>
	__asm volatile
 8010dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010dde:	b672      	cpsid	i
 8010de0:	f383 8811 	msr	BASEPRI, r3
 8010de4:	f3bf 8f6f 	isb	sy
 8010de8:	f3bf 8f4f 	dsb	sy
 8010dec:	b662      	cpsie	i
 8010dee:	613b      	str	r3, [r7, #16]
}
 8010df0:	bf00      	nop
 8010df2:	e7fe      	b.n	8010df2 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010df6:	685a      	ldr	r2, [r3, #4]
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	1ad2      	subs	r2, r2, r3
 8010dfc:	69bb      	ldr	r3, [r7, #24]
 8010dfe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8010e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e02:	687a      	ldr	r2, [r7, #4]
 8010e04:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8010e06:	69b8      	ldr	r0, [r7, #24]
 8010e08:	f000 f8fe 	bl	8011008 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8010e0c:	4b1b      	ldr	r3, [pc, #108]	; (8010e7c <pvPortMalloc+0x188>)
 8010e0e:	681a      	ldr	r2, [r3, #0]
 8010e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e12:	685b      	ldr	r3, [r3, #4]
 8010e14:	1ad3      	subs	r3, r2, r3
 8010e16:	4a19      	ldr	r2, [pc, #100]	; (8010e7c <pvPortMalloc+0x188>)
 8010e18:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8010e1a:	4b18      	ldr	r3, [pc, #96]	; (8010e7c <pvPortMalloc+0x188>)
 8010e1c:	681a      	ldr	r2, [r3, #0]
 8010e1e:	4b19      	ldr	r3, [pc, #100]	; (8010e84 <pvPortMalloc+0x190>)
 8010e20:	681b      	ldr	r3, [r3, #0]
 8010e22:	429a      	cmp	r2, r3
 8010e24:	d203      	bcs.n	8010e2e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8010e26:	4b15      	ldr	r3, [pc, #84]	; (8010e7c <pvPortMalloc+0x188>)
 8010e28:	681b      	ldr	r3, [r3, #0]
 8010e2a:	4a16      	ldr	r2, [pc, #88]	; (8010e84 <pvPortMalloc+0x190>)
 8010e2c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8010e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e30:	685a      	ldr	r2, [r3, #4]
 8010e32:	4b11      	ldr	r3, [pc, #68]	; (8010e78 <pvPortMalloc+0x184>)
 8010e34:	681b      	ldr	r3, [r3, #0]
 8010e36:	431a      	orrs	r2, r3
 8010e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e3a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8010e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e3e:	2200      	movs	r2, #0
 8010e40:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010e42:	f7fe fbef 	bl	800f624 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8010e46:	69fb      	ldr	r3, [r7, #28]
 8010e48:	f003 0307 	and.w	r3, r3, #7
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	d00c      	beq.n	8010e6a <pvPortMalloc+0x176>
	__asm volatile
 8010e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e54:	b672      	cpsid	i
 8010e56:	f383 8811 	msr	BASEPRI, r3
 8010e5a:	f3bf 8f6f 	isb	sy
 8010e5e:	f3bf 8f4f 	dsb	sy
 8010e62:	b662      	cpsie	i
 8010e64:	60fb      	str	r3, [r7, #12]
}
 8010e66:	bf00      	nop
 8010e68:	e7fe      	b.n	8010e68 <pvPortMalloc+0x174>
	return pvReturn;
 8010e6a:	69fb      	ldr	r3, [r7, #28]
}
 8010e6c:	4618      	mov	r0, r3
 8010e6e:	3728      	adds	r7, #40	; 0x28
 8010e70:	46bd      	mov	sp, r7
 8010e72:	bd80      	pop	{r7, pc}
 8010e74:	2000587c 	.word	0x2000587c
 8010e78:	20005888 	.word	0x20005888
 8010e7c:	20005880 	.word	0x20005880
 8010e80:	20005874 	.word	0x20005874
 8010e84:	20005884 	.word	0x20005884

08010e88 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010e88:	b580      	push	{r7, lr}
 8010e8a:	b086      	sub	sp, #24
 8010e8c:	af00      	add	r7, sp, #0
 8010e8e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	2b00      	cmp	r3, #0
 8010e98:	d04c      	beq.n	8010f34 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010e9a:	2308      	movs	r3, #8
 8010e9c:	425b      	negs	r3, r3
 8010e9e:	697a      	ldr	r2, [r7, #20]
 8010ea0:	4413      	add	r3, r2
 8010ea2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010ea4:	697b      	ldr	r3, [r7, #20]
 8010ea6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010ea8:	693b      	ldr	r3, [r7, #16]
 8010eaa:	685a      	ldr	r2, [r3, #4]
 8010eac:	4b23      	ldr	r3, [pc, #140]	; (8010f3c <vPortFree+0xb4>)
 8010eae:	681b      	ldr	r3, [r3, #0]
 8010eb0:	4013      	ands	r3, r2
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d10c      	bne.n	8010ed0 <vPortFree+0x48>
	__asm volatile
 8010eb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010eba:	b672      	cpsid	i
 8010ebc:	f383 8811 	msr	BASEPRI, r3
 8010ec0:	f3bf 8f6f 	isb	sy
 8010ec4:	f3bf 8f4f 	dsb	sy
 8010ec8:	b662      	cpsie	i
 8010eca:	60fb      	str	r3, [r7, #12]
}
 8010ecc:	bf00      	nop
 8010ece:	e7fe      	b.n	8010ece <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8010ed0:	693b      	ldr	r3, [r7, #16]
 8010ed2:	681b      	ldr	r3, [r3, #0]
 8010ed4:	2b00      	cmp	r3, #0
 8010ed6:	d00c      	beq.n	8010ef2 <vPortFree+0x6a>
	__asm volatile
 8010ed8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010edc:	b672      	cpsid	i
 8010ede:	f383 8811 	msr	BASEPRI, r3
 8010ee2:	f3bf 8f6f 	isb	sy
 8010ee6:	f3bf 8f4f 	dsb	sy
 8010eea:	b662      	cpsie	i
 8010eec:	60bb      	str	r3, [r7, #8]
}
 8010eee:	bf00      	nop
 8010ef0:	e7fe      	b.n	8010ef0 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8010ef2:	693b      	ldr	r3, [r7, #16]
 8010ef4:	685a      	ldr	r2, [r3, #4]
 8010ef6:	4b11      	ldr	r3, [pc, #68]	; (8010f3c <vPortFree+0xb4>)
 8010ef8:	681b      	ldr	r3, [r3, #0]
 8010efa:	4013      	ands	r3, r2
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	d019      	beq.n	8010f34 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8010f00:	693b      	ldr	r3, [r7, #16]
 8010f02:	681b      	ldr	r3, [r3, #0]
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	d115      	bne.n	8010f34 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8010f08:	693b      	ldr	r3, [r7, #16]
 8010f0a:	685a      	ldr	r2, [r3, #4]
 8010f0c:	4b0b      	ldr	r3, [pc, #44]	; (8010f3c <vPortFree+0xb4>)
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	43db      	mvns	r3, r3
 8010f12:	401a      	ands	r2, r3
 8010f14:	693b      	ldr	r3, [r7, #16]
 8010f16:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8010f18:	f7fe fb76 	bl	800f608 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8010f1c:	693b      	ldr	r3, [r7, #16]
 8010f1e:	685a      	ldr	r2, [r3, #4]
 8010f20:	4b07      	ldr	r3, [pc, #28]	; (8010f40 <vPortFree+0xb8>)
 8010f22:	681b      	ldr	r3, [r3, #0]
 8010f24:	4413      	add	r3, r2
 8010f26:	4a06      	ldr	r2, [pc, #24]	; (8010f40 <vPortFree+0xb8>)
 8010f28:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8010f2a:	6938      	ldr	r0, [r7, #16]
 8010f2c:	f000 f86c 	bl	8011008 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8010f30:	f7fe fb78 	bl	800f624 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8010f34:	bf00      	nop
 8010f36:	3718      	adds	r7, #24
 8010f38:	46bd      	mov	sp, r7
 8010f3a:	bd80      	pop	{r7, pc}
 8010f3c:	20005888 	.word	0x20005888
 8010f40:	20005880 	.word	0x20005880

08010f44 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8010f44:	b480      	push	{r7}
 8010f46:	b085      	sub	sp, #20
 8010f48:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8010f4a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8010f4e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8010f50:	4b27      	ldr	r3, [pc, #156]	; (8010ff0 <prvHeapInit+0xac>)
 8010f52:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8010f54:	68fb      	ldr	r3, [r7, #12]
 8010f56:	f003 0307 	and.w	r3, r3, #7
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	d00c      	beq.n	8010f78 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8010f5e:	68fb      	ldr	r3, [r7, #12]
 8010f60:	3307      	adds	r3, #7
 8010f62:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010f64:	68fb      	ldr	r3, [r7, #12]
 8010f66:	f023 0307 	bic.w	r3, r3, #7
 8010f6a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8010f6c:	68ba      	ldr	r2, [r7, #8]
 8010f6e:	68fb      	ldr	r3, [r7, #12]
 8010f70:	1ad3      	subs	r3, r2, r3
 8010f72:	4a1f      	ldr	r2, [pc, #124]	; (8010ff0 <prvHeapInit+0xac>)
 8010f74:	4413      	add	r3, r2
 8010f76:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010f78:	68fb      	ldr	r3, [r7, #12]
 8010f7a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8010f7c:	4a1d      	ldr	r2, [pc, #116]	; (8010ff4 <prvHeapInit+0xb0>)
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8010f82:	4b1c      	ldr	r3, [pc, #112]	; (8010ff4 <prvHeapInit+0xb0>)
 8010f84:	2200      	movs	r2, #0
 8010f86:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	68ba      	ldr	r2, [r7, #8]
 8010f8c:	4413      	add	r3, r2
 8010f8e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010f90:	2208      	movs	r2, #8
 8010f92:	68fb      	ldr	r3, [r7, #12]
 8010f94:	1a9b      	subs	r3, r3, r2
 8010f96:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010f98:	68fb      	ldr	r3, [r7, #12]
 8010f9a:	f023 0307 	bic.w	r3, r3, #7
 8010f9e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010fa0:	68fb      	ldr	r3, [r7, #12]
 8010fa2:	4a15      	ldr	r2, [pc, #84]	; (8010ff8 <prvHeapInit+0xb4>)
 8010fa4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010fa6:	4b14      	ldr	r3, [pc, #80]	; (8010ff8 <prvHeapInit+0xb4>)
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	2200      	movs	r2, #0
 8010fac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8010fae:	4b12      	ldr	r3, [pc, #72]	; (8010ff8 <prvHeapInit+0xb4>)
 8010fb0:	681b      	ldr	r3, [r3, #0]
 8010fb2:	2200      	movs	r2, #0
 8010fb4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8010fba:	683b      	ldr	r3, [r7, #0]
 8010fbc:	68fa      	ldr	r2, [r7, #12]
 8010fbe:	1ad2      	subs	r2, r2, r3
 8010fc0:	683b      	ldr	r3, [r7, #0]
 8010fc2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010fc4:	4b0c      	ldr	r3, [pc, #48]	; (8010ff8 <prvHeapInit+0xb4>)
 8010fc6:	681a      	ldr	r2, [r3, #0]
 8010fc8:	683b      	ldr	r3, [r7, #0]
 8010fca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010fcc:	683b      	ldr	r3, [r7, #0]
 8010fce:	685b      	ldr	r3, [r3, #4]
 8010fd0:	4a0a      	ldr	r2, [pc, #40]	; (8010ffc <prvHeapInit+0xb8>)
 8010fd2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010fd4:	683b      	ldr	r3, [r7, #0]
 8010fd6:	685b      	ldr	r3, [r3, #4]
 8010fd8:	4a09      	ldr	r2, [pc, #36]	; (8011000 <prvHeapInit+0xbc>)
 8010fda:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8010fdc:	4b09      	ldr	r3, [pc, #36]	; (8011004 <prvHeapInit+0xc0>)
 8010fde:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8010fe2:	601a      	str	r2, [r3, #0]
}
 8010fe4:	bf00      	nop
 8010fe6:	3714      	adds	r7, #20
 8010fe8:	46bd      	mov	sp, r7
 8010fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fee:	4770      	bx	lr
 8010ff0:	20001c74 	.word	0x20001c74
 8010ff4:	20005874 	.word	0x20005874
 8010ff8:	2000587c 	.word	0x2000587c
 8010ffc:	20005884 	.word	0x20005884
 8011000:	20005880 	.word	0x20005880
 8011004:	20005888 	.word	0x20005888

08011008 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011008:	b480      	push	{r7}
 801100a:	b085      	sub	sp, #20
 801100c:	af00      	add	r7, sp, #0
 801100e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011010:	4b28      	ldr	r3, [pc, #160]	; (80110b4 <prvInsertBlockIntoFreeList+0xac>)
 8011012:	60fb      	str	r3, [r7, #12]
 8011014:	e002      	b.n	801101c <prvInsertBlockIntoFreeList+0x14>
 8011016:	68fb      	ldr	r3, [r7, #12]
 8011018:	681b      	ldr	r3, [r3, #0]
 801101a:	60fb      	str	r3, [r7, #12]
 801101c:	68fb      	ldr	r3, [r7, #12]
 801101e:	681b      	ldr	r3, [r3, #0]
 8011020:	687a      	ldr	r2, [r7, #4]
 8011022:	429a      	cmp	r2, r3
 8011024:	d8f7      	bhi.n	8011016 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011026:	68fb      	ldr	r3, [r7, #12]
 8011028:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801102a:	68fb      	ldr	r3, [r7, #12]
 801102c:	685b      	ldr	r3, [r3, #4]
 801102e:	68ba      	ldr	r2, [r7, #8]
 8011030:	4413      	add	r3, r2
 8011032:	687a      	ldr	r2, [r7, #4]
 8011034:	429a      	cmp	r2, r3
 8011036:	d108      	bne.n	801104a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011038:	68fb      	ldr	r3, [r7, #12]
 801103a:	685a      	ldr	r2, [r3, #4]
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	685b      	ldr	r3, [r3, #4]
 8011040:	441a      	add	r2, r3
 8011042:	68fb      	ldr	r3, [r7, #12]
 8011044:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011046:	68fb      	ldr	r3, [r7, #12]
 8011048:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801104e:	687b      	ldr	r3, [r7, #4]
 8011050:	685b      	ldr	r3, [r3, #4]
 8011052:	68ba      	ldr	r2, [r7, #8]
 8011054:	441a      	add	r2, r3
 8011056:	68fb      	ldr	r3, [r7, #12]
 8011058:	681b      	ldr	r3, [r3, #0]
 801105a:	429a      	cmp	r2, r3
 801105c:	d118      	bne.n	8011090 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801105e:	68fb      	ldr	r3, [r7, #12]
 8011060:	681a      	ldr	r2, [r3, #0]
 8011062:	4b15      	ldr	r3, [pc, #84]	; (80110b8 <prvInsertBlockIntoFreeList+0xb0>)
 8011064:	681b      	ldr	r3, [r3, #0]
 8011066:	429a      	cmp	r2, r3
 8011068:	d00d      	beq.n	8011086 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	685a      	ldr	r2, [r3, #4]
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	681b      	ldr	r3, [r3, #0]
 8011072:	685b      	ldr	r3, [r3, #4]
 8011074:	441a      	add	r2, r3
 8011076:	687b      	ldr	r3, [r7, #4]
 8011078:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801107a:	68fb      	ldr	r3, [r7, #12]
 801107c:	681b      	ldr	r3, [r3, #0]
 801107e:	681a      	ldr	r2, [r3, #0]
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	601a      	str	r2, [r3, #0]
 8011084:	e008      	b.n	8011098 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011086:	4b0c      	ldr	r3, [pc, #48]	; (80110b8 <prvInsertBlockIntoFreeList+0xb0>)
 8011088:	681a      	ldr	r2, [r3, #0]
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	601a      	str	r2, [r3, #0]
 801108e:	e003      	b.n	8011098 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011090:	68fb      	ldr	r3, [r7, #12]
 8011092:	681a      	ldr	r2, [r3, #0]
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011098:	68fa      	ldr	r2, [r7, #12]
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	429a      	cmp	r2, r3
 801109e:	d002      	beq.n	80110a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80110a0:	68fb      	ldr	r3, [r7, #12]
 80110a2:	687a      	ldr	r2, [r7, #4]
 80110a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80110a6:	bf00      	nop
 80110a8:	3714      	adds	r7, #20
 80110aa:	46bd      	mov	sp, r7
 80110ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110b0:	4770      	bx	lr
 80110b2:	bf00      	nop
 80110b4:	20005874 	.word	0x20005874
 80110b8:	2000587c 	.word	0x2000587c

080110bc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80110bc:	b580      	push	{r7, lr}
 80110be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80110c0:	2200      	movs	r2, #0
 80110c2:	4912      	ldr	r1, [pc, #72]	; (801110c <MX_USB_DEVICE_Init+0x50>)
 80110c4:	4812      	ldr	r0, [pc, #72]	; (8011110 <MX_USB_DEVICE_Init+0x54>)
 80110c6:	f7fa ffcf 	bl	800c068 <USBD_Init>
 80110ca:	4603      	mov	r3, r0
 80110cc:	2b00      	cmp	r3, #0
 80110ce:	d001      	beq.n	80110d4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80110d0:	f7ef ffc8 	bl	8001064 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80110d4:	490f      	ldr	r1, [pc, #60]	; (8011114 <MX_USB_DEVICE_Init+0x58>)
 80110d6:	480e      	ldr	r0, [pc, #56]	; (8011110 <MX_USB_DEVICE_Init+0x54>)
 80110d8:	f7fa fff6 	bl	800c0c8 <USBD_RegisterClass>
 80110dc:	4603      	mov	r3, r0
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d001      	beq.n	80110e6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80110e2:	f7ef ffbf 	bl	8001064 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80110e6:	490c      	ldr	r1, [pc, #48]	; (8011118 <MX_USB_DEVICE_Init+0x5c>)
 80110e8:	4809      	ldr	r0, [pc, #36]	; (8011110 <MX_USB_DEVICE_Init+0x54>)
 80110ea:	f7fa feed 	bl	800bec8 <USBD_CDC_RegisterInterface>
 80110ee:	4603      	mov	r3, r0
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	d001      	beq.n	80110f8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80110f4:	f7ef ffb6 	bl	8001064 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80110f8:	4805      	ldr	r0, [pc, #20]	; (8011110 <MX_USB_DEVICE_Init+0x54>)
 80110fa:	f7fb f81b 	bl	800c134 <USBD_Start>
 80110fe:	4603      	mov	r3, r0
 8011100:	2b00      	cmp	r3, #0
 8011102:	d001      	beq.n	8011108 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8011104:	f7ef ffae 	bl	8001064 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8011108:	bf00      	nop
 801110a:	bd80      	pop	{r7, pc}
 801110c:	20000130 	.word	0x20000130
 8011110:	2000588c 	.word	0x2000588c
 8011114:	20000098 	.word	0x20000098
 8011118:	2000011c 	.word	0x2000011c

0801111c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801111c:	b580      	push	{r7, lr}
 801111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8011120:	2200      	movs	r2, #0
 8011122:	4905      	ldr	r1, [pc, #20]	; (8011138 <CDC_Init_FS+0x1c>)
 8011124:	4805      	ldr	r0, [pc, #20]	; (801113c <CDC_Init_FS+0x20>)
 8011126:	f7fa fee9 	bl	800befc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801112a:	4905      	ldr	r1, [pc, #20]	; (8011140 <CDC_Init_FS+0x24>)
 801112c:	4803      	ldr	r0, [pc, #12]	; (801113c <CDC_Init_FS+0x20>)
 801112e:	f7fa ff07 	bl	800bf40 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8011132:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8011134:	4618      	mov	r0, r3
 8011136:	bd80      	pop	{r7, pc}
 8011138:	20006368 	.word	0x20006368
 801113c:	2000588c 	.word	0x2000588c
 8011140:	20005b68 	.word	0x20005b68

08011144 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8011144:	b480      	push	{r7}
 8011146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8011148:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801114a:	4618      	mov	r0, r3
 801114c:	46bd      	mov	sp, r7
 801114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011152:	4770      	bx	lr

08011154 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8011154:	b480      	push	{r7}
 8011156:	b083      	sub	sp, #12
 8011158:	af00      	add	r7, sp, #0
 801115a:	4603      	mov	r3, r0
 801115c:	6039      	str	r1, [r7, #0]
 801115e:	71fb      	strb	r3, [r7, #7]
 8011160:	4613      	mov	r3, r2
 8011162:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8011164:	79fb      	ldrb	r3, [r7, #7]
 8011166:	2b23      	cmp	r3, #35	; 0x23
 8011168:	d84a      	bhi.n	8011200 <CDC_Control_FS+0xac>
 801116a:	a201      	add	r2, pc, #4	; (adr r2, 8011170 <CDC_Control_FS+0x1c>)
 801116c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011170:	08011201 	.word	0x08011201
 8011174:	08011201 	.word	0x08011201
 8011178:	08011201 	.word	0x08011201
 801117c:	08011201 	.word	0x08011201
 8011180:	08011201 	.word	0x08011201
 8011184:	08011201 	.word	0x08011201
 8011188:	08011201 	.word	0x08011201
 801118c:	08011201 	.word	0x08011201
 8011190:	08011201 	.word	0x08011201
 8011194:	08011201 	.word	0x08011201
 8011198:	08011201 	.word	0x08011201
 801119c:	08011201 	.word	0x08011201
 80111a0:	08011201 	.word	0x08011201
 80111a4:	08011201 	.word	0x08011201
 80111a8:	08011201 	.word	0x08011201
 80111ac:	08011201 	.word	0x08011201
 80111b0:	08011201 	.word	0x08011201
 80111b4:	08011201 	.word	0x08011201
 80111b8:	08011201 	.word	0x08011201
 80111bc:	08011201 	.word	0x08011201
 80111c0:	08011201 	.word	0x08011201
 80111c4:	08011201 	.word	0x08011201
 80111c8:	08011201 	.word	0x08011201
 80111cc:	08011201 	.word	0x08011201
 80111d0:	08011201 	.word	0x08011201
 80111d4:	08011201 	.word	0x08011201
 80111d8:	08011201 	.word	0x08011201
 80111dc:	08011201 	.word	0x08011201
 80111e0:	08011201 	.word	0x08011201
 80111e4:	08011201 	.word	0x08011201
 80111e8:	08011201 	.word	0x08011201
 80111ec:	08011201 	.word	0x08011201
 80111f0:	08011201 	.word	0x08011201
 80111f4:	08011201 	.word	0x08011201
 80111f8:	08011201 	.word	0x08011201
 80111fc:	08011201 	.word	0x08011201
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8011200:	bf00      	nop
  }

  return (USBD_OK);
 8011202:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8011204:	4618      	mov	r0, r3
 8011206:	370c      	adds	r7, #12
 8011208:	46bd      	mov	sp, r7
 801120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801120e:	4770      	bx	lr

08011210 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8011210:	b580      	push	{r7, lr}
 8011212:	b084      	sub	sp, #16
 8011214:	af00      	add	r7, sp, #0
 8011216:	6078      	str	r0, [r7, #4]
 8011218:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	MSGQ_obj msg;										//Local message object

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);			//Default two lines of receive code.
 801121a:	6879      	ldr	r1, [r7, #4]
 801121c:	4813      	ldr	r0, [pc, #76]	; (801126c <CDC_Receive_FS+0x5c>)
 801121e:	f7fa fe8f 	bl	800bf40 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8011222:	4812      	ldr	r0, [pc, #72]	; (801126c <CDC_Receive_FS+0x5c>)
 8011224:	f7fa feea 	bl	800bffc <USBD_CDC_ReceivePacket>

  uint8_t len = (uint8_t) *Len;
 8011228:	683b      	ldr	r3, [r7, #0]
 801122a:	681b      	ldr	r3, [r3, #0]
 801122c:	73fb      	strb	r3, [r7, #15]

  if( USB_MSGQ_Rx != NULL )
 801122e:	4b10      	ldr	r3, [pc, #64]	; (8011270 <CDC_Receive_FS+0x60>)
 8011230:	681b      	ldr	r3, [r3, #0]
 8011232:	2b00      	cmp	r3, #0
 8011234:	d015      	beq.n	8011262 <CDC_Receive_FS+0x52>
  	{
	  	memset (msg.Buf, '\0', HiL_MSGQ_Buf_arr_len);	//Clear msg-obj
 8011236:	f107 0308 	add.w	r3, r7, #8
 801123a:	2204      	movs	r2, #4
 801123c:	2100      	movs	r1, #0
 801123e:	4618      	mov	r0, r3
 8011240:	f000 fd2a 	bl	8011c98 <memset>
  		memcpy (msg.Buf, Buf, len);						//Copy usb buffer to msg-obj
 8011244:	7bfa      	ldrb	r2, [r7, #15]
 8011246:	f107 0308 	add.w	r3, r7, #8
 801124a:	6879      	ldr	r1, [r7, #4]
 801124c:	4618      	mov	r0, r3
 801124e:	f000 fd15 	bl	8011c7c <memcpy>
  		osMessageQueuePut(USB_MSGQ_Rx, &msg, 0U, 0U);	//Put object in queue, no timeout.
 8011252:	4b07      	ldr	r3, [pc, #28]	; (8011270 <CDC_Receive_FS+0x60>)
 8011254:	6818      	ldr	r0, [r3, #0]
 8011256:	f107 0108 	add.w	r1, r7, #8
 801125a:	2300      	movs	r3, #0
 801125c:	2200      	movs	r2, #0
 801125e:	f7fc fd45 	bl	800dcec <osMessageQueuePut>
  	}

  return (USBD_OK);
 8011262:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8011264:	4618      	mov	r0, r3
 8011266:	3710      	adds	r7, #16
 8011268:	46bd      	mov	sp, r7
 801126a:	bd80      	pop	{r7, pc}
 801126c:	2000588c 	.word	0x2000588c
 8011270:	20000784 	.word	0x20000784

08011274 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8011274:	b580      	push	{r7, lr}
 8011276:	b084      	sub	sp, #16
 8011278:	af00      	add	r7, sp, #0
 801127a:	6078      	str	r0, [r7, #4]
 801127c:	460b      	mov	r3, r1
 801127e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8011280:	2300      	movs	r3, #0
 8011282:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8011284:	4b0d      	ldr	r3, [pc, #52]	; (80112bc <CDC_Transmit_FS+0x48>)
 8011286:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801128a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801128c:	68bb      	ldr	r3, [r7, #8]
 801128e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011292:	2b00      	cmp	r3, #0
 8011294:	d001      	beq.n	801129a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8011296:	2301      	movs	r3, #1
 8011298:	e00b      	b.n	80112b2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801129a:	887b      	ldrh	r3, [r7, #2]
 801129c:	461a      	mov	r2, r3
 801129e:	6879      	ldr	r1, [r7, #4]
 80112a0:	4806      	ldr	r0, [pc, #24]	; (80112bc <CDC_Transmit_FS+0x48>)
 80112a2:	f7fa fe2b 	bl	800befc <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80112a6:	4805      	ldr	r0, [pc, #20]	; (80112bc <CDC_Transmit_FS+0x48>)
 80112a8:	f7fa fe68 	bl	800bf7c <USBD_CDC_TransmitPacket>
 80112ac:	4603      	mov	r3, r0
 80112ae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80112b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80112b2:	4618      	mov	r0, r3
 80112b4:	3710      	adds	r7, #16
 80112b6:	46bd      	mov	sp, r7
 80112b8:	bd80      	pop	{r7, pc}
 80112ba:	bf00      	nop
 80112bc:	2000588c 	.word	0x2000588c

080112c0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80112c0:	b480      	push	{r7}
 80112c2:	b087      	sub	sp, #28
 80112c4:	af00      	add	r7, sp, #0
 80112c6:	60f8      	str	r0, [r7, #12]
 80112c8:	60b9      	str	r1, [r7, #8]
 80112ca:	4613      	mov	r3, r2
 80112cc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80112ce:	2300      	movs	r3, #0
 80112d0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80112d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80112d6:	4618      	mov	r0, r3
 80112d8:	371c      	adds	r7, #28
 80112da:	46bd      	mov	sp, r7
 80112dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112e0:	4770      	bx	lr
	...

080112e4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80112e4:	b480      	push	{r7}
 80112e6:	b083      	sub	sp, #12
 80112e8:	af00      	add	r7, sp, #0
 80112ea:	4603      	mov	r3, r0
 80112ec:	6039      	str	r1, [r7, #0]
 80112ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80112f0:	683b      	ldr	r3, [r7, #0]
 80112f2:	2212      	movs	r2, #18
 80112f4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80112f6:	4b03      	ldr	r3, [pc, #12]	; (8011304 <USBD_FS_DeviceDescriptor+0x20>)
}
 80112f8:	4618      	mov	r0, r3
 80112fa:	370c      	adds	r7, #12
 80112fc:	46bd      	mov	sp, r7
 80112fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011302:	4770      	bx	lr
 8011304:	20000150 	.word	0x20000150

08011308 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011308:	b480      	push	{r7}
 801130a:	b083      	sub	sp, #12
 801130c:	af00      	add	r7, sp, #0
 801130e:	4603      	mov	r3, r0
 8011310:	6039      	str	r1, [r7, #0]
 8011312:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011314:	683b      	ldr	r3, [r7, #0]
 8011316:	2204      	movs	r2, #4
 8011318:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801131a:	4b03      	ldr	r3, [pc, #12]	; (8011328 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 801131c:	4618      	mov	r0, r3
 801131e:	370c      	adds	r7, #12
 8011320:	46bd      	mov	sp, r7
 8011322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011326:	4770      	bx	lr
 8011328:	20000170 	.word	0x20000170

0801132c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801132c:	b580      	push	{r7, lr}
 801132e:	b082      	sub	sp, #8
 8011330:	af00      	add	r7, sp, #0
 8011332:	4603      	mov	r3, r0
 8011334:	6039      	str	r1, [r7, #0]
 8011336:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011338:	79fb      	ldrb	r3, [r7, #7]
 801133a:	2b00      	cmp	r3, #0
 801133c:	d105      	bne.n	801134a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801133e:	683a      	ldr	r2, [r7, #0]
 8011340:	4907      	ldr	r1, [pc, #28]	; (8011360 <USBD_FS_ProductStrDescriptor+0x34>)
 8011342:	4808      	ldr	r0, [pc, #32]	; (8011364 <USBD_FS_ProductStrDescriptor+0x38>)
 8011344:	f7fc f8cc 	bl	800d4e0 <USBD_GetString>
 8011348:	e004      	b.n	8011354 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801134a:	683a      	ldr	r2, [r7, #0]
 801134c:	4904      	ldr	r1, [pc, #16]	; (8011360 <USBD_FS_ProductStrDescriptor+0x34>)
 801134e:	4805      	ldr	r0, [pc, #20]	; (8011364 <USBD_FS_ProductStrDescriptor+0x38>)
 8011350:	f7fc f8c6 	bl	800d4e0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011354:	4b02      	ldr	r3, [pc, #8]	; (8011360 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8011356:	4618      	mov	r0, r3
 8011358:	3708      	adds	r7, #8
 801135a:	46bd      	mov	sp, r7
 801135c:	bd80      	pop	{r7, pc}
 801135e:	bf00      	nop
 8011360:	20006b68 	.word	0x20006b68
 8011364:	08011fdc 	.word	0x08011fdc

08011368 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011368:	b580      	push	{r7, lr}
 801136a:	b082      	sub	sp, #8
 801136c:	af00      	add	r7, sp, #0
 801136e:	4603      	mov	r3, r0
 8011370:	6039      	str	r1, [r7, #0]
 8011372:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8011374:	683a      	ldr	r2, [r7, #0]
 8011376:	4904      	ldr	r1, [pc, #16]	; (8011388 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8011378:	4804      	ldr	r0, [pc, #16]	; (801138c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801137a:	f7fc f8b1 	bl	800d4e0 <USBD_GetString>
  return USBD_StrDesc;
 801137e:	4b02      	ldr	r3, [pc, #8]	; (8011388 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8011380:	4618      	mov	r0, r3
 8011382:	3708      	adds	r7, #8
 8011384:	46bd      	mov	sp, r7
 8011386:	bd80      	pop	{r7, pc}
 8011388:	20006b68 	.word	0x20006b68
 801138c:	08011ff0 	.word	0x08011ff0

08011390 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011390:	b580      	push	{r7, lr}
 8011392:	b082      	sub	sp, #8
 8011394:	af00      	add	r7, sp, #0
 8011396:	4603      	mov	r3, r0
 8011398:	6039      	str	r1, [r7, #0]
 801139a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801139c:	683b      	ldr	r3, [r7, #0]
 801139e:	221a      	movs	r2, #26
 80113a0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80113a2:	f000 f855 	bl	8011450 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80113a6:	4b02      	ldr	r3, [pc, #8]	; (80113b0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80113a8:	4618      	mov	r0, r3
 80113aa:	3708      	adds	r7, #8
 80113ac:	46bd      	mov	sp, r7
 80113ae:	bd80      	pop	{r7, pc}
 80113b0:	20000174 	.word	0x20000174

080113b4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80113b4:	b580      	push	{r7, lr}
 80113b6:	b082      	sub	sp, #8
 80113b8:	af00      	add	r7, sp, #0
 80113ba:	4603      	mov	r3, r0
 80113bc:	6039      	str	r1, [r7, #0]
 80113be:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80113c0:	79fb      	ldrb	r3, [r7, #7]
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d105      	bne.n	80113d2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80113c6:	683a      	ldr	r2, [r7, #0]
 80113c8:	4907      	ldr	r1, [pc, #28]	; (80113e8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80113ca:	4808      	ldr	r0, [pc, #32]	; (80113ec <USBD_FS_ConfigStrDescriptor+0x38>)
 80113cc:	f7fc f888 	bl	800d4e0 <USBD_GetString>
 80113d0:	e004      	b.n	80113dc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80113d2:	683a      	ldr	r2, [r7, #0]
 80113d4:	4904      	ldr	r1, [pc, #16]	; (80113e8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80113d6:	4805      	ldr	r0, [pc, #20]	; (80113ec <USBD_FS_ConfigStrDescriptor+0x38>)
 80113d8:	f7fc f882 	bl	800d4e0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80113dc:	4b02      	ldr	r3, [pc, #8]	; (80113e8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80113de:	4618      	mov	r0, r3
 80113e0:	3708      	adds	r7, #8
 80113e2:	46bd      	mov	sp, r7
 80113e4:	bd80      	pop	{r7, pc}
 80113e6:	bf00      	nop
 80113e8:	20006b68 	.word	0x20006b68
 80113ec:	08012004 	.word	0x08012004

080113f0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80113f0:	b580      	push	{r7, lr}
 80113f2:	b082      	sub	sp, #8
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	4603      	mov	r3, r0
 80113f8:	6039      	str	r1, [r7, #0]
 80113fa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80113fc:	79fb      	ldrb	r3, [r7, #7]
 80113fe:	2b00      	cmp	r3, #0
 8011400:	d105      	bne.n	801140e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011402:	683a      	ldr	r2, [r7, #0]
 8011404:	4907      	ldr	r1, [pc, #28]	; (8011424 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011406:	4808      	ldr	r0, [pc, #32]	; (8011428 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011408:	f7fc f86a 	bl	800d4e0 <USBD_GetString>
 801140c:	e004      	b.n	8011418 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801140e:	683a      	ldr	r2, [r7, #0]
 8011410:	4904      	ldr	r1, [pc, #16]	; (8011424 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011412:	4805      	ldr	r0, [pc, #20]	; (8011428 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011414:	f7fc f864 	bl	800d4e0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011418:	4b02      	ldr	r3, [pc, #8]	; (8011424 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801141a:	4618      	mov	r0, r3
 801141c:	3708      	adds	r7, #8
 801141e:	46bd      	mov	sp, r7
 8011420:	bd80      	pop	{r7, pc}
 8011422:	bf00      	nop
 8011424:	20006b68 	.word	0x20006b68
 8011428:	08012010 	.word	0x08012010

0801142c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801142c:	b480      	push	{r7}
 801142e:	b083      	sub	sp, #12
 8011430:	af00      	add	r7, sp, #0
 8011432:	4603      	mov	r3, r0
 8011434:	6039      	str	r1, [r7, #0]
 8011436:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8011438:	683b      	ldr	r3, [r7, #0]
 801143a:	220c      	movs	r2, #12
 801143c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 801143e:	4b03      	ldr	r3, [pc, #12]	; (801144c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8011440:	4618      	mov	r0, r3
 8011442:	370c      	adds	r7, #12
 8011444:	46bd      	mov	sp, r7
 8011446:	f85d 7b04 	ldr.w	r7, [sp], #4
 801144a:	4770      	bx	lr
 801144c:	20000164 	.word	0x20000164

08011450 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8011450:	b580      	push	{r7, lr}
 8011452:	b084      	sub	sp, #16
 8011454:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8011456:	4b0f      	ldr	r3, [pc, #60]	; (8011494 <Get_SerialNum+0x44>)
 8011458:	681b      	ldr	r3, [r3, #0]
 801145a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801145c:	4b0e      	ldr	r3, [pc, #56]	; (8011498 <Get_SerialNum+0x48>)
 801145e:	681b      	ldr	r3, [r3, #0]
 8011460:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8011462:	4b0e      	ldr	r3, [pc, #56]	; (801149c <Get_SerialNum+0x4c>)
 8011464:	681b      	ldr	r3, [r3, #0]
 8011466:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011468:	68fa      	ldr	r2, [r7, #12]
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	4413      	add	r3, r2
 801146e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8011470:	68fb      	ldr	r3, [r7, #12]
 8011472:	2b00      	cmp	r3, #0
 8011474:	d009      	beq.n	801148a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8011476:	2208      	movs	r2, #8
 8011478:	4909      	ldr	r1, [pc, #36]	; (80114a0 <Get_SerialNum+0x50>)
 801147a:	68f8      	ldr	r0, [r7, #12]
 801147c:	f000 f814 	bl	80114a8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011480:	2204      	movs	r2, #4
 8011482:	4908      	ldr	r1, [pc, #32]	; (80114a4 <Get_SerialNum+0x54>)
 8011484:	68b8      	ldr	r0, [r7, #8]
 8011486:	f000 f80f 	bl	80114a8 <IntToUnicode>
  }
}
 801148a:	bf00      	nop
 801148c:	3710      	adds	r7, #16
 801148e:	46bd      	mov	sp, r7
 8011490:	bd80      	pop	{r7, pc}
 8011492:	bf00      	nop
 8011494:	1ff0f420 	.word	0x1ff0f420
 8011498:	1ff0f424 	.word	0x1ff0f424
 801149c:	1ff0f428 	.word	0x1ff0f428
 80114a0:	20000176 	.word	0x20000176
 80114a4:	20000186 	.word	0x20000186

080114a8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80114a8:	b480      	push	{r7}
 80114aa:	b087      	sub	sp, #28
 80114ac:	af00      	add	r7, sp, #0
 80114ae:	60f8      	str	r0, [r7, #12]
 80114b0:	60b9      	str	r1, [r7, #8]
 80114b2:	4613      	mov	r3, r2
 80114b4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80114b6:	2300      	movs	r3, #0
 80114b8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80114ba:	2300      	movs	r3, #0
 80114bc:	75fb      	strb	r3, [r7, #23]
 80114be:	e027      	b.n	8011510 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80114c0:	68fb      	ldr	r3, [r7, #12]
 80114c2:	0f1b      	lsrs	r3, r3, #28
 80114c4:	2b09      	cmp	r3, #9
 80114c6:	d80b      	bhi.n	80114e0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80114c8:	68fb      	ldr	r3, [r7, #12]
 80114ca:	0f1b      	lsrs	r3, r3, #28
 80114cc:	b2da      	uxtb	r2, r3
 80114ce:	7dfb      	ldrb	r3, [r7, #23]
 80114d0:	005b      	lsls	r3, r3, #1
 80114d2:	4619      	mov	r1, r3
 80114d4:	68bb      	ldr	r3, [r7, #8]
 80114d6:	440b      	add	r3, r1
 80114d8:	3230      	adds	r2, #48	; 0x30
 80114da:	b2d2      	uxtb	r2, r2
 80114dc:	701a      	strb	r2, [r3, #0]
 80114de:	e00a      	b.n	80114f6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80114e0:	68fb      	ldr	r3, [r7, #12]
 80114e2:	0f1b      	lsrs	r3, r3, #28
 80114e4:	b2da      	uxtb	r2, r3
 80114e6:	7dfb      	ldrb	r3, [r7, #23]
 80114e8:	005b      	lsls	r3, r3, #1
 80114ea:	4619      	mov	r1, r3
 80114ec:	68bb      	ldr	r3, [r7, #8]
 80114ee:	440b      	add	r3, r1
 80114f0:	3237      	adds	r2, #55	; 0x37
 80114f2:	b2d2      	uxtb	r2, r2
 80114f4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80114f6:	68fb      	ldr	r3, [r7, #12]
 80114f8:	011b      	lsls	r3, r3, #4
 80114fa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80114fc:	7dfb      	ldrb	r3, [r7, #23]
 80114fe:	005b      	lsls	r3, r3, #1
 8011500:	3301      	adds	r3, #1
 8011502:	68ba      	ldr	r2, [r7, #8]
 8011504:	4413      	add	r3, r2
 8011506:	2200      	movs	r2, #0
 8011508:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801150a:	7dfb      	ldrb	r3, [r7, #23]
 801150c:	3301      	adds	r3, #1
 801150e:	75fb      	strb	r3, [r7, #23]
 8011510:	7dfa      	ldrb	r2, [r7, #23]
 8011512:	79fb      	ldrb	r3, [r7, #7]
 8011514:	429a      	cmp	r2, r3
 8011516:	d3d3      	bcc.n	80114c0 <IntToUnicode+0x18>
  }
}
 8011518:	bf00      	nop
 801151a:	bf00      	nop
 801151c:	371c      	adds	r7, #28
 801151e:	46bd      	mov	sp, r7
 8011520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011524:	4770      	bx	lr
	...

08011528 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8011528:	b580      	push	{r7, lr}
 801152a:	b0ae      	sub	sp, #184	; 0xb8
 801152c:	af00      	add	r7, sp, #0
 801152e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011530:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8011534:	2200      	movs	r2, #0
 8011536:	601a      	str	r2, [r3, #0]
 8011538:	605a      	str	r2, [r3, #4]
 801153a:	609a      	str	r2, [r3, #8]
 801153c:	60da      	str	r2, [r3, #12]
 801153e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8011540:	f107 0314 	add.w	r3, r7, #20
 8011544:	2290      	movs	r2, #144	; 0x90
 8011546:	2100      	movs	r1, #0
 8011548:	4618      	mov	r0, r3
 801154a:	f000 fba5 	bl	8011c98 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	681b      	ldr	r3, [r3, #0]
 8011552:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8011556:	d151      	bne.n	80115fc <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8011558:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801155c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 801155e:	2300      	movs	r3, #0
 8011560:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8011564:	f107 0314 	add.w	r3, r7, #20
 8011568:	4618      	mov	r0, r3
 801156a:	f7f4 f84f 	bl	800560c <HAL_RCCEx_PeriphCLKConfig>
 801156e:	4603      	mov	r3, r0
 8011570:	2b00      	cmp	r3, #0
 8011572:	d001      	beq.n	8011578 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8011574:	f7ef fd76 	bl	8001064 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8011578:	4b22      	ldr	r3, [pc, #136]	; (8011604 <HAL_PCD_MspInit+0xdc>)
 801157a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801157c:	4a21      	ldr	r2, [pc, #132]	; (8011604 <HAL_PCD_MspInit+0xdc>)
 801157e:	f043 0301 	orr.w	r3, r3, #1
 8011582:	6313      	str	r3, [r2, #48]	; 0x30
 8011584:	4b1f      	ldr	r3, [pc, #124]	; (8011604 <HAL_PCD_MspInit+0xdc>)
 8011586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011588:	f003 0301 	and.w	r3, r3, #1
 801158c:	613b      	str	r3, [r7, #16]
 801158e:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8011590:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8011594:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011598:	2302      	movs	r3, #2
 801159a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801159e:	2300      	movs	r3, #0
 80115a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80115a4:	2303      	movs	r3, #3
 80115a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80115aa:	230a      	movs	r3, #10
 80115ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80115b0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80115b4:	4619      	mov	r1, r3
 80115b6:	4814      	ldr	r0, [pc, #80]	; (8011608 <HAL_PCD_MspInit+0xe0>)
 80115b8:	f7f1 fcfc 	bl	8002fb4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80115bc:	4b11      	ldr	r3, [pc, #68]	; (8011604 <HAL_PCD_MspInit+0xdc>)
 80115be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80115c0:	4a10      	ldr	r2, [pc, #64]	; (8011604 <HAL_PCD_MspInit+0xdc>)
 80115c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80115c6:	6353      	str	r3, [r2, #52]	; 0x34
 80115c8:	4b0e      	ldr	r3, [pc, #56]	; (8011604 <HAL_PCD_MspInit+0xdc>)
 80115ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80115cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80115d0:	60fb      	str	r3, [r7, #12]
 80115d2:	68fb      	ldr	r3, [r7, #12]
 80115d4:	4b0b      	ldr	r3, [pc, #44]	; (8011604 <HAL_PCD_MspInit+0xdc>)
 80115d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80115d8:	4a0a      	ldr	r2, [pc, #40]	; (8011604 <HAL_PCD_MspInit+0xdc>)
 80115da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80115de:	6453      	str	r3, [r2, #68]	; 0x44
 80115e0:	4b08      	ldr	r3, [pc, #32]	; (8011604 <HAL_PCD_MspInit+0xdc>)
 80115e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80115e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80115e8:	60bb      	str	r3, [r7, #8]
 80115ea:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 80115ec:	2200      	movs	r2, #0
 80115ee:	2105      	movs	r1, #5
 80115f0:	2043      	movs	r0, #67	; 0x43
 80115f2:	f7f0 fc2f 	bl	8001e54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80115f6:	2043      	movs	r0, #67	; 0x43
 80115f8:	f7f0 fc48 	bl	8001e8c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80115fc:	bf00      	nop
 80115fe:	37b8      	adds	r7, #184	; 0xb8
 8011600:	46bd      	mov	sp, r7
 8011602:	bd80      	pop	{r7, pc}
 8011604:	40023800 	.word	0x40023800
 8011608:	40020000 	.word	0x40020000

0801160c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801160c:	b580      	push	{r7, lr}
 801160e:	b082      	sub	sp, #8
 8011610:	af00      	add	r7, sp, #0
 8011612:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8011620:	4619      	mov	r1, r3
 8011622:	4610      	mov	r0, r2
 8011624:	f7fa fdd3 	bl	800c1ce <USBD_LL_SetupStage>
}
 8011628:	bf00      	nop
 801162a:	3708      	adds	r7, #8
 801162c:	46bd      	mov	sp, r7
 801162e:	bd80      	pop	{r7, pc}

08011630 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011630:	b580      	push	{r7, lr}
 8011632:	b082      	sub	sp, #8
 8011634:	af00      	add	r7, sp, #0
 8011636:	6078      	str	r0, [r7, #4]
 8011638:	460b      	mov	r3, r1
 801163a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801163c:	687b      	ldr	r3, [r7, #4]
 801163e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 8011642:	78fa      	ldrb	r2, [r7, #3]
 8011644:	6879      	ldr	r1, [r7, #4]
 8011646:	4613      	mov	r3, r2
 8011648:	00db      	lsls	r3, r3, #3
 801164a:	4413      	add	r3, r2
 801164c:	009b      	lsls	r3, r3, #2
 801164e:	440b      	add	r3, r1
 8011650:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8011654:	681a      	ldr	r2, [r3, #0]
 8011656:	78fb      	ldrb	r3, [r7, #3]
 8011658:	4619      	mov	r1, r3
 801165a:	f7fa fe0d 	bl	800c278 <USBD_LL_DataOutStage>
}
 801165e:	bf00      	nop
 8011660:	3708      	adds	r7, #8
 8011662:	46bd      	mov	sp, r7
 8011664:	bd80      	pop	{r7, pc}

08011666 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011666:	b580      	push	{r7, lr}
 8011668:	b082      	sub	sp, #8
 801166a:	af00      	add	r7, sp, #0
 801166c:	6078      	str	r0, [r7, #4]
 801166e:	460b      	mov	r3, r1
 8011670:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011672:	687b      	ldr	r3, [r7, #4]
 8011674:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 8011678:	78fa      	ldrb	r2, [r7, #3]
 801167a:	6879      	ldr	r1, [r7, #4]
 801167c:	4613      	mov	r3, r2
 801167e:	00db      	lsls	r3, r3, #3
 8011680:	4413      	add	r3, r2
 8011682:	009b      	lsls	r3, r3, #2
 8011684:	440b      	add	r3, r1
 8011686:	334c      	adds	r3, #76	; 0x4c
 8011688:	681a      	ldr	r2, [r3, #0]
 801168a:	78fb      	ldrb	r3, [r7, #3]
 801168c:	4619      	mov	r1, r3
 801168e:	f7fa fea6 	bl	800c3de <USBD_LL_DataInStage>
}
 8011692:	bf00      	nop
 8011694:	3708      	adds	r7, #8
 8011696:	46bd      	mov	sp, r7
 8011698:	bd80      	pop	{r7, pc}

0801169a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801169a:	b580      	push	{r7, lr}
 801169c:	b082      	sub	sp, #8
 801169e:	af00      	add	r7, sp, #0
 80116a0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80116a2:	687b      	ldr	r3, [r7, #4]
 80116a4:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 80116a8:	4618      	mov	r0, r3
 80116aa:	f7fa ffda 	bl	800c662 <USBD_LL_SOF>
}
 80116ae:	bf00      	nop
 80116b0:	3708      	adds	r7, #8
 80116b2:	46bd      	mov	sp, r7
 80116b4:	bd80      	pop	{r7, pc}

080116b6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80116b6:	b580      	push	{r7, lr}
 80116b8:	b084      	sub	sp, #16
 80116ba:	af00      	add	r7, sp, #0
 80116bc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80116be:	2301      	movs	r3, #1
 80116c0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	68db      	ldr	r3, [r3, #12]
 80116c6:	2b00      	cmp	r3, #0
 80116c8:	d102      	bne.n	80116d0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80116ca:	2300      	movs	r3, #0
 80116cc:	73fb      	strb	r3, [r7, #15]
 80116ce:	e008      	b.n	80116e2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	68db      	ldr	r3, [r3, #12]
 80116d4:	2b02      	cmp	r3, #2
 80116d6:	d102      	bne.n	80116de <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80116d8:	2301      	movs	r3, #1
 80116da:	73fb      	strb	r3, [r7, #15]
 80116dc:	e001      	b.n	80116e2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80116de:	f7ef fcc1 	bl	8001064 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 80116e8:	7bfa      	ldrb	r2, [r7, #15]
 80116ea:	4611      	mov	r1, r2
 80116ec:	4618      	mov	r0, r3
 80116ee:	f7fa ff7a 	bl	800c5e6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 80116f8:	4618      	mov	r0, r3
 80116fa:	f7fa ff22 	bl	800c542 <USBD_LL_Reset>
}
 80116fe:	bf00      	nop
 8011700:	3710      	adds	r7, #16
 8011702:	46bd      	mov	sp, r7
 8011704:	bd80      	pop	{r7, pc}
	...

08011708 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011708:	b580      	push	{r7, lr}
 801170a:	b082      	sub	sp, #8
 801170c:	af00      	add	r7, sp, #0
 801170e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8011716:	4618      	mov	r0, r3
 8011718:	f7fa ff75 	bl	800c606 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	681b      	ldr	r3, [r3, #0]
 8011720:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8011724:	681b      	ldr	r3, [r3, #0]
 8011726:	687a      	ldr	r2, [r7, #4]
 8011728:	6812      	ldr	r2, [r2, #0]
 801172a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801172e:	f043 0301 	orr.w	r3, r3, #1
 8011732:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	6a1b      	ldr	r3, [r3, #32]
 8011738:	2b00      	cmp	r3, #0
 801173a:	d005      	beq.n	8011748 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801173c:	4b04      	ldr	r3, [pc, #16]	; (8011750 <HAL_PCD_SuspendCallback+0x48>)
 801173e:	691b      	ldr	r3, [r3, #16]
 8011740:	4a03      	ldr	r2, [pc, #12]	; (8011750 <HAL_PCD_SuspendCallback+0x48>)
 8011742:	f043 0306 	orr.w	r3, r3, #6
 8011746:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011748:	bf00      	nop
 801174a:	3708      	adds	r7, #8
 801174c:	46bd      	mov	sp, r7
 801174e:	bd80      	pop	{r7, pc}
 8011750:	e000ed00 	.word	0xe000ed00

08011754 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011754:	b580      	push	{r7, lr}
 8011756:	b082      	sub	sp, #8
 8011758:	af00      	add	r7, sp, #0
 801175a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8011762:	4618      	mov	r0, r3
 8011764:	f7fa ff65 	bl	800c632 <USBD_LL_Resume>
}
 8011768:	bf00      	nop
 801176a:	3708      	adds	r7, #8
 801176c:	46bd      	mov	sp, r7
 801176e:	bd80      	pop	{r7, pc}

08011770 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011770:	b580      	push	{r7, lr}
 8011772:	b082      	sub	sp, #8
 8011774:	af00      	add	r7, sp, #0
 8011776:	6078      	str	r0, [r7, #4]
 8011778:	460b      	mov	r3, r1
 801177a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8011782:	78fa      	ldrb	r2, [r7, #3]
 8011784:	4611      	mov	r1, r2
 8011786:	4618      	mov	r0, r3
 8011788:	f7fa ffbd 	bl	800c706 <USBD_LL_IsoOUTIncomplete>
}
 801178c:	bf00      	nop
 801178e:	3708      	adds	r7, #8
 8011790:	46bd      	mov	sp, r7
 8011792:	bd80      	pop	{r7, pc}

08011794 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011794:	b580      	push	{r7, lr}
 8011796:	b082      	sub	sp, #8
 8011798:	af00      	add	r7, sp, #0
 801179a:	6078      	str	r0, [r7, #4]
 801179c:	460b      	mov	r3, r1
 801179e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80117a0:	687b      	ldr	r3, [r7, #4]
 80117a2:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 80117a6:	78fa      	ldrb	r2, [r7, #3]
 80117a8:	4611      	mov	r1, r2
 80117aa:	4618      	mov	r0, r3
 80117ac:	f7fa ff79 	bl	800c6a2 <USBD_LL_IsoINIncomplete>
}
 80117b0:	bf00      	nop
 80117b2:	3708      	adds	r7, #8
 80117b4:	46bd      	mov	sp, r7
 80117b6:	bd80      	pop	{r7, pc}

080117b8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80117b8:	b580      	push	{r7, lr}
 80117ba:	b082      	sub	sp, #8
 80117bc:	af00      	add	r7, sp, #0
 80117be:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 80117c6:	4618      	mov	r0, r3
 80117c8:	f7fa ffcf 	bl	800c76a <USBD_LL_DevConnected>
}
 80117cc:	bf00      	nop
 80117ce:	3708      	adds	r7, #8
 80117d0:	46bd      	mov	sp, r7
 80117d2:	bd80      	pop	{r7, pc}

080117d4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80117d4:	b580      	push	{r7, lr}
 80117d6:	b082      	sub	sp, #8
 80117d8:	af00      	add	r7, sp, #0
 80117da:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80117dc:	687b      	ldr	r3, [r7, #4]
 80117de:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 80117e2:	4618      	mov	r0, r3
 80117e4:	f7fa ffcc 	bl	800c780 <USBD_LL_DevDisconnected>
}
 80117e8:	bf00      	nop
 80117ea:	3708      	adds	r7, #8
 80117ec:	46bd      	mov	sp, r7
 80117ee:	bd80      	pop	{r7, pc}

080117f0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80117f0:	b580      	push	{r7, lr}
 80117f2:	b082      	sub	sp, #8
 80117f4:	af00      	add	r7, sp, #0
 80117f6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	781b      	ldrb	r3, [r3, #0]
 80117fc:	2b00      	cmp	r3, #0
 80117fe:	d13c      	bne.n	801187a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8011800:	4a20      	ldr	r2, [pc, #128]	; (8011884 <USBD_LL_Init+0x94>)
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
  pdev->pData = &hpcd_USB_OTG_FS;
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	4a1e      	ldr	r2, [pc, #120]	; (8011884 <USBD_LL_Init+0x94>)
 801180c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8011810:	4b1c      	ldr	r3, [pc, #112]	; (8011884 <USBD_LL_Init+0x94>)
 8011812:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8011816:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8011818:	4b1a      	ldr	r3, [pc, #104]	; (8011884 <USBD_LL_Init+0x94>)
 801181a:	2206      	movs	r2, #6
 801181c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801181e:	4b19      	ldr	r3, [pc, #100]	; (8011884 <USBD_LL_Init+0x94>)
 8011820:	2202      	movs	r2, #2
 8011822:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8011824:	4b17      	ldr	r3, [pc, #92]	; (8011884 <USBD_LL_Init+0x94>)
 8011826:	2200      	movs	r2, #0
 8011828:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801182a:	4b16      	ldr	r3, [pc, #88]	; (8011884 <USBD_LL_Init+0x94>)
 801182c:	2202      	movs	r2, #2
 801182e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8011830:	4b14      	ldr	r3, [pc, #80]	; (8011884 <USBD_LL_Init+0x94>)
 8011832:	2200      	movs	r2, #0
 8011834:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8011836:	4b13      	ldr	r3, [pc, #76]	; (8011884 <USBD_LL_Init+0x94>)
 8011838:	2200      	movs	r2, #0
 801183a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801183c:	4b11      	ldr	r3, [pc, #68]	; (8011884 <USBD_LL_Init+0x94>)
 801183e:	2200      	movs	r2, #0
 8011840:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8011842:	4b10      	ldr	r3, [pc, #64]	; (8011884 <USBD_LL_Init+0x94>)
 8011844:	2200      	movs	r2, #0
 8011846:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8011848:	4b0e      	ldr	r3, [pc, #56]	; (8011884 <USBD_LL_Init+0x94>)
 801184a:	2200      	movs	r2, #0
 801184c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801184e:	480d      	ldr	r0, [pc, #52]	; (8011884 <USBD_LL_Init+0x94>)
 8011850:	f7f1 fecd 	bl	80035ee <HAL_PCD_Init>
 8011854:	4603      	mov	r3, r0
 8011856:	2b00      	cmp	r3, #0
 8011858:	d001      	beq.n	801185e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 801185a:	f7ef fc03 	bl	8001064 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801185e:	2180      	movs	r1, #128	; 0x80
 8011860:	4808      	ldr	r0, [pc, #32]	; (8011884 <USBD_LL_Init+0x94>)
 8011862:	f7f3 f948 	bl	8004af6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8011866:	2240      	movs	r2, #64	; 0x40
 8011868:	2100      	movs	r1, #0
 801186a:	4806      	ldr	r0, [pc, #24]	; (8011884 <USBD_LL_Init+0x94>)
 801186c:	f7f3 f8fc 	bl	8004a68 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8011870:	2280      	movs	r2, #128	; 0x80
 8011872:	2101      	movs	r1, #1
 8011874:	4803      	ldr	r0, [pc, #12]	; (8011884 <USBD_LL_Init+0x94>)
 8011876:	f7f3 f8f7 	bl	8004a68 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 801187a:	2300      	movs	r3, #0
}
 801187c:	4618      	mov	r0, r3
 801187e:	3708      	adds	r7, #8
 8011880:	46bd      	mov	sp, r7
 8011882:	bd80      	pop	{r7, pc}
 8011884:	20006d68 	.word	0x20006d68

08011888 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011888:	b580      	push	{r7, lr}
 801188a:	b084      	sub	sp, #16
 801188c:	af00      	add	r7, sp, #0
 801188e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011890:	2300      	movs	r3, #0
 8011892:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011894:	2300      	movs	r3, #0
 8011896:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011898:	687b      	ldr	r3, [r7, #4]
 801189a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801189e:	4618      	mov	r0, r3
 80118a0:	f7f1 ffc9 	bl	8003836 <HAL_PCD_Start>
 80118a4:	4603      	mov	r3, r0
 80118a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80118a8:	7bfb      	ldrb	r3, [r7, #15]
 80118aa:	4618      	mov	r0, r3
 80118ac:	f000 f97e 	bl	8011bac <USBD_Get_USB_Status>
 80118b0:	4603      	mov	r3, r0
 80118b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80118b4:	7bbb      	ldrb	r3, [r7, #14]
}
 80118b6:	4618      	mov	r0, r3
 80118b8:	3710      	adds	r7, #16
 80118ba:	46bd      	mov	sp, r7
 80118bc:	bd80      	pop	{r7, pc}

080118be <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80118be:	b580      	push	{r7, lr}
 80118c0:	b084      	sub	sp, #16
 80118c2:	af00      	add	r7, sp, #0
 80118c4:	6078      	str	r0, [r7, #4]
 80118c6:	4608      	mov	r0, r1
 80118c8:	4611      	mov	r1, r2
 80118ca:	461a      	mov	r2, r3
 80118cc:	4603      	mov	r3, r0
 80118ce:	70fb      	strb	r3, [r7, #3]
 80118d0:	460b      	mov	r3, r1
 80118d2:	70bb      	strb	r3, [r7, #2]
 80118d4:	4613      	mov	r3, r2
 80118d6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80118d8:	2300      	movs	r3, #0
 80118da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80118dc:	2300      	movs	r3, #0
 80118de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80118e6:	78bb      	ldrb	r3, [r7, #2]
 80118e8:	883a      	ldrh	r2, [r7, #0]
 80118ea:	78f9      	ldrb	r1, [r7, #3]
 80118ec:	f7f2 fcb6 	bl	800425c <HAL_PCD_EP_Open>
 80118f0:	4603      	mov	r3, r0
 80118f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80118f4:	7bfb      	ldrb	r3, [r7, #15]
 80118f6:	4618      	mov	r0, r3
 80118f8:	f000 f958 	bl	8011bac <USBD_Get_USB_Status>
 80118fc:	4603      	mov	r3, r0
 80118fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011900:	7bbb      	ldrb	r3, [r7, #14]
}
 8011902:	4618      	mov	r0, r3
 8011904:	3710      	adds	r7, #16
 8011906:	46bd      	mov	sp, r7
 8011908:	bd80      	pop	{r7, pc}

0801190a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801190a:	b580      	push	{r7, lr}
 801190c:	b084      	sub	sp, #16
 801190e:	af00      	add	r7, sp, #0
 8011910:	6078      	str	r0, [r7, #4]
 8011912:	460b      	mov	r3, r1
 8011914:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011916:	2300      	movs	r3, #0
 8011918:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801191a:	2300      	movs	r3, #0
 801191c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8011924:	78fa      	ldrb	r2, [r7, #3]
 8011926:	4611      	mov	r1, r2
 8011928:	4618      	mov	r0, r3
 801192a:	f7f2 fcff 	bl	800432c <HAL_PCD_EP_Close>
 801192e:	4603      	mov	r3, r0
 8011930:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011932:	7bfb      	ldrb	r3, [r7, #15]
 8011934:	4618      	mov	r0, r3
 8011936:	f000 f939 	bl	8011bac <USBD_Get_USB_Status>
 801193a:	4603      	mov	r3, r0
 801193c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801193e:	7bbb      	ldrb	r3, [r7, #14]
}
 8011940:	4618      	mov	r0, r3
 8011942:	3710      	adds	r7, #16
 8011944:	46bd      	mov	sp, r7
 8011946:	bd80      	pop	{r7, pc}

08011948 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011948:	b580      	push	{r7, lr}
 801194a:	b084      	sub	sp, #16
 801194c:	af00      	add	r7, sp, #0
 801194e:	6078      	str	r0, [r7, #4]
 8011950:	460b      	mov	r3, r1
 8011952:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011954:	2300      	movs	r3, #0
 8011956:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011958:	2300      	movs	r3, #0
 801195a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8011962:	78fa      	ldrb	r2, [r7, #3]
 8011964:	4611      	mov	r1, r2
 8011966:	4618      	mov	r0, r3
 8011968:	f7f2 fdd7 	bl	800451a <HAL_PCD_EP_SetStall>
 801196c:	4603      	mov	r3, r0
 801196e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011970:	7bfb      	ldrb	r3, [r7, #15]
 8011972:	4618      	mov	r0, r3
 8011974:	f000 f91a 	bl	8011bac <USBD_Get_USB_Status>
 8011978:	4603      	mov	r3, r0
 801197a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801197c:	7bbb      	ldrb	r3, [r7, #14]
}
 801197e:	4618      	mov	r0, r3
 8011980:	3710      	adds	r7, #16
 8011982:	46bd      	mov	sp, r7
 8011984:	bd80      	pop	{r7, pc}

08011986 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011986:	b580      	push	{r7, lr}
 8011988:	b084      	sub	sp, #16
 801198a:	af00      	add	r7, sp, #0
 801198c:	6078      	str	r0, [r7, #4]
 801198e:	460b      	mov	r3, r1
 8011990:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011992:	2300      	movs	r3, #0
 8011994:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011996:	2300      	movs	r3, #0
 8011998:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80119a0:	78fa      	ldrb	r2, [r7, #3]
 80119a2:	4611      	mov	r1, r2
 80119a4:	4618      	mov	r0, r3
 80119a6:	f7f2 fe1c 	bl	80045e2 <HAL_PCD_EP_ClrStall>
 80119aa:	4603      	mov	r3, r0
 80119ac:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80119ae:	7bfb      	ldrb	r3, [r7, #15]
 80119b0:	4618      	mov	r0, r3
 80119b2:	f000 f8fb 	bl	8011bac <USBD_Get_USB_Status>
 80119b6:	4603      	mov	r3, r0
 80119b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80119ba:	7bbb      	ldrb	r3, [r7, #14]
}
 80119bc:	4618      	mov	r0, r3
 80119be:	3710      	adds	r7, #16
 80119c0:	46bd      	mov	sp, r7
 80119c2:	bd80      	pop	{r7, pc}

080119c4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80119c4:	b480      	push	{r7}
 80119c6:	b085      	sub	sp, #20
 80119c8:	af00      	add	r7, sp, #0
 80119ca:	6078      	str	r0, [r7, #4]
 80119cc:	460b      	mov	r3, r1
 80119ce:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80119d6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80119d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80119dc:	2b00      	cmp	r3, #0
 80119de:	da0b      	bge.n	80119f8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80119e0:	78fb      	ldrb	r3, [r7, #3]
 80119e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80119e6:	68f9      	ldr	r1, [r7, #12]
 80119e8:	4613      	mov	r3, r2
 80119ea:	00db      	lsls	r3, r3, #3
 80119ec:	4413      	add	r3, r2
 80119ee:	009b      	lsls	r3, r3, #2
 80119f0:	440b      	add	r3, r1
 80119f2:	333e      	adds	r3, #62	; 0x3e
 80119f4:	781b      	ldrb	r3, [r3, #0]
 80119f6:	e00b      	b.n	8011a10 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80119f8:	78fb      	ldrb	r3, [r7, #3]
 80119fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80119fe:	68f9      	ldr	r1, [r7, #12]
 8011a00:	4613      	mov	r3, r2
 8011a02:	00db      	lsls	r3, r3, #3
 8011a04:	4413      	add	r3, r2
 8011a06:	009b      	lsls	r3, r3, #2
 8011a08:	440b      	add	r3, r1
 8011a0a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8011a0e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011a10:	4618      	mov	r0, r3
 8011a12:	3714      	adds	r7, #20
 8011a14:	46bd      	mov	sp, r7
 8011a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a1a:	4770      	bx	lr

08011a1c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011a1c:	b580      	push	{r7, lr}
 8011a1e:	b084      	sub	sp, #16
 8011a20:	af00      	add	r7, sp, #0
 8011a22:	6078      	str	r0, [r7, #4]
 8011a24:	460b      	mov	r3, r1
 8011a26:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011a28:	2300      	movs	r3, #0
 8011a2a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011a2c:	2300      	movs	r3, #0
 8011a2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011a30:	687b      	ldr	r3, [r7, #4]
 8011a32:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8011a36:	78fa      	ldrb	r2, [r7, #3]
 8011a38:	4611      	mov	r1, r2
 8011a3a:	4618      	mov	r0, r3
 8011a3c:	f7f2 fbe9 	bl	8004212 <HAL_PCD_SetAddress>
 8011a40:	4603      	mov	r3, r0
 8011a42:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011a44:	7bfb      	ldrb	r3, [r7, #15]
 8011a46:	4618      	mov	r0, r3
 8011a48:	f000 f8b0 	bl	8011bac <USBD_Get_USB_Status>
 8011a4c:	4603      	mov	r3, r0
 8011a4e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011a50:	7bbb      	ldrb	r3, [r7, #14]
}
 8011a52:	4618      	mov	r0, r3
 8011a54:	3710      	adds	r7, #16
 8011a56:	46bd      	mov	sp, r7
 8011a58:	bd80      	pop	{r7, pc}

08011a5a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011a5a:	b580      	push	{r7, lr}
 8011a5c:	b086      	sub	sp, #24
 8011a5e:	af00      	add	r7, sp, #0
 8011a60:	60f8      	str	r0, [r7, #12]
 8011a62:	607a      	str	r2, [r7, #4]
 8011a64:	603b      	str	r3, [r7, #0]
 8011a66:	460b      	mov	r3, r1
 8011a68:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011a6a:	2300      	movs	r3, #0
 8011a6c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011a6e:	2300      	movs	r3, #0
 8011a70:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011a72:	68fb      	ldr	r3, [r7, #12]
 8011a74:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8011a78:	7af9      	ldrb	r1, [r7, #11]
 8011a7a:	683b      	ldr	r3, [r7, #0]
 8011a7c:	687a      	ldr	r2, [r7, #4]
 8011a7e:	f7f2 fd02 	bl	8004486 <HAL_PCD_EP_Transmit>
 8011a82:	4603      	mov	r3, r0
 8011a84:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011a86:	7dfb      	ldrb	r3, [r7, #23]
 8011a88:	4618      	mov	r0, r3
 8011a8a:	f000 f88f 	bl	8011bac <USBD_Get_USB_Status>
 8011a8e:	4603      	mov	r3, r0
 8011a90:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011a92:	7dbb      	ldrb	r3, [r7, #22]
}
 8011a94:	4618      	mov	r0, r3
 8011a96:	3718      	adds	r7, #24
 8011a98:	46bd      	mov	sp, r7
 8011a9a:	bd80      	pop	{r7, pc}

08011a9c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011a9c:	b580      	push	{r7, lr}
 8011a9e:	b086      	sub	sp, #24
 8011aa0:	af00      	add	r7, sp, #0
 8011aa2:	60f8      	str	r0, [r7, #12]
 8011aa4:	607a      	str	r2, [r7, #4]
 8011aa6:	603b      	str	r3, [r7, #0]
 8011aa8:	460b      	mov	r3, r1
 8011aaa:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011aac:	2300      	movs	r3, #0
 8011aae:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011ab0:	2300      	movs	r3, #0
 8011ab2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8011ab4:	68fb      	ldr	r3, [r7, #12]
 8011ab6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8011aba:	7af9      	ldrb	r1, [r7, #11]
 8011abc:	683b      	ldr	r3, [r7, #0]
 8011abe:	687a      	ldr	r2, [r7, #4]
 8011ac0:	f7f2 fc7e 	bl	80043c0 <HAL_PCD_EP_Receive>
 8011ac4:	4603      	mov	r3, r0
 8011ac6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011ac8:	7dfb      	ldrb	r3, [r7, #23]
 8011aca:	4618      	mov	r0, r3
 8011acc:	f000 f86e 	bl	8011bac <USBD_Get_USB_Status>
 8011ad0:	4603      	mov	r3, r0
 8011ad2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011ad4:	7dbb      	ldrb	r3, [r7, #22]
}
 8011ad6:	4618      	mov	r0, r3
 8011ad8:	3718      	adds	r7, #24
 8011ada:	46bd      	mov	sp, r7
 8011adc:	bd80      	pop	{r7, pc}

08011ade <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011ade:	b580      	push	{r7, lr}
 8011ae0:	b082      	sub	sp, #8
 8011ae2:	af00      	add	r7, sp, #0
 8011ae4:	6078      	str	r0, [r7, #4]
 8011ae6:	460b      	mov	r3, r1
 8011ae8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8011af0:	78fa      	ldrb	r2, [r7, #3]
 8011af2:	4611      	mov	r1, r2
 8011af4:	4618      	mov	r0, r3
 8011af6:	f7f2 fcae 	bl	8004456 <HAL_PCD_EP_GetRxCount>
 8011afa:	4603      	mov	r3, r0
}
 8011afc:	4618      	mov	r0, r3
 8011afe:	3708      	adds	r7, #8
 8011b00:	46bd      	mov	sp, r7
 8011b02:	bd80      	pop	{r7, pc}

08011b04 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8011b04:	b580      	push	{r7, lr}
 8011b06:	b082      	sub	sp, #8
 8011b08:	af00      	add	r7, sp, #0
 8011b0a:	6078      	str	r0, [r7, #4]
 8011b0c:	460b      	mov	r3, r1
 8011b0e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8011b10:	78fb      	ldrb	r3, [r7, #3]
 8011b12:	2b00      	cmp	r3, #0
 8011b14:	d002      	beq.n	8011b1c <HAL_PCDEx_LPM_Callback+0x18>
 8011b16:	2b01      	cmp	r3, #1
 8011b18:	d01f      	beq.n	8011b5a <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8011b1a:	e03b      	b.n	8011b94 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	6a1b      	ldr	r3, [r3, #32]
 8011b20:	2b00      	cmp	r3, #0
 8011b22:	d007      	beq.n	8011b34 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8011b24:	f000 f83c 	bl	8011ba0 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011b28:	4b1c      	ldr	r3, [pc, #112]	; (8011b9c <HAL_PCDEx_LPM_Callback+0x98>)
 8011b2a:	691b      	ldr	r3, [r3, #16]
 8011b2c:	4a1b      	ldr	r2, [pc, #108]	; (8011b9c <HAL_PCDEx_LPM_Callback+0x98>)
 8011b2e:	f023 0306 	bic.w	r3, r3, #6
 8011b32:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	681b      	ldr	r3, [r3, #0]
 8011b38:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8011b3c:	681b      	ldr	r3, [r3, #0]
 8011b3e:	687a      	ldr	r2, [r7, #4]
 8011b40:	6812      	ldr	r2, [r2, #0]
 8011b42:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8011b46:	f023 0301 	bic.w	r3, r3, #1
 8011b4a:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8011b52:	4618      	mov	r0, r3
 8011b54:	f7fa fd6d 	bl	800c632 <USBD_LL_Resume>
    break;
 8011b58:	e01c      	b.n	8011b94 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	681b      	ldr	r3, [r3, #0]
 8011b5e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8011b62:	681b      	ldr	r3, [r3, #0]
 8011b64:	687a      	ldr	r2, [r7, #4]
 8011b66:	6812      	ldr	r2, [r2, #0]
 8011b68:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8011b6c:	f043 0301 	orr.w	r3, r3, #1
 8011b70:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8011b78:	4618      	mov	r0, r3
 8011b7a:	f7fa fd44 	bl	800c606 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	6a1b      	ldr	r3, [r3, #32]
 8011b82:	2b00      	cmp	r3, #0
 8011b84:	d005      	beq.n	8011b92 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011b86:	4b05      	ldr	r3, [pc, #20]	; (8011b9c <HAL_PCDEx_LPM_Callback+0x98>)
 8011b88:	691b      	ldr	r3, [r3, #16]
 8011b8a:	4a04      	ldr	r2, [pc, #16]	; (8011b9c <HAL_PCDEx_LPM_Callback+0x98>)
 8011b8c:	f043 0306 	orr.w	r3, r3, #6
 8011b90:	6113      	str	r3, [r2, #16]
    break;
 8011b92:	bf00      	nop
}
 8011b94:	bf00      	nop
 8011b96:	3708      	adds	r7, #8
 8011b98:	46bd      	mov	sp, r7
 8011b9a:	bd80      	pop	{r7, pc}
 8011b9c:	e000ed00 	.word	0xe000ed00

08011ba0 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8011ba0:	b580      	push	{r7, lr}
 8011ba2:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8011ba4:	f7ee fdaa 	bl	80006fc <SystemClock_Config>
}
 8011ba8:	bf00      	nop
 8011baa:	bd80      	pop	{r7, pc}

08011bac <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011bac:	b480      	push	{r7}
 8011bae:	b085      	sub	sp, #20
 8011bb0:	af00      	add	r7, sp, #0
 8011bb2:	4603      	mov	r3, r0
 8011bb4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011bb6:	2300      	movs	r3, #0
 8011bb8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8011bba:	79fb      	ldrb	r3, [r7, #7]
 8011bbc:	2b03      	cmp	r3, #3
 8011bbe:	d817      	bhi.n	8011bf0 <USBD_Get_USB_Status+0x44>
 8011bc0:	a201      	add	r2, pc, #4	; (adr r2, 8011bc8 <USBD_Get_USB_Status+0x1c>)
 8011bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011bc6:	bf00      	nop
 8011bc8:	08011bd9 	.word	0x08011bd9
 8011bcc:	08011bdf 	.word	0x08011bdf
 8011bd0:	08011be5 	.word	0x08011be5
 8011bd4:	08011beb 	.word	0x08011beb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8011bd8:	2300      	movs	r3, #0
 8011bda:	73fb      	strb	r3, [r7, #15]
    break;
 8011bdc:	e00b      	b.n	8011bf6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8011bde:	2303      	movs	r3, #3
 8011be0:	73fb      	strb	r3, [r7, #15]
    break;
 8011be2:	e008      	b.n	8011bf6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011be4:	2301      	movs	r3, #1
 8011be6:	73fb      	strb	r3, [r7, #15]
    break;
 8011be8:	e005      	b.n	8011bf6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8011bea:	2303      	movs	r3, #3
 8011bec:	73fb      	strb	r3, [r7, #15]
    break;
 8011bee:	e002      	b.n	8011bf6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011bf0:	2303      	movs	r3, #3
 8011bf2:	73fb      	strb	r3, [r7, #15]
    break;
 8011bf4:	bf00      	nop
  }
  return usb_status;
 8011bf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8011bf8:	4618      	mov	r0, r3
 8011bfa:	3714      	adds	r7, #20
 8011bfc:	46bd      	mov	sp, r7
 8011bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c02:	4770      	bx	lr

08011c04 <__errno>:
 8011c04:	4b01      	ldr	r3, [pc, #4]	; (8011c0c <__errno+0x8>)
 8011c06:	6818      	ldr	r0, [r3, #0]
 8011c08:	4770      	bx	lr
 8011c0a:	bf00      	nop
 8011c0c:	20000190 	.word	0x20000190

08011c10 <__libc_init_array>:
 8011c10:	b570      	push	{r4, r5, r6, lr}
 8011c12:	4d0d      	ldr	r5, [pc, #52]	; (8011c48 <__libc_init_array+0x38>)
 8011c14:	4c0d      	ldr	r4, [pc, #52]	; (8011c4c <__libc_init_array+0x3c>)
 8011c16:	1b64      	subs	r4, r4, r5
 8011c18:	10a4      	asrs	r4, r4, #2
 8011c1a:	2600      	movs	r6, #0
 8011c1c:	42a6      	cmp	r6, r4
 8011c1e:	d109      	bne.n	8011c34 <__libc_init_array+0x24>
 8011c20:	4d0b      	ldr	r5, [pc, #44]	; (8011c50 <__libc_init_array+0x40>)
 8011c22:	4c0c      	ldr	r4, [pc, #48]	; (8011c54 <__libc_init_array+0x44>)
 8011c24:	f000 f9a6 	bl	8011f74 <_init>
 8011c28:	1b64      	subs	r4, r4, r5
 8011c2a:	10a4      	asrs	r4, r4, #2
 8011c2c:	2600      	movs	r6, #0
 8011c2e:	42a6      	cmp	r6, r4
 8011c30:	d105      	bne.n	8011c3e <__libc_init_array+0x2e>
 8011c32:	bd70      	pop	{r4, r5, r6, pc}
 8011c34:	f855 3b04 	ldr.w	r3, [r5], #4
 8011c38:	4798      	blx	r3
 8011c3a:	3601      	adds	r6, #1
 8011c3c:	e7ee      	b.n	8011c1c <__libc_init_array+0xc>
 8011c3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8011c42:	4798      	blx	r3
 8011c44:	3601      	adds	r6, #1
 8011c46:	e7f2      	b.n	8011c2e <__libc_init_array+0x1e>
 8011c48:	08012124 	.word	0x08012124
 8011c4c:	08012124 	.word	0x08012124
 8011c50:	08012124 	.word	0x08012124
 8011c54:	08012128 	.word	0x08012128

08011c58 <__retarget_lock_acquire_recursive>:
 8011c58:	4770      	bx	lr

08011c5a <__retarget_lock_release_recursive>:
 8011c5a:	4770      	bx	lr

08011c5c <malloc>:
 8011c5c:	4b02      	ldr	r3, [pc, #8]	; (8011c68 <malloc+0xc>)
 8011c5e:	4601      	mov	r1, r0
 8011c60:	6818      	ldr	r0, [r3, #0]
 8011c62:	f000 b88d 	b.w	8011d80 <_malloc_r>
 8011c66:	bf00      	nop
 8011c68:	20000190 	.word	0x20000190

08011c6c <free>:
 8011c6c:	4b02      	ldr	r3, [pc, #8]	; (8011c78 <free+0xc>)
 8011c6e:	4601      	mov	r1, r0
 8011c70:	6818      	ldr	r0, [r3, #0]
 8011c72:	f000 b819 	b.w	8011ca8 <_free_r>
 8011c76:	bf00      	nop
 8011c78:	20000190 	.word	0x20000190

08011c7c <memcpy>:
 8011c7c:	440a      	add	r2, r1
 8011c7e:	4291      	cmp	r1, r2
 8011c80:	f100 33ff 	add.w	r3, r0, #4294967295
 8011c84:	d100      	bne.n	8011c88 <memcpy+0xc>
 8011c86:	4770      	bx	lr
 8011c88:	b510      	push	{r4, lr}
 8011c8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011c8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011c92:	4291      	cmp	r1, r2
 8011c94:	d1f9      	bne.n	8011c8a <memcpy+0xe>
 8011c96:	bd10      	pop	{r4, pc}

08011c98 <memset>:
 8011c98:	4402      	add	r2, r0
 8011c9a:	4603      	mov	r3, r0
 8011c9c:	4293      	cmp	r3, r2
 8011c9e:	d100      	bne.n	8011ca2 <memset+0xa>
 8011ca0:	4770      	bx	lr
 8011ca2:	f803 1b01 	strb.w	r1, [r3], #1
 8011ca6:	e7f9      	b.n	8011c9c <memset+0x4>

08011ca8 <_free_r>:
 8011ca8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011caa:	2900      	cmp	r1, #0
 8011cac:	d044      	beq.n	8011d38 <_free_r+0x90>
 8011cae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011cb2:	9001      	str	r0, [sp, #4]
 8011cb4:	2b00      	cmp	r3, #0
 8011cb6:	f1a1 0404 	sub.w	r4, r1, #4
 8011cba:	bfb8      	it	lt
 8011cbc:	18e4      	addlt	r4, r4, r3
 8011cbe:	f000 f94d 	bl	8011f5c <__malloc_lock>
 8011cc2:	4a1e      	ldr	r2, [pc, #120]	; (8011d3c <_free_r+0x94>)
 8011cc4:	9801      	ldr	r0, [sp, #4]
 8011cc6:	6813      	ldr	r3, [r2, #0]
 8011cc8:	b933      	cbnz	r3, 8011cd8 <_free_r+0x30>
 8011cca:	6063      	str	r3, [r4, #4]
 8011ccc:	6014      	str	r4, [r2, #0]
 8011cce:	b003      	add	sp, #12
 8011cd0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011cd4:	f000 b948 	b.w	8011f68 <__malloc_unlock>
 8011cd8:	42a3      	cmp	r3, r4
 8011cda:	d908      	bls.n	8011cee <_free_r+0x46>
 8011cdc:	6825      	ldr	r5, [r4, #0]
 8011cde:	1961      	adds	r1, r4, r5
 8011ce0:	428b      	cmp	r3, r1
 8011ce2:	bf01      	itttt	eq
 8011ce4:	6819      	ldreq	r1, [r3, #0]
 8011ce6:	685b      	ldreq	r3, [r3, #4]
 8011ce8:	1949      	addeq	r1, r1, r5
 8011cea:	6021      	streq	r1, [r4, #0]
 8011cec:	e7ed      	b.n	8011cca <_free_r+0x22>
 8011cee:	461a      	mov	r2, r3
 8011cf0:	685b      	ldr	r3, [r3, #4]
 8011cf2:	b10b      	cbz	r3, 8011cf8 <_free_r+0x50>
 8011cf4:	42a3      	cmp	r3, r4
 8011cf6:	d9fa      	bls.n	8011cee <_free_r+0x46>
 8011cf8:	6811      	ldr	r1, [r2, #0]
 8011cfa:	1855      	adds	r5, r2, r1
 8011cfc:	42a5      	cmp	r5, r4
 8011cfe:	d10b      	bne.n	8011d18 <_free_r+0x70>
 8011d00:	6824      	ldr	r4, [r4, #0]
 8011d02:	4421      	add	r1, r4
 8011d04:	1854      	adds	r4, r2, r1
 8011d06:	42a3      	cmp	r3, r4
 8011d08:	6011      	str	r1, [r2, #0]
 8011d0a:	d1e0      	bne.n	8011cce <_free_r+0x26>
 8011d0c:	681c      	ldr	r4, [r3, #0]
 8011d0e:	685b      	ldr	r3, [r3, #4]
 8011d10:	6053      	str	r3, [r2, #4]
 8011d12:	4421      	add	r1, r4
 8011d14:	6011      	str	r1, [r2, #0]
 8011d16:	e7da      	b.n	8011cce <_free_r+0x26>
 8011d18:	d902      	bls.n	8011d20 <_free_r+0x78>
 8011d1a:	230c      	movs	r3, #12
 8011d1c:	6003      	str	r3, [r0, #0]
 8011d1e:	e7d6      	b.n	8011cce <_free_r+0x26>
 8011d20:	6825      	ldr	r5, [r4, #0]
 8011d22:	1961      	adds	r1, r4, r5
 8011d24:	428b      	cmp	r3, r1
 8011d26:	bf04      	itt	eq
 8011d28:	6819      	ldreq	r1, [r3, #0]
 8011d2a:	685b      	ldreq	r3, [r3, #4]
 8011d2c:	6063      	str	r3, [r4, #4]
 8011d2e:	bf04      	itt	eq
 8011d30:	1949      	addeq	r1, r1, r5
 8011d32:	6021      	streq	r1, [r4, #0]
 8011d34:	6054      	str	r4, [r2, #4]
 8011d36:	e7ca      	b.n	8011cce <_free_r+0x26>
 8011d38:	b003      	add	sp, #12
 8011d3a:	bd30      	pop	{r4, r5, pc}
 8011d3c:	20007274 	.word	0x20007274

08011d40 <sbrk_aligned>:
 8011d40:	b570      	push	{r4, r5, r6, lr}
 8011d42:	4e0e      	ldr	r6, [pc, #56]	; (8011d7c <sbrk_aligned+0x3c>)
 8011d44:	460c      	mov	r4, r1
 8011d46:	6831      	ldr	r1, [r6, #0]
 8011d48:	4605      	mov	r5, r0
 8011d4a:	b911      	cbnz	r1, 8011d52 <sbrk_aligned+0x12>
 8011d4c:	f000 f8f6 	bl	8011f3c <_sbrk_r>
 8011d50:	6030      	str	r0, [r6, #0]
 8011d52:	4621      	mov	r1, r4
 8011d54:	4628      	mov	r0, r5
 8011d56:	f000 f8f1 	bl	8011f3c <_sbrk_r>
 8011d5a:	1c43      	adds	r3, r0, #1
 8011d5c:	d00a      	beq.n	8011d74 <sbrk_aligned+0x34>
 8011d5e:	1cc4      	adds	r4, r0, #3
 8011d60:	f024 0403 	bic.w	r4, r4, #3
 8011d64:	42a0      	cmp	r0, r4
 8011d66:	d007      	beq.n	8011d78 <sbrk_aligned+0x38>
 8011d68:	1a21      	subs	r1, r4, r0
 8011d6a:	4628      	mov	r0, r5
 8011d6c:	f000 f8e6 	bl	8011f3c <_sbrk_r>
 8011d70:	3001      	adds	r0, #1
 8011d72:	d101      	bne.n	8011d78 <sbrk_aligned+0x38>
 8011d74:	f04f 34ff 	mov.w	r4, #4294967295
 8011d78:	4620      	mov	r0, r4
 8011d7a:	bd70      	pop	{r4, r5, r6, pc}
 8011d7c:	20007278 	.word	0x20007278

08011d80 <_malloc_r>:
 8011d80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d84:	1ccd      	adds	r5, r1, #3
 8011d86:	f025 0503 	bic.w	r5, r5, #3
 8011d8a:	3508      	adds	r5, #8
 8011d8c:	2d0c      	cmp	r5, #12
 8011d8e:	bf38      	it	cc
 8011d90:	250c      	movcc	r5, #12
 8011d92:	2d00      	cmp	r5, #0
 8011d94:	4607      	mov	r7, r0
 8011d96:	db01      	blt.n	8011d9c <_malloc_r+0x1c>
 8011d98:	42a9      	cmp	r1, r5
 8011d9a:	d905      	bls.n	8011da8 <_malloc_r+0x28>
 8011d9c:	230c      	movs	r3, #12
 8011d9e:	603b      	str	r3, [r7, #0]
 8011da0:	2600      	movs	r6, #0
 8011da2:	4630      	mov	r0, r6
 8011da4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011da8:	4e2e      	ldr	r6, [pc, #184]	; (8011e64 <_malloc_r+0xe4>)
 8011daa:	f000 f8d7 	bl	8011f5c <__malloc_lock>
 8011dae:	6833      	ldr	r3, [r6, #0]
 8011db0:	461c      	mov	r4, r3
 8011db2:	bb34      	cbnz	r4, 8011e02 <_malloc_r+0x82>
 8011db4:	4629      	mov	r1, r5
 8011db6:	4638      	mov	r0, r7
 8011db8:	f7ff ffc2 	bl	8011d40 <sbrk_aligned>
 8011dbc:	1c43      	adds	r3, r0, #1
 8011dbe:	4604      	mov	r4, r0
 8011dc0:	d14d      	bne.n	8011e5e <_malloc_r+0xde>
 8011dc2:	6834      	ldr	r4, [r6, #0]
 8011dc4:	4626      	mov	r6, r4
 8011dc6:	2e00      	cmp	r6, #0
 8011dc8:	d140      	bne.n	8011e4c <_malloc_r+0xcc>
 8011dca:	6823      	ldr	r3, [r4, #0]
 8011dcc:	4631      	mov	r1, r6
 8011dce:	4638      	mov	r0, r7
 8011dd0:	eb04 0803 	add.w	r8, r4, r3
 8011dd4:	f000 f8b2 	bl	8011f3c <_sbrk_r>
 8011dd8:	4580      	cmp	r8, r0
 8011dda:	d13a      	bne.n	8011e52 <_malloc_r+0xd2>
 8011ddc:	6821      	ldr	r1, [r4, #0]
 8011dde:	3503      	adds	r5, #3
 8011de0:	1a6d      	subs	r5, r5, r1
 8011de2:	f025 0503 	bic.w	r5, r5, #3
 8011de6:	3508      	adds	r5, #8
 8011de8:	2d0c      	cmp	r5, #12
 8011dea:	bf38      	it	cc
 8011dec:	250c      	movcc	r5, #12
 8011dee:	4629      	mov	r1, r5
 8011df0:	4638      	mov	r0, r7
 8011df2:	f7ff ffa5 	bl	8011d40 <sbrk_aligned>
 8011df6:	3001      	adds	r0, #1
 8011df8:	d02b      	beq.n	8011e52 <_malloc_r+0xd2>
 8011dfa:	6823      	ldr	r3, [r4, #0]
 8011dfc:	442b      	add	r3, r5
 8011dfe:	6023      	str	r3, [r4, #0]
 8011e00:	e00e      	b.n	8011e20 <_malloc_r+0xa0>
 8011e02:	6822      	ldr	r2, [r4, #0]
 8011e04:	1b52      	subs	r2, r2, r5
 8011e06:	d41e      	bmi.n	8011e46 <_malloc_r+0xc6>
 8011e08:	2a0b      	cmp	r2, #11
 8011e0a:	d916      	bls.n	8011e3a <_malloc_r+0xba>
 8011e0c:	1961      	adds	r1, r4, r5
 8011e0e:	42a3      	cmp	r3, r4
 8011e10:	6025      	str	r5, [r4, #0]
 8011e12:	bf18      	it	ne
 8011e14:	6059      	strne	r1, [r3, #4]
 8011e16:	6863      	ldr	r3, [r4, #4]
 8011e18:	bf08      	it	eq
 8011e1a:	6031      	streq	r1, [r6, #0]
 8011e1c:	5162      	str	r2, [r4, r5]
 8011e1e:	604b      	str	r3, [r1, #4]
 8011e20:	4638      	mov	r0, r7
 8011e22:	f104 060b 	add.w	r6, r4, #11
 8011e26:	f000 f89f 	bl	8011f68 <__malloc_unlock>
 8011e2a:	f026 0607 	bic.w	r6, r6, #7
 8011e2e:	1d23      	adds	r3, r4, #4
 8011e30:	1af2      	subs	r2, r6, r3
 8011e32:	d0b6      	beq.n	8011da2 <_malloc_r+0x22>
 8011e34:	1b9b      	subs	r3, r3, r6
 8011e36:	50a3      	str	r3, [r4, r2]
 8011e38:	e7b3      	b.n	8011da2 <_malloc_r+0x22>
 8011e3a:	6862      	ldr	r2, [r4, #4]
 8011e3c:	42a3      	cmp	r3, r4
 8011e3e:	bf0c      	ite	eq
 8011e40:	6032      	streq	r2, [r6, #0]
 8011e42:	605a      	strne	r2, [r3, #4]
 8011e44:	e7ec      	b.n	8011e20 <_malloc_r+0xa0>
 8011e46:	4623      	mov	r3, r4
 8011e48:	6864      	ldr	r4, [r4, #4]
 8011e4a:	e7b2      	b.n	8011db2 <_malloc_r+0x32>
 8011e4c:	4634      	mov	r4, r6
 8011e4e:	6876      	ldr	r6, [r6, #4]
 8011e50:	e7b9      	b.n	8011dc6 <_malloc_r+0x46>
 8011e52:	230c      	movs	r3, #12
 8011e54:	603b      	str	r3, [r7, #0]
 8011e56:	4638      	mov	r0, r7
 8011e58:	f000 f886 	bl	8011f68 <__malloc_unlock>
 8011e5c:	e7a1      	b.n	8011da2 <_malloc_r+0x22>
 8011e5e:	6025      	str	r5, [r4, #0]
 8011e60:	e7de      	b.n	8011e20 <_malloc_r+0xa0>
 8011e62:	bf00      	nop
 8011e64:	20007274 	.word	0x20007274

08011e68 <cleanup_glue>:
 8011e68:	b538      	push	{r3, r4, r5, lr}
 8011e6a:	460c      	mov	r4, r1
 8011e6c:	6809      	ldr	r1, [r1, #0]
 8011e6e:	4605      	mov	r5, r0
 8011e70:	b109      	cbz	r1, 8011e76 <cleanup_glue+0xe>
 8011e72:	f7ff fff9 	bl	8011e68 <cleanup_glue>
 8011e76:	4621      	mov	r1, r4
 8011e78:	4628      	mov	r0, r5
 8011e7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011e7e:	f7ff bf13 	b.w	8011ca8 <_free_r>
	...

08011e84 <_reclaim_reent>:
 8011e84:	4b2c      	ldr	r3, [pc, #176]	; (8011f38 <_reclaim_reent+0xb4>)
 8011e86:	681b      	ldr	r3, [r3, #0]
 8011e88:	4283      	cmp	r3, r0
 8011e8a:	b570      	push	{r4, r5, r6, lr}
 8011e8c:	4604      	mov	r4, r0
 8011e8e:	d051      	beq.n	8011f34 <_reclaim_reent+0xb0>
 8011e90:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8011e92:	b143      	cbz	r3, 8011ea6 <_reclaim_reent+0x22>
 8011e94:	68db      	ldr	r3, [r3, #12]
 8011e96:	2b00      	cmp	r3, #0
 8011e98:	d14a      	bne.n	8011f30 <_reclaim_reent+0xac>
 8011e9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011e9c:	6819      	ldr	r1, [r3, #0]
 8011e9e:	b111      	cbz	r1, 8011ea6 <_reclaim_reent+0x22>
 8011ea0:	4620      	mov	r0, r4
 8011ea2:	f7ff ff01 	bl	8011ca8 <_free_r>
 8011ea6:	6961      	ldr	r1, [r4, #20]
 8011ea8:	b111      	cbz	r1, 8011eb0 <_reclaim_reent+0x2c>
 8011eaa:	4620      	mov	r0, r4
 8011eac:	f7ff fefc 	bl	8011ca8 <_free_r>
 8011eb0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8011eb2:	b111      	cbz	r1, 8011eba <_reclaim_reent+0x36>
 8011eb4:	4620      	mov	r0, r4
 8011eb6:	f7ff fef7 	bl	8011ca8 <_free_r>
 8011eba:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8011ebc:	b111      	cbz	r1, 8011ec4 <_reclaim_reent+0x40>
 8011ebe:	4620      	mov	r0, r4
 8011ec0:	f7ff fef2 	bl	8011ca8 <_free_r>
 8011ec4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8011ec6:	b111      	cbz	r1, 8011ece <_reclaim_reent+0x4a>
 8011ec8:	4620      	mov	r0, r4
 8011eca:	f7ff feed 	bl	8011ca8 <_free_r>
 8011ece:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8011ed0:	b111      	cbz	r1, 8011ed8 <_reclaim_reent+0x54>
 8011ed2:	4620      	mov	r0, r4
 8011ed4:	f7ff fee8 	bl	8011ca8 <_free_r>
 8011ed8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8011eda:	b111      	cbz	r1, 8011ee2 <_reclaim_reent+0x5e>
 8011edc:	4620      	mov	r0, r4
 8011ede:	f7ff fee3 	bl	8011ca8 <_free_r>
 8011ee2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8011ee4:	b111      	cbz	r1, 8011eec <_reclaim_reent+0x68>
 8011ee6:	4620      	mov	r0, r4
 8011ee8:	f7ff fede 	bl	8011ca8 <_free_r>
 8011eec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011eee:	b111      	cbz	r1, 8011ef6 <_reclaim_reent+0x72>
 8011ef0:	4620      	mov	r0, r4
 8011ef2:	f7ff fed9 	bl	8011ca8 <_free_r>
 8011ef6:	69a3      	ldr	r3, [r4, #24]
 8011ef8:	b1e3      	cbz	r3, 8011f34 <_reclaim_reent+0xb0>
 8011efa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8011efc:	4620      	mov	r0, r4
 8011efe:	4798      	blx	r3
 8011f00:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8011f02:	b1b9      	cbz	r1, 8011f34 <_reclaim_reent+0xb0>
 8011f04:	4620      	mov	r0, r4
 8011f06:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011f0a:	f7ff bfad 	b.w	8011e68 <cleanup_glue>
 8011f0e:	5949      	ldr	r1, [r1, r5]
 8011f10:	b941      	cbnz	r1, 8011f24 <_reclaim_reent+0xa0>
 8011f12:	3504      	adds	r5, #4
 8011f14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011f16:	2d80      	cmp	r5, #128	; 0x80
 8011f18:	68d9      	ldr	r1, [r3, #12]
 8011f1a:	d1f8      	bne.n	8011f0e <_reclaim_reent+0x8a>
 8011f1c:	4620      	mov	r0, r4
 8011f1e:	f7ff fec3 	bl	8011ca8 <_free_r>
 8011f22:	e7ba      	b.n	8011e9a <_reclaim_reent+0x16>
 8011f24:	680e      	ldr	r6, [r1, #0]
 8011f26:	4620      	mov	r0, r4
 8011f28:	f7ff febe 	bl	8011ca8 <_free_r>
 8011f2c:	4631      	mov	r1, r6
 8011f2e:	e7ef      	b.n	8011f10 <_reclaim_reent+0x8c>
 8011f30:	2500      	movs	r5, #0
 8011f32:	e7ef      	b.n	8011f14 <_reclaim_reent+0x90>
 8011f34:	bd70      	pop	{r4, r5, r6, pc}
 8011f36:	bf00      	nop
 8011f38:	20000190 	.word	0x20000190

08011f3c <_sbrk_r>:
 8011f3c:	b538      	push	{r3, r4, r5, lr}
 8011f3e:	4d06      	ldr	r5, [pc, #24]	; (8011f58 <_sbrk_r+0x1c>)
 8011f40:	2300      	movs	r3, #0
 8011f42:	4604      	mov	r4, r0
 8011f44:	4608      	mov	r0, r1
 8011f46:	602b      	str	r3, [r5, #0]
 8011f48:	f7ef fd04 	bl	8001954 <_sbrk>
 8011f4c:	1c43      	adds	r3, r0, #1
 8011f4e:	d102      	bne.n	8011f56 <_sbrk_r+0x1a>
 8011f50:	682b      	ldr	r3, [r5, #0]
 8011f52:	b103      	cbz	r3, 8011f56 <_sbrk_r+0x1a>
 8011f54:	6023      	str	r3, [r4, #0]
 8011f56:	bd38      	pop	{r3, r4, r5, pc}
 8011f58:	2000727c 	.word	0x2000727c

08011f5c <__malloc_lock>:
 8011f5c:	4801      	ldr	r0, [pc, #4]	; (8011f64 <__malloc_lock+0x8>)
 8011f5e:	f7ff be7b 	b.w	8011c58 <__retarget_lock_acquire_recursive>
 8011f62:	bf00      	nop
 8011f64:	20007270 	.word	0x20007270

08011f68 <__malloc_unlock>:
 8011f68:	4801      	ldr	r0, [pc, #4]	; (8011f70 <__malloc_unlock+0x8>)
 8011f6a:	f7ff be76 	b.w	8011c5a <__retarget_lock_release_recursive>
 8011f6e:	bf00      	nop
 8011f70:	20007270 	.word	0x20007270

08011f74 <_init>:
 8011f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f76:	bf00      	nop
 8011f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011f7a:	bc08      	pop	{r3}
 8011f7c:	469e      	mov	lr, r3
 8011f7e:	4770      	bx	lr

08011f80 <_fini>:
 8011f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f82:	bf00      	nop
 8011f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011f86:	bc08      	pop	{r3}
 8011f88:	469e      	mov	lr, r3
 8011f8a:	4770      	bx	lr
