
ECEN2370_StarterCode_SP25.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064a8  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001204  08006654  08006654  00007654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007858  08007858  00009080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007858  08007858  00008858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007860  08007860  00009080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007860  08007860  00008860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007864  08007864  00008864  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08007868  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009080  2**0
                  CONTENTS
 10 .bss          00025d58  20000080  20000080  00009080  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20025dd8  20025dd8  00009080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009080  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012cc6  00000000  00000000  000090b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e8d  00000000  00000000  0001bd76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001320  00000000  00000000  0001ec08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ecb  00000000  00000000  0001ff28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000263d5  00000000  00000000  00020df3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016d5c  00000000  00000000  000471c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0be7  00000000  00000000  0005df24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013eb0b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005894  00000000  00000000  0013eb50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000a3  00000000  00000000  001443e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000080 	.word	0x20000080
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800663c 	.word	0x0800663c

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000084 	.word	0x20000084
 80001e8:	0800663c 	.word	0x0800663c

080001ec <strlen>:
 80001ec:	4603      	mov	r3, r0
 80001ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f2:	2a00      	cmp	r2, #0
 80001f4:	d1fb      	bne.n	80001ee <strlen+0x2>
 80001f6:	1a18      	subs	r0, r3, r0
 80001f8:	3801      	subs	r0, #1
 80001fa:	4770      	bx	lr

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b988 	b.w	8000524 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	468e      	mov	lr, r1
 8000234:	4604      	mov	r4, r0
 8000236:	4688      	mov	r8, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d962      	bls.n	8000308 <__udivmoddi4+0xdc>
 8000242:	fab2 f682 	clz	r6, r2
 8000246:	b14e      	cbz	r6, 800025c <__udivmoddi4+0x30>
 8000248:	f1c6 0320 	rsb	r3, r6, #32
 800024c:	fa01 f806 	lsl.w	r8, r1, r6
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	40b7      	lsls	r7, r6
 8000256:	ea43 0808 	orr.w	r8, r3, r8
 800025a:	40b4      	lsls	r4, r6
 800025c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000260:	fa1f fc87 	uxth.w	ip, r7
 8000264:	fbb8 f1fe 	udiv	r1, r8, lr
 8000268:	0c23      	lsrs	r3, r4, #16
 800026a:	fb0e 8811 	mls	r8, lr, r1, r8
 800026e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000272:	fb01 f20c 	mul.w	r2, r1, ip
 8000276:	429a      	cmp	r2, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x62>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000280:	f080 80ea 	bcs.w	8000458 <__udivmoddi4+0x22c>
 8000284:	429a      	cmp	r2, r3
 8000286:	f240 80e7 	bls.w	8000458 <__udivmoddi4+0x22c>
 800028a:	3902      	subs	r1, #2
 800028c:	443b      	add	r3, r7
 800028e:	1a9a      	subs	r2, r3, r2
 8000290:	b2a3      	uxth	r3, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800029e:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a2:	459c      	cmp	ip, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x8e>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002ac:	f080 80d6 	bcs.w	800045c <__udivmoddi4+0x230>
 80002b0:	459c      	cmp	ip, r3
 80002b2:	f240 80d3 	bls.w	800045c <__udivmoddi4+0x230>
 80002b6:	443b      	add	r3, r7
 80002b8:	3802      	subs	r0, #2
 80002ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002be:	eba3 030c 	sub.w	r3, r3, ip
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11d      	cbz	r5, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40f3      	lsrs	r3, r6
 80002c8:	2200      	movs	r2, #0
 80002ca:	e9c5 3200 	strd	r3, r2, [r5]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d905      	bls.n	80002e2 <__udivmoddi4+0xb6>
 80002d6:	b10d      	cbz	r5, 80002dc <__udivmoddi4+0xb0>
 80002d8:	e9c5 0100 	strd	r0, r1, [r5]
 80002dc:	2100      	movs	r1, #0
 80002de:	4608      	mov	r0, r1
 80002e0:	e7f5      	b.n	80002ce <__udivmoddi4+0xa2>
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d146      	bne.n	8000378 <__udivmoddi4+0x14c>
 80002ea:	4573      	cmp	r3, lr
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xc8>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 8105 	bhi.w	80004fe <__udivmoddi4+0x2d2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4690      	mov	r8, r2
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0e5      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000302:	e9c5 4800 	strd	r4, r8, [r5]
 8000306:	e7e2      	b.n	80002ce <__udivmoddi4+0xa2>
 8000308:	2a00      	cmp	r2, #0
 800030a:	f000 8090 	beq.w	800042e <__udivmoddi4+0x202>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	2e00      	cmp	r6, #0
 8000314:	f040 80a4 	bne.w	8000460 <__udivmoddi4+0x234>
 8000318:	1a8a      	subs	r2, r1, r2
 800031a:	0c03      	lsrs	r3, r0, #16
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	b280      	uxth	r0, r0
 8000322:	b2bc      	uxth	r4, r7
 8000324:	2101      	movs	r1, #1
 8000326:	fbb2 fcfe 	udiv	ip, r2, lr
 800032a:	fb0e 221c 	mls	r2, lr, ip, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb04 f20c 	mul.w	r2, r4, ip
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x11e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x11c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 80e0 	bhi.w	8000508 <__udivmoddi4+0x2dc>
 8000348:	46c4      	mov	ip, r8
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000350:	fb0e 3312 	mls	r3, lr, r2, r3
 8000354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000358:	fb02 f404 	mul.w	r4, r2, r4
 800035c:	429c      	cmp	r4, r3
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x144>
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x142>
 8000368:	429c      	cmp	r4, r3
 800036a:	f200 80ca 	bhi.w	8000502 <__udivmoddi4+0x2d6>
 800036e:	4602      	mov	r2, r0
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000376:	e7a5      	b.n	80002c4 <__udivmoddi4+0x98>
 8000378:	f1c1 0620 	rsb	r6, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 f706 	lsr.w	r7, r2, r6
 8000382:	431f      	orrs	r7, r3
 8000384:	fa0e f401 	lsl.w	r4, lr, r1
 8000388:	fa20 f306 	lsr.w	r3, r0, r6
 800038c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000390:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	fa1f fc87 	uxth.w	ip, r7
 800039e:	fbbe f0f9 	udiv	r0, lr, r9
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1a0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003be:	f080 809c 	bcs.w	80004fa <__udivmoddi4+0x2ce>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8099 	bls.w	80004fa <__udivmoddi4+0x2ce>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fa1f fe83 	uxth.w	lr, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1ce>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ee:	f080 8082 	bcs.w	80004f6 <__udivmoddi4+0x2ca>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d97f      	bls.n	80004f6 <__udivmoddi4+0x2ca>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	443c      	add	r4, r7
 80003fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003fe:	eba4 040c 	sub.w	r4, r4, ip
 8000402:	fba0 ec02 	umull	lr, ip, r0, r2
 8000406:	4564      	cmp	r4, ip
 8000408:	4673      	mov	r3, lr
 800040a:	46e1      	mov	r9, ip
 800040c:	d362      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 800040e:	d05f      	beq.n	80004d0 <__udivmoddi4+0x2a4>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x1fe>
 8000412:	ebb8 0203 	subs.w	r2, r8, r3
 8000416:	eb64 0409 	sbc.w	r4, r4, r9
 800041a:	fa04 f606 	lsl.w	r6, r4, r6
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431e      	orrs	r6, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c5 6400 	strd	r6, r4, [r5]
 800042a:	2100      	movs	r1, #0
 800042c:	e74f      	b.n	80002ce <__udivmoddi4+0xa2>
 800042e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000432:	0c01      	lsrs	r1, r0, #16
 8000434:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000438:	b280      	uxth	r0, r0
 800043a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800043e:	463b      	mov	r3, r7
 8000440:	4638      	mov	r0, r7
 8000442:	463c      	mov	r4, r7
 8000444:	46b8      	mov	r8, r7
 8000446:	46be      	mov	lr, r7
 8000448:	2620      	movs	r6, #32
 800044a:	fbb1 f1f7 	udiv	r1, r1, r7
 800044e:	eba2 0208 	sub.w	r2, r2, r8
 8000452:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000456:	e766      	b.n	8000326 <__udivmoddi4+0xfa>
 8000458:	4601      	mov	r1, r0
 800045a:	e718      	b.n	800028e <__udivmoddi4+0x62>
 800045c:	4610      	mov	r0, r2
 800045e:	e72c      	b.n	80002ba <__udivmoddi4+0x8e>
 8000460:	f1c6 0220 	rsb	r2, r6, #32
 8000464:	fa2e f302 	lsr.w	r3, lr, r2
 8000468:	40b7      	lsls	r7, r6
 800046a:	40b1      	lsls	r1, r6
 800046c:	fa20 f202 	lsr.w	r2, r0, r2
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	430a      	orrs	r2, r1
 8000476:	fbb3 f8fe 	udiv	r8, r3, lr
 800047a:	b2bc      	uxth	r4, r7
 800047c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000480:	0c11      	lsrs	r1, r2, #16
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb08 f904 	mul.w	r9, r8, r4
 800048a:	40b0      	lsls	r0, r6
 800048c:	4589      	cmp	r9, r1
 800048e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000492:	b280      	uxth	r0, r0
 8000494:	d93e      	bls.n	8000514 <__udivmoddi4+0x2e8>
 8000496:	1879      	adds	r1, r7, r1
 8000498:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x276>
 800049e:	4589      	cmp	r9, r1
 80004a0:	d81f      	bhi.n	80004e2 <__udivmoddi4+0x2b6>
 80004a2:	eba1 0109 	sub.w	r1, r1, r9
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b2:	b292      	uxth	r2, r2
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d229      	bcs.n	8000510 <__udivmoddi4+0x2e4>
 80004bc:	18ba      	adds	r2, r7, r2
 80004be:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004c2:	d2c4      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d2c2      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c8:	f1a9 0102 	sub.w	r1, r9, #2
 80004cc:	443a      	add	r2, r7
 80004ce:	e7be      	b.n	800044e <__udivmoddi4+0x222>
 80004d0:	45f0      	cmp	r8, lr
 80004d2:	d29d      	bcs.n	8000410 <__udivmoddi4+0x1e4>
 80004d4:	ebbe 0302 	subs.w	r3, lr, r2
 80004d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004dc:	3801      	subs	r0, #1
 80004de:	46e1      	mov	r9, ip
 80004e0:	e796      	b.n	8000410 <__udivmoddi4+0x1e4>
 80004e2:	eba7 0909 	sub.w	r9, r7, r9
 80004e6:	4449      	add	r1, r9
 80004e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f0:	fb09 f804 	mul.w	r8, r9, r4
 80004f4:	e7db      	b.n	80004ae <__udivmoddi4+0x282>
 80004f6:	4673      	mov	r3, lr
 80004f8:	e77f      	b.n	80003fa <__udivmoddi4+0x1ce>
 80004fa:	4650      	mov	r0, sl
 80004fc:	e766      	b.n	80003cc <__udivmoddi4+0x1a0>
 80004fe:	4608      	mov	r0, r1
 8000500:	e6fd      	b.n	80002fe <__udivmoddi4+0xd2>
 8000502:	443b      	add	r3, r7
 8000504:	3a02      	subs	r2, #2
 8000506:	e733      	b.n	8000370 <__udivmoddi4+0x144>
 8000508:	f1ac 0c02 	sub.w	ip, ip, #2
 800050c:	443b      	add	r3, r7
 800050e:	e71c      	b.n	800034a <__udivmoddi4+0x11e>
 8000510:	4649      	mov	r1, r9
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x222>
 8000514:	eba1 0109 	sub.w	r1, r1, r9
 8000518:	46c4      	mov	ip, r8
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7c4      	b.n	80004ae <__udivmoddi4+0x282>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <ApplicationInit>:
#if COMPILE_TOUCH_FUNCTIONS == 1
static STMPE811_TouchData StaticTouchData;
#endif // COMPILE_TOUCH_FUNCTIONS

void ApplicationInit(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 800052c:	f005 fda2 	bl	8006074 <initialise_monitor_handles>
    LTCD__Init();
 8000530:	f000 f9c6 	bl	80008c0 <LTCD__Init>
    LTCD_Layer_Init(0);
 8000534:	2000      	movs	r0, #0
 8000536:	f000 f983 	bl	8000840 <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_WHITE);
 800053a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800053e:	2000      	movs	r0, #0
 8000540:	f000 fa3a 	bl	80009b8 <LCD_Clear>

    #if COMPILE_TOUCH_FUNCTIONS == 1
	InitializeLCDTouch();
 8000544:	f000 fb10 	bl	8000b68 <InitializeLCDTouch>

	// This is the orientation for the board to be direclty up where the buttons are vertically above the screen
	// Top left would be low x value, high y value. Bottom right would be low x value, low y value.
	StaticTouchData.orientation = STMPE811_Orientation_Portrait_2;
 8000548:	4b02      	ldr	r3, [pc, #8]	@ (8000554 <ApplicationInit+0x2c>)
 800054a:	2201      	movs	r2, #1
 800054c:	719a      	strb	r2, [r3, #6]

	#endif // COMPILE_TOUCH_FUNCTIONS
}
 800054e:	bf00      	nop
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	2000009c 	.word	0x2000009c

08000558 <ApplicationFirstScreen>:
void ApplicationFirstScreen(){
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
	firstScreen();
 800055c:	f000 f824 	bl	80005a8 <firstScreen>
}
 8000560:	bf00      	nop
 8000562:	bd80      	pop	{r7, pc}

08000564 <LCD_Touch_Polling_Demo>:
// 	visualDemo();
// }

#if COMPILE_TOUCH_FUNCTIONS == 1
void LCD_Touch_Polling_Demo(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
	while (1) {
		/* If touch pressed */
		if (returnTouchStateAndLocation(&StaticTouchData) == STMPE811_State_Pressed) {
 8000568:	480e      	ldr	r0, [pc, #56]	@ (80005a4 <LCD_Touch_Polling_Demo+0x40>)
 800056a:	f000 fb08 	bl	8000b7e <returnTouchStateAndLocation>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d1f9      	bne.n	8000568 <LCD_Touch_Polling_Demo+0x4>
			/* Touch valid */
			if(StaticTouchData.x >= 120){
 8000574:	4b0b      	ldr	r3, [pc, #44]	@ (80005a4 <LCD_Touch_Polling_Demo+0x40>)
 8000576:	881b      	ldrh	r3, [r3, #0]
 8000578:	2b77      	cmp	r3, #119	@ 0x77
 800057a:	d904      	bls.n	8000586 <LCD_Touch_Polling_Demo+0x22>

				LCD_Clear(0,LCD_COLOR_BLACK);
 800057c:	2100      	movs	r1, #0
 800057e:	2000      	movs	r0, #0
 8000580:	f000 fa1a 	bl	80009b8 <LCD_Clear>
 8000584:	e008      	b.n	8000598 <LCD_Touch_Polling_Demo+0x34>


			}
			else if(StaticTouchData.x <= 120){
 8000586:	4b07      	ldr	r3, [pc, #28]	@ (80005a4 <LCD_Touch_Polling_Demo+0x40>)
 8000588:	881b      	ldrh	r3, [r3, #0]
 800058a:	2b78      	cmp	r3, #120	@ 0x78
 800058c:	d804      	bhi.n	8000598 <LCD_Touch_Polling_Demo+0x34>
				LCD_Clear(0,LCD_COLOR_RED);
 800058e:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 8000592:	2000      	movs	r0, #0
 8000594:	f000 fa10 	bl	80009b8 <LCD_Clear>
			}
			HAL_Delay(1000);
 8000598:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800059c:	f002 f812 	bl	80025c4 <HAL_Delay>
		if (returnTouchStateAndLocation(&StaticTouchData) == STMPE811_State_Pressed) {
 80005a0:	e7e2      	b.n	8000568 <LCD_Touch_Polling_Demo+0x4>
 80005a2:	bf00      	nop
 80005a4:	2000009c 	.word	0x2000009c

080005a8 <firstScreen>:


static int PollTouchColumn(void);


void firstScreen(void) {
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
    LCD_Clear(0,LCD_COLOR_BLUE);
 80005ac:	211f      	movs	r1, #31
 80005ae:	2000      	movs	r0, #0
 80005b0:	f000 fa02 	bl	80009b8 <LCD_Clear>
	LCD_SetTextColor(LCD_COLOR_BLACK);
 80005b4:	2000      	movs	r0, #0
 80005b6:	f000 fa21 	bl	80009fc <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 80005ba:	483c      	ldr	r0, [pc, #240]	@ (80006ac <firstScreen+0x104>)
 80005bc:	f000 fa2e 	bl	8000a1c <LCD_SetFont>
	LCD_DisplayChar(60,140,'C');
 80005c0:	2243      	movs	r2, #67	@ 0x43
 80005c2:	218c      	movs	r1, #140	@ 0x8c
 80005c4:	203c      	movs	r0, #60	@ 0x3c
 80005c6:	f000 faa7 	bl	8000b18 <LCD_DisplayChar>
	LCD_DisplayChar(75,140,'o');
 80005ca:	226f      	movs	r2, #111	@ 0x6f
 80005cc:	218c      	movs	r1, #140	@ 0x8c
 80005ce:	204b      	movs	r0, #75	@ 0x4b
 80005d0:	f000 faa2 	bl	8000b18 <LCD_DisplayChar>
	LCD_DisplayChar(90,140,'n');
 80005d4:	226e      	movs	r2, #110	@ 0x6e
 80005d6:	218c      	movs	r1, #140	@ 0x8c
 80005d8:	205a      	movs	r0, #90	@ 0x5a
 80005da:	f000 fa9d 	bl	8000b18 <LCD_DisplayChar>
	LCD_DisplayChar(105,140,'n');
 80005de:	226e      	movs	r2, #110	@ 0x6e
 80005e0:	218c      	movs	r1, #140	@ 0x8c
 80005e2:	2069      	movs	r0, #105	@ 0x69
 80005e4:	f000 fa98 	bl	8000b18 <LCD_DisplayChar>
	LCD_DisplayChar(120,140,'e');
 80005e8:	2265      	movs	r2, #101	@ 0x65
 80005ea:	218c      	movs	r1, #140	@ 0x8c
 80005ec:	2078      	movs	r0, #120	@ 0x78
 80005ee:	f000 fa93 	bl	8000b18 <LCD_DisplayChar>
	LCD_DisplayChar(135,140,'c');
 80005f2:	2263      	movs	r2, #99	@ 0x63
 80005f4:	218c      	movs	r1, #140	@ 0x8c
 80005f6:	2087      	movs	r0, #135	@ 0x87
 80005f8:	f000 fa8e 	bl	8000b18 <LCD_DisplayChar>
	LCD_DisplayChar(150,140,'t');
 80005fc:	2274      	movs	r2, #116	@ 0x74
 80005fe:	218c      	movs	r1, #140	@ 0x8c
 8000600:	2096      	movs	r0, #150	@ 0x96
 8000602:	f000 fa89 	bl	8000b18 <LCD_DisplayChar>
	LCD_DisplayChar(180,140,'4');
 8000606:	2234      	movs	r2, #52	@ 0x34
 8000608:	218c      	movs	r1, #140	@ 0x8c
 800060a:	20b4      	movs	r0, #180	@ 0xb4
 800060c:	f000 fa84 	bl	8000b18 <LCD_DisplayChar>

    LCD_DisplayChar(10,190,'1');
 8000610:	2231      	movs	r2, #49	@ 0x31
 8000612:	21be      	movs	r1, #190	@ 0xbe
 8000614:	200a      	movs	r0, #10
 8000616:	f000 fa7f 	bl	8000b18 <LCD_DisplayChar>
    LCD_DisplayChar(20,190,'P');
 800061a:	2250      	movs	r2, #80	@ 0x50
 800061c:	21be      	movs	r1, #190	@ 0xbe
 800061e:	2014      	movs	r0, #20
 8000620:	f000 fa7a 	bl	8000b18 <LCD_DisplayChar>
    LCD_DisplayChar(30,190,'L');
 8000624:	224c      	movs	r2, #76	@ 0x4c
 8000626:	21be      	movs	r1, #190	@ 0xbe
 8000628:	201e      	movs	r0, #30
 800062a:	f000 fa75 	bl	8000b18 <LCD_DisplayChar>
    LCD_DisplayChar(40,190,'A');
 800062e:	2241      	movs	r2, #65	@ 0x41
 8000630:	21be      	movs	r1, #190	@ 0xbe
 8000632:	2028      	movs	r0, #40	@ 0x28
 8000634:	f000 fa70 	bl	8000b18 <LCD_DisplayChar>
    LCD_DisplayChar(55,190,'Y');
 8000638:	2259      	movs	r2, #89	@ 0x59
 800063a:	21be      	movs	r1, #190	@ 0xbe
 800063c:	2037      	movs	r0, #55	@ 0x37
 800063e:	f000 fa6b 	bl	8000b18 <LCD_DisplayChar>
    LCD_DisplayChar(70,190,'E');
 8000642:	2245      	movs	r2, #69	@ 0x45
 8000644:	21be      	movs	r1, #190	@ 0xbe
 8000646:	2046      	movs	r0, #70	@ 0x46
 8000648:	f000 fa66 	bl	8000b18 <LCD_DisplayChar>
    LCD_DisplayChar(85,190,'R');
 800064c:	2252      	movs	r2, #82	@ 0x52
 800064e:	21be      	movs	r1, #190	@ 0xbe
 8000650:	2055      	movs	r0, #85	@ 0x55
 8000652:	f000 fa61 	bl	8000b18 <LCD_DisplayChar>
    

    LCD_DisplayChar(115,190,'2');
 8000656:	2232      	movs	r2, #50	@ 0x32
 8000658:	21be      	movs	r1, #190	@ 0xbe
 800065a:	2073      	movs	r0, #115	@ 0x73
 800065c:	f000 fa5c 	bl	8000b18 <LCD_DisplayChar>
    LCD_DisplayChar(135,190,'P');
 8000660:	2250      	movs	r2, #80	@ 0x50
 8000662:	21be      	movs	r1, #190	@ 0xbe
 8000664:	2087      	movs	r0, #135	@ 0x87
 8000666:	f000 fa57 	bl	8000b18 <LCD_DisplayChar>
    LCD_DisplayChar(145,190,'L');
 800066a:	224c      	movs	r2, #76	@ 0x4c
 800066c:	21be      	movs	r1, #190	@ 0xbe
 800066e:	2091      	movs	r0, #145	@ 0x91
 8000670:	f000 fa52 	bl	8000b18 <LCD_DisplayChar>
    LCD_DisplayChar(155,190,'A');
 8000674:	2241      	movs	r2, #65	@ 0x41
 8000676:	21be      	movs	r1, #190	@ 0xbe
 8000678:	209b      	movs	r0, #155	@ 0x9b
 800067a:	f000 fa4d 	bl	8000b18 <LCD_DisplayChar>
    LCD_DisplayChar(170,190,'Y');
 800067e:	2259      	movs	r2, #89	@ 0x59
 8000680:	21be      	movs	r1, #190	@ 0xbe
 8000682:	20aa      	movs	r0, #170	@ 0xaa
 8000684:	f000 fa48 	bl	8000b18 <LCD_DisplayChar>
    LCD_DisplayChar(185,190,'E');
 8000688:	2245      	movs	r2, #69	@ 0x45
 800068a:	21be      	movs	r1, #190	@ 0xbe
 800068c:	20b9      	movs	r0, #185	@ 0xb9
 800068e:	f000 fa43 	bl	8000b18 <LCD_DisplayChar>
    LCD_DisplayChar(200,190,'R');
 8000692:	2252      	movs	r2, #82	@ 0x52
 8000694:	21be      	movs	r1, #190	@ 0xbe
 8000696:	20c8      	movs	r0, #200	@ 0xc8
 8000698:	f000 fa3e 	bl	8000b18 <LCD_DisplayChar>
    LCD_DisplayChar(215,190,'S');
 800069c:	2253      	movs	r2, #83	@ 0x53
 800069e:	21be      	movs	r1, #190	@ 0xbe
 80006a0:	20d7      	movs	r0, #215	@ 0xd7
 80006a2:	f000 fa39 	bl	8000b18 <LCD_DisplayChar>
    
}
 80006a6:	bf00      	nop
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	20000004 	.word	0x20000004

080006b0 <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b08c      	sub	sp, #48	@ 0x30
 80006b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80006b6:	2300      	movs	r3, #0
 80006b8:	61bb      	str	r3, [r7, #24]
 80006ba:	4b5a      	ldr	r3, [pc, #360]	@ (8000824 <LCD_GPIO_Init+0x174>)
 80006bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006be:	4a59      	ldr	r2, [pc, #356]	@ (8000824 <LCD_GPIO_Init+0x174>)
 80006c0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80006c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80006c6:	4b57      	ldr	r3, [pc, #348]	@ (8000824 <LCD_GPIO_Init+0x174>)
 80006c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006ca:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80006ce:	61bb      	str	r3, [r7, #24]
 80006d0:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d2:	2300      	movs	r3, #0
 80006d4:	617b      	str	r3, [r7, #20]
 80006d6:	4b53      	ldr	r3, [pc, #332]	@ (8000824 <LCD_GPIO_Init+0x174>)
 80006d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006da:	4a52      	ldr	r2, [pc, #328]	@ (8000824 <LCD_GPIO_Init+0x174>)
 80006dc:	f043 0301 	orr.w	r3, r3, #1
 80006e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006e2:	4b50      	ldr	r3, [pc, #320]	@ (8000824 <LCD_GPIO_Init+0x174>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e6:	f003 0301 	and.w	r3, r3, #1
 80006ea:	617b      	str	r3, [r7, #20]
 80006ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ee:	2300      	movs	r3, #0
 80006f0:	613b      	str	r3, [r7, #16]
 80006f2:	4b4c      	ldr	r3, [pc, #304]	@ (8000824 <LCD_GPIO_Init+0x174>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	4a4b      	ldr	r2, [pc, #300]	@ (8000824 <LCD_GPIO_Init+0x174>)
 80006f8:	f043 0302 	orr.w	r3, r3, #2
 80006fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006fe:	4b49      	ldr	r3, [pc, #292]	@ (8000824 <LCD_GPIO_Init+0x174>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	f003 0302 	and.w	r3, r3, #2
 8000706:	613b      	str	r3, [r7, #16]
 8000708:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800070a:	2300      	movs	r3, #0
 800070c:	60fb      	str	r3, [r7, #12]
 800070e:	4b45      	ldr	r3, [pc, #276]	@ (8000824 <LCD_GPIO_Init+0x174>)
 8000710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000712:	4a44      	ldr	r2, [pc, #272]	@ (8000824 <LCD_GPIO_Init+0x174>)
 8000714:	f043 0304 	orr.w	r3, r3, #4
 8000718:	6313      	str	r3, [r2, #48]	@ 0x30
 800071a:	4b42      	ldr	r3, [pc, #264]	@ (8000824 <LCD_GPIO_Init+0x174>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071e:	f003 0304 	and.w	r3, r3, #4
 8000722:	60fb      	str	r3, [r7, #12]
 8000724:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000726:	2300      	movs	r3, #0
 8000728:	60bb      	str	r3, [r7, #8]
 800072a:	4b3e      	ldr	r3, [pc, #248]	@ (8000824 <LCD_GPIO_Init+0x174>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072e:	4a3d      	ldr	r2, [pc, #244]	@ (8000824 <LCD_GPIO_Init+0x174>)
 8000730:	f043 0308 	orr.w	r3, r3, #8
 8000734:	6313      	str	r3, [r2, #48]	@ 0x30
 8000736:	4b3b      	ldr	r3, [pc, #236]	@ (8000824 <LCD_GPIO_Init+0x174>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073a:	f003 0308 	and.w	r3, r3, #8
 800073e:	60bb      	str	r3, [r7, #8]
 8000740:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000742:	2300      	movs	r3, #0
 8000744:	607b      	str	r3, [r7, #4]
 8000746:	4b37      	ldr	r3, [pc, #220]	@ (8000824 <LCD_GPIO_Init+0x174>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074a:	4a36      	ldr	r2, [pc, #216]	@ (8000824 <LCD_GPIO_Init+0x174>)
 800074c:	f043 0320 	orr.w	r3, r3, #32
 8000750:	6313      	str	r3, [r2, #48]	@ 0x30
 8000752:	4b34      	ldr	r3, [pc, #208]	@ (8000824 <LCD_GPIO_Init+0x174>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000756:	f003 0320 	and.w	r3, r3, #32
 800075a:	607b      	str	r3, [r7, #4]
 800075c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800075e:	2300      	movs	r3, #0
 8000760:	603b      	str	r3, [r7, #0]
 8000762:	4b30      	ldr	r3, [pc, #192]	@ (8000824 <LCD_GPIO_Init+0x174>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000766:	4a2f      	ldr	r2, [pc, #188]	@ (8000824 <LCD_GPIO_Init+0x174>)
 8000768:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800076c:	6313      	str	r3, [r2, #48]	@ 0x30
 800076e:	4b2d      	ldr	r3, [pc, #180]	@ (8000824 <LCD_GPIO_Init+0x174>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000772:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000776:	603b      	str	r3, [r7, #0]
 8000778:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 800077a:	f641 0358 	movw	r3, #6232	@ 0x1858
 800077e:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8000780:	2302      	movs	r3, #2
 8000782:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000784:	2300      	movs	r3, #0
 8000786:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000788:	2302      	movs	r3, #2
 800078a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 800078c:	230e      	movs	r3, #14
 800078e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000790:	f107 031c 	add.w	r3, r7, #28
 8000794:	4619      	mov	r1, r3
 8000796:	4824      	ldr	r0, [pc, #144]	@ (8000828 <LCD_GPIO_Init+0x178>)
 8000798:	f002 f81e 	bl	80027d8 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 800079c:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80007a0:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80007a2:	f107 031c 	add.w	r3, r7, #28
 80007a6:	4619      	mov	r1, r3
 80007a8:	4820      	ldr	r0, [pc, #128]	@ (800082c <LCD_GPIO_Init+0x17c>)
 80007aa:	f002 f815 	bl	80027d8 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 80007ae:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 80007b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 80007b4:	f107 031c 	add.w	r3, r7, #28
 80007b8:	4619      	mov	r1, r3
 80007ba:	481d      	ldr	r0, [pc, #116]	@ (8000830 <LCD_GPIO_Init+0x180>)
 80007bc:	f002 f80c 	bl	80027d8 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 80007c0:	2348      	movs	r3, #72	@ 0x48
 80007c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80007c4:	f107 031c 	add.w	r3, r7, #28
 80007c8:	4619      	mov	r1, r3
 80007ca:	481a      	ldr	r0, [pc, #104]	@ (8000834 <LCD_GPIO_Init+0x184>)
 80007cc:	f002 f804 	bl	80027d8 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 80007d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 80007d6:	f107 031c 	add.w	r3, r7, #28
 80007da:	4619      	mov	r1, r3
 80007dc:	4816      	ldr	r0, [pc, #88]	@ (8000838 <LCD_GPIO_Init+0x188>)
 80007de:	f001 fffb 	bl	80027d8 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 80007e2:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 80007e6:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80007e8:	f107 031c 	add.w	r3, r7, #28
 80007ec:	4619      	mov	r1, r3
 80007ee:	4813      	ldr	r0, [pc, #76]	@ (800083c <LCD_GPIO_Init+0x18c>)
 80007f0:	f001 fff2 	bl	80027d8 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80007f4:	2303      	movs	r3, #3
 80007f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 80007f8:	2309      	movs	r3, #9
 80007fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80007fc:	f107 031c 	add.w	r3, r7, #28
 8000800:	4619      	mov	r1, r3
 8000802:	480a      	ldr	r0, [pc, #40]	@ (800082c <LCD_GPIO_Init+0x17c>)
 8000804:	f001 ffe8 	bl	80027d8 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8000808:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800080c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800080e:	f107 031c 	add.w	r3, r7, #28
 8000812:	4619      	mov	r1, r3
 8000814:	4809      	ldr	r0, [pc, #36]	@ (800083c <LCD_GPIO_Init+0x18c>)
 8000816:	f001 ffdf 	bl	80027d8 <HAL_GPIO_Init>
}
 800081a:	bf00      	nop
 800081c:	3730      	adds	r7, #48	@ 0x30
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	40023800 	.word	0x40023800
 8000828:	40020000 	.word	0x40020000
 800082c:	40020400 	.word	0x40020400
 8000830:	40020800 	.word	0x40020800
 8000834:	40020c00 	.word	0x40020c00
 8000838:	40021400 	.word	0x40021400
 800083c:	40021800 	.word	0x40021800

08000840 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b090      	sub	sp, #64	@ 0x40
 8000844:	af00      	add	r7, sp, #0
 8000846:	4603      	mov	r3, r0
 8000848:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 800084a:	2300      	movs	r3, #0
 800084c:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 800084e:	23f0      	movs	r3, #240	@ 0xf0
 8000850:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 8000852:	2300      	movs	r3, #0
 8000854:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 8000856:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800085a:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 800085c:	2302      	movs	r3, #2
 800085e:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 8000860:	23ff      	movs	r3, #255	@ 0xff
 8000862:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 8000864:	2300      	movs	r3, #0
 8000866:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000868:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800086c:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800086e:	2305      	movs	r3, #5
 8000870:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 8000872:	79fb      	ldrb	r3, [r7, #7]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d101      	bne.n	800087c <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 8000878:	4b0f      	ldr	r3, [pc, #60]	@ (80008b8 <LTCD_Layer_Init+0x78>)
 800087a:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 800087c:	23f0      	movs	r3, #240	@ 0xf0
 800087e:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8000880:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000884:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 8000886:	2300      	movs	r3, #0
 8000888:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 800088c:	2300      	movs	r3, #0
 800088e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 8000892:	2300      	movs	r3, #0
 8000894:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 8000898:	79fa      	ldrb	r2, [r7, #7]
 800089a:	f107 030c 	add.w	r3, r7, #12
 800089e:	4619      	mov	r1, r3
 80008a0:	4806      	ldr	r0, [pc, #24]	@ (80008bc <LTCD_Layer_Init+0x7c>)
 80008a2:	f003 fbdb 	bl	800405c <HAL_LTDC_ConfigLayer>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 80008ac:	f000 f956 	bl	8000b5c <LCD_Error_Handler>
	}
}
 80008b0:	bf00      	nop
 80008b2:	3740      	adds	r7, #64	@ 0x40
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	20000180 	.word	0x20000180
 80008bc:	200000a4 	.word	0x200000a4

080008c0 <LTCD__Init>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 80008c4:	4b2a      	ldr	r3, [pc, #168]	@ (8000970 <LTCD__Init+0xb0>)
 80008c6:	4a2b      	ldr	r2, [pc, #172]	@ (8000974 <LTCD__Init+0xb4>)
 80008c8:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 80008ca:	4b29      	ldr	r3, [pc, #164]	@ (8000970 <LTCD__Init+0xb0>)
 80008cc:	2209      	movs	r2, #9
 80008ce:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 80008d0:	4b27      	ldr	r3, [pc, #156]	@ (8000970 <LTCD__Init+0xb0>)
 80008d2:	2201      	movs	r2, #1
 80008d4:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 80008d6:	4b26      	ldr	r3, [pc, #152]	@ (8000970 <LTCD__Init+0xb0>)
 80008d8:	221d      	movs	r2, #29
 80008da:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 80008dc:	4b24      	ldr	r3, [pc, #144]	@ (8000970 <LTCD__Init+0xb0>)
 80008de:	2203      	movs	r2, #3
 80008e0:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 80008e2:	4b23      	ldr	r3, [pc, #140]	@ (8000970 <LTCD__Init+0xb0>)
 80008e4:	f240 120d 	movw	r2, #269	@ 0x10d
 80008e8:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 80008ea:	4b21      	ldr	r3, [pc, #132]	@ (8000970 <LTCD__Init+0xb0>)
 80008ec:	f240 1243 	movw	r2, #323	@ 0x143
 80008f0:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 80008f2:	4b1f      	ldr	r3, [pc, #124]	@ (8000970 <LTCD__Init+0xb0>)
 80008f4:	f240 1217 	movw	r2, #279	@ 0x117
 80008f8:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 80008fa:	4b1d      	ldr	r3, [pc, #116]	@ (8000970 <LTCD__Init+0xb0>)
 80008fc:	f240 1247 	movw	r2, #327	@ 0x147
 8000900:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 8000902:	4b1b      	ldr	r3, [pc, #108]	@ (8000970 <LTCD__Init+0xb0>)
 8000904:	2200      	movs	r2, #0
 8000906:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 800090a:	4b19      	ldr	r3, [pc, #100]	@ (8000970 <LTCD__Init+0xb0>)
 800090c:	2200      	movs	r2, #0
 800090e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8000912:	4b17      	ldr	r3, [pc, #92]	@ (8000970 <LTCD__Init+0xb0>)
 8000914:	2200      	movs	r2, #0
 8000916:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800091a:	4b17      	ldr	r3, [pc, #92]	@ (8000978 <LTCD__Init+0xb8>)
 800091c:	2208      	movs	r2, #8
 800091e:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8000920:	4b15      	ldr	r3, [pc, #84]	@ (8000978 <LTCD__Init+0xb8>)
 8000922:	22c0      	movs	r2, #192	@ 0xc0
 8000924:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8000926:	4b14      	ldr	r3, [pc, #80]	@ (8000978 <LTCD__Init+0xb8>)
 8000928:	2204      	movs	r2, #4
 800092a:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 800092c:	4b12      	ldr	r3, [pc, #72]	@ (8000978 <LTCD__Init+0xb8>)
 800092e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000932:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8000934:	4810      	ldr	r0, [pc, #64]	@ (8000978 <LTCD__Init+0xb8>)
 8000936:	f004 f9eb 	bl	8004d10 <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800093a:	4b0d      	ldr	r3, [pc, #52]	@ (8000970 <LTCD__Init+0xb0>)
 800093c:	2200      	movs	r2, #0
 800093e:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000940:	4b0b      	ldr	r3, [pc, #44]	@ (8000970 <LTCD__Init+0xb0>)
 8000942:	2200      	movs	r2, #0
 8000944:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000946:	4b0a      	ldr	r3, [pc, #40]	@ (8000970 <LTCD__Init+0xb0>)
 8000948:	2200      	movs	r2, #0
 800094a:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800094c:	4b08      	ldr	r3, [pc, #32]	@ (8000970 <LTCD__Init+0xb0>)
 800094e:	2200      	movs	r2, #0
 8000950:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 8000952:	f7ff fead 	bl	80006b0 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000956:	4806      	ldr	r0, [pc, #24]	@ (8000970 <LTCD__Init+0xb0>)
 8000958:	f003 fab0 	bl	8003ebc <HAL_LTDC_Init>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 8000962:	f000 f8fb 	bl	8000b5c <LCD_Error_Handler>
	 }

	ili9341_Init();
 8000966:	f000 f916 	bl	8000b96 <ili9341_Init>
}
 800096a:	bf00      	nop
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	200000a4 	.word	0x200000a4
 8000974:	40016800 	.word	0x40016800
 8000978:	2000014c 	.word	0x2000014c

0800097c <LCD_Draw_Pixel>:
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
 8000982:	4603      	mov	r3, r0
 8000984:	80fb      	strh	r3, [r7, #6]
 8000986:	460b      	mov	r3, r1
 8000988:	80bb      	strh	r3, [r7, #4]
 800098a:	4613      	mov	r3, r2
 800098c:	807b      	strh	r3, [r7, #2]
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 800098e:	88ba      	ldrh	r2, [r7, #4]
 8000990:	4613      	mov	r3, r2
 8000992:	011b      	lsls	r3, r3, #4
 8000994:	1a9b      	subs	r3, r3, r2
 8000996:	011b      	lsls	r3, r3, #4
 8000998:	461a      	mov	r2, r3
 800099a:	88fb      	ldrh	r3, [r7, #6]
 800099c:	4413      	add	r3, r2
 800099e:	4905      	ldr	r1, [pc, #20]	@ (80009b4 <LCD_Draw_Pixel+0x38>)
 80009a0:	887a      	ldrh	r2, [r7, #2]
 80009a2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 80009a6:	bf00      	nop
 80009a8:	370c      	adds	r7, #12
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	20000180 	.word	0x20000180

080009b8 <LCD_Clear>:
	  LCD_Draw_Pixel(x, i+y, color);
  }
}

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b085      	sub	sp, #20
 80009bc:	af00      	add	r7, sp, #0
 80009be:	4603      	mov	r3, r0
 80009c0:	460a      	mov	r2, r1
 80009c2:	71fb      	strb	r3, [r7, #7]
 80009c4:	4613      	mov	r3, r2
 80009c6:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 80009c8:	79fb      	ldrb	r3, [r7, #7]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d10e      	bne.n	80009ec <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 80009ce:	2300      	movs	r3, #0
 80009d0:	60fb      	str	r3, [r7, #12]
 80009d2:	e007      	b.n	80009e4 <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 80009d4:	4908      	ldr	r1, [pc, #32]	@ (80009f8 <LCD_Clear+0x40>)
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	88ba      	ldrh	r2, [r7, #4]
 80009da:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	3301      	adds	r3, #1
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 80009ea:	d3f3      	bcc.n	80009d4 <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 80009ec:	bf00      	nop
 80009ee:	3714      	adds	r7, #20
 80009f0:	46bd      	mov	sp, r7
 80009f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f6:	4770      	bx	lr
 80009f8:	20000180 	.word	0x20000180

080009fc <LCD_SetTextColor>:

//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint16_t Color)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b083      	sub	sp, #12
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	4603      	mov	r3, r0
 8000a04:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 8000a06:	4a04      	ldr	r2, [pc, #16]	@ (8000a18 <LCD_SetTextColor+0x1c>)
 8000a08:	88fb      	ldrh	r3, [r7, #6]
 8000a0a:	8013      	strh	r3, [r2, #0]
}
 8000a0c:	bf00      	nop
 8000a0e:	370c      	adds	r7, #12
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr
 8000a18:	20000000 	.word	0x20000000

08000a1c <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b083      	sub	sp, #12
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8000a24:	4a04      	ldr	r2, [pc, #16]	@ (8000a38 <LCD_SetFont+0x1c>)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	6013      	str	r3, [r2, #0]
}
 8000a2a:	bf00      	nop
 8000a2c:	370c      	adds	r7, #12
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	2000017c 	.word	0x2000017c

08000a3c <LCD_Draw_Char>:

//This was taken and adapted from stm32's mcu code
void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b084      	sub	sp, #16
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	4603      	mov	r3, r0
 8000a44:	603a      	str	r2, [r7, #0]
 8000a46:	80fb      	strh	r3, [r7, #6]
 8000a48:	460b      	mov	r3, r1
 8000a4a:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	60fb      	str	r3, [r7, #12]
 8000a50:	2300      	movs	r3, #0
 8000a52:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000a54:	2300      	movs	r3, #0
 8000a56:	60fb      	str	r3, [r7, #12]
 8000a58:	e04c      	b.n	8000af4 <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	60bb      	str	r3, [r7, #8]
 8000a5e:	e03f      	b.n	8000ae0 <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	005b      	lsls	r3, r3, #1
 8000a64:	683a      	ldr	r2, [r7, #0]
 8000a66:	4413      	add	r3, r2
 8000a68:	881b      	ldrh	r3, [r3, #0]
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4b27      	ldr	r3, [pc, #156]	@ (8000b0c <LCD_Draw_Char+0xd0>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	889b      	ldrh	r3, [r3, #4]
 8000a72:	4a27      	ldr	r2, [pc, #156]	@ (8000b10 <LCD_Draw_Char+0xd4>)
 8000a74:	fba2 2303 	umull	r2, r3, r2, r3
 8000a78:	08db      	lsrs	r3, r3, #3
 8000a7a:	b29b      	uxth	r3, r3
 8000a7c:	00db      	lsls	r3, r3, #3
 8000a7e:	2280      	movs	r2, #128	@ 0x80
 8000a80:	409a      	lsls	r2, r3
 8000a82:	68bb      	ldr	r3, [r7, #8]
 8000a84:	fa42 f303 	asr.w	r3, r2, r3
 8000a88:	400b      	ands	r3, r1
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d104      	bne.n	8000a98 <LCD_Draw_Char+0x5c>
 8000a8e:	4b1f      	ldr	r3, [pc, #124]	@ (8000b0c <LCD_Draw_Char+0xd0>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	889b      	ldrh	r3, [r3, #4]
 8000a94:	2b0c      	cmp	r3, #12
 8000a96:	d920      	bls.n	8000ada <LCD_Draw_Char+0x9e>
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	005b      	lsls	r3, r3, #1
 8000a9c:	683a      	ldr	r2, [r7, #0]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	881b      	ldrh	r3, [r3, #0]
 8000aa2:	461a      	mov	r2, r3
 8000aa4:	68bb      	ldr	r3, [r7, #8]
 8000aa6:	fa42 f303 	asr.w	r3, r2, r3
 8000aaa:	f003 0301 	and.w	r3, r3, #1
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d104      	bne.n	8000abc <LCD_Draw_Char+0x80>
 8000ab2:	4b16      	ldr	r3, [pc, #88]	@ (8000b0c <LCD_Draw_Char+0xd0>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	889b      	ldrh	r3, [r3, #4]
 8000ab8:	2b0c      	cmp	r3, #12
 8000aba:	d80e      	bhi.n	8000ada <LCD_Draw_Char+0x9e>
      {
         //Background If want to overrite text under then add a set color here
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 8000abc:	68bb      	ldr	r3, [r7, #8]
 8000abe:	b29a      	uxth	r2, r3
 8000ac0:	88fb      	ldrh	r3, [r7, #6]
 8000ac2:	4413      	add	r3, r2
 8000ac4:	b298      	uxth	r0, r3
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	b29a      	uxth	r2, r3
 8000aca:	88bb      	ldrh	r3, [r7, #4]
 8000acc:	4413      	add	r3, r2
 8000ace:	b29b      	uxth	r3, r3
 8000ad0:	4a10      	ldr	r2, [pc, #64]	@ (8000b14 <LCD_Draw_Char+0xd8>)
 8000ad2:	8812      	ldrh	r2, [r2, #0]
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	f7ff ff51 	bl	800097c <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000ada:	68bb      	ldr	r3, [r7, #8]
 8000adc:	3301      	adds	r3, #1
 8000ade:	60bb      	str	r3, [r7, #8]
 8000ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8000b0c <LCD_Draw_Char+0xd0>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	889b      	ldrh	r3, [r3, #4]
 8000ae6:	461a      	mov	r2, r3
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	4293      	cmp	r3, r2
 8000aec:	d3b8      	bcc.n	8000a60 <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	3301      	adds	r3, #1
 8000af2:	60fb      	str	r3, [r7, #12]
 8000af4:	4b05      	ldr	r3, [pc, #20]	@ (8000b0c <LCD_Draw_Char+0xd0>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	88db      	ldrh	r3, [r3, #6]
 8000afa:	461a      	mov	r2, r3
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d3ab      	bcc.n	8000a5a <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 8000b02:	bf00      	nop
 8000b04:	bf00      	nop
 8000b06:	3710      	adds	r7, #16
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	2000017c 	.word	0x2000017c
 8000b10:	aaaaaaab 	.word	0xaaaaaaab
 8000b14:	20000000 	.word	0x20000000

08000b18 <LCD_DisplayChar>:

//This was taken and adapted from stm32's mcu code
void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	80fb      	strh	r3, [r7, #6]
 8000b22:	460b      	mov	r3, r1
 8000b24:	80bb      	strh	r3, [r7, #4]
 8000b26:	4613      	mov	r3, r2
 8000b28:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 8000b2a:	78fb      	ldrb	r3, [r7, #3]
 8000b2c:	3b20      	subs	r3, #32
 8000b2e:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 8000b30:	4b09      	ldr	r3, [pc, #36]	@ (8000b58 <LCD_DisplayChar+0x40>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	681a      	ldr	r2, [r3, #0]
 8000b36:	78fb      	ldrb	r3, [r7, #3]
 8000b38:	4907      	ldr	r1, [pc, #28]	@ (8000b58 <LCD_DisplayChar+0x40>)
 8000b3a:	6809      	ldr	r1, [r1, #0]
 8000b3c:	88c9      	ldrh	r1, [r1, #6]
 8000b3e:	fb01 f303 	mul.w	r3, r1, r3
 8000b42:	005b      	lsls	r3, r3, #1
 8000b44:	441a      	add	r2, r3
 8000b46:	88b9      	ldrh	r1, [r7, #4]
 8000b48:	88fb      	ldrh	r3, [r7, #6]
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f7ff ff76 	bl	8000a3c <LCD_Draw_Char>
}
 8000b50:	bf00      	nop
 8000b52:	3708      	adds	r7, #8
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	2000017c 	.word	0x2000017c

08000b5c <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b60:	b672      	cpsid	i
}
 8000b62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b64:	bf00      	nop
 8000b66:	e7fd      	b.n	8000b64 <LCD_Error_Handler+0x8>

08000b68 <InitializeLCDTouch>:
// Touch Functionality   //

#if COMPILE_TOUCH_FUNCTIONS == 1

void InitializeLCDTouch(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8000b6c:	f001 f931 	bl	8001dd2 <STMPE811_Init>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b02      	cmp	r3, #2
 8000b74:	d001      	beq.n	8000b7a <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialzation
 8000b76:	bf00      	nop
 8000b78:	e7fd      	b.n	8000b76 <InitializeLCDTouch+0xe>
  }
}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}

08000b7e <returnTouchStateAndLocation>:

STMPE811_State_t returnTouchStateAndLocation(STMPE811_TouchData * touchStruct)
{
 8000b7e:	b580      	push	{r7, lr}
 8000b80:	b082      	sub	sp, #8
 8000b82:	af00      	add	r7, sp, #0
 8000b84:	6078      	str	r0, [r7, #4]
	return STMPE811_ReadTouch(touchStruct);
 8000b86:	6878      	ldr	r0, [r7, #4]
 8000b88:	f001 f9db 	bl	8001f42 <STMPE811_ReadTouch>
 8000b8c:	4603      	mov	r3, r0
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	3708      	adds	r7, #8
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}

08000b96 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8000b96:	b580      	push	{r7, lr}
 8000b98:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8000b9a:	f000 f9ff 	bl	8000f9c <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8000b9e:	20ca      	movs	r0, #202	@ 0xca
 8000ba0:	f000 f943 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 8000ba4:	20c3      	movs	r0, #195	@ 0xc3
 8000ba6:	f000 f94d 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 8000baa:	2008      	movs	r0, #8
 8000bac:	f000 f94a 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 8000bb0:	2050      	movs	r0, #80	@ 0x50
 8000bb2:	f000 f947 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 8000bb6:	20cf      	movs	r0, #207	@ 0xcf
 8000bb8:	f000 f937 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	f000 f941 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 8000bc2:	20c1      	movs	r0, #193	@ 0xc1
 8000bc4:	f000 f93e 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 8000bc8:	2030      	movs	r0, #48	@ 0x30
 8000bca:	f000 f93b 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 8000bce:	20ed      	movs	r0, #237	@ 0xed
 8000bd0:	f000 f92b 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 8000bd4:	2064      	movs	r0, #100	@ 0x64
 8000bd6:	f000 f935 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 8000bda:	2003      	movs	r0, #3
 8000bdc:	f000 f932 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 8000be0:	2012      	movs	r0, #18
 8000be2:	f000 f92f 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 8000be6:	2081      	movs	r0, #129	@ 0x81
 8000be8:	f000 f92c 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 8000bec:	20e8      	movs	r0, #232	@ 0xe8
 8000bee:	f000 f91c 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8000bf2:	2085      	movs	r0, #133	@ 0x85
 8000bf4:	f000 f926 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000bf8:	2000      	movs	r0, #0
 8000bfa:	f000 f923 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8000bfe:	2078      	movs	r0, #120	@ 0x78
 8000c00:	f000 f920 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 8000c04:	20cb      	movs	r0, #203	@ 0xcb
 8000c06:	f000 f910 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 8000c0a:	2039      	movs	r0, #57	@ 0x39
 8000c0c:	f000 f91a 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 8000c10:	202c      	movs	r0, #44	@ 0x2c
 8000c12:	f000 f917 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000c16:	2000      	movs	r0, #0
 8000c18:	f000 f914 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 8000c1c:	2034      	movs	r0, #52	@ 0x34
 8000c1e:	f000 f911 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 8000c22:	2002      	movs	r0, #2
 8000c24:	f000 f90e 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 8000c28:	20f7      	movs	r0, #247	@ 0xf7
 8000c2a:	f000 f8fe 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 8000c2e:	2020      	movs	r0, #32
 8000c30:	f000 f908 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 8000c34:	20ea      	movs	r0, #234	@ 0xea
 8000c36:	f000 f8f8 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000c3a:	2000      	movs	r0, #0
 8000c3c:	f000 f902 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000c40:	2000      	movs	r0, #0
 8000c42:	f000 f8ff 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 8000c46:	20b1      	movs	r0, #177	@ 0xb1
 8000c48:	f000 f8ef 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000c4c:	2000      	movs	r0, #0
 8000c4e:	f000 f8f9 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8000c52:	201b      	movs	r0, #27
 8000c54:	f000 f8f6 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8000c58:	20b6      	movs	r0, #182	@ 0xb6
 8000c5a:	f000 f8e6 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8000c5e:	200a      	movs	r0, #10
 8000c60:	f000 f8f0 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8000c64:	20a2      	movs	r0, #162	@ 0xa2
 8000c66:	f000 f8ed 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 8000c6a:	20c0      	movs	r0, #192	@ 0xc0
 8000c6c:	f000 f8dd 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8000c70:	2010      	movs	r0, #16
 8000c72:	f000 f8e7 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8000c76:	20c1      	movs	r0, #193	@ 0xc1
 8000c78:	f000 f8d7 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8000c7c:	2010      	movs	r0, #16
 8000c7e:	f000 f8e1 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8000c82:	20c5      	movs	r0, #197	@ 0xc5
 8000c84:	f000 f8d1 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8000c88:	2045      	movs	r0, #69	@ 0x45
 8000c8a:	f000 f8db 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8000c8e:	2015      	movs	r0, #21
 8000c90:	f000 f8d8 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 8000c94:	20c7      	movs	r0, #199	@ 0xc7
 8000c96:	f000 f8c8 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 8000c9a:	2090      	movs	r0, #144	@ 0x90
 8000c9c:	f000 f8d2 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 8000ca0:	2036      	movs	r0, #54	@ 0x36
 8000ca2:	f000 f8c2 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 8000ca6:	20c8      	movs	r0, #200	@ 0xc8
 8000ca8:	f000 f8cc 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 8000cac:	20f2      	movs	r0, #242	@ 0xf2
 8000cae:	f000 f8bc 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000cb2:	2000      	movs	r0, #0
 8000cb4:	f000 f8c6 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 8000cb8:	20b0      	movs	r0, #176	@ 0xb0
 8000cba:	f000 f8b6 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 8000cbe:	20c2      	movs	r0, #194	@ 0xc2
 8000cc0:	f000 f8c0 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8000cc4:	20b6      	movs	r0, #182	@ 0xb6
 8000cc6:	f000 f8b0 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8000cca:	200a      	movs	r0, #10
 8000ccc:	f000 f8ba 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 8000cd0:	20a7      	movs	r0, #167	@ 0xa7
 8000cd2:	f000 f8b7 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 8000cd6:	2027      	movs	r0, #39	@ 0x27
 8000cd8:	f000 f8b4 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8000cdc:	2004      	movs	r0, #4
 8000cde:	f000 f8b1 	bl	8000e44 <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 8000ce2:	202a      	movs	r0, #42	@ 0x2a
 8000ce4:	f000 f8a1 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000ce8:	2000      	movs	r0, #0
 8000cea:	f000 f8ab 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000cee:	2000      	movs	r0, #0
 8000cf0:	f000 f8a8 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000cf4:	2000      	movs	r0, #0
 8000cf6:	f000 f8a5 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 8000cfa:	20ef      	movs	r0, #239	@ 0xef
 8000cfc:	f000 f8a2 	bl	8000e44 <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 8000d00:	202b      	movs	r0, #43	@ 0x2b
 8000d02:	f000 f892 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000d06:	2000      	movs	r0, #0
 8000d08:	f000 f89c 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000d0c:	2000      	movs	r0, #0
 8000d0e:	f000 f899 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 8000d12:	2001      	movs	r0, #1
 8000d14:	f000 f896 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 8000d18:	203f      	movs	r0, #63	@ 0x3f
 8000d1a:	f000 f893 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 8000d1e:	20f6      	movs	r0, #246	@ 0xf6
 8000d20:	f000 f883 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8000d24:	2001      	movs	r0, #1
 8000d26:	f000 f88d 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000d2a:	2000      	movs	r0, #0
 8000d2c:	f000 f88a 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 8000d30:	2006      	movs	r0, #6
 8000d32:	f000 f887 	bl	8000e44 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 8000d36:	202c      	movs	r0, #44	@ 0x2c
 8000d38:	f000 f877 	bl	8000e2a <ili9341_Write_Reg>
  LCD_Delay(200);
 8000d3c:	20c8      	movs	r0, #200	@ 0xc8
 8000d3e:	f000 f9e9 	bl	8001114 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 8000d42:	2026      	movs	r0, #38	@ 0x26
 8000d44:	f000 f871 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8000d48:	2001      	movs	r0, #1
 8000d4a:	f000 f87b 	bl	8000e44 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 8000d4e:	20e0      	movs	r0, #224	@ 0xe0
 8000d50:	f000 f86b 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 8000d54:	200f      	movs	r0, #15
 8000d56:	f000 f875 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 8000d5a:	2029      	movs	r0, #41	@ 0x29
 8000d5c:	f000 f872 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 8000d60:	2024      	movs	r0, #36	@ 0x24
 8000d62:	f000 f86f 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8000d66:	200c      	movs	r0, #12
 8000d68:	f000 f86c 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 8000d6c:	200e      	movs	r0, #14
 8000d6e:	f000 f869 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8000d72:	2009      	movs	r0, #9
 8000d74:	f000 f866 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 8000d78:	204e      	movs	r0, #78	@ 0x4e
 8000d7a:	f000 f863 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8000d7e:	2078      	movs	r0, #120	@ 0x78
 8000d80:	f000 f860 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 8000d84:	203c      	movs	r0, #60	@ 0x3c
 8000d86:	f000 f85d 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8000d8a:	2009      	movs	r0, #9
 8000d8c:	f000 f85a 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 8000d90:	2013      	movs	r0, #19
 8000d92:	f000 f857 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8000d96:	2005      	movs	r0, #5
 8000d98:	f000 f854 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 8000d9c:	2017      	movs	r0, #23
 8000d9e:	f000 f851 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8000da2:	2011      	movs	r0, #17
 8000da4:	f000 f84e 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000da8:	2000      	movs	r0, #0
 8000daa:	f000 f84b 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 8000dae:	20e1      	movs	r0, #225	@ 0xe1
 8000db0:	f000 f83b 	bl	8000e2a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000db4:	2000      	movs	r0, #0
 8000db6:	f000 f845 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 8000dba:	2016      	movs	r0, #22
 8000dbc:	f000 f842 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8000dc0:	201b      	movs	r0, #27
 8000dc2:	f000 f83f 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8000dc6:	2004      	movs	r0, #4
 8000dc8:	f000 f83c 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8000dcc:	2011      	movs	r0, #17
 8000dce:	f000 f839 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 8000dd2:	2007      	movs	r0, #7
 8000dd4:	f000 f836 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 8000dd8:	2031      	movs	r0, #49	@ 0x31
 8000dda:	f000 f833 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 8000dde:	2033      	movs	r0, #51	@ 0x33
 8000de0:	f000 f830 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 8000de4:	2042      	movs	r0, #66	@ 0x42
 8000de6:	f000 f82d 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8000dea:	2005      	movs	r0, #5
 8000dec:	f000 f82a 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8000df0:	200c      	movs	r0, #12
 8000df2:	f000 f827 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 8000df6:	200a      	movs	r0, #10
 8000df8:	f000 f824 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 8000dfc:	2028      	movs	r0, #40	@ 0x28
 8000dfe:	f000 f821 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 8000e02:	202f      	movs	r0, #47	@ 0x2f
 8000e04:	f000 f81e 	bl	8000e44 <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 8000e08:	200f      	movs	r0, #15
 8000e0a:	f000 f81b 	bl	8000e44 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 8000e0e:	2011      	movs	r0, #17
 8000e10:	f000 f80b 	bl	8000e2a <ili9341_Write_Reg>
  LCD_Delay(200);
 8000e14:	20c8      	movs	r0, #200	@ 0xc8
 8000e16:	f000 f97d 	bl	8001114 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 8000e1a:	2029      	movs	r0, #41	@ 0x29
 8000e1c:	f000 f805 	bl	8000e2a <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 8000e20:	202c      	movs	r0, #44	@ 0x2c
 8000e22:	f000 f802 	bl	8000e2a <ili9341_Write_Reg>
}
 8000e26:	bf00      	nop
 8000e28:	bd80      	pop	{r7, pc}

08000e2a <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	b082      	sub	sp, #8
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	4603      	mov	r3, r0
 8000e32:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8000e34:	79fb      	ldrb	r3, [r7, #7]
 8000e36:	4618      	mov	r0, r3
 8000e38:	f000 f94a 	bl	80010d0 <LCD_IO_WriteReg>
}
 8000e3c:	bf00      	nop
 8000e3e:	3708      	adds	r7, #8
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8000e4e:	88fb      	ldrh	r3, [r7, #6]
 8000e50:	4618      	mov	r0, r3
 8000e52:	f000 f91b 	bl	800108c <LCD_IO_WriteData>
}
 8000e56:	bf00      	nop
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
	...

08000e60 <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8000e64:	4819      	ldr	r0, [pc, #100]	@ (8000ecc <SPI_Init+0x6c>)
 8000e66:	f004 fb32 	bl	80054ce <HAL_SPI_GetState>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d12b      	bne.n	8000ec8 <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 8000e70:	4b16      	ldr	r3, [pc, #88]	@ (8000ecc <SPI_Init+0x6c>)
 8000e72:	4a17      	ldr	r2, [pc, #92]	@ (8000ed0 <SPI_Init+0x70>)
 8000e74:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000e76:	4b15      	ldr	r3, [pc, #84]	@ (8000ecc <SPI_Init+0x6c>)
 8000e78:	2218      	movs	r2, #24
 8000e7a:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8000e7c:	4b13      	ldr	r3, [pc, #76]	@ (8000ecc <SPI_Init+0x6c>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8000e82:	4b12      	ldr	r3, [pc, #72]	@ (8000ecc <SPI_Init+0x6c>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8000e88:	4b10      	ldr	r3, [pc, #64]	@ (8000ecc <SPI_Init+0x6c>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8000e8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ecc <SPI_Init+0x6c>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8000e94:	4b0d      	ldr	r3, [pc, #52]	@ (8000ecc <SPI_Init+0x6c>)
 8000e96:	2207      	movs	r2, #7
 8000e98:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8000e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000ecc <SPI_Init+0x6c>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8000ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8000ecc <SPI_Init+0x6c>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8000ea6:	4b09      	ldr	r3, [pc, #36]	@ (8000ecc <SPI_Init+0x6c>)
 8000ea8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000eac:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8000eae:	4b07      	ldr	r3, [pc, #28]	@ (8000ecc <SPI_Init+0x6c>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8000eb4:	4b05      	ldr	r3, [pc, #20]	@ (8000ecc <SPI_Init+0x6c>)
 8000eb6:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000eba:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 8000ebc:	4803      	ldr	r0, [pc, #12]	@ (8000ecc <SPI_Init+0x6c>)
 8000ebe:	f000 f833 	bl	8000f28 <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8000ec2:	4802      	ldr	r0, [pc, #8]	@ (8000ecc <SPI_Init+0x6c>)
 8000ec4:	f004 f90e 	bl	80050e4 <HAL_SPI_Init>
  }
}
 8000ec8:	bf00      	nop
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	20025980 	.word	0x20025980
 8000ed0:	40015000 	.word	0x40015000

08000ed4 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 8000ee2:	4b09      	ldr	r3, [pc, #36]	@ (8000f08 <SPI_Write+0x34>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	1db9      	adds	r1, r7, #6
 8000ee8:	2201      	movs	r2, #1
 8000eea:	4808      	ldr	r0, [pc, #32]	@ (8000f0c <SPI_Write+0x38>)
 8000eec:	f004 f9ab 	bl	8005246 <HAL_SPI_Transmit>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8000ef4:	7bfb      	ldrb	r3, [r7, #15]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 8000efa:	f000 f809 	bl	8000f10 <SPI_Error>
  }
}
 8000efe:	bf00      	nop
 8000f00:	3710      	adds	r7, #16
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	2000000c 	.word	0x2000000c
 8000f0c:	20025980 	.word	0x20025980

08000f10 <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8000f14:	4803      	ldr	r0, [pc, #12]	@ (8000f24 <SPI_Error+0x14>)
 8000f16:	f004 f96e 	bl	80051f6 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 8000f1a:	f7ff ffa1 	bl	8000e60 <SPI_Init>
}
 8000f1e:	bf00      	nop
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	20025980 	.word	0x20025980

08000f28 <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b08a      	sub	sp, #40	@ 0x28
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 8000f30:	2300      	movs	r3, #0
 8000f32:	613b      	str	r3, [r7, #16]
 8000f34:	4b17      	ldr	r3, [pc, #92]	@ (8000f94 <SPI_MspInit+0x6c>)
 8000f36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f38:	4a16      	ldr	r2, [pc, #88]	@ (8000f94 <SPI_MspInit+0x6c>)
 8000f3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000f3e:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f40:	4b14      	ldr	r3, [pc, #80]	@ (8000f94 <SPI_MspInit+0x6c>)
 8000f42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f48:	613b      	str	r3, [r7, #16]
 8000f4a:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	60fb      	str	r3, [r7, #12]
 8000f50:	4b10      	ldr	r3, [pc, #64]	@ (8000f94 <SPI_MspInit+0x6c>)
 8000f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f54:	4a0f      	ldr	r2, [pc, #60]	@ (8000f94 <SPI_MspInit+0x6c>)
 8000f56:	f043 0320 	orr.w	r3, r3, #32
 8000f5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f5c:	4b0d      	ldr	r3, [pc, #52]	@ (8000f94 <SPI_MspInit+0x6c>)
 8000f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f60:	f003 0320 	and.w	r3, r3, #32
 8000f64:	60fb      	str	r3, [r7, #12]
 8000f66:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 8000f68:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8000f6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8000f6e:	2302      	movs	r3, #2
 8000f70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8000f72:	2302      	movs	r3, #2
 8000f74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8000f76:	2301      	movs	r3, #1
 8000f78:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 8000f7a:	2305      	movs	r3, #5
 8000f7c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 8000f7e:	f107 0314 	add.w	r3, r7, #20
 8000f82:	4619      	mov	r1, r3
 8000f84:	4804      	ldr	r0, [pc, #16]	@ (8000f98 <SPI_MspInit+0x70>)
 8000f86:	f001 fc27 	bl	80027d8 <HAL_GPIO_Init>
}
 8000f8a:	bf00      	nop
 8000f8c:	3728      	adds	r7, #40	@ 0x28
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	40023800 	.word	0x40023800
 8000f98:	40021400 	.word	0x40021400

08000f9c <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b088      	sub	sp, #32
 8000fa0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 8000fa2:	4b36      	ldr	r3, [pc, #216]	@ (800107c <LCD_IO_Init+0xe0>)
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d164      	bne.n	8001074 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 8000faa:	4b34      	ldr	r3, [pc, #208]	@ (800107c <LCD_IO_Init+0xe0>)
 8000fac:	2201      	movs	r2, #1
 8000fae:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	60bb      	str	r3, [r7, #8]
 8000fb4:	4b32      	ldr	r3, [pc, #200]	@ (8001080 <LCD_IO_Init+0xe4>)
 8000fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb8:	4a31      	ldr	r2, [pc, #196]	@ (8001080 <LCD_IO_Init+0xe4>)
 8000fba:	f043 0308 	orr.w	r3, r3, #8
 8000fbe:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fc0:	4b2f      	ldr	r3, [pc, #188]	@ (8001080 <LCD_IO_Init+0xe4>)
 8000fc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc4:	f003 0308 	and.w	r3, r3, #8
 8000fc8:	60bb      	str	r3, [r7, #8]
 8000fca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8000fcc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fd0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8000fde:	f107 030c 	add.w	r3, r7, #12
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4827      	ldr	r0, [pc, #156]	@ (8001084 <LCD_IO_Init+0xe8>)
 8000fe6:	f001 fbf7 	bl	80027d8 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 8000fea:	2300      	movs	r3, #0
 8000fec:	607b      	str	r3, [r7, #4]
 8000fee:	4b24      	ldr	r3, [pc, #144]	@ (8001080 <LCD_IO_Init+0xe4>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	4a23      	ldr	r2, [pc, #140]	@ (8001080 <LCD_IO_Init+0xe4>)
 8000ff4:	f043 0308 	orr.w	r3, r3, #8
 8000ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffa:	4b21      	ldr	r3, [pc, #132]	@ (8001080 <LCD_IO_Init+0xe4>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	f003 0308 	and.w	r3, r3, #8
 8001002:	607b      	str	r3, [r7, #4]
 8001004:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8001006:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800100a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 800100c:	2301      	movs	r3, #1
 800100e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001010:	2300      	movs	r3, #0
 8001012:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001014:	2302      	movs	r3, #2
 8001016:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001018:	f107 030c 	add.w	r3, r7, #12
 800101c:	4619      	mov	r1, r3
 800101e:	4819      	ldr	r0, [pc, #100]	@ (8001084 <LCD_IO_Init+0xe8>)
 8001020:	f001 fbda 	bl	80027d8 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001024:	2300      	movs	r3, #0
 8001026:	603b      	str	r3, [r7, #0]
 8001028:	4b15      	ldr	r3, [pc, #84]	@ (8001080 <LCD_IO_Init+0xe4>)
 800102a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102c:	4a14      	ldr	r2, [pc, #80]	@ (8001080 <LCD_IO_Init+0xe4>)
 800102e:	f043 0304 	orr.w	r3, r3, #4
 8001032:	6313      	str	r3, [r2, #48]	@ 0x30
 8001034:	4b12      	ldr	r3, [pc, #72]	@ (8001080 <LCD_IO_Init+0xe4>)
 8001036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001038:	f003 0304 	and.w	r3, r3, #4
 800103c:	603b      	str	r3, [r7, #0]
 800103e:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001040:	2304      	movs	r3, #4
 8001042:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001044:	2301      	movs	r3, #1
 8001046:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001048:	2300      	movs	r3, #0
 800104a:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800104c:	2302      	movs	r3, #2
 800104e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001050:	f107 030c 	add.w	r3, r7, #12
 8001054:	4619      	mov	r1, r3
 8001056:	480c      	ldr	r0, [pc, #48]	@ (8001088 <LCD_IO_Init+0xec>)
 8001058:	f001 fbbe 	bl	80027d8 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 800105c:	2200      	movs	r2, #0
 800105e:	2104      	movs	r1, #4
 8001060:	4809      	ldr	r0, [pc, #36]	@ (8001088 <LCD_IO_Init+0xec>)
 8001062:	f001 fe71 	bl	8002d48 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001066:	2201      	movs	r2, #1
 8001068:	2104      	movs	r1, #4
 800106a:	4807      	ldr	r0, [pc, #28]	@ (8001088 <LCD_IO_Init+0xec>)
 800106c:	f001 fe6c 	bl	8002d48 <HAL_GPIO_WritePin>

    SPI_Init();
 8001070:	f7ff fef6 	bl	8000e60 <SPI_Init>
  }
}
 8001074:	bf00      	nop
 8001076:	3720      	adds	r7, #32
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	200259d8 	.word	0x200259d8
 8001080:	40023800 	.word	0x40023800
 8001084:	40020c00 	.word	0x40020c00
 8001088:	40020800 	.word	0x40020800

0800108c <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001096:	2201      	movs	r2, #1
 8001098:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800109c:	480a      	ldr	r0, [pc, #40]	@ (80010c8 <LCD_IO_WriteData+0x3c>)
 800109e:	f001 fe53 	bl	8002d48 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 80010a2:	2200      	movs	r2, #0
 80010a4:	2104      	movs	r1, #4
 80010a6:	4809      	ldr	r0, [pc, #36]	@ (80010cc <LCD_IO_WriteData+0x40>)
 80010a8:	f001 fe4e 	bl	8002d48 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 80010ac:	88fb      	ldrh	r3, [r7, #6]
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff ff10 	bl	8000ed4 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80010b4:	2201      	movs	r2, #1
 80010b6:	2104      	movs	r1, #4
 80010b8:	4804      	ldr	r0, [pc, #16]	@ (80010cc <LCD_IO_WriteData+0x40>)
 80010ba:	f001 fe45 	bl	8002d48 <HAL_GPIO_WritePin>
}
 80010be:	bf00      	nop
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	40020c00 	.word	0x40020c00
 80010cc:	40020800 	.word	0x40020800

080010d0 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80010da:	2200      	movs	r2, #0
 80010dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010e0:	480a      	ldr	r0, [pc, #40]	@ (800110c <LCD_IO_WriteReg+0x3c>)
 80010e2:	f001 fe31 	bl	8002d48 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80010e6:	2200      	movs	r2, #0
 80010e8:	2104      	movs	r1, #4
 80010ea:	4809      	ldr	r0, [pc, #36]	@ (8001110 <LCD_IO_WriteReg+0x40>)
 80010ec:	f001 fe2c 	bl	8002d48 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff feed 	bl	8000ed4 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80010fa:	2201      	movs	r2, #1
 80010fc:	2104      	movs	r1, #4
 80010fe:	4804      	ldr	r0, [pc, #16]	@ (8001110 <LCD_IO_WriteReg+0x40>)
 8001100:	f001 fe22 	bl	8002d48 <HAL_GPIO_WritePin>
}
 8001104:	bf00      	nop
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	40020c00 	.word	0x40020c00
 8001110:	40020800 	.word	0x40020800

08001114 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f001 fa51 	bl	80025c4 <HAL_Delay>
}
 8001122:	bf00      	nop
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}

0800112a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800112a:	b580      	push	{r7, lr}
 800112c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800112e:	f001 f9d7 	bl	80024e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001132:	f000 f817 	bl	8001164 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001136:	f000 fa07 	bl	8001548 <MX_GPIO_Init>
  MX_LTDC_Init();
 800113a:	f000 f8bd 	bl	80012b8 <MX_LTDC_Init>
  MX_RNG_Init();
 800113e:	f000 f96d 	bl	800141c <MX_RNG_Init>
  MX_TIM2_Init();
 8001142:	f000 f9b5 	bl	80014b0 <MX_TIM2_Init>
  MX_SPI5_Init();
 8001146:	f000 f97d 	bl	8001444 <MX_SPI5_Init>
  MX_I2C3_Init();
 800114a:	f000 f875 	bl	8001238 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  ApplicationInit(); // Initializes the LCD functionality
 800114e:	f7ff f9eb 	bl	8000528 <ApplicationInit>
  ApplicationFirstScreen();
 8001152:	f7ff fa01 	bl	8000558 <ApplicationFirstScreen>

  //LCD_Visual_Demo();
  HAL_Delay(5000);
 8001156:	f241 3088 	movw	r0, #5000	@ 0x1388
 800115a:	f001 fa33 	bl	80025c4 <HAL_Delay>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	  LCD_Touch_Polling_Demo();
 800115e:	f7ff fa01 	bl	8000564 <LCD_Touch_Polling_Demo>
 8001162:	e7fc      	b.n	800115e <main+0x34>

08001164 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b094      	sub	sp, #80	@ 0x50
 8001168:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800116a:	f107 0320 	add.w	r3, r7, #32
 800116e:	2230      	movs	r2, #48	@ 0x30
 8001170:	2100      	movs	r1, #0
 8001172:	4618      	mov	r0, r3
 8001174:	f005 f8a0 	bl	80062b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001178:	f107 030c 	add.w	r3, r7, #12
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
 8001182:	609a      	str	r2, [r3, #8]
 8001184:	60da      	str	r2, [r3, #12]
 8001186:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001188:	2300      	movs	r3, #0
 800118a:	60bb      	str	r3, [r7, #8]
 800118c:	4b28      	ldr	r3, [pc, #160]	@ (8001230 <SystemClock_Config+0xcc>)
 800118e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001190:	4a27      	ldr	r2, [pc, #156]	@ (8001230 <SystemClock_Config+0xcc>)
 8001192:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001196:	6413      	str	r3, [r2, #64]	@ 0x40
 8001198:	4b25      	ldr	r3, [pc, #148]	@ (8001230 <SystemClock_Config+0xcc>)
 800119a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800119c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011a0:	60bb      	str	r3, [r7, #8]
 80011a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011a4:	2300      	movs	r3, #0
 80011a6:	607b      	str	r3, [r7, #4]
 80011a8:	4b22      	ldr	r3, [pc, #136]	@ (8001234 <SystemClock_Config+0xd0>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a21      	ldr	r2, [pc, #132]	@ (8001234 <SystemClock_Config+0xd0>)
 80011ae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80011b2:	6013      	str	r3, [r2, #0]
 80011b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001234 <SystemClock_Config+0xd0>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011bc:	607b      	str	r3, [r7, #4]
 80011be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011c0:	2301      	movs	r3, #1
 80011c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011ca:	2302      	movs	r3, #2
 80011cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011ce:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80011d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80011d4:	2308      	movs	r3, #8
 80011d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011d8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80011dc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011de:	2302      	movs	r3, #2
 80011e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011e2:	2307      	movs	r3, #7
 80011e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011e6:	f107 0320 	add.w	r3, r7, #32
 80011ea:	4618      	mov	r0, r3
 80011ec:	f003 f90c 	bl	8004408 <HAL_RCC_OscConfig>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <SystemClock_Config+0x96>
  {
    Error_Handler();
 80011f6:	f000 fb55 	bl	80018a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011fa:	230f      	movs	r3, #15
 80011fc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011fe:	2302      	movs	r3, #2
 8001200:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001202:	2300      	movs	r3, #0
 8001204:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001206:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800120a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800120c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001210:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001212:	f107 030c 	add.w	r3, r7, #12
 8001216:	2105      	movs	r1, #5
 8001218:	4618      	mov	r0, r3
 800121a:	f003 fb6d 	bl	80048f8 <HAL_RCC_ClockConfig>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001224:	f000 fb3e 	bl	80018a4 <Error_Handler>
  }
}
 8001228:	bf00      	nop
 800122a:	3750      	adds	r7, #80	@ 0x50
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	40023800 	.word	0x40023800
 8001234:	40007000 	.word	0x40007000

08001238 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800123c:	4b1b      	ldr	r3, [pc, #108]	@ (80012ac <MX_I2C3_Init+0x74>)
 800123e:	4a1c      	ldr	r2, [pc, #112]	@ (80012b0 <MX_I2C3_Init+0x78>)
 8001240:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001242:	4b1a      	ldr	r3, [pc, #104]	@ (80012ac <MX_I2C3_Init+0x74>)
 8001244:	4a1b      	ldr	r2, [pc, #108]	@ (80012b4 <MX_I2C3_Init+0x7c>)
 8001246:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001248:	4b18      	ldr	r3, [pc, #96]	@ (80012ac <MX_I2C3_Init+0x74>)
 800124a:	2200      	movs	r2, #0
 800124c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800124e:	4b17      	ldr	r3, [pc, #92]	@ (80012ac <MX_I2C3_Init+0x74>)
 8001250:	2200      	movs	r2, #0
 8001252:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001254:	4b15      	ldr	r3, [pc, #84]	@ (80012ac <MX_I2C3_Init+0x74>)
 8001256:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800125a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800125c:	4b13      	ldr	r3, [pc, #76]	@ (80012ac <MX_I2C3_Init+0x74>)
 800125e:	2200      	movs	r2, #0
 8001260:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001262:	4b12      	ldr	r3, [pc, #72]	@ (80012ac <MX_I2C3_Init+0x74>)
 8001264:	2200      	movs	r2, #0
 8001266:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001268:	4b10      	ldr	r3, [pc, #64]	@ (80012ac <MX_I2C3_Init+0x74>)
 800126a:	2200      	movs	r2, #0
 800126c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800126e:	4b0f      	ldr	r3, [pc, #60]	@ (80012ac <MX_I2C3_Init+0x74>)
 8001270:	2200      	movs	r2, #0
 8001272:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001274:	480d      	ldr	r0, [pc, #52]	@ (80012ac <MX_I2C3_Init+0x74>)
 8001276:	f001 fd81 	bl	8002d7c <HAL_I2C_Init>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001280:	f000 fb10 	bl	80018a4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001284:	2100      	movs	r1, #0
 8001286:	4809      	ldr	r0, [pc, #36]	@ (80012ac <MX_I2C3_Init+0x74>)
 8001288:	f002 fd9c 	bl	8003dc4 <HAL_I2CEx_ConfigAnalogFilter>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001292:	f000 fb07 	bl	80018a4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001296:	2100      	movs	r1, #0
 8001298:	4804      	ldr	r0, [pc, #16]	@ (80012ac <MX_I2C3_Init+0x74>)
 800129a:	f002 fdcf 	bl	8003e3c <HAL_I2CEx_ConfigDigitalFilter>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80012a4:	f000 fafe 	bl	80018a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80012a8:	bf00      	nop
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	200259dc 	.word	0x200259dc
 80012b0:	40005c00 	.word	0x40005c00
 80012b4:	000186a0 	.word	0x000186a0

080012b8 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b09a      	sub	sp, #104	@ 0x68
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80012be:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80012c2:	2234      	movs	r2, #52	@ 0x34
 80012c4:	2100      	movs	r1, #0
 80012c6:	4618      	mov	r0, r3
 80012c8:	f004 fff6 	bl	80062b8 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 80012cc:	463b      	mov	r3, r7
 80012ce:	2234      	movs	r2, #52	@ 0x34
 80012d0:	2100      	movs	r1, #0
 80012d2:	4618      	mov	r0, r3
 80012d4:	f004 fff0 	bl	80062b8 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80012d8:	4b4e      	ldr	r3, [pc, #312]	@ (8001414 <MX_LTDC_Init+0x15c>)
 80012da:	4a4f      	ldr	r2, [pc, #316]	@ (8001418 <MX_LTDC_Init+0x160>)
 80012dc:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80012de:	4b4d      	ldr	r3, [pc, #308]	@ (8001414 <MX_LTDC_Init+0x15c>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80012e4:	4b4b      	ldr	r3, [pc, #300]	@ (8001414 <MX_LTDC_Init+0x15c>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80012ea:	4b4a      	ldr	r3, [pc, #296]	@ (8001414 <MX_LTDC_Init+0x15c>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80012f0:	4b48      	ldr	r3, [pc, #288]	@ (8001414 <MX_LTDC_Init+0x15c>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 80012f6:	4b47      	ldr	r3, [pc, #284]	@ (8001414 <MX_LTDC_Init+0x15c>)
 80012f8:	2207      	movs	r2, #7
 80012fa:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 80012fc:	4b45      	ldr	r3, [pc, #276]	@ (8001414 <MX_LTDC_Init+0x15c>)
 80012fe:	2203      	movs	r2, #3
 8001300:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8001302:	4b44      	ldr	r3, [pc, #272]	@ (8001414 <MX_LTDC_Init+0x15c>)
 8001304:	220e      	movs	r2, #14
 8001306:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8001308:	4b42      	ldr	r3, [pc, #264]	@ (8001414 <MX_LTDC_Init+0x15c>)
 800130a:	2205      	movs	r2, #5
 800130c:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 800130e:	4b41      	ldr	r3, [pc, #260]	@ (8001414 <MX_LTDC_Init+0x15c>)
 8001310:	f240 228e 	movw	r2, #654	@ 0x28e
 8001314:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8001316:	4b3f      	ldr	r3, [pc, #252]	@ (8001414 <MX_LTDC_Init+0x15c>)
 8001318:	f240 12e5 	movw	r2, #485	@ 0x1e5
 800131c:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
 800131e:	4b3d      	ldr	r3, [pc, #244]	@ (8001414 <MX_LTDC_Init+0x15c>)
 8001320:	f44f 7225 	mov.w	r2, #660	@ 0x294
 8001324:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 487;
 8001326:	4b3b      	ldr	r3, [pc, #236]	@ (8001414 <MX_LTDC_Init+0x15c>)
 8001328:	f240 12e7 	movw	r2, #487	@ 0x1e7
 800132c:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800132e:	4b39      	ldr	r3, [pc, #228]	@ (8001414 <MX_LTDC_Init+0x15c>)
 8001330:	2200      	movs	r2, #0
 8001332:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001336:	4b37      	ldr	r3, [pc, #220]	@ (8001414 <MX_LTDC_Init+0x15c>)
 8001338:	2200      	movs	r2, #0
 800133a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 800133e:	4b35      	ldr	r3, [pc, #212]	@ (8001414 <MX_LTDC_Init+0x15c>)
 8001340:	2200      	movs	r2, #0
 8001342:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001346:	4833      	ldr	r0, [pc, #204]	@ (8001414 <MX_LTDC_Init+0x15c>)
 8001348:	f002 fdb8 	bl	8003ebc <HAL_LTDC_Init>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8001352:	f000 faa7 	bl	80018a4 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001356:	2300      	movs	r3, #0
 8001358:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 800135a:	2300      	movs	r3, #0
 800135c:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 800135e:	2300      	movs	r3, #0
 8001360:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 8001362:	2300      	movs	r3, #0
 8001364:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001366:	2300      	movs	r3, #0
 8001368:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 800136a:	2300      	movs	r3, #0
 800136c:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 800136e:	2300      	movs	r3, #0
 8001370:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001372:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001376:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001378:	2305      	movs	r3, #5
 800137a:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 800137c:	2300      	movs	r3, #0
 800137e:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 8001380:	2300      	movs	r3, #0
 8001382:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 8001384:	2300      	movs	r3, #0
 8001386:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8001388:	2300      	movs	r3, #0
 800138a:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 800138e:	2300      	movs	r3, #0
 8001390:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 8001394:	2300      	movs	r3, #0
 8001396:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800139a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800139e:	2200      	movs	r2, #0
 80013a0:	4619      	mov	r1, r3
 80013a2:	481c      	ldr	r0, [pc, #112]	@ (8001414 <MX_LTDC_Init+0x15c>)
 80013a4:	f002 fe5a 	bl	800405c <HAL_LTDC_ConfigLayer>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 80013ae:	f000 fa79 	bl	80018a4 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 80013b2:	2300      	movs	r3, #0
 80013b4:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 80013b6:	2300      	movs	r3, #0
 80013b8:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 80013ba:	2300      	movs	r3, #0
 80013bc:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 80013be:	2300      	movs	r3, #0
 80013c0:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80013c2:	2300      	movs	r3, #0
 80013c4:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 80013ca:	2300      	movs	r3, #0
 80013cc:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80013ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013d2:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80013d4:	2305      	movs	r3, #5
 80013d6:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 80013d8:	2300      	movs	r3, #0
 80013da:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 80013dc:	2300      	movs	r3, #0
 80013de:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 80013e0:	2300      	movs	r3, #0
 80013e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 80013e4:	2300      	movs	r3, #0
 80013e6:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 80013f0:	2300      	movs	r3, #0
 80013f2:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 80013f6:	463b      	mov	r3, r7
 80013f8:	2201      	movs	r2, #1
 80013fa:	4619      	mov	r1, r3
 80013fc:	4805      	ldr	r0, [pc, #20]	@ (8001414 <MX_LTDC_Init+0x15c>)
 80013fe:	f002 fe2d 	bl	800405c <HAL_LTDC_ConfigLayer>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8001408:	f000 fa4c 	bl	80018a4 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 800140c:	bf00      	nop
 800140e:	3768      	adds	r7, #104	@ 0x68
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	20025a30 	.word	0x20025a30
 8001418:	40016800 	.word	0x40016800

0800141c <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001420:	4b06      	ldr	r3, [pc, #24]	@ (800143c <MX_RNG_Init+0x20>)
 8001422:	4a07      	ldr	r2, [pc, #28]	@ (8001440 <MX_RNG_Init+0x24>)
 8001424:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001426:	4805      	ldr	r0, [pc, #20]	@ (800143c <MX_RNG_Init+0x20>)
 8001428:	f003 fe32 	bl	8005090 <HAL_RNG_Init>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8001432:	f000 fa37 	bl	80018a4 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001436:	bf00      	nop
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	20025ad8 	.word	0x20025ad8
 8001440:	50060800 	.word	0x50060800

08001444 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001448:	4b17      	ldr	r3, [pc, #92]	@ (80014a8 <MX_SPI5_Init+0x64>)
 800144a:	4a18      	ldr	r2, [pc, #96]	@ (80014ac <MX_SPI5_Init+0x68>)
 800144c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800144e:	4b16      	ldr	r3, [pc, #88]	@ (80014a8 <MX_SPI5_Init+0x64>)
 8001450:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001454:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001456:	4b14      	ldr	r3, [pc, #80]	@ (80014a8 <MX_SPI5_Init+0x64>)
 8001458:	2200      	movs	r2, #0
 800145a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800145c:	4b12      	ldr	r3, [pc, #72]	@ (80014a8 <MX_SPI5_Init+0x64>)
 800145e:	2200      	movs	r2, #0
 8001460:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001462:	4b11      	ldr	r3, [pc, #68]	@ (80014a8 <MX_SPI5_Init+0x64>)
 8001464:	2200      	movs	r2, #0
 8001466:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001468:	4b0f      	ldr	r3, [pc, #60]	@ (80014a8 <MX_SPI5_Init+0x64>)
 800146a:	2200      	movs	r2, #0
 800146c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800146e:	4b0e      	ldr	r3, [pc, #56]	@ (80014a8 <MX_SPI5_Init+0x64>)
 8001470:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001474:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001476:	4b0c      	ldr	r3, [pc, #48]	@ (80014a8 <MX_SPI5_Init+0x64>)
 8001478:	2200      	movs	r2, #0
 800147a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800147c:	4b0a      	ldr	r3, [pc, #40]	@ (80014a8 <MX_SPI5_Init+0x64>)
 800147e:	2200      	movs	r2, #0
 8001480:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001482:	4b09      	ldr	r3, [pc, #36]	@ (80014a8 <MX_SPI5_Init+0x64>)
 8001484:	2200      	movs	r2, #0
 8001486:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001488:	4b07      	ldr	r3, [pc, #28]	@ (80014a8 <MX_SPI5_Init+0x64>)
 800148a:	2200      	movs	r2, #0
 800148c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 800148e:	4b06      	ldr	r3, [pc, #24]	@ (80014a8 <MX_SPI5_Init+0x64>)
 8001490:	220a      	movs	r2, #10
 8001492:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001494:	4804      	ldr	r0, [pc, #16]	@ (80014a8 <MX_SPI5_Init+0x64>)
 8001496:	f003 fe25 	bl	80050e4 <HAL_SPI_Init>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80014a0:	f000 fa00 	bl	80018a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80014a4:	bf00      	nop
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	20025ae8 	.word	0x20025ae8
 80014ac:	40015000 	.word	0x40015000

080014b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b086      	sub	sp, #24
 80014b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014b6:	f107 0308 	add.w	r3, r7, #8
 80014ba:	2200      	movs	r2, #0
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	605a      	str	r2, [r3, #4]
 80014c0:	609a      	str	r2, [r3, #8]
 80014c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014c4:	463b      	mov	r3, r7
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001544 <MX_TIM2_Init+0x94>)
 80014ce:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80014d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001544 <MX_TIM2_Init+0x94>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014da:	4b1a      	ldr	r3, [pc, #104]	@ (8001544 <MX_TIM2_Init+0x94>)
 80014dc:	2200      	movs	r2, #0
 80014de:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80014e0:	4b18      	ldr	r3, [pc, #96]	@ (8001544 <MX_TIM2_Init+0x94>)
 80014e2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80014e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014e8:	4b16      	ldr	r3, [pc, #88]	@ (8001544 <MX_TIM2_Init+0x94>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ee:	4b15      	ldr	r3, [pc, #84]	@ (8001544 <MX_TIM2_Init+0x94>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014f4:	4813      	ldr	r0, [pc, #76]	@ (8001544 <MX_TIM2_Init+0x94>)
 80014f6:	f004 f8d5 	bl	80056a4 <HAL_TIM_Base_Init>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001500:	f000 f9d0 	bl	80018a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001504:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001508:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800150a:	f107 0308 	add.w	r3, r7, #8
 800150e:	4619      	mov	r1, r3
 8001510:	480c      	ldr	r0, [pc, #48]	@ (8001544 <MX_TIM2_Init+0x94>)
 8001512:	f004 f916 	bl	8005742 <HAL_TIM_ConfigClockSource>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800151c:	f000 f9c2 	bl	80018a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001520:	2300      	movs	r3, #0
 8001522:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001524:	2300      	movs	r3, #0
 8001526:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001528:	463b      	mov	r3, r7
 800152a:	4619      	mov	r1, r3
 800152c:	4805      	ldr	r0, [pc, #20]	@ (8001544 <MX_TIM2_Init+0x94>)
 800152e:	f004 fb15 	bl	8005b5c <HAL_TIMEx_MasterConfigSynchronization>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001538:	f000 f9b4 	bl	80018a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800153c:	bf00      	nop
 800153e:	3718      	adds	r7, #24
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	20025b40 	.word	0x20025b40

08001548 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b08e      	sub	sp, #56	@ 0x38
 800154c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001552:	2200      	movs	r2, #0
 8001554:	601a      	str	r2, [r3, #0]
 8001556:	605a      	str	r2, [r3, #4]
 8001558:	609a      	str	r2, [r3, #8]
 800155a:	60da      	str	r2, [r3, #12]
 800155c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800155e:	2300      	movs	r3, #0
 8001560:	623b      	str	r3, [r7, #32]
 8001562:	4bb2      	ldr	r3, [pc, #712]	@ (800182c <MX_GPIO_Init+0x2e4>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001566:	4ab1      	ldr	r2, [pc, #708]	@ (800182c <MX_GPIO_Init+0x2e4>)
 8001568:	f043 0304 	orr.w	r3, r3, #4
 800156c:	6313      	str	r3, [r2, #48]	@ 0x30
 800156e:	4baf      	ldr	r3, [pc, #700]	@ (800182c <MX_GPIO_Init+0x2e4>)
 8001570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001572:	f003 0304 	and.w	r3, r3, #4
 8001576:	623b      	str	r3, [r7, #32]
 8001578:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800157a:	2300      	movs	r3, #0
 800157c:	61fb      	str	r3, [r7, #28]
 800157e:	4bab      	ldr	r3, [pc, #684]	@ (800182c <MX_GPIO_Init+0x2e4>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001582:	4aaa      	ldr	r2, [pc, #680]	@ (800182c <MX_GPIO_Init+0x2e4>)
 8001584:	f043 0320 	orr.w	r3, r3, #32
 8001588:	6313      	str	r3, [r2, #48]	@ 0x30
 800158a:	4ba8      	ldr	r3, [pc, #672]	@ (800182c <MX_GPIO_Init+0x2e4>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158e:	f003 0320 	and.w	r3, r3, #32
 8001592:	61fb      	str	r3, [r7, #28]
 8001594:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	61bb      	str	r3, [r7, #24]
 800159a:	4ba4      	ldr	r3, [pc, #656]	@ (800182c <MX_GPIO_Init+0x2e4>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159e:	4aa3      	ldr	r2, [pc, #652]	@ (800182c <MX_GPIO_Init+0x2e4>)
 80015a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a6:	4ba1      	ldr	r3, [pc, #644]	@ (800182c <MX_GPIO_Init+0x2e4>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015ae:	61bb      	str	r3, [r7, #24]
 80015b0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	617b      	str	r3, [r7, #20]
 80015b6:	4b9d      	ldr	r3, [pc, #628]	@ (800182c <MX_GPIO_Init+0x2e4>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ba:	4a9c      	ldr	r2, [pc, #624]	@ (800182c <MX_GPIO_Init+0x2e4>)
 80015bc:	f043 0301 	orr.w	r3, r3, #1
 80015c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015c2:	4b9a      	ldr	r3, [pc, #616]	@ (800182c <MX_GPIO_Init+0x2e4>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	617b      	str	r3, [r7, #20]
 80015cc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ce:	2300      	movs	r3, #0
 80015d0:	613b      	str	r3, [r7, #16]
 80015d2:	4b96      	ldr	r3, [pc, #600]	@ (800182c <MX_GPIO_Init+0x2e4>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d6:	4a95      	ldr	r2, [pc, #596]	@ (800182c <MX_GPIO_Init+0x2e4>)
 80015d8:	f043 0302 	orr.w	r3, r3, #2
 80015dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015de:	4b93      	ldr	r3, [pc, #588]	@ (800182c <MX_GPIO_Init+0x2e4>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e2:	f003 0302 	and.w	r3, r3, #2
 80015e6:	613b      	str	r3, [r7, #16]
 80015e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80015ea:	2300      	movs	r3, #0
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	4b8f      	ldr	r3, [pc, #572]	@ (800182c <MX_GPIO_Init+0x2e4>)
 80015f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f2:	4a8e      	ldr	r2, [pc, #568]	@ (800182c <MX_GPIO_Init+0x2e4>)
 80015f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80015f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015fa:	4b8c      	ldr	r3, [pc, #560]	@ (800182c <MX_GPIO_Init+0x2e4>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	60bb      	str	r3, [r7, #8]
 800160a:	4b88      	ldr	r3, [pc, #544]	@ (800182c <MX_GPIO_Init+0x2e4>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160e:	4a87      	ldr	r2, [pc, #540]	@ (800182c <MX_GPIO_Init+0x2e4>)
 8001610:	f043 0310 	orr.w	r3, r3, #16
 8001614:	6313      	str	r3, [r2, #48]	@ 0x30
 8001616:	4b85      	ldr	r3, [pc, #532]	@ (800182c <MX_GPIO_Init+0x2e4>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161a:	f003 0310 	and.w	r3, r3, #16
 800161e:	60bb      	str	r3, [r7, #8]
 8001620:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	607b      	str	r3, [r7, #4]
 8001626:	4b81      	ldr	r3, [pc, #516]	@ (800182c <MX_GPIO_Init+0x2e4>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162a:	4a80      	ldr	r2, [pc, #512]	@ (800182c <MX_GPIO_Init+0x2e4>)
 800162c:	f043 0308 	orr.w	r3, r3, #8
 8001630:	6313      	str	r3, [r2, #48]	@ 0x30
 8001632:	4b7e      	ldr	r3, [pc, #504]	@ (800182c <MX_GPIO_Init+0x2e4>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001636:	f003 0308 	and.w	r3, r3, #8
 800163a:	607b      	str	r3, [r7, #4]
 800163c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 800163e:	2200      	movs	r2, #0
 8001640:	2116      	movs	r1, #22
 8001642:	487b      	ldr	r0, [pc, #492]	@ (8001830 <MX_GPIO_Init+0x2e8>)
 8001644:	f001 fb80 	bl	8002d48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8001648:	2200      	movs	r2, #0
 800164a:	2180      	movs	r1, #128	@ 0x80
 800164c:	4879      	ldr	r0, [pc, #484]	@ (8001834 <MX_GPIO_Init+0x2ec>)
 800164e:	f001 fb7b 	bl	8002d48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8001652:	2200      	movs	r2, #0
 8001654:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001658:	4877      	ldr	r0, [pc, #476]	@ (8001838 <MX_GPIO_Init+0x2f0>)
 800165a:	f001 fb75 	bl	8002d48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 800165e:	2200      	movs	r2, #0
 8001660:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8001664:	4875      	ldr	r0, [pc, #468]	@ (800183c <MX_GPIO_Init+0x2f4>)
 8001666:	f001 fb6f 	bl	8002d48 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 800166a:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 800166e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001670:	2302      	movs	r3, #2
 8001672:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001674:	2300      	movs	r3, #0
 8001676:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001678:	2303      	movs	r3, #3
 800167a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800167c:	230c      	movs	r3, #12
 800167e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001680:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001684:	4619      	mov	r1, r3
 8001686:	486e      	ldr	r0, [pc, #440]	@ (8001840 <MX_GPIO_Init+0x2f8>)
 8001688:	f001 f8a6 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 800168c:	2301      	movs	r3, #1
 800168e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001690:	2302      	movs	r3, #2
 8001692:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001694:	2300      	movs	r3, #0
 8001696:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001698:	2303      	movs	r3, #3
 800169a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800169c:	230c      	movs	r3, #12
 800169e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80016a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016a4:	4619      	mov	r1, r3
 80016a6:	4862      	ldr	r0, [pc, #392]	@ (8001830 <MX_GPIO_Init+0x2e8>)
 80016a8:	f001 f896 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 80016ac:	2316      	movs	r3, #22
 80016ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b0:	2301      	movs	r3, #1
 80016b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	2300      	movs	r3, #0
 80016b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b8:	2300      	movs	r3, #0
 80016ba:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016c0:	4619      	mov	r1, r3
 80016c2:	485b      	ldr	r0, [pc, #364]	@ (8001830 <MX_GPIO_Init+0x2e8>)
 80016c4:	f001 f888 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 80016c8:	f248 0307 	movw	r3, #32775	@ 0x8007
 80016cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80016ce:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80016d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d4:	2300      	movs	r3, #0
 80016d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016dc:	4619      	mov	r1, r3
 80016de:	4855      	ldr	r0, [pc, #340]	@ (8001834 <MX_GPIO_Init+0x2ec>)
 80016e0:	f001 f87a 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 80016e4:	2380      	movs	r3, #128	@ 0x80
 80016e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e8:	2301      	movs	r3, #1
 80016ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ec:	2300      	movs	r3, #0
 80016ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f0:	2300      	movs	r3, #0
 80016f2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 80016f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016f8:	4619      	mov	r1, r3
 80016fa:	484e      	ldr	r0, [pc, #312]	@ (8001834 <MX_GPIO_Init+0x2ec>)
 80016fc:	f001 f86c 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8001700:	2320      	movs	r3, #32
 8001702:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001704:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001708:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170a:	2300      	movs	r3, #0
 800170c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 800170e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001712:	4619      	mov	r1, r3
 8001714:	4846      	ldr	r0, [pc, #280]	@ (8001830 <MX_GPIO_Init+0x2e8>)
 8001716:	f001 f85f 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800171a:	2304      	movs	r3, #4
 800171c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800171e:	2300      	movs	r3, #0
 8001720:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001722:	2300      	movs	r3, #0
 8001724:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001726:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800172a:	4619      	mov	r1, r3
 800172c:	4845      	ldr	r0, [pc, #276]	@ (8001844 <MX_GPIO_Init+0x2fc>)
 800172e:	f001 f853 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8001732:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001736:	627b      	str	r3, [r7, #36]	@ 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001738:	2302      	movs	r3, #2
 800173a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173c:	2300      	movs	r3, #0
 800173e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001740:	2303      	movs	r3, #3
 8001742:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001744:	230c      	movs	r3, #12
 8001746:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001748:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800174c:	4619      	mov	r1, r3
 800174e:	483b      	ldr	r0, [pc, #236]	@ (800183c <MX_GPIO_Init+0x2f4>)
 8001750:	f001 f842 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001754:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001758:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175a:	2302      	movs	r3, #2
 800175c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175e:	2300      	movs	r3, #0
 8001760:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001762:	2303      	movs	r3, #3
 8001764:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001766:	230c      	movs	r3, #12
 8001768:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800176a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800176e:	4619      	mov	r1, r3
 8001770:	4835      	ldr	r0, [pc, #212]	@ (8001848 <MX_GPIO_Init+0x300>)
 8001772:	f001 f831 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8001776:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 800177a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177c:	2302      	movs	r3, #2
 800177e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001784:	2300      	movs	r3, #0
 8001786:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8001788:	230c      	movs	r3, #12
 800178a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800178c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001790:	4619      	mov	r1, r3
 8001792:	482c      	ldr	r0, [pc, #176]	@ (8001844 <MX_GPIO_Init+0x2fc>)
 8001794:	f001 f820 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8001798:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800179c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800179e:	2300      	movs	r3, #0
 80017a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a2:	2300      	movs	r3, #0
 80017a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 80017a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017aa:	4619      	mov	r1, r3
 80017ac:	4825      	ldr	r0, [pc, #148]	@ (8001844 <MX_GPIO_Init+0x2fc>)
 80017ae:	f001 f813 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 80017b2:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80017b6:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b8:	2302      	movs	r3, #2
 80017ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017bc:	2300      	movs	r3, #0
 80017be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017c0:	2303      	movs	r3, #3
 80017c2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80017c4:	230c      	movs	r3, #12
 80017c6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017cc:	4619      	mov	r1, r3
 80017ce:	481a      	ldr	r0, [pc, #104]	@ (8001838 <MX_GPIO_Init+0x2f0>)
 80017d0:	f001 f802 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 80017d4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80017d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017da:	2300      	movs	r3, #0
 80017dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017de:	2300      	movs	r3, #0
 80017e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 80017e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017e6:	4619      	mov	r1, r3
 80017e8:	4813      	ldr	r0, [pc, #76]	@ (8001838 <MX_GPIO_Init+0x2f0>)
 80017ea:	f000 fff5 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 80017ee:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80017f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f4:	2301      	movs	r3, #1
 80017f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f8:	2300      	movs	r3, #0
 80017fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fc:	2300      	movs	r3, #0
 80017fe:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001800:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001804:	4619      	mov	r1, r3
 8001806:	480c      	ldr	r0, [pc, #48]	@ (8001838 <MX_GPIO_Init+0x2f0>)
 8001808:	f000 ffe6 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800180c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001810:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001812:	2302      	movs	r3, #2
 8001814:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001816:	2300      	movs	r3, #0
 8001818:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800181a:	2303      	movs	r3, #3
 800181c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800181e:	2307      	movs	r3, #7
 8001820:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001822:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001826:	4619      	mov	r1, r3
 8001828:	e010      	b.n	800184c <MX_GPIO_Init+0x304>
 800182a:	bf00      	nop
 800182c:	40023800 	.word	0x40023800
 8001830:	40020800 	.word	0x40020800
 8001834:	40020000 	.word	0x40020000
 8001838:	40020c00 	.word	0x40020c00
 800183c:	40021800 	.word	0x40021800
 8001840:	40021400 	.word	0x40021400
 8001844:	40020400 	.word	0x40020400
 8001848:	40021000 	.word	0x40021000
 800184c:	4812      	ldr	r0, [pc, #72]	@ (8001898 <MX_GPIO_Init+0x350>)
 800184e:	f000 ffc3 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8001852:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001856:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001858:	2301      	movs	r3, #1
 800185a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185c:	2300      	movs	r3, #0
 800185e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001860:	2300      	movs	r3, #0
 8001862:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001864:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001868:	4619      	mov	r1, r3
 800186a:	480c      	ldr	r0, [pc, #48]	@ (800189c <MX_GPIO_Init+0x354>)
 800186c:	f000 ffb4 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001870:	2360      	movs	r3, #96	@ 0x60
 8001872:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001874:	2302      	movs	r3, #2
 8001876:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001878:	2300      	movs	r3, #0
 800187a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800187c:	2303      	movs	r3, #3
 800187e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001880:	230c      	movs	r3, #12
 8001882:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001884:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001888:	4619      	mov	r1, r3
 800188a:	4805      	ldr	r0, [pc, #20]	@ (80018a0 <MX_GPIO_Init+0x358>)
 800188c:	f000 ffa4 	bl	80027d8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001890:	bf00      	nop
 8001892:	3738      	adds	r7, #56	@ 0x38
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	40020000 	.word	0x40020000
 800189c:	40021800 	.word	0x40021800
 80018a0:	40020400 	.word	0x40020400

080018a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80018a8:	b672      	cpsid	i
}
 80018aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018ac:	bf00      	nop
 80018ae:	e7fd      	b.n	80018ac <Error_Handler+0x8>

080018b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018b6:	2300      	movs	r3, #0
 80018b8:	607b      	str	r3, [r7, #4]
 80018ba:	4b10      	ldr	r3, [pc, #64]	@ (80018fc <HAL_MspInit+0x4c>)
 80018bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018be:	4a0f      	ldr	r2, [pc, #60]	@ (80018fc <HAL_MspInit+0x4c>)
 80018c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80018c6:	4b0d      	ldr	r3, [pc, #52]	@ (80018fc <HAL_MspInit+0x4c>)
 80018c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018ce:	607b      	str	r3, [r7, #4]
 80018d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	603b      	str	r3, [r7, #0]
 80018d6:	4b09      	ldr	r3, [pc, #36]	@ (80018fc <HAL_MspInit+0x4c>)
 80018d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018da:	4a08      	ldr	r2, [pc, #32]	@ (80018fc <HAL_MspInit+0x4c>)
 80018dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80018e2:	4b06      	ldr	r3, [pc, #24]	@ (80018fc <HAL_MspInit+0x4c>)
 80018e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ea:	603b      	str	r3, [r7, #0]
 80018ec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80018ee:	2007      	movs	r0, #7
 80018f0:	f000 ff3e 	bl	8002770 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018f4:	bf00      	nop
 80018f6:	3708      	adds	r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	40023800 	.word	0x40023800

08001900 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b08a      	sub	sp, #40	@ 0x28
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001908:	f107 0314 	add.w	r3, r7, #20
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
 8001912:	609a      	str	r2, [r3, #8]
 8001914:	60da      	str	r2, [r3, #12]
 8001916:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a29      	ldr	r2, [pc, #164]	@ (80019c4 <HAL_I2C_MspInit+0xc4>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d14b      	bne.n	80019ba <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001922:	2300      	movs	r3, #0
 8001924:	613b      	str	r3, [r7, #16]
 8001926:	4b28      	ldr	r3, [pc, #160]	@ (80019c8 <HAL_I2C_MspInit+0xc8>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192a:	4a27      	ldr	r2, [pc, #156]	@ (80019c8 <HAL_I2C_MspInit+0xc8>)
 800192c:	f043 0304 	orr.w	r3, r3, #4
 8001930:	6313      	str	r3, [r2, #48]	@ 0x30
 8001932:	4b25      	ldr	r3, [pc, #148]	@ (80019c8 <HAL_I2C_MspInit+0xc8>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001936:	f003 0304 	and.w	r3, r3, #4
 800193a:	613b      	str	r3, [r7, #16]
 800193c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800193e:	2300      	movs	r3, #0
 8001940:	60fb      	str	r3, [r7, #12]
 8001942:	4b21      	ldr	r3, [pc, #132]	@ (80019c8 <HAL_I2C_MspInit+0xc8>)
 8001944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001946:	4a20      	ldr	r2, [pc, #128]	@ (80019c8 <HAL_I2C_MspInit+0xc8>)
 8001948:	f043 0301 	orr.w	r3, r3, #1
 800194c:	6313      	str	r3, [r2, #48]	@ 0x30
 800194e:	4b1e      	ldr	r3, [pc, #120]	@ (80019c8 <HAL_I2C_MspInit+0xc8>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001952:	f003 0301 	and.w	r3, r3, #1
 8001956:	60fb      	str	r3, [r7, #12]
 8001958:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 800195a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800195e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001960:	2312      	movs	r3, #18
 8001962:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001968:	2300      	movs	r3, #0
 800196a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800196c:	2304      	movs	r3, #4
 800196e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001970:	f107 0314 	add.w	r3, r7, #20
 8001974:	4619      	mov	r1, r3
 8001976:	4815      	ldr	r0, [pc, #84]	@ (80019cc <HAL_I2C_MspInit+0xcc>)
 8001978:	f000 ff2e 	bl	80027d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 800197c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001980:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001982:	2312      	movs	r3, #18
 8001984:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001986:	2300      	movs	r3, #0
 8001988:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198a:	2300      	movs	r3, #0
 800198c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800198e:	2304      	movs	r3, #4
 8001990:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001992:	f107 0314 	add.w	r3, r7, #20
 8001996:	4619      	mov	r1, r3
 8001998:	480d      	ldr	r0, [pc, #52]	@ (80019d0 <HAL_I2C_MspInit+0xd0>)
 800199a:	f000 ff1d 	bl	80027d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	60bb      	str	r3, [r7, #8]
 80019a2:	4b09      	ldr	r3, [pc, #36]	@ (80019c8 <HAL_I2C_MspInit+0xc8>)
 80019a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a6:	4a08      	ldr	r2, [pc, #32]	@ (80019c8 <HAL_I2C_MspInit+0xc8>)
 80019a8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80019ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80019ae:	4b06      	ldr	r3, [pc, #24]	@ (80019c8 <HAL_I2C_MspInit+0xc8>)
 80019b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80019b6:	60bb      	str	r3, [r7, #8]
 80019b8:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 80019ba:	bf00      	nop
 80019bc:	3728      	adds	r7, #40	@ 0x28
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40005c00 	.word	0x40005c00
 80019c8:	40023800 	.word	0x40023800
 80019cc:	40020800 	.word	0x40020800
 80019d0:	40020000 	.word	0x40020000

080019d4 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b09a      	sub	sp, #104	@ 0x68
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019dc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	60da      	str	r2, [r3, #12]
 80019ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019f0:	2230      	movs	r2, #48	@ 0x30
 80019f2:	2100      	movs	r1, #0
 80019f4:	4618      	mov	r0, r3
 80019f6:	f004 fc5f 	bl	80062b8 <memset>
  if(hltdc->Instance==LTDC)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a81      	ldr	r2, [pc, #516]	@ (8001c04 <HAL_LTDC_MspInit+0x230>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	f040 80fb 	bne.w	8001bfc <HAL_LTDC_MspInit+0x228>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001a06:	2308      	movs	r3, #8
 8001a08:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 200;
 8001a0a:	23c8      	movs	r3, #200	@ 0xc8
 8001a0c:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001a0e:	2302      	movs	r3, #2
 8001a10:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_16;
 8001a12:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8001a16:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f003 f977 	bl	8004d10 <HAL_RCCEx_PeriphCLKConfig>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 8001a28:	f7ff ff3c 	bl	80018a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	623b      	str	r3, [r7, #32]
 8001a30:	4b75      	ldr	r3, [pc, #468]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001a32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a34:	4a74      	ldr	r2, [pc, #464]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001a36:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001a3a:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a3c:	4b72      	ldr	r3, [pc, #456]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001a3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a40:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001a44:	623b      	str	r3, [r7, #32]
 8001a46:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a48:	2300      	movs	r3, #0
 8001a4a:	61fb      	str	r3, [r7, #28]
 8001a4c:	4b6e      	ldr	r3, [pc, #440]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a50:	4a6d      	ldr	r2, [pc, #436]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001a52:	f043 0320 	orr.w	r3, r3, #32
 8001a56:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a58:	4b6b      	ldr	r3, [pc, #428]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5c:	f003 0320 	and.w	r3, r3, #32
 8001a60:	61fb      	str	r3, [r7, #28]
 8001a62:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a64:	2300      	movs	r3, #0
 8001a66:	61bb      	str	r3, [r7, #24]
 8001a68:	4b67      	ldr	r3, [pc, #412]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6c:	4a66      	ldr	r2, [pc, #408]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001a6e:	f043 0301 	orr.w	r3, r3, #1
 8001a72:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a74:	4b64      	ldr	r3, [pc, #400]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a78:	f003 0301 	and.w	r3, r3, #1
 8001a7c:	61bb      	str	r3, [r7, #24]
 8001a7e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a80:	2300      	movs	r3, #0
 8001a82:	617b      	str	r3, [r7, #20]
 8001a84:	4b60      	ldr	r3, [pc, #384]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a88:	4a5f      	ldr	r2, [pc, #380]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001a8a:	f043 0302 	orr.w	r3, r3, #2
 8001a8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a90:	4b5d      	ldr	r3, [pc, #372]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a94:	f003 0302 	and.w	r3, r3, #2
 8001a98:	617b      	str	r3, [r7, #20]
 8001a9a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	613b      	str	r3, [r7, #16]
 8001aa0:	4b59      	ldr	r3, [pc, #356]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa4:	4a58      	ldr	r2, [pc, #352]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001aa6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001aaa:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aac:	4b56      	ldr	r3, [pc, #344]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ab4:	613b      	str	r3, [r7, #16]
 8001ab6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ab8:	2300      	movs	r3, #0
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	4b52      	ldr	r3, [pc, #328]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac0:	4a51      	ldr	r2, [pc, #324]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001ac2:	f043 0304 	orr.w	r3, r3, #4
 8001ac6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ac8:	4b4f      	ldr	r3, [pc, #316]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001acc:	f003 0304 	and.w	r3, r3, #4
 8001ad0:	60fb      	str	r3, [r7, #12]
 8001ad2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	60bb      	str	r3, [r7, #8]
 8001ad8:	4b4b      	ldr	r3, [pc, #300]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001ada:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001adc:	4a4a      	ldr	r2, [pc, #296]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001ade:	f043 0308 	orr.w	r3, r3, #8
 8001ae2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ae4:	4b48      	ldr	r3, [pc, #288]	@ (8001c08 <HAL_LTDC_MspInit+0x234>)
 8001ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae8:	f003 0308 	and.w	r3, r3, #8
 8001aec:	60bb      	str	r3, [r7, #8]
 8001aee:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8001af0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001af4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af6:	2302      	movs	r3, #2
 8001af8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afa:	2300      	movs	r3, #0
 8001afc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afe:	2300      	movs	r3, #0
 8001b00:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001b02:	230e      	movs	r3, #14
 8001b04:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001b06:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	483f      	ldr	r0, [pc, #252]	@ (8001c0c <HAL_LTDC_MspInit+0x238>)
 8001b0e:	f000 fe63 	bl	80027d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001b12:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001b16:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b20:	2300      	movs	r3, #0
 8001b22:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001b24:	230e      	movs	r3, #14
 8001b26:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b28:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4838      	ldr	r0, [pc, #224]	@ (8001c10 <HAL_LTDC_MspInit+0x23c>)
 8001b30:	f000 fe52 	bl	80027d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001b34:	2303      	movs	r3, #3
 8001b36:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b40:	2300      	movs	r3, #0
 8001b42:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001b44:	2309      	movs	r3, #9
 8001b46:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b48:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	4831      	ldr	r0, [pc, #196]	@ (8001c14 <HAL_LTDC_MspInit+0x240>)
 8001b50:	f000 fe42 	bl	80027d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8001b54:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001b58:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b62:	2300      	movs	r3, #0
 8001b64:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001b66:	230e      	movs	r3, #14
 8001b68:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b6a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b6e:	4619      	mov	r1, r3
 8001b70:	4828      	ldr	r0, [pc, #160]	@ (8001c14 <HAL_LTDC_MspInit+0x240>)
 8001b72:	f000 fe31 	bl	80027d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8001b76:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8001b7a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b80:	2300      	movs	r3, #0
 8001b82:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b84:	2300      	movs	r3, #0
 8001b86:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001b88:	230e      	movs	r3, #14
 8001b8a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b8c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b90:	4619      	mov	r1, r3
 8001b92:	4821      	ldr	r0, [pc, #132]	@ (8001c18 <HAL_LTDC_MspInit+0x244>)
 8001b94:	f000 fe20 	bl	80027d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001b98:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8001b9c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001baa:	230e      	movs	r3, #14
 8001bac:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bae:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4819      	ldr	r0, [pc, #100]	@ (8001c1c <HAL_LTDC_MspInit+0x248>)
 8001bb6:	f000 fe0f 	bl	80027d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8001bba:	2348      	movs	r3, #72	@ 0x48
 8001bbc:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001bca:	230e      	movs	r3, #14
 8001bcc:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bce:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4812      	ldr	r0, [pc, #72]	@ (8001c20 <HAL_LTDC_MspInit+0x24c>)
 8001bd6:	f000 fdff 	bl	80027d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8001bda:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001bde:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be0:	2302      	movs	r3, #2
 8001be2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be4:	2300      	movs	r3, #0
 8001be6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be8:	2300      	movs	r3, #0
 8001bea:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001bec:	2309      	movs	r3, #9
 8001bee:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001bf0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	4808      	ldr	r0, [pc, #32]	@ (8001c18 <HAL_LTDC_MspInit+0x244>)
 8001bf8:	f000 fdee 	bl	80027d8 <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 8001bfc:	bf00      	nop
 8001bfe:	3768      	adds	r7, #104	@ 0x68
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	40016800 	.word	0x40016800
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	40021400 	.word	0x40021400
 8001c10:	40020000 	.word	0x40020000
 8001c14:	40020400 	.word	0x40020400
 8001c18:	40021800 	.word	0x40021800
 8001c1c:	40020800 	.word	0x40020800
 8001c20:	40020c00 	.word	0x40020c00

08001c24 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b085      	sub	sp, #20
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a0b      	ldr	r2, [pc, #44]	@ (8001c60 <HAL_RNG_MspInit+0x3c>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d10d      	bne.n	8001c52 <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001c36:	2300      	movs	r3, #0
 8001c38:	60fb      	str	r3, [r7, #12]
 8001c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c64 <HAL_RNG_MspInit+0x40>)
 8001c3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c3e:	4a09      	ldr	r2, [pc, #36]	@ (8001c64 <HAL_RNG_MspInit+0x40>)
 8001c40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c44:	6353      	str	r3, [r2, #52]	@ 0x34
 8001c46:	4b07      	ldr	r3, [pc, #28]	@ (8001c64 <HAL_RNG_MspInit+0x40>)
 8001c48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c4e:	60fb      	str	r3, [r7, #12]
 8001c50:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END RNG_MspInit 1 */

  }

}
 8001c52:	bf00      	nop
 8001c54:	3714      	adds	r7, #20
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	50060800 	.word	0x50060800
 8001c64:	40023800 	.word	0x40023800

08001c68 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b08a      	sub	sp, #40	@ 0x28
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c70:	f107 0314 	add.w	r3, r7, #20
 8001c74:	2200      	movs	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]
 8001c78:	605a      	str	r2, [r3, #4]
 8001c7a:	609a      	str	r2, [r3, #8]
 8001c7c:	60da      	str	r2, [r3, #12]
 8001c7e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a19      	ldr	r2, [pc, #100]	@ (8001cec <HAL_SPI_MspInit+0x84>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d12c      	bne.n	8001ce4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	613b      	str	r3, [r7, #16]
 8001c8e:	4b18      	ldr	r3, [pc, #96]	@ (8001cf0 <HAL_SPI_MspInit+0x88>)
 8001c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c92:	4a17      	ldr	r2, [pc, #92]	@ (8001cf0 <HAL_SPI_MspInit+0x88>)
 8001c94:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001c98:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c9a:	4b15      	ldr	r3, [pc, #84]	@ (8001cf0 <HAL_SPI_MspInit+0x88>)
 8001c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ca2:	613b      	str	r3, [r7, #16]
 8001ca4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	60fb      	str	r3, [r7, #12]
 8001caa:	4b11      	ldr	r3, [pc, #68]	@ (8001cf0 <HAL_SPI_MspInit+0x88>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cae:	4a10      	ldr	r2, [pc, #64]	@ (8001cf0 <HAL_SPI_MspInit+0x88>)
 8001cb0:	f043 0320 	orr.w	r3, r3, #32
 8001cb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001cf0 <HAL_SPI_MspInit+0x88>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cba:	f003 0320 	and.w	r3, r3, #32
 8001cbe:	60fb      	str	r3, [r7, #12]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001cc2:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001cc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc8:	2302      	movs	r3, #2
 8001cca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001cd4:	2305      	movs	r3, #5
 8001cd6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001cd8:	f107 0314 	add.w	r3, r7, #20
 8001cdc:	4619      	mov	r1, r3
 8001cde:	4805      	ldr	r0, [pc, #20]	@ (8001cf4 <HAL_SPI_MspInit+0x8c>)
 8001ce0:	f000 fd7a 	bl	80027d8 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8001ce4:	bf00      	nop
 8001ce6:	3728      	adds	r7, #40	@ 0x28
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40015000 	.word	0x40015000
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	40021400 	.word	0x40021400

08001cf8 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a08      	ldr	r2, [pc, #32]	@ (8001d28 <HAL_SPI_MspDeInit+0x30>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d10a      	bne.n	8001d20 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8001d0a:	4b08      	ldr	r3, [pc, #32]	@ (8001d2c <HAL_SPI_MspDeInit+0x34>)
 8001d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d0e:	4a07      	ldr	r2, [pc, #28]	@ (8001d2c <HAL_SPI_MspDeInit+0x34>)
 8001d10:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001d14:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8001d16:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8001d1a:	4805      	ldr	r0, [pc, #20]	@ (8001d30 <HAL_SPI_MspDeInit+0x38>)
 8001d1c:	f000 ff08 	bl	8002b30 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8001d20:	bf00      	nop
 8001d22:	3708      	adds	r7, #8
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	40015000 	.word	0x40015000
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	40021400 	.word	0x40021400

08001d34 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b085      	sub	sp, #20
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d44:	d10d      	bne.n	8001d62 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	60fb      	str	r3, [r7, #12]
 8001d4a:	4b09      	ldr	r3, [pc, #36]	@ (8001d70 <HAL_TIM_Base_MspInit+0x3c>)
 8001d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d4e:	4a08      	ldr	r2, [pc, #32]	@ (8001d70 <HAL_TIM_Base_MspInit+0x3c>)
 8001d50:	f043 0301 	orr.w	r3, r3, #1
 8001d54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d56:	4b06      	ldr	r3, [pc, #24]	@ (8001d70 <HAL_TIM_Base_MspInit+0x3c>)
 8001d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5a:	f003 0301 	and.w	r3, r3, #1
 8001d5e:	60fb      	str	r3, [r7, #12]
 8001d60:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001d62:	bf00      	nop
 8001d64:	3714      	adds	r7, #20
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	40023800 	.word	0x40023800

08001d74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d78:	bf00      	nop
 8001d7a:	e7fd      	b.n	8001d78 <NMI_Handler+0x4>

08001d7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d80:	bf00      	nop
 8001d82:	e7fd      	b.n	8001d80 <HardFault_Handler+0x4>

08001d84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d88:	bf00      	nop
 8001d8a:	e7fd      	b.n	8001d88 <MemManage_Handler+0x4>

08001d8c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d90:	bf00      	nop
 8001d92:	e7fd      	b.n	8001d90 <BusFault_Handler+0x4>

08001d94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d98:	bf00      	nop
 8001d9a:	e7fd      	b.n	8001d98 <UsageFault_Handler+0x4>

08001d9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001da0:	bf00      	nop
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr

08001daa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001daa:	b480      	push	{r7}
 8001dac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dae:	bf00      	nop
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr

08001db8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dbc:	bf00      	nop
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr

08001dc6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dc6:	b580      	push	{r7, lr}
 8001dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dca:	f000 fbdb 	bl	8002584 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dce:	bf00      	nop
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b082      	sub	sp, #8
 8001dd6:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports 
    I2C3_MspInit();
 8001dd8:	f000 f9ce 	bl	8002178 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 8001ddc:	f000 f98e 	bl	80020fc <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8001de0:	2202      	movs	r2, #2
 8001de2:	2103      	movs	r1, #3
 8001de4:	2082      	movs	r0, #130	@ 0x82
 8001de6:	f000 fa1b 	bl	8002220 <I2C3_Write>
    HAL_Delay(5);
 8001dea:	2005      	movs	r0, #5
 8001dec:	f000 fbea 	bl	80025c4 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8001df0:	2200      	movs	r2, #0
 8001df2:	2103      	movs	r1, #3
 8001df4:	2082      	movs	r0, #130	@ 0x82
 8001df6:	f000 fa13 	bl	8002220 <I2C3_Write>
    HAL_Delay(2);
 8001dfa:	2002      	movs	r0, #2
 8001dfc:	f000 fbe2 	bl	80025c4 <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 8001e00:	1cba      	adds	r2, r7, #2
 8001e02:	2302      	movs	r3, #2
 8001e04:	2100      	movs	r1, #0
 8001e06:	2082      	movs	r0, #130	@ 0x82
 8001e08:	f000 fa5a 	bl	80022c0 <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 8001e0c:	887b      	ldrh	r3, [r7, #2]
 8001e0e:	021b      	lsls	r3, r3, #8
 8001e10:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 8001e12:	887b      	ldrh	r3, [r7, #2]
 8001e14:	0a1b      	lsrs	r3, r3, #8
 8001e16:	b29a      	uxth	r2, r3
 8001e18:	88fb      	ldrh	r3, [r7, #6]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 8001e1e:	88fb      	ldrh	r3, [r7, #6]
 8001e20:	f640 0211 	movw	r2, #2065	@ 0x811
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d001      	beq.n	8001e2c <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e075      	b.n	8001f18 <STMPE811_Init+0x146>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8001e2c:	2202      	movs	r2, #2
 8001e2e:	2103      	movs	r1, #3
 8001e30:	2082      	movs	r0, #130	@ 0x82
 8001e32:	f000 f9f5 	bl	8002220 <I2C3_Write>
    HAL_Delay(5);
 8001e36:	2005      	movs	r0, #5
 8001e38:	f000 fbc4 	bl	80025c4 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	2103      	movs	r1, #3
 8001e40:	2082      	movs	r0, #130	@ 0x82
 8001e42:	f000 f9ed 	bl	8002220 <I2C3_Write>
    HAL_Delay(2);
 8001e46:	2002      	movs	r0, #2
 8001e48:	f000 fbbc 	bl	80025c4 <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8001e4c:	2004      	movs	r0, #4
 8001e4e:	f000 f867 	bl	8001f20 <STMPE811_Read>
 8001e52:	4603      	mov	r3, r0
 8001e54:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 8001e56:	797b      	ldrb	r3, [r7, #5]
 8001e58:	f023 0301 	bic.w	r3, r3, #1
 8001e5c:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8001e5e:	797b      	ldrb	r3, [r7, #5]
 8001e60:	461a      	mov	r2, r3
 8001e62:	2104      	movs	r1, #4
 8001e64:	2082      	movs	r0, #130	@ 0x82
 8001e66:	f000 f9db 	bl	8002220 <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8001e6a:	2004      	movs	r0, #4
 8001e6c:	f000 f858 	bl	8001f20 <STMPE811_Read>
 8001e70:	4603      	mov	r3, r0
 8001e72:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 8001e74:	797b      	ldrb	r3, [r7, #5]
 8001e76:	f023 0302 	bic.w	r3, r3, #2
 8001e7a:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8001e7c:	797b      	ldrb	r3, [r7, #5]
 8001e7e:	461a      	mov	r2, r3
 8001e80:	2104      	movs	r1, #4
 8001e82:	2082      	movs	r0, #130	@ 0x82
 8001e84:	f000 f9cc 	bl	8002220 <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 8001e88:	2249      	movs	r2, #73	@ 0x49
 8001e8a:	2120      	movs	r1, #32
 8001e8c:	2082      	movs	r0, #130	@ 0x82
 8001e8e:	f000 f9c7 	bl	8002220 <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 8001e92:	2002      	movs	r0, #2
 8001e94:	f000 fb96 	bl	80025c4 <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 8001e98:	2201      	movs	r2, #1
 8001e9a:	2121      	movs	r1, #33	@ 0x21
 8001e9c:	2082      	movs	r0, #130	@ 0x82
 8001e9e:	f000 f9bf 	bl	8002220 <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 8001ea2:	2017      	movs	r0, #23
 8001ea4:	f000 f83c 	bl	8001f20 <STMPE811_Read>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 8001eac:	797b      	ldrb	r3, [r7, #5]
 8001eae:	f043 031e 	orr.w	r3, r3, #30
 8001eb2:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 8001eb4:	797b      	ldrb	r3, [r7, #5]
 8001eb6:	461a      	mov	r2, r3
 8001eb8:	2117      	movs	r1, #23
 8001eba:	2082      	movs	r0, #130	@ 0x82
 8001ebc:	f000 f9b0 	bl	8002220 <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 8001ec0:	229a      	movs	r2, #154	@ 0x9a
 8001ec2:	2141      	movs	r1, #65	@ 0x41
 8001ec4:	2082      	movs	r0, #130	@ 0x82
 8001ec6:	f000 f9ab 	bl	8002220 <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 8001eca:	2201      	movs	r2, #1
 8001ecc:	214a      	movs	r1, #74	@ 0x4a
 8001ece:	2082      	movs	r0, #130	@ 0x82
 8001ed0:	f000 f9a6 	bl	8002220 <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	214b      	movs	r1, #75	@ 0x4b
 8001ed8:	2082      	movs	r0, #130	@ 0x82
 8001eda:	f000 f9a1 	bl	8002220 <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8001ede:	2200      	movs	r2, #0
 8001ee0:	214b      	movs	r1, #75	@ 0x4b
 8001ee2:	2082      	movs	r0, #130	@ 0x82
 8001ee4:	f000 f99c 	bl	8002220 <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 8001ee8:	2201      	movs	r2, #1
 8001eea:	2156      	movs	r1, #86	@ 0x56
 8001eec:	2082      	movs	r0, #130	@ 0x82
 8001eee:	f000 f997 	bl	8002220 <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	2158      	movs	r1, #88	@ 0x58
 8001ef6:	2082      	movs	r0, #130	@ 0x82
 8001ef8:	f000 f992 	bl	8002220 <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 8001efc:	2203      	movs	r2, #3
 8001efe:	2140      	movs	r1, #64	@ 0x40
 8001f00:	2082      	movs	r0, #130	@ 0x82
 8001f02:	f000 f98d 	bl	8002220 <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 8001f06:	22ff      	movs	r2, #255	@ 0xff
 8001f08:	210b      	movs	r1, #11
 8001f0a:	2082      	movs	r0, #130	@ 0x82
 8001f0c:	f000 f988 	bl	8002220 <I2C3_Write>
    
    /* Wait for 2 ms delay */
    HAL_Delay(200);
 8001f10:	20c8      	movs	r0, #200	@ 0xc8
 8001f12:	f000 fb57 	bl	80025c4 <HAL_Delay>

    return STMPE811_State_Ok;
 8001f16:	2302      	movs	r3, #2

}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	3708      	adds	r7, #8
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}

08001f20 <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	4603      	mov	r3, r0
 8001f28:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 8001f2a:	f107 020f 	add.w	r2, r7, #15
 8001f2e:	79fb      	ldrb	r3, [r7, #7]
 8001f30:	4619      	mov	r1, r3
 8001f32:	2082      	movs	r0, #130	@ 0x82
 8001f34:	f000 f99e 	bl	8002274 <I2C3_Read>

    return readData;
 8001f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3710      	adds	r7, #16
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}

08001f42 <STMPE811_ReadTouch>:
}

/* The below function was created by Tilen MAJERLE but modified by Xavion */

STMPE811_State_t STMPE811_ReadTouch(STMPE811_TouchData *structdata)  //TM Function
{
 8001f42:	b580      	push	{r7, lr}
 8001f44:	b084      	sub	sp, #16
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
    uint8_t val;

    /* Save state */
    structdata->last_pressed = structdata->pressed;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	791a      	ldrb	r2, [r3, #4]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	715a      	strb	r2, [r3, #5]

    /* Read */
    val = STMPE811_Read(STMPE811_TSC_CTRL);
 8001f52:	2040      	movs	r0, #64	@ 0x40
 8001f54:	f7ff ffe4 	bl	8001f20 <STMPE811_Read>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	73fb      	strb	r3, [r7, #15]
    if ((val & 0x80) == 0) {
 8001f5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	db0e      	blt.n	8001f82 <STMPE811_ReadTouch+0x40>
        //Not pressed
        structdata->pressed = STMPE811_State_Released;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2201      	movs	r2, #1
 8001f68:	711a      	strb	r2, [r3, #4]

        //Reset Fifo
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	214b      	movs	r1, #75	@ 0x4b
 8001f6e:	2082      	movs	r0, #130	@ 0x82
 8001f70:	f000 f956 	bl	8002220 <I2C3_Write>
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8001f74:	2200      	movs	r2, #0
 8001f76:	214b      	movs	r1, #75	@ 0x4b
 8001f78:	2082      	movs	r0, #130	@ 0x82
 8001f7a:	f000 f951 	bl	8002220 <I2C3_Write>

        return STMPE811_State_Released;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e0a7      	b.n	80020d2 <STMPE811_ReadTouch+0x190>

    /* Clear all the status pending bits if any */
    //TM_I2C_Write(STMPE811_I2C, STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);

    //Pressed
    if (structdata->orientation == STMPE811_Orientation_Portrait_1) {
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	799b      	ldrb	r3, [r3, #6]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d117      	bne.n	8001fba <STMPE811_ReadTouch+0x78>
        structdata->x = 239 - TM_STMPE811_ReadX(structdata->x);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	881b      	ldrh	r3, [r3, #0]
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f000 f9b8 	bl	8002304 <TM_STMPE811_ReadX>
 8001f94:	4603      	mov	r3, r0
 8001f96:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8001f9a:	b29a      	uxth	r2, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	801a      	strh	r2, [r3, #0]
        structdata->y = 319 - TM_STMPE811_ReadY(structdata->y);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	885b      	ldrh	r3, [r3, #2]
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f000 fa0d 	bl	80023c4 <TM_STMPE811_ReadY>
 8001faa:	4603      	mov	r3, r0
 8001fac:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	b29a      	uxth	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	805a      	strh	r2, [r3, #2]
 8001fb8:	e048      	b.n	800204c <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Portrait_2) {
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	799b      	ldrb	r3, [r3, #6]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d112      	bne.n	8001fe8 <STMPE811_ReadTouch+0xa6>
        structdata->x = TM_STMPE811_ReadX(structdata->x);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	881b      	ldrh	r3, [r3, #0]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f000 f99c 	bl	8002304 <TM_STMPE811_ReadX>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	461a      	mov	r2, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	801a      	strh	r2, [r3, #0]
        structdata->y = TM_STMPE811_ReadY(structdata->y);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	885b      	ldrh	r3, [r3, #2]
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f000 f9f3 	bl	80023c4 <TM_STMPE811_ReadY>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	805a      	strh	r2, [r3, #2]
 8001fe6:	e031      	b.n	800204c <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_1) {
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	799b      	ldrb	r3, [r3, #6]
 8001fec:	2b02      	cmp	r3, #2
 8001fee:	d115      	bne.n	800201c <STMPE811_ReadTouch+0xda>
        structdata->y = TM_STMPE811_ReadX(structdata->y);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	885b      	ldrh	r3, [r3, #2]
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f000 f985 	bl	8002304 <TM_STMPE811_ReadX>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	805a      	strh	r2, [r3, #2]
        structdata->x = 319 - TM_STMPE811_ReadY(structdata->x);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	881b      	ldrh	r3, [r3, #0]
 8002006:	4618      	mov	r0, r3
 8002008:	f000 f9dc 	bl	80023c4 <TM_STMPE811_ReadY>
 800200c:	4603      	mov	r3, r0
 800200e:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8002012:	3301      	adds	r3, #1
 8002014:	b29a      	uxth	r2, r3
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	801a      	strh	r2, [r3, #0]
 800201a:	e017      	b.n	800204c <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_2) {
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	799b      	ldrb	r3, [r3, #6]
 8002020:	2b03      	cmp	r3, #3
 8002022:	d113      	bne.n	800204c <STMPE811_ReadTouch+0x10a>
        structdata->y = 239 - TM_STMPE811_ReadX(structdata->x);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	881b      	ldrh	r3, [r3, #0]
 8002028:	4618      	mov	r0, r3
 800202a:	f000 f96b 	bl	8002304 <TM_STMPE811_ReadX>
 800202e:	4603      	mov	r3, r0
 8002030:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8002034:	b29a      	uxth	r2, r3
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	805a      	strh	r2, [r3, #2]
        structdata->x = TM_STMPE811_ReadY(structdata->x);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	881b      	ldrh	r3, [r3, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f000 f9c0 	bl	80023c4 <TM_STMPE811_ReadY>
 8002044:	4603      	mov	r3, r0
 8002046:	461a      	mov	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 800204c:	2201      	movs	r2, #1
 800204e:	214b      	movs	r1, #75	@ 0x4b
 8002050:	2082      	movs	r0, #130	@ 0x82
 8002052:	f000 f8e5 	bl	8002220 <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8002056:	2200      	movs	r2, #0
 8002058:	214b      	movs	r1, #75	@ 0x4b
 800205a:	2082      	movs	r0, #130	@ 0x82
 800205c:	f000 f8e0 	bl	8002220 <I2C3_Write>

    //Check for valid data
    if (structdata->orientation == STMPE811_Orientation_Portrait_1 || structdata->orientation == STMPE811_Orientation_Portrait_2) {
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	799b      	ldrb	r3, [r3, #6]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d003      	beq.n	8002070 <STMPE811_ReadTouch+0x12e>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	799b      	ldrb	r3, [r3, #6]
 800206c:	2b01      	cmp	r3, #1
 800206e:	d115      	bne.n	800209c <STMPE811_ReadTouch+0x15a>
        //Portrait
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	881b      	ldrh	r3, [r3, #0]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d027      	beq.n	80020c8 <STMPE811_ReadTouch+0x186>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	881b      	ldrh	r3, [r3, #0]
 800207c:	2bee      	cmp	r3, #238	@ 0xee
 800207e:	d823      	bhi.n	80020c8 <STMPE811_ReadTouch+0x186>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	885b      	ldrh	r3, [r3, #2]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d01f      	beq.n	80020c8 <STMPE811_ReadTouch+0x186>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	885b      	ldrh	r3, [r3, #2]
 800208c:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 8002090:	d81a      	bhi.n	80020c8 <STMPE811_ReadTouch+0x186>
            structdata->pressed = STMPE811_State_Pressed;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 8002098:	2300      	movs	r3, #0
 800209a:	e01a      	b.n	80020d2 <STMPE811_ReadTouch+0x190>
        }
    } else {
        //Landscape
        if (structdata->x > 0 && structdata->x < 319 && structdata->y > 0 && structdata->y < 239) {
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	881b      	ldrh	r3, [r3, #0]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d012      	beq.n	80020ca <STMPE811_ReadTouch+0x188>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	881b      	ldrh	r3, [r3, #0]
 80020a8:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 80020ac:	d80d      	bhi.n	80020ca <STMPE811_ReadTouch+0x188>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	885b      	ldrh	r3, [r3, #2]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d009      	beq.n	80020ca <STMPE811_ReadTouch+0x188>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	885b      	ldrh	r3, [r3, #2]
 80020ba:	2bee      	cmp	r3, #238	@ 0xee
 80020bc:	d805      	bhi.n	80020ca <STMPE811_ReadTouch+0x188>
            structdata->pressed = STMPE811_State_Pressed;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 80020c4:	2300      	movs	r3, #0
 80020c6:	e004      	b.n	80020d2 <STMPE811_ReadTouch+0x190>
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 80020c8:	bf00      	nop
        }
    }

    structdata->pressed = STMPE811_State_Released;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2201      	movs	r2, #1
 80020ce:	711a      	strb	r2, [r3, #4]

    return STMPE811_State_Released;
 80020d0:	2301      	movs	r3, #1
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3710      	adds	r7, #16
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
	...

080020dc <verifyHAL_I2C_IS_OKAY>:
    }
    return true;
}

//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 80020e0:	4b05      	ldr	r3, [pc, #20]	@ (80020f8 <verifyHAL_I2C_IS_OKAY+0x1c>)
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d001      	beq.n	80020ec <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 80020e8:	bf00      	nop
 80020ea:	e7fd      	b.n	80020e8 <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 80020ec:	bf00      	nop
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	20025bdc 	.word	0x20025bdc

080020fc <I2C3_Init>:

static void I2C3_Init()
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 8002102:	2300      	movs	r3, #0
 8002104:	603b      	str	r3, [r7, #0]
 8002106:	4b18      	ldr	r3, [pc, #96]	@ (8002168 <I2C3_Init+0x6c>)
 8002108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210a:	4a17      	ldr	r2, [pc, #92]	@ (8002168 <I2C3_Init+0x6c>)
 800210c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002110:	6413      	str	r3, [r2, #64]	@ 0x40
 8002112:	4b15      	ldr	r3, [pc, #84]	@ (8002168 <I2C3_Init+0x6c>)
 8002114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002116:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800211a:	603b      	str	r3, [r7, #0]
 800211c:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 800211e:	4b13      	ldr	r3, [pc, #76]	@ (800216c <I2C3_Init+0x70>)
 8002120:	4a13      	ldr	r2, [pc, #76]	@ (8002170 <I2C3_Init+0x74>)
 8002122:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 8002124:	4b11      	ldr	r3, [pc, #68]	@ (800216c <I2C3_Init+0x70>)
 8002126:	4a13      	ldr	r2, [pc, #76]	@ (8002174 <I2C3_Init+0x78>)
 8002128:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800212a:	4b10      	ldr	r3, [pc, #64]	@ (800216c <I2C3_Init+0x70>)
 800212c:	2200      	movs	r2, #0
 800212e:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 8002130:	4b0e      	ldr	r3, [pc, #56]	@ (800216c <I2C3_Init+0x70>)
 8002132:	2200      	movs	r2, #0
 8002134:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002136:	4b0d      	ldr	r3, [pc, #52]	@ (800216c <I2C3_Init+0x70>)
 8002138:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800213c:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 800213e:	4b0b      	ldr	r3, [pc, #44]	@ (800216c <I2C3_Init+0x70>)
 8002140:	2200      	movs	r2, #0
 8002142:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002144:	4b09      	ldr	r3, [pc, #36]	@ (800216c <I2C3_Init+0x70>)
 8002146:	2200      	movs	r2, #0
 8002148:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode? 

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 800214a:	4808      	ldr	r0, [pc, #32]	@ (800216c <I2C3_Init+0x70>)
 800214c:	f000 fe16 	bl	8002d7c <HAL_I2C_Init>
 8002150:	4603      	mov	r3, r0
 8002152:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8002154:	79fb      	ldrb	r3, [r7, #7]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 800215a:	bf00      	nop
 800215c:	e7fd      	b.n	800215a <I2C3_Init+0x5e>
    }
    return;
 800215e:	bf00      	nop
}
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	40023800 	.word	0x40023800
 800216c:	20025b88 	.word	0x20025b88
 8002170:	40005c00 	.word	0x40005c00
 8002174:	000186a0 	.word	0x000186a0

08002178 <I2C3_MspInit>:

// GPIO Initializations 
static void I2C3_MspInit(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b088      	sub	sp, #32
 800217c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800217e:	f107 030c 	add.w	r3, r7, #12
 8002182:	2200      	movs	r2, #0
 8002184:	601a      	str	r2, [r3, #0]
 8002186:	605a      	str	r2, [r3, #4]
 8002188:	609a      	str	r2, [r3, #8]
 800218a:	60da      	str	r2, [r3, #12]
 800218c:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	60bb      	str	r3, [r7, #8]
 8002192:	4b20      	ldr	r3, [pc, #128]	@ (8002214 <I2C3_MspInit+0x9c>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002196:	4a1f      	ldr	r2, [pc, #124]	@ (8002214 <I2C3_MspInit+0x9c>)
 8002198:	f043 0304 	orr.w	r3, r3, #4
 800219c:	6313      	str	r3, [r2, #48]	@ 0x30
 800219e:	4b1d      	ldr	r3, [pc, #116]	@ (8002214 <I2C3_MspInit+0x9c>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a2:	f003 0304 	and.w	r3, r3, #4
 80021a6:	60bb      	str	r3, [r7, #8]
 80021a8:	68bb      	ldr	r3, [r7, #8]

    // GPIOA 
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	607b      	str	r3, [r7, #4]
 80021ae:	4b19      	ldr	r3, [pc, #100]	@ (8002214 <I2C3_MspInit+0x9c>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b2:	4a18      	ldr	r2, [pc, #96]	@ (8002214 <I2C3_MspInit+0x9c>)
 80021b4:	f043 0301 	orr.w	r3, r3, #1
 80021b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ba:	4b16      	ldr	r3, [pc, #88]	@ (8002214 <I2C3_MspInit+0x9c>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021be:	f003 0301 	and.w	r3, r3, #1
 80021c2:	607b      	str	r3, [r7, #4]
 80021c4:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80021c6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021ca:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021cc:	2312      	movs	r3, #18
 80021ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d4:	2300      	movs	r3, #0
 80021d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80021d8:	2304      	movs	r3, #4
 80021da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80021dc:	f107 030c 	add.w	r3, r7, #12
 80021e0:	4619      	mov	r1, r3
 80021e2:	480d      	ldr	r0, [pc, #52]	@ (8002218 <I2C3_MspInit+0xa0>)
 80021e4:	f000 faf8 	bl	80027d8 <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80021e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021ee:	2312      	movs	r3, #18
 80021f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f2:	2300      	movs	r3, #0
 80021f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f6:	2300      	movs	r3, #0
 80021f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80021fa:	2304      	movs	r3, #4
 80021fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80021fe:	f107 030c 	add.w	r3, r7, #12
 8002202:	4619      	mov	r1, r3
 8002204:	4805      	ldr	r0, [pc, #20]	@ (800221c <I2C3_MspInit+0xa4>)
 8002206:	f000 fae7 	bl	80027d8 <HAL_GPIO_Init>
    
}
 800220a:	bf00      	nop
 800220c:	3720      	adds	r7, #32
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	40023800 	.word	0x40023800
 8002218:	40020800 	.word	0x40020800
 800221c:	40020000 	.word	0x40020000

08002220 <I2C3_Write>:

// This function should only be used for single BYTE transfers 
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b088      	sub	sp, #32
 8002224:	af04      	add	r7, sp, #16
 8002226:	4603      	mov	r3, r0
 8002228:	80fb      	strh	r3, [r7, #6]
 800222a:	460b      	mov	r3, r1
 800222c:	717b      	strb	r3, [r7, #5]
 800222e:	4613      	mov	r3, r2
 8002230:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 8002232:	793b      	ldrb	r3, [r7, #4]
 8002234:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call? 
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8002236:	797b      	ldrb	r3, [r7, #5]
 8002238:	b29a      	uxth	r2, r3
 800223a:	88f9      	ldrh	r1, [r7, #6]
 800223c:	4b0a      	ldr	r3, [pc, #40]	@ (8002268 <I2C3_Write+0x48>)
 800223e:	9302      	str	r3, [sp, #8]
 8002240:	2301      	movs	r3, #1
 8002242:	9301      	str	r3, [sp, #4]
 8002244:	f107 030f 	add.w	r3, r7, #15
 8002248:	9300      	str	r3, [sp, #0]
 800224a:	2301      	movs	r3, #1
 800224c:	4807      	ldr	r0, [pc, #28]	@ (800226c <I2C3_Write+0x4c>)
 800224e:	f000 fed9 	bl	8003004 <HAL_I2C_Mem_Write>
 8002252:	4603      	mov	r3, r0
 8002254:	461a      	mov	r2, r3
 8002256:	4b06      	ldr	r3, [pc, #24]	@ (8002270 <I2C3_Write+0x50>)
 8002258:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 800225a:	f7ff ff3f 	bl	80020dc <verifyHAL_I2C_IS_OKAY>
}
 800225e:	bf00      	nop
 8002260:	3710      	adds	r7, #16
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	0003d090 	.word	0x0003d090
 800226c:	20025b88 	.word	0x20025b88
 8002270:	20025bdc 	.word	0x20025bdc

08002274 <I2C3_Read>:

// This function should only be used for single BYTE transfers 
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b086      	sub	sp, #24
 8002278:	af04      	add	r7, sp, #16
 800227a:	4603      	mov	r3, r0
 800227c:	603a      	str	r2, [r7, #0]
 800227e:	71fb      	strb	r3, [r7, #7]
 8002280:	460b      	mov	r3, r1
 8002282:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8002284:	79fb      	ldrb	r3, [r7, #7]
 8002286:	b299      	uxth	r1, r3
 8002288:	79bb      	ldrb	r3, [r7, #6]
 800228a:	b29a      	uxth	r2, r3
 800228c:	4b09      	ldr	r3, [pc, #36]	@ (80022b4 <I2C3_Read+0x40>)
 800228e:	9302      	str	r3, [sp, #8]
 8002290:	2301      	movs	r3, #1
 8002292:	9301      	str	r3, [sp, #4]
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	9300      	str	r3, [sp, #0]
 8002298:	2301      	movs	r3, #1
 800229a:	4807      	ldr	r0, [pc, #28]	@ (80022b8 <I2C3_Read+0x44>)
 800229c:	f000 ffac 	bl	80031f8 <HAL_I2C_Mem_Read>
 80022a0:	4603      	mov	r3, r0
 80022a2:	461a      	mov	r2, r3
 80022a4:	4b05      	ldr	r3, [pc, #20]	@ (80022bc <I2C3_Read+0x48>)
 80022a6:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 80022a8:	f7ff ff18 	bl	80020dc <verifyHAL_I2C_IS_OKAY>
}
 80022ac:	bf00      	nop
 80022ae:	3708      	adds	r7, #8
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	0003d090 	.word	0x0003d090
 80022b8:	20025b88 	.word	0x20025b88
 80022bc:	20025bdc 	.word	0x20025bdc

080022c0 <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b086      	sub	sp, #24
 80022c4:	af04      	add	r7, sp, #16
 80022c6:	603a      	str	r2, [r7, #0]
 80022c8:	461a      	mov	r2, r3
 80022ca:	4603      	mov	r3, r0
 80022cc:	71fb      	strb	r3, [r7, #7]
 80022ce:	460b      	mov	r3, r1
 80022d0:	71bb      	strb	r3, [r7, #6]
 80022d2:	4613      	mov	r3, r2
 80022d4:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 80022d6:	79fb      	ldrb	r3, [r7, #7]
 80022d8:	b299      	uxth	r1, r3
 80022da:	79bb      	ldrb	r3, [r7, #6]
 80022dc:	b29a      	uxth	r2, r3
 80022de:	4b07      	ldr	r3, [pc, #28]	@ (80022fc <I2C3_MulitByteRead+0x3c>)
 80022e0:	9302      	str	r3, [sp, #8]
 80022e2:	88bb      	ldrh	r3, [r7, #4]
 80022e4:	9301      	str	r3, [sp, #4]
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	9300      	str	r3, [sp, #0]
 80022ea:	2301      	movs	r3, #1
 80022ec:	4804      	ldr	r0, [pc, #16]	@ (8002300 <I2C3_MulitByteRead+0x40>)
 80022ee:	f000 ff83 	bl	80031f8 <HAL_I2C_Mem_Read>
}
 80022f2:	bf00      	nop
 80022f4:	3708      	adds	r7, #8
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	0003d090 	.word	0x0003d090
 8002300:	20025b88 	.word	0x20025b88

08002304 <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION 
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	4603      	mov	r3, r0
 800230c:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 800230e:	204d      	movs	r0, #77	@ 0x4d
 8002310:	f7ff fe06 	bl	8001f20 <STMPE811_Read>
 8002314:	4603      	mov	r3, r0
 8002316:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 8002318:	204e      	movs	r0, #78	@ 0x4e
 800231a:	f7ff fe01 	bl	8001f20 <STMPE811_Read>
 800231e:	4603      	mov	r3, r0
 8002320:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8002322:	7a7b      	ldrb	r3, [r7, #9]
 8002324:	b21b      	sxth	r3, r3
 8002326:	021b      	lsls	r3, r3, #8
 8002328:	b21a      	sxth	r2, r3
 800232a:	7a3b      	ldrb	r3, [r7, #8]
 800232c:	b21b      	sxth	r3, r3
 800232e:	4313      	orrs	r3, r2
 8002330:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 8002332:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002336:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800233a:	4293      	cmp	r3, r2
 800233c:	dc06      	bgt.n	800234c <TM_STMPE811_ReadX+0x48>
        val = 3900 - val;
 800233e:	89fb      	ldrh	r3, [r7, #14]
 8002340:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 8002344:	330c      	adds	r3, #12
 8002346:	b29b      	uxth	r3, r3
 8002348:	81fb      	strh	r3, [r7, #14]
 800234a:	e005      	b.n	8002358 <TM_STMPE811_ReadX+0x54>
    } else {
        val = 3800 - val;
 800234c:	89fb      	ldrh	r3, [r7, #14]
 800234e:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 8002352:	3308      	adds	r3, #8
 8002354:	b29b      	uxth	r3, r3
 8002356:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 8002358:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800235c:	4a18      	ldr	r2, [pc, #96]	@ (80023c0 <TM_STMPE811_ReadX+0xbc>)
 800235e:	fb82 1203 	smull	r1, r2, r2, r3
 8002362:	441a      	add	r2, r3
 8002364:	10d2      	asrs	r2, r2, #3
 8002366:	17db      	asrs	r3, r3, #31
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 800236c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002370:	2bef      	cmp	r3, #239	@ 0xef
 8002372:	dd02      	ble.n	800237a <TM_STMPE811_ReadX+0x76>
        val = 239;
 8002374:	23ef      	movs	r3, #239	@ 0xef
 8002376:	81fb      	strh	r3, [r7, #14]
 8002378:	e005      	b.n	8002386 <TM_STMPE811_ReadX+0x82>
    } else if (val < 0) {
 800237a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800237e:	2b00      	cmp	r3, #0
 8002380:	da01      	bge.n	8002386 <TM_STMPE811_ReadX+0x82>
        val = 0;
 8002382:	2300      	movs	r3, #0
 8002384:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 8002386:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800238a:	88fb      	ldrh	r3, [r7, #6]
 800238c:	429a      	cmp	r2, r3
 800238e:	dd05      	ble.n	800239c <TM_STMPE811_ReadX+0x98>
 8002390:	89fa      	ldrh	r2, [r7, #14]
 8002392:	88fb      	ldrh	r3, [r7, #6]
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	b29b      	uxth	r3, r3
 8002398:	b21b      	sxth	r3, r3
 800239a:	e004      	b.n	80023a6 <TM_STMPE811_ReadX+0xa2>
 800239c:	89fb      	ldrh	r3, [r7, #14]
 800239e:	88fa      	ldrh	r2, [r7, #6]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	b21b      	sxth	r3, r3
 80023a6:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 80023a8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80023ac:	2b04      	cmp	r3, #4
 80023ae:	dd01      	ble.n	80023b4 <TM_STMPE811_ReadX+0xb0>
        return val;
 80023b0:	89fb      	ldrh	r3, [r7, #14]
 80023b2:	e000      	b.n	80023b6 <TM_STMPE811_ReadX+0xb2>
    }
    return x;
 80023b4:	88fb      	ldrh	r3, [r7, #6]
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3710      	adds	r7, #16
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	88888889 	.word	0x88888889

080023c4 <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION 
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	4603      	mov	r3, r0
 80023cc:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 80023ce:	204f      	movs	r0, #79	@ 0x4f
 80023d0:	f7ff fda6 	bl	8001f20 <STMPE811_Read>
 80023d4:	4603      	mov	r3, r0
 80023d6:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 80023d8:	2050      	movs	r0, #80	@ 0x50
 80023da:	f7ff fda1 	bl	8001f20 <STMPE811_Read>
 80023de:	4603      	mov	r3, r0
 80023e0:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 80023e2:	7a7b      	ldrb	r3, [r7, #9]
 80023e4:	b21b      	sxth	r3, r3
 80023e6:	021b      	lsls	r3, r3, #8
 80023e8:	b21a      	sxth	r2, r3
 80023ea:	7a3b      	ldrb	r3, [r7, #8]
 80023ec:	b21b      	sxth	r3, r3
 80023ee:	4313      	orrs	r3, r2
 80023f0:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 80023f2:	89fb      	ldrh	r3, [r7, #14]
 80023f4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80023f8:	b29b      	uxth	r3, r3
 80023fa:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 80023fc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002400:	4a18      	ldr	r2, [pc, #96]	@ (8002464 <TM_STMPE811_ReadY+0xa0>)
 8002402:	fb82 1203 	smull	r1, r2, r2, r3
 8002406:	1052      	asrs	r2, r2, #1
 8002408:	17db      	asrs	r3, r3, #31
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 800240e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002412:	2b00      	cmp	r3, #0
 8002414:	dc02      	bgt.n	800241c <TM_STMPE811_ReadY+0x58>
        val = 0;
 8002416:	2300      	movs	r3, #0
 8002418:	81fb      	strh	r3, [r7, #14]
 800241a:	e007      	b.n	800242c <TM_STMPE811_ReadY+0x68>
    } else if (val >= 320) {
 800241c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002420:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002424:	db02      	blt.n	800242c <TM_STMPE811_ReadY+0x68>
        val = 319;
 8002426:	f240 133f 	movw	r3, #319	@ 0x13f
 800242a:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 800242c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002430:	88fb      	ldrh	r3, [r7, #6]
 8002432:	429a      	cmp	r2, r3
 8002434:	dd05      	ble.n	8002442 <TM_STMPE811_ReadY+0x7e>
 8002436:	89fa      	ldrh	r2, [r7, #14]
 8002438:	88fb      	ldrh	r3, [r7, #6]
 800243a:	1ad3      	subs	r3, r2, r3
 800243c:	b29b      	uxth	r3, r3
 800243e:	b21b      	sxth	r3, r3
 8002440:	e004      	b.n	800244c <TM_STMPE811_ReadY+0x88>
 8002442:	89fb      	ldrh	r3, [r7, #14]
 8002444:	88fa      	ldrh	r2, [r7, #6]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	b29b      	uxth	r3, r3
 800244a:	b21b      	sxth	r3, r3
 800244c:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 800244e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002452:	2b04      	cmp	r3, #4
 8002454:	dd01      	ble.n	800245a <TM_STMPE811_ReadY+0x96>
        return val;
 8002456:	89fb      	ldrh	r3, [r7, #14]
 8002458:	e000      	b.n	800245c <TM_STMPE811_ReadY+0x98>
    }
    return y;
 800245a:	88fb      	ldrh	r3, [r7, #6]
}
 800245c:	4618      	mov	r0, r3
 800245e:	3710      	adds	r7, #16
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	2e8ba2e9 	.word	0x2e8ba2e9

08002468 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800246c:	4b06      	ldr	r3, [pc, #24]	@ (8002488 <SystemInit+0x20>)
 800246e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002472:	4a05      	ldr	r2, [pc, #20]	@ (8002488 <SystemInit+0x20>)
 8002474:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002478:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800247c:	bf00      	nop
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	e000ed00 	.word	0xe000ed00

0800248c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800248c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024c4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002490:	f7ff ffea 	bl	8002468 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002494:	480c      	ldr	r0, [pc, #48]	@ (80024c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002496:	490d      	ldr	r1, [pc, #52]	@ (80024cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002498:	4a0d      	ldr	r2, [pc, #52]	@ (80024d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800249a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800249c:	e002      	b.n	80024a4 <LoopCopyDataInit>

0800249e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800249e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024a2:	3304      	adds	r3, #4

080024a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024a8:	d3f9      	bcc.n	800249e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024aa:	4a0a      	ldr	r2, [pc, #40]	@ (80024d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024ac:	4c0a      	ldr	r4, [pc, #40]	@ (80024d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80024ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024b0:	e001      	b.n	80024b6 <LoopFillZerobss>

080024b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024b4:	3204      	adds	r2, #4

080024b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024b8:	d3fb      	bcc.n	80024b2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80024ba:	f003 ff0b 	bl	80062d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024be:	f7fe fe34 	bl	800112a <main>
  bx  lr    
 80024c2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80024c4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80024c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024cc:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80024d0:	08007868 	.word	0x08007868
  ldr r2, =_sbss
 80024d4:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80024d8:	20025dd8 	.word	0x20025dd8

080024dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024dc:	e7fe      	b.n	80024dc <ADC_IRQHandler>
	...

080024e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002520 <HAL_Init+0x40>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002520 <HAL_Init+0x40>)
 80024ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80024ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002520 <HAL_Init+0x40>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a0a      	ldr	r2, [pc, #40]	@ (8002520 <HAL_Init+0x40>)
 80024f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80024fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024fc:	4b08      	ldr	r3, [pc, #32]	@ (8002520 <HAL_Init+0x40>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a07      	ldr	r2, [pc, #28]	@ (8002520 <HAL_Init+0x40>)
 8002502:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002506:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002508:	2003      	movs	r0, #3
 800250a:	f000 f931 	bl	8002770 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800250e:	2000      	movs	r0, #0
 8002510:	f000 f808 	bl	8002524 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002514:	f7ff f9cc 	bl	80018b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002518:	2300      	movs	r3, #0
}
 800251a:	4618      	mov	r0, r3
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	40023c00 	.word	0x40023c00

08002524 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800252c:	4b12      	ldr	r3, [pc, #72]	@ (8002578 <HAL_InitTick+0x54>)
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	4b12      	ldr	r3, [pc, #72]	@ (800257c <HAL_InitTick+0x58>)
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	4619      	mov	r1, r3
 8002536:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800253a:	fbb3 f3f1 	udiv	r3, r3, r1
 800253e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002542:	4618      	mov	r0, r3
 8002544:	f000 f93b 	bl	80027be <HAL_SYSTICK_Config>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e00e      	b.n	8002570 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2b0f      	cmp	r3, #15
 8002556:	d80a      	bhi.n	800256e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002558:	2200      	movs	r2, #0
 800255a:	6879      	ldr	r1, [r7, #4]
 800255c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002560:	f000 f911 	bl	8002786 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002564:	4a06      	ldr	r2, [pc, #24]	@ (8002580 <HAL_InitTick+0x5c>)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800256a:	2300      	movs	r3, #0
 800256c:	e000      	b.n	8002570 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
}
 8002570:	4618      	mov	r0, r3
 8002572:	3708      	adds	r7, #8
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	20000010 	.word	0x20000010
 800257c:	20000018 	.word	0x20000018
 8002580:	20000014 	.word	0x20000014

08002584 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002588:	4b06      	ldr	r3, [pc, #24]	@ (80025a4 <HAL_IncTick+0x20>)
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	461a      	mov	r2, r3
 800258e:	4b06      	ldr	r3, [pc, #24]	@ (80025a8 <HAL_IncTick+0x24>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4413      	add	r3, r2
 8002594:	4a04      	ldr	r2, [pc, #16]	@ (80025a8 <HAL_IncTick+0x24>)
 8002596:	6013      	str	r3, [r2, #0]
}
 8002598:	bf00      	nop
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	20000018 	.word	0x20000018
 80025a8:	20025be0 	.word	0x20025be0

080025ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0
  return uwTick;
 80025b0:	4b03      	ldr	r3, [pc, #12]	@ (80025c0 <HAL_GetTick+0x14>)
 80025b2:	681b      	ldr	r3, [r3, #0]
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	20025be0 	.word	0x20025be0

080025c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025cc:	f7ff ffee 	bl	80025ac <HAL_GetTick>
 80025d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80025dc:	d005      	beq.n	80025ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025de:	4b0a      	ldr	r3, [pc, #40]	@ (8002608 <HAL_Delay+0x44>)
 80025e0:	781b      	ldrb	r3, [r3, #0]
 80025e2:	461a      	mov	r2, r3
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	4413      	add	r3, r2
 80025e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025ea:	bf00      	nop
 80025ec:	f7ff ffde 	bl	80025ac <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	68fa      	ldr	r2, [r7, #12]
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d8f7      	bhi.n	80025ec <HAL_Delay+0x28>
  {
  }
}
 80025fc:	bf00      	nop
 80025fe:	bf00      	nop
 8002600:	3710      	adds	r7, #16
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	20000018 	.word	0x20000018

0800260c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800260c:	b480      	push	{r7}
 800260e:	b085      	sub	sp, #20
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	f003 0307 	and.w	r3, r3, #7
 800261a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800261c:	4b0c      	ldr	r3, [pc, #48]	@ (8002650 <__NVIC_SetPriorityGrouping+0x44>)
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002622:	68ba      	ldr	r2, [r7, #8]
 8002624:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002628:	4013      	ands	r3, r2
 800262a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002634:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002638:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800263c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800263e:	4a04      	ldr	r2, [pc, #16]	@ (8002650 <__NVIC_SetPriorityGrouping+0x44>)
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	60d3      	str	r3, [r2, #12]
}
 8002644:	bf00      	nop
 8002646:	3714      	adds	r7, #20
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr
 8002650:	e000ed00 	.word	0xe000ed00

08002654 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002658:	4b04      	ldr	r3, [pc, #16]	@ (800266c <__NVIC_GetPriorityGrouping+0x18>)
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	0a1b      	lsrs	r3, r3, #8
 800265e:	f003 0307 	and.w	r3, r3, #7
}
 8002662:	4618      	mov	r0, r3
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr
 800266c:	e000ed00 	.word	0xe000ed00

08002670 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	4603      	mov	r3, r0
 8002678:	6039      	str	r1, [r7, #0]
 800267a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800267c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002680:	2b00      	cmp	r3, #0
 8002682:	db0a      	blt.n	800269a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	b2da      	uxtb	r2, r3
 8002688:	490c      	ldr	r1, [pc, #48]	@ (80026bc <__NVIC_SetPriority+0x4c>)
 800268a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268e:	0112      	lsls	r2, r2, #4
 8002690:	b2d2      	uxtb	r2, r2
 8002692:	440b      	add	r3, r1
 8002694:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002698:	e00a      	b.n	80026b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	b2da      	uxtb	r2, r3
 800269e:	4908      	ldr	r1, [pc, #32]	@ (80026c0 <__NVIC_SetPriority+0x50>)
 80026a0:	79fb      	ldrb	r3, [r7, #7]
 80026a2:	f003 030f 	and.w	r3, r3, #15
 80026a6:	3b04      	subs	r3, #4
 80026a8:	0112      	lsls	r2, r2, #4
 80026aa:	b2d2      	uxtb	r2, r2
 80026ac:	440b      	add	r3, r1
 80026ae:	761a      	strb	r2, [r3, #24]
}
 80026b0:	bf00      	nop
 80026b2:	370c      	adds	r7, #12
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr
 80026bc:	e000e100 	.word	0xe000e100
 80026c0:	e000ed00 	.word	0xe000ed00

080026c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b089      	sub	sp, #36	@ 0x24
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	f003 0307 	and.w	r3, r3, #7
 80026d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	f1c3 0307 	rsb	r3, r3, #7
 80026de:	2b04      	cmp	r3, #4
 80026e0:	bf28      	it	cs
 80026e2:	2304      	movcs	r3, #4
 80026e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	3304      	adds	r3, #4
 80026ea:	2b06      	cmp	r3, #6
 80026ec:	d902      	bls.n	80026f4 <NVIC_EncodePriority+0x30>
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	3b03      	subs	r3, #3
 80026f2:	e000      	b.n	80026f6 <NVIC_EncodePriority+0x32>
 80026f4:	2300      	movs	r3, #0
 80026f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002702:	43da      	mvns	r2, r3
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	401a      	ands	r2, r3
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800270c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	fa01 f303 	lsl.w	r3, r1, r3
 8002716:	43d9      	mvns	r1, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800271c:	4313      	orrs	r3, r2
         );
}
 800271e:	4618      	mov	r0, r3
 8002720:	3724      	adds	r7, #36	@ 0x24
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
	...

0800272c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	3b01      	subs	r3, #1
 8002738:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800273c:	d301      	bcc.n	8002742 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800273e:	2301      	movs	r3, #1
 8002740:	e00f      	b.n	8002762 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002742:	4a0a      	ldr	r2, [pc, #40]	@ (800276c <SysTick_Config+0x40>)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	3b01      	subs	r3, #1
 8002748:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800274a:	210f      	movs	r1, #15
 800274c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002750:	f7ff ff8e 	bl	8002670 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002754:	4b05      	ldr	r3, [pc, #20]	@ (800276c <SysTick_Config+0x40>)
 8002756:	2200      	movs	r2, #0
 8002758:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800275a:	4b04      	ldr	r3, [pc, #16]	@ (800276c <SysTick_Config+0x40>)
 800275c:	2207      	movs	r2, #7
 800275e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002760:	2300      	movs	r3, #0
}
 8002762:	4618      	mov	r0, r3
 8002764:	3708      	adds	r7, #8
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	e000e010 	.word	0xe000e010

08002770 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b082      	sub	sp, #8
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f7ff ff47 	bl	800260c <__NVIC_SetPriorityGrouping>
}
 800277e:	bf00      	nop
 8002780:	3708      	adds	r7, #8
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}

08002786 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002786:	b580      	push	{r7, lr}
 8002788:	b086      	sub	sp, #24
 800278a:	af00      	add	r7, sp, #0
 800278c:	4603      	mov	r3, r0
 800278e:	60b9      	str	r1, [r7, #8]
 8002790:	607a      	str	r2, [r7, #4]
 8002792:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002794:	2300      	movs	r3, #0
 8002796:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002798:	f7ff ff5c 	bl	8002654 <__NVIC_GetPriorityGrouping>
 800279c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	68b9      	ldr	r1, [r7, #8]
 80027a2:	6978      	ldr	r0, [r7, #20]
 80027a4:	f7ff ff8e 	bl	80026c4 <NVIC_EncodePriority>
 80027a8:	4602      	mov	r2, r0
 80027aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027ae:	4611      	mov	r1, r2
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7ff ff5d 	bl	8002670 <__NVIC_SetPriority>
}
 80027b6:	bf00      	nop
 80027b8:	3718      	adds	r7, #24
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}

080027be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027be:	b580      	push	{r7, lr}
 80027c0:	b082      	sub	sp, #8
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f7ff ffb0 	bl	800272c <SysTick_Config>
 80027cc:	4603      	mov	r3, r0
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
	...

080027d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027d8:	b480      	push	{r7}
 80027da:	b089      	sub	sp, #36	@ 0x24
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80027e2:	2300      	movs	r3, #0
 80027e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027e6:	2300      	movs	r3, #0
 80027e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027ea:	2300      	movs	r3, #0
 80027ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027ee:	2300      	movs	r3, #0
 80027f0:	61fb      	str	r3, [r7, #28]
 80027f2:	e177      	b.n	8002ae4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80027f4:	2201      	movs	r2, #1
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	fa02 f303 	lsl.w	r3, r2, r3
 80027fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	697a      	ldr	r2, [r7, #20]
 8002804:	4013      	ands	r3, r2
 8002806:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002808:	693a      	ldr	r2, [r7, #16]
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	429a      	cmp	r2, r3
 800280e:	f040 8166 	bne.w	8002ade <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f003 0303 	and.w	r3, r3, #3
 800281a:	2b01      	cmp	r3, #1
 800281c:	d005      	beq.n	800282a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002826:	2b02      	cmp	r3, #2
 8002828:	d130      	bne.n	800288c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	005b      	lsls	r3, r3, #1
 8002834:	2203      	movs	r2, #3
 8002836:	fa02 f303 	lsl.w	r3, r2, r3
 800283a:	43db      	mvns	r3, r3
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	4013      	ands	r3, r2
 8002840:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	68da      	ldr	r2, [r3, #12]
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	005b      	lsls	r3, r3, #1
 800284a:	fa02 f303 	lsl.w	r3, r2, r3
 800284e:	69ba      	ldr	r2, [r7, #24]
 8002850:	4313      	orrs	r3, r2
 8002852:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	69ba      	ldr	r2, [r7, #24]
 8002858:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002860:	2201      	movs	r2, #1
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	fa02 f303 	lsl.w	r3, r2, r3
 8002868:	43db      	mvns	r3, r3
 800286a:	69ba      	ldr	r2, [r7, #24]
 800286c:	4013      	ands	r3, r2
 800286e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	091b      	lsrs	r3, r3, #4
 8002876:	f003 0201 	and.w	r2, r3, #1
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	fa02 f303 	lsl.w	r3, r2, r3
 8002880:	69ba      	ldr	r2, [r7, #24]
 8002882:	4313      	orrs	r3, r2
 8002884:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f003 0303 	and.w	r3, r3, #3
 8002894:	2b03      	cmp	r3, #3
 8002896:	d017      	beq.n	80028c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	2203      	movs	r2, #3
 80028a4:	fa02 f303 	lsl.w	r3, r2, r3
 80028a8:	43db      	mvns	r3, r3
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	4013      	ands	r3, r2
 80028ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	689a      	ldr	r2, [r3, #8]
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	fa02 f303 	lsl.w	r3, r2, r3
 80028bc:	69ba      	ldr	r2, [r7, #24]
 80028be:	4313      	orrs	r3, r2
 80028c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f003 0303 	and.w	r3, r3, #3
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d123      	bne.n	800291c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	08da      	lsrs	r2, r3, #3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	3208      	adds	r2, #8
 80028dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	f003 0307 	and.w	r3, r3, #7
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	220f      	movs	r2, #15
 80028ec:	fa02 f303 	lsl.w	r3, r2, r3
 80028f0:	43db      	mvns	r3, r3
 80028f2:	69ba      	ldr	r2, [r7, #24]
 80028f4:	4013      	ands	r3, r2
 80028f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	691a      	ldr	r2, [r3, #16]
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	f003 0307 	and.w	r3, r3, #7
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	fa02 f303 	lsl.w	r3, r2, r3
 8002908:	69ba      	ldr	r2, [r7, #24]
 800290a:	4313      	orrs	r3, r2
 800290c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	08da      	lsrs	r2, r3, #3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	3208      	adds	r2, #8
 8002916:	69b9      	ldr	r1, [r7, #24]
 8002918:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	2203      	movs	r2, #3
 8002928:	fa02 f303 	lsl.w	r3, r2, r3
 800292c:	43db      	mvns	r3, r3
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	4013      	ands	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f003 0203 	and.w	r2, r3, #3
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	005b      	lsls	r3, r3, #1
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	4313      	orrs	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	69ba      	ldr	r2, [r7, #24]
 800294e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002958:	2b00      	cmp	r3, #0
 800295a:	f000 80c0 	beq.w	8002ade <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800295e:	2300      	movs	r3, #0
 8002960:	60fb      	str	r3, [r7, #12]
 8002962:	4b66      	ldr	r3, [pc, #408]	@ (8002afc <HAL_GPIO_Init+0x324>)
 8002964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002966:	4a65      	ldr	r2, [pc, #404]	@ (8002afc <HAL_GPIO_Init+0x324>)
 8002968:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800296c:	6453      	str	r3, [r2, #68]	@ 0x44
 800296e:	4b63      	ldr	r3, [pc, #396]	@ (8002afc <HAL_GPIO_Init+0x324>)
 8002970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002972:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002976:	60fb      	str	r3, [r7, #12]
 8002978:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800297a:	4a61      	ldr	r2, [pc, #388]	@ (8002b00 <HAL_GPIO_Init+0x328>)
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	089b      	lsrs	r3, r3, #2
 8002980:	3302      	adds	r3, #2
 8002982:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002986:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	f003 0303 	and.w	r3, r3, #3
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	220f      	movs	r2, #15
 8002992:	fa02 f303 	lsl.w	r3, r2, r3
 8002996:	43db      	mvns	r3, r3
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	4013      	ands	r3, r2
 800299c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4a58      	ldr	r2, [pc, #352]	@ (8002b04 <HAL_GPIO_Init+0x32c>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d037      	beq.n	8002a16 <HAL_GPIO_Init+0x23e>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4a57      	ldr	r2, [pc, #348]	@ (8002b08 <HAL_GPIO_Init+0x330>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d031      	beq.n	8002a12 <HAL_GPIO_Init+0x23a>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	4a56      	ldr	r2, [pc, #344]	@ (8002b0c <HAL_GPIO_Init+0x334>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d02b      	beq.n	8002a0e <HAL_GPIO_Init+0x236>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	4a55      	ldr	r2, [pc, #340]	@ (8002b10 <HAL_GPIO_Init+0x338>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d025      	beq.n	8002a0a <HAL_GPIO_Init+0x232>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	4a54      	ldr	r2, [pc, #336]	@ (8002b14 <HAL_GPIO_Init+0x33c>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d01f      	beq.n	8002a06 <HAL_GPIO_Init+0x22e>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	4a53      	ldr	r2, [pc, #332]	@ (8002b18 <HAL_GPIO_Init+0x340>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d019      	beq.n	8002a02 <HAL_GPIO_Init+0x22a>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a52      	ldr	r2, [pc, #328]	@ (8002b1c <HAL_GPIO_Init+0x344>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d013      	beq.n	80029fe <HAL_GPIO_Init+0x226>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a51      	ldr	r2, [pc, #324]	@ (8002b20 <HAL_GPIO_Init+0x348>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d00d      	beq.n	80029fa <HAL_GPIO_Init+0x222>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a50      	ldr	r2, [pc, #320]	@ (8002b24 <HAL_GPIO_Init+0x34c>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d007      	beq.n	80029f6 <HAL_GPIO_Init+0x21e>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a4f      	ldr	r2, [pc, #316]	@ (8002b28 <HAL_GPIO_Init+0x350>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d101      	bne.n	80029f2 <HAL_GPIO_Init+0x21a>
 80029ee:	2309      	movs	r3, #9
 80029f0:	e012      	b.n	8002a18 <HAL_GPIO_Init+0x240>
 80029f2:	230a      	movs	r3, #10
 80029f4:	e010      	b.n	8002a18 <HAL_GPIO_Init+0x240>
 80029f6:	2308      	movs	r3, #8
 80029f8:	e00e      	b.n	8002a18 <HAL_GPIO_Init+0x240>
 80029fa:	2307      	movs	r3, #7
 80029fc:	e00c      	b.n	8002a18 <HAL_GPIO_Init+0x240>
 80029fe:	2306      	movs	r3, #6
 8002a00:	e00a      	b.n	8002a18 <HAL_GPIO_Init+0x240>
 8002a02:	2305      	movs	r3, #5
 8002a04:	e008      	b.n	8002a18 <HAL_GPIO_Init+0x240>
 8002a06:	2304      	movs	r3, #4
 8002a08:	e006      	b.n	8002a18 <HAL_GPIO_Init+0x240>
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e004      	b.n	8002a18 <HAL_GPIO_Init+0x240>
 8002a0e:	2302      	movs	r3, #2
 8002a10:	e002      	b.n	8002a18 <HAL_GPIO_Init+0x240>
 8002a12:	2301      	movs	r3, #1
 8002a14:	e000      	b.n	8002a18 <HAL_GPIO_Init+0x240>
 8002a16:	2300      	movs	r3, #0
 8002a18:	69fa      	ldr	r2, [r7, #28]
 8002a1a:	f002 0203 	and.w	r2, r2, #3
 8002a1e:	0092      	lsls	r2, r2, #2
 8002a20:	4093      	lsls	r3, r2
 8002a22:	69ba      	ldr	r2, [r7, #24]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a28:	4935      	ldr	r1, [pc, #212]	@ (8002b00 <HAL_GPIO_Init+0x328>)
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	089b      	lsrs	r3, r3, #2
 8002a2e:	3302      	adds	r3, #2
 8002a30:	69ba      	ldr	r2, [r7, #24]
 8002a32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a36:	4b3d      	ldr	r3, [pc, #244]	@ (8002b2c <HAL_GPIO_Init+0x354>)
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	43db      	mvns	r3, r3
 8002a40:	69ba      	ldr	r2, [r7, #24]
 8002a42:	4013      	ands	r3, r2
 8002a44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d003      	beq.n	8002a5a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002a52:	69ba      	ldr	r2, [r7, #24]
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a5a:	4a34      	ldr	r2, [pc, #208]	@ (8002b2c <HAL_GPIO_Init+0x354>)
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a60:	4b32      	ldr	r3, [pc, #200]	@ (8002b2c <HAL_GPIO_Init+0x354>)
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	43db      	mvns	r3, r3
 8002a6a:	69ba      	ldr	r2, [r7, #24]
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d003      	beq.n	8002a84 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002a7c:	69ba      	ldr	r2, [r7, #24]
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a84:	4a29      	ldr	r2, [pc, #164]	@ (8002b2c <HAL_GPIO_Init+0x354>)
 8002a86:	69bb      	ldr	r3, [r7, #24]
 8002a88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a8a:	4b28      	ldr	r3, [pc, #160]	@ (8002b2c <HAL_GPIO_Init+0x354>)
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	43db      	mvns	r3, r3
 8002a94:	69ba      	ldr	r2, [r7, #24]
 8002a96:	4013      	ands	r3, r2
 8002a98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d003      	beq.n	8002aae <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002aa6:	69ba      	ldr	r2, [r7, #24]
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002aae:	4a1f      	ldr	r2, [pc, #124]	@ (8002b2c <HAL_GPIO_Init+0x354>)
 8002ab0:	69bb      	ldr	r3, [r7, #24]
 8002ab2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ab4:	4b1d      	ldr	r3, [pc, #116]	@ (8002b2c <HAL_GPIO_Init+0x354>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	43db      	mvns	r3, r3
 8002abe:	69ba      	ldr	r2, [r7, #24]
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d003      	beq.n	8002ad8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002ad0:	69ba      	ldr	r2, [r7, #24]
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ad8:	4a14      	ldr	r2, [pc, #80]	@ (8002b2c <HAL_GPIO_Init+0x354>)
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	3301      	adds	r3, #1
 8002ae2:	61fb      	str	r3, [r7, #28]
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	2b0f      	cmp	r3, #15
 8002ae8:	f67f ae84 	bls.w	80027f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002aec:	bf00      	nop
 8002aee:	bf00      	nop
 8002af0:	3724      	adds	r7, #36	@ 0x24
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	40023800 	.word	0x40023800
 8002b00:	40013800 	.word	0x40013800
 8002b04:	40020000 	.word	0x40020000
 8002b08:	40020400 	.word	0x40020400
 8002b0c:	40020800 	.word	0x40020800
 8002b10:	40020c00 	.word	0x40020c00
 8002b14:	40021000 	.word	0x40021000
 8002b18:	40021400 	.word	0x40021400
 8002b1c:	40021800 	.word	0x40021800
 8002b20:	40021c00 	.word	0x40021c00
 8002b24:	40022000 	.word	0x40022000
 8002b28:	40022400 	.word	0x40022400
 8002b2c:	40013c00 	.word	0x40013c00

08002b30 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b087      	sub	sp, #28
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002b42:	2300      	movs	r3, #0
 8002b44:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b46:	2300      	movs	r3, #0
 8002b48:	617b      	str	r3, [r7, #20]
 8002b4a:	e0d9      	b.n	8002d00 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	fa02 f303 	lsl.w	r3, r2, r3
 8002b54:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002b56:	683a      	ldr	r2, [r7, #0]
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002b5e:	68fa      	ldr	r2, [r7, #12]
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	429a      	cmp	r2, r3
 8002b64:	f040 80c9 	bne.w	8002cfa <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002b68:	4a6b      	ldr	r2, [pc, #428]	@ (8002d18 <HAL_GPIO_DeInit+0x1e8>)
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	089b      	lsrs	r3, r3, #2
 8002b6e:	3302      	adds	r3, #2
 8002b70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b74:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	f003 0303 	and.w	r3, r3, #3
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	220f      	movs	r2, #15
 8002b80:	fa02 f303 	lsl.w	r3, r2, r3
 8002b84:	68ba      	ldr	r2, [r7, #8]
 8002b86:	4013      	ands	r3, r2
 8002b88:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a63      	ldr	r2, [pc, #396]	@ (8002d1c <HAL_GPIO_DeInit+0x1ec>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d037      	beq.n	8002c02 <HAL_GPIO_DeInit+0xd2>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a62      	ldr	r2, [pc, #392]	@ (8002d20 <HAL_GPIO_DeInit+0x1f0>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d031      	beq.n	8002bfe <HAL_GPIO_DeInit+0xce>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4a61      	ldr	r2, [pc, #388]	@ (8002d24 <HAL_GPIO_DeInit+0x1f4>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d02b      	beq.n	8002bfa <HAL_GPIO_DeInit+0xca>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a60      	ldr	r2, [pc, #384]	@ (8002d28 <HAL_GPIO_DeInit+0x1f8>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d025      	beq.n	8002bf6 <HAL_GPIO_DeInit+0xc6>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a5f      	ldr	r2, [pc, #380]	@ (8002d2c <HAL_GPIO_DeInit+0x1fc>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d01f      	beq.n	8002bf2 <HAL_GPIO_DeInit+0xc2>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4a5e      	ldr	r2, [pc, #376]	@ (8002d30 <HAL_GPIO_DeInit+0x200>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d019      	beq.n	8002bee <HAL_GPIO_DeInit+0xbe>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a5d      	ldr	r2, [pc, #372]	@ (8002d34 <HAL_GPIO_DeInit+0x204>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d013      	beq.n	8002bea <HAL_GPIO_DeInit+0xba>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a5c      	ldr	r2, [pc, #368]	@ (8002d38 <HAL_GPIO_DeInit+0x208>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d00d      	beq.n	8002be6 <HAL_GPIO_DeInit+0xb6>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a5b      	ldr	r2, [pc, #364]	@ (8002d3c <HAL_GPIO_DeInit+0x20c>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d007      	beq.n	8002be2 <HAL_GPIO_DeInit+0xb2>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4a5a      	ldr	r2, [pc, #360]	@ (8002d40 <HAL_GPIO_DeInit+0x210>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d101      	bne.n	8002bde <HAL_GPIO_DeInit+0xae>
 8002bda:	2309      	movs	r3, #9
 8002bdc:	e012      	b.n	8002c04 <HAL_GPIO_DeInit+0xd4>
 8002bde:	230a      	movs	r3, #10
 8002be0:	e010      	b.n	8002c04 <HAL_GPIO_DeInit+0xd4>
 8002be2:	2308      	movs	r3, #8
 8002be4:	e00e      	b.n	8002c04 <HAL_GPIO_DeInit+0xd4>
 8002be6:	2307      	movs	r3, #7
 8002be8:	e00c      	b.n	8002c04 <HAL_GPIO_DeInit+0xd4>
 8002bea:	2306      	movs	r3, #6
 8002bec:	e00a      	b.n	8002c04 <HAL_GPIO_DeInit+0xd4>
 8002bee:	2305      	movs	r3, #5
 8002bf0:	e008      	b.n	8002c04 <HAL_GPIO_DeInit+0xd4>
 8002bf2:	2304      	movs	r3, #4
 8002bf4:	e006      	b.n	8002c04 <HAL_GPIO_DeInit+0xd4>
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e004      	b.n	8002c04 <HAL_GPIO_DeInit+0xd4>
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	e002      	b.n	8002c04 <HAL_GPIO_DeInit+0xd4>
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e000      	b.n	8002c04 <HAL_GPIO_DeInit+0xd4>
 8002c02:	2300      	movs	r3, #0
 8002c04:	697a      	ldr	r2, [r7, #20]
 8002c06:	f002 0203 	and.w	r2, r2, #3
 8002c0a:	0092      	lsls	r2, r2, #2
 8002c0c:	4093      	lsls	r3, r2
 8002c0e:	68ba      	ldr	r2, [r7, #8]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d132      	bne.n	8002c7a <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002c14:	4b4b      	ldr	r3, [pc, #300]	@ (8002d44 <HAL_GPIO_DeInit+0x214>)
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	43db      	mvns	r3, r3
 8002c1c:	4949      	ldr	r1, [pc, #292]	@ (8002d44 <HAL_GPIO_DeInit+0x214>)
 8002c1e:	4013      	ands	r3, r2
 8002c20:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002c22:	4b48      	ldr	r3, [pc, #288]	@ (8002d44 <HAL_GPIO_DeInit+0x214>)
 8002c24:	685a      	ldr	r2, [r3, #4]
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	43db      	mvns	r3, r3
 8002c2a:	4946      	ldr	r1, [pc, #280]	@ (8002d44 <HAL_GPIO_DeInit+0x214>)
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002c30:	4b44      	ldr	r3, [pc, #272]	@ (8002d44 <HAL_GPIO_DeInit+0x214>)
 8002c32:	68da      	ldr	r2, [r3, #12]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	43db      	mvns	r3, r3
 8002c38:	4942      	ldr	r1, [pc, #264]	@ (8002d44 <HAL_GPIO_DeInit+0x214>)
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002c3e:	4b41      	ldr	r3, [pc, #260]	@ (8002d44 <HAL_GPIO_DeInit+0x214>)
 8002c40:	689a      	ldr	r2, [r3, #8]
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	43db      	mvns	r3, r3
 8002c46:	493f      	ldr	r1, [pc, #252]	@ (8002d44 <HAL_GPIO_DeInit+0x214>)
 8002c48:	4013      	ands	r3, r2
 8002c4a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	f003 0303 	and.w	r3, r3, #3
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	220f      	movs	r2, #15
 8002c56:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002c5c:	4a2e      	ldr	r2, [pc, #184]	@ (8002d18 <HAL_GPIO_DeInit+0x1e8>)
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	089b      	lsrs	r3, r3, #2
 8002c62:	3302      	adds	r3, #2
 8002c64:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	43da      	mvns	r2, r3
 8002c6c:	482a      	ldr	r0, [pc, #168]	@ (8002d18 <HAL_GPIO_DeInit+0x1e8>)
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	089b      	lsrs	r3, r3, #2
 8002c72:	400a      	ands	r2, r1
 8002c74:	3302      	adds	r3, #2
 8002c76:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	005b      	lsls	r3, r3, #1
 8002c82:	2103      	movs	r1, #3
 8002c84:	fa01 f303 	lsl.w	r3, r1, r3
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	401a      	ands	r2, r3
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	08da      	lsrs	r2, r3, #3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	3208      	adds	r2, #8
 8002c98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	f003 0307 	and.w	r3, r3, #7
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	220f      	movs	r2, #15
 8002ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8002caa:	43db      	mvns	r3, r3
 8002cac:	697a      	ldr	r2, [r7, #20]
 8002cae:	08d2      	lsrs	r2, r2, #3
 8002cb0:	4019      	ands	r1, r3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	3208      	adds	r2, #8
 8002cb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	68da      	ldr	r2, [r3, #12]
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	005b      	lsls	r3, r3, #1
 8002cc2:	2103      	movs	r1, #3
 8002cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc8:	43db      	mvns	r3, r3
 8002cca:	401a      	ands	r2, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685a      	ldr	r2, [r3, #4]
 8002cd4:	2101      	movs	r1, #1
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cdc:	43db      	mvns	r3, r3
 8002cde:	401a      	ands	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	689a      	ldr	r2, [r3, #8]
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	005b      	lsls	r3, r3, #1
 8002cec:	2103      	movs	r1, #3
 8002cee:	fa01 f303 	lsl.w	r3, r1, r3
 8002cf2:	43db      	mvns	r3, r3
 8002cf4:	401a      	ands	r2, r3
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	617b      	str	r3, [r7, #20]
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	2b0f      	cmp	r3, #15
 8002d04:	f67f af22 	bls.w	8002b4c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002d08:	bf00      	nop
 8002d0a:	bf00      	nop
 8002d0c:	371c      	adds	r7, #28
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	40013800 	.word	0x40013800
 8002d1c:	40020000 	.word	0x40020000
 8002d20:	40020400 	.word	0x40020400
 8002d24:	40020800 	.word	0x40020800
 8002d28:	40020c00 	.word	0x40020c00
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	40021400 	.word	0x40021400
 8002d34:	40021800 	.word	0x40021800
 8002d38:	40021c00 	.word	0x40021c00
 8002d3c:	40022000 	.word	0x40022000
 8002d40:	40022400 	.word	0x40022400
 8002d44:	40013c00 	.word	0x40013c00

08002d48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	460b      	mov	r3, r1
 8002d52:	807b      	strh	r3, [r7, #2]
 8002d54:	4613      	mov	r3, r2
 8002d56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d58:	787b      	ldrb	r3, [r7, #1]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d003      	beq.n	8002d66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d5e:	887a      	ldrh	r2, [r7, #2]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d64:	e003      	b.n	8002d6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d66:	887b      	ldrh	r3, [r7, #2]
 8002d68:	041a      	lsls	r2, r3, #16
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	619a      	str	r2, [r3, #24]
}
 8002d6e:	bf00      	nop
 8002d70:	370c      	adds	r7, #12
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr
	...

08002d7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d101      	bne.n	8002d8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e12b      	b.n	8002fe6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d106      	bne.n	8002da8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f7fe fdac 	bl	8001900 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2224      	movs	r2, #36	@ 0x24
 8002dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f022 0201 	bic.w	r2, r2, #1
 8002dbe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002dce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002dde:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002de0:	f001 ff82 	bl	8004ce8 <HAL_RCC_GetPCLK1Freq>
 8002de4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	4a81      	ldr	r2, [pc, #516]	@ (8002ff0 <HAL_I2C_Init+0x274>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d807      	bhi.n	8002e00 <HAL_I2C_Init+0x84>
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	4a80      	ldr	r2, [pc, #512]	@ (8002ff4 <HAL_I2C_Init+0x278>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	bf94      	ite	ls
 8002df8:	2301      	movls	r3, #1
 8002dfa:	2300      	movhi	r3, #0
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	e006      	b.n	8002e0e <HAL_I2C_Init+0x92>
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	4a7d      	ldr	r2, [pc, #500]	@ (8002ff8 <HAL_I2C_Init+0x27c>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	bf94      	ite	ls
 8002e08:	2301      	movls	r3, #1
 8002e0a:	2300      	movhi	r3, #0
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e0e7      	b.n	8002fe6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	4a78      	ldr	r2, [pc, #480]	@ (8002ffc <HAL_I2C_Init+0x280>)
 8002e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1e:	0c9b      	lsrs	r3, r3, #18
 8002e20:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68ba      	ldr	r2, [r7, #8]
 8002e32:	430a      	orrs	r2, r1
 8002e34:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	6a1b      	ldr	r3, [r3, #32]
 8002e3c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	4a6a      	ldr	r2, [pc, #424]	@ (8002ff0 <HAL_I2C_Init+0x274>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d802      	bhi.n	8002e50 <HAL_I2C_Init+0xd4>
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	e009      	b.n	8002e64 <HAL_I2C_Init+0xe8>
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e56:	fb02 f303 	mul.w	r3, r2, r3
 8002e5a:	4a69      	ldr	r2, [pc, #420]	@ (8003000 <HAL_I2C_Init+0x284>)
 8002e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e60:	099b      	lsrs	r3, r3, #6
 8002e62:	3301      	adds	r3, #1
 8002e64:	687a      	ldr	r2, [r7, #4]
 8002e66:	6812      	ldr	r2, [r2, #0]
 8002e68:	430b      	orrs	r3, r1
 8002e6a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	69db      	ldr	r3, [r3, #28]
 8002e72:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002e76:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	495c      	ldr	r1, [pc, #368]	@ (8002ff0 <HAL_I2C_Init+0x274>)
 8002e80:	428b      	cmp	r3, r1
 8002e82:	d819      	bhi.n	8002eb8 <HAL_I2C_Init+0x13c>
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	1e59      	subs	r1, r3, #1
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e92:	1c59      	adds	r1, r3, #1
 8002e94:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002e98:	400b      	ands	r3, r1
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d00a      	beq.n	8002eb4 <HAL_I2C_Init+0x138>
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	1e59      	subs	r1, r3, #1
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	005b      	lsls	r3, r3, #1
 8002ea8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002eac:	3301      	adds	r3, #1
 8002eae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eb2:	e051      	b.n	8002f58 <HAL_I2C_Init+0x1dc>
 8002eb4:	2304      	movs	r3, #4
 8002eb6:	e04f      	b.n	8002f58 <HAL_I2C_Init+0x1dc>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d111      	bne.n	8002ee4 <HAL_I2C_Init+0x168>
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	1e58      	subs	r0, r3, #1
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6859      	ldr	r1, [r3, #4]
 8002ec8:	460b      	mov	r3, r1
 8002eca:	005b      	lsls	r3, r3, #1
 8002ecc:	440b      	add	r3, r1
 8002ece:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ed2:	3301      	adds	r3, #1
 8002ed4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	bf0c      	ite	eq
 8002edc:	2301      	moveq	r3, #1
 8002ede:	2300      	movne	r3, #0
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	e012      	b.n	8002f0a <HAL_I2C_Init+0x18e>
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	1e58      	subs	r0, r3, #1
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6859      	ldr	r1, [r3, #4]
 8002eec:	460b      	mov	r3, r1
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	440b      	add	r3, r1
 8002ef2:	0099      	lsls	r1, r3, #2
 8002ef4:	440b      	add	r3, r1
 8002ef6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002efa:	3301      	adds	r3, #1
 8002efc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	bf0c      	ite	eq
 8002f04:	2301      	moveq	r3, #1
 8002f06:	2300      	movne	r3, #0
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <HAL_I2C_Init+0x196>
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e022      	b.n	8002f58 <HAL_I2C_Init+0x1dc>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d10e      	bne.n	8002f38 <HAL_I2C_Init+0x1bc>
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	1e58      	subs	r0, r3, #1
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6859      	ldr	r1, [r3, #4]
 8002f22:	460b      	mov	r3, r1
 8002f24:	005b      	lsls	r3, r3, #1
 8002f26:	440b      	add	r3, r1
 8002f28:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f36:	e00f      	b.n	8002f58 <HAL_I2C_Init+0x1dc>
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	1e58      	subs	r0, r3, #1
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6859      	ldr	r1, [r3, #4]
 8002f40:	460b      	mov	r3, r1
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	440b      	add	r3, r1
 8002f46:	0099      	lsls	r1, r3, #2
 8002f48:	440b      	add	r3, r1
 8002f4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f4e:	3301      	adds	r3, #1
 8002f50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f58:	6879      	ldr	r1, [r7, #4]
 8002f5a:	6809      	ldr	r1, [r1, #0]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	69da      	ldr	r2, [r3, #28]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6a1b      	ldr	r3, [r3, #32]
 8002f72:	431a      	orrs	r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	430a      	orrs	r2, r1
 8002f7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002f86:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002f8a:	687a      	ldr	r2, [r7, #4]
 8002f8c:	6911      	ldr	r1, [r2, #16]
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	68d2      	ldr	r2, [r2, #12]
 8002f92:	4311      	orrs	r1, r2
 8002f94:	687a      	ldr	r2, [r7, #4]
 8002f96:	6812      	ldr	r2, [r2, #0]
 8002f98:	430b      	orrs	r3, r1
 8002f9a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	695a      	ldr	r2, [r3, #20]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	699b      	ldr	r3, [r3, #24]
 8002fae:	431a      	orrs	r2, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f042 0201 	orr.w	r2, r2, #1
 8002fc6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2220      	movs	r2, #32
 8002fd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002fe4:	2300      	movs	r3, #0
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3710      	adds	r7, #16
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	000186a0 	.word	0x000186a0
 8002ff4:	001e847f 	.word	0x001e847f
 8002ff8:	003d08ff 	.word	0x003d08ff
 8002ffc:	431bde83 	.word	0x431bde83
 8003000:	10624dd3 	.word	0x10624dd3

08003004 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b088      	sub	sp, #32
 8003008:	af02      	add	r7, sp, #8
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	4608      	mov	r0, r1
 800300e:	4611      	mov	r1, r2
 8003010:	461a      	mov	r2, r3
 8003012:	4603      	mov	r3, r0
 8003014:	817b      	strh	r3, [r7, #10]
 8003016:	460b      	mov	r3, r1
 8003018:	813b      	strh	r3, [r7, #8]
 800301a:	4613      	mov	r3, r2
 800301c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800301e:	f7ff fac5 	bl	80025ac <HAL_GetTick>
 8003022:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800302a:	b2db      	uxtb	r3, r3
 800302c:	2b20      	cmp	r3, #32
 800302e:	f040 80d9 	bne.w	80031e4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	9300      	str	r3, [sp, #0]
 8003036:	2319      	movs	r3, #25
 8003038:	2201      	movs	r2, #1
 800303a:	496d      	ldr	r1, [pc, #436]	@ (80031f0 <HAL_I2C_Mem_Write+0x1ec>)
 800303c:	68f8      	ldr	r0, [r7, #12]
 800303e:	f000 fc8b 	bl	8003958 <I2C_WaitOnFlagUntilTimeout>
 8003042:	4603      	mov	r3, r0
 8003044:	2b00      	cmp	r3, #0
 8003046:	d001      	beq.n	800304c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003048:	2302      	movs	r3, #2
 800304a:	e0cc      	b.n	80031e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003052:	2b01      	cmp	r3, #1
 8003054:	d101      	bne.n	800305a <HAL_I2C_Mem_Write+0x56>
 8003056:	2302      	movs	r3, #2
 8003058:	e0c5      	b.n	80031e6 <HAL_I2C_Mem_Write+0x1e2>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2201      	movs	r2, #1
 800305e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0301 	and.w	r3, r3, #1
 800306c:	2b01      	cmp	r3, #1
 800306e:	d007      	beq.n	8003080 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f042 0201 	orr.w	r2, r2, #1
 800307e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800308e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2221      	movs	r2, #33	@ 0x21
 8003094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2240      	movs	r2, #64	@ 0x40
 800309c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2200      	movs	r2, #0
 80030a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	6a3a      	ldr	r2, [r7, #32]
 80030aa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80030b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030b6:	b29a      	uxth	r2, r3
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	4a4d      	ldr	r2, [pc, #308]	@ (80031f4 <HAL_I2C_Mem_Write+0x1f0>)
 80030c0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80030c2:	88f8      	ldrh	r0, [r7, #6]
 80030c4:	893a      	ldrh	r2, [r7, #8]
 80030c6:	8979      	ldrh	r1, [r7, #10]
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	9301      	str	r3, [sp, #4]
 80030cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030ce:	9300      	str	r3, [sp, #0]
 80030d0:	4603      	mov	r3, r0
 80030d2:	68f8      	ldr	r0, [r7, #12]
 80030d4:	f000 fac2 	bl	800365c <I2C_RequestMemoryWrite>
 80030d8:	4603      	mov	r3, r0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d052      	beq.n	8003184 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e081      	b.n	80031e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030e2:	697a      	ldr	r2, [r7, #20]
 80030e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80030e6:	68f8      	ldr	r0, [r7, #12]
 80030e8:	f000 fd50 	bl	8003b8c <I2C_WaitOnTXEFlagUntilTimeout>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d00d      	beq.n	800310e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f6:	2b04      	cmp	r3, #4
 80030f8:	d107      	bne.n	800310a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003108:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e06b      	b.n	80031e6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003112:	781a      	ldrb	r2, [r3, #0]
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311e:	1c5a      	adds	r2, r3, #1
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003128:	3b01      	subs	r3, #1
 800312a:	b29a      	uxth	r2, r3
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003134:	b29b      	uxth	r3, r3
 8003136:	3b01      	subs	r3, #1
 8003138:	b29a      	uxth	r2, r3
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	695b      	ldr	r3, [r3, #20]
 8003144:	f003 0304 	and.w	r3, r3, #4
 8003148:	2b04      	cmp	r3, #4
 800314a:	d11b      	bne.n	8003184 <HAL_I2C_Mem_Write+0x180>
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003150:	2b00      	cmp	r3, #0
 8003152:	d017      	beq.n	8003184 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003158:	781a      	ldrb	r2, [r3, #0]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003164:	1c5a      	adds	r2, r3, #1
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800316e:	3b01      	subs	r3, #1
 8003170:	b29a      	uxth	r2, r3
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800317a:	b29b      	uxth	r3, r3
 800317c:	3b01      	subs	r3, #1
 800317e:	b29a      	uxth	r2, r3
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003188:	2b00      	cmp	r3, #0
 800318a:	d1aa      	bne.n	80030e2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800318c:	697a      	ldr	r2, [r7, #20]
 800318e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f000 fd43 	bl	8003c1c <I2C_WaitOnBTFFlagUntilTimeout>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00d      	beq.n	80031b8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a0:	2b04      	cmp	r3, #4
 80031a2:	d107      	bne.n	80031b4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031b2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e016      	b.n	80031e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2220      	movs	r2, #32
 80031cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80031e0:	2300      	movs	r3, #0
 80031e2:	e000      	b.n	80031e6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80031e4:	2302      	movs	r3, #2
  }
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3718      	adds	r7, #24
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	00100002 	.word	0x00100002
 80031f4:	ffff0000 	.word	0xffff0000

080031f8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b08c      	sub	sp, #48	@ 0x30
 80031fc:	af02      	add	r7, sp, #8
 80031fe:	60f8      	str	r0, [r7, #12]
 8003200:	4608      	mov	r0, r1
 8003202:	4611      	mov	r1, r2
 8003204:	461a      	mov	r2, r3
 8003206:	4603      	mov	r3, r0
 8003208:	817b      	strh	r3, [r7, #10]
 800320a:	460b      	mov	r3, r1
 800320c:	813b      	strh	r3, [r7, #8]
 800320e:	4613      	mov	r3, r2
 8003210:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003212:	f7ff f9cb 	bl	80025ac <HAL_GetTick>
 8003216:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800321e:	b2db      	uxtb	r3, r3
 8003220:	2b20      	cmp	r3, #32
 8003222:	f040 8214 	bne.w	800364e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003228:	9300      	str	r3, [sp, #0]
 800322a:	2319      	movs	r3, #25
 800322c:	2201      	movs	r2, #1
 800322e:	497b      	ldr	r1, [pc, #492]	@ (800341c <HAL_I2C_Mem_Read+0x224>)
 8003230:	68f8      	ldr	r0, [r7, #12]
 8003232:	f000 fb91 	bl	8003958 <I2C_WaitOnFlagUntilTimeout>
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d001      	beq.n	8003240 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800323c:	2302      	movs	r3, #2
 800323e:	e207      	b.n	8003650 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003246:	2b01      	cmp	r3, #1
 8003248:	d101      	bne.n	800324e <HAL_I2C_Mem_Read+0x56>
 800324a:	2302      	movs	r3, #2
 800324c:	e200      	b.n	8003650 <HAL_I2C_Mem_Read+0x458>
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2201      	movs	r2, #1
 8003252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 0301 	and.w	r3, r3, #1
 8003260:	2b01      	cmp	r3, #1
 8003262:	d007      	beq.n	8003274 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f042 0201 	orr.w	r2, r2, #1
 8003272:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003282:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2222      	movs	r2, #34	@ 0x22
 8003288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2240      	movs	r2, #64	@ 0x40
 8003290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2200      	movs	r2, #0
 8003298:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800329e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80032a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032aa:	b29a      	uxth	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	4a5b      	ldr	r2, [pc, #364]	@ (8003420 <HAL_I2C_Mem_Read+0x228>)
 80032b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80032b6:	88f8      	ldrh	r0, [r7, #6]
 80032b8:	893a      	ldrh	r2, [r7, #8]
 80032ba:	8979      	ldrh	r1, [r7, #10]
 80032bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032be:	9301      	str	r3, [sp, #4]
 80032c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032c2:	9300      	str	r3, [sp, #0]
 80032c4:	4603      	mov	r3, r0
 80032c6:	68f8      	ldr	r0, [r7, #12]
 80032c8:	f000 fa5e 	bl	8003788 <I2C_RequestMemoryRead>
 80032cc:	4603      	mov	r3, r0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d001      	beq.n	80032d6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e1bc      	b.n	8003650 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d113      	bne.n	8003306 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032de:	2300      	movs	r3, #0
 80032e0:	623b      	str	r3, [r7, #32]
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	695b      	ldr	r3, [r3, #20]
 80032e8:	623b      	str	r3, [r7, #32]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	699b      	ldr	r3, [r3, #24]
 80032f0:	623b      	str	r3, [r7, #32]
 80032f2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003302:	601a      	str	r2, [r3, #0]
 8003304:	e190      	b.n	8003628 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800330a:	2b01      	cmp	r3, #1
 800330c:	d11b      	bne.n	8003346 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800331c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800331e:	2300      	movs	r3, #0
 8003320:	61fb      	str	r3, [r7, #28]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	695b      	ldr	r3, [r3, #20]
 8003328:	61fb      	str	r3, [r7, #28]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	699b      	ldr	r3, [r3, #24]
 8003330:	61fb      	str	r3, [r7, #28]
 8003332:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003342:	601a      	str	r2, [r3, #0]
 8003344:	e170      	b.n	8003628 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800334a:	2b02      	cmp	r3, #2
 800334c:	d11b      	bne.n	8003386 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800335c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800336c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800336e:	2300      	movs	r3, #0
 8003370:	61bb      	str	r3, [r7, #24]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	695b      	ldr	r3, [r3, #20]
 8003378:	61bb      	str	r3, [r7, #24]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	699b      	ldr	r3, [r3, #24]
 8003380:	61bb      	str	r3, [r7, #24]
 8003382:	69bb      	ldr	r3, [r7, #24]
 8003384:	e150      	b.n	8003628 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003386:	2300      	movs	r3, #0
 8003388:	617b      	str	r3, [r7, #20]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	695b      	ldr	r3, [r3, #20]
 8003390:	617b      	str	r3, [r7, #20]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	699b      	ldr	r3, [r3, #24]
 8003398:	617b      	str	r3, [r7, #20]
 800339a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800339c:	e144      	b.n	8003628 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033a2:	2b03      	cmp	r3, #3
 80033a4:	f200 80f1 	bhi.w	800358a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d123      	bne.n	80033f8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033b2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80033b4:	68f8      	ldr	r0, [r7, #12]
 80033b6:	f000 fc79 	bl	8003cac <I2C_WaitOnRXNEFlagUntilTimeout>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d001      	beq.n	80033c4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e145      	b.n	8003650 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	691a      	ldr	r2, [r3, #16]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ce:	b2d2      	uxtb	r2, r2
 80033d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d6:	1c5a      	adds	r2, r3, #1
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033e0:	3b01      	subs	r3, #1
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	3b01      	subs	r3, #1
 80033f0:	b29a      	uxth	r2, r3
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80033f6:	e117      	b.n	8003628 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d14e      	bne.n	800349e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003402:	9300      	str	r3, [sp, #0]
 8003404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003406:	2200      	movs	r2, #0
 8003408:	4906      	ldr	r1, [pc, #24]	@ (8003424 <HAL_I2C_Mem_Read+0x22c>)
 800340a:	68f8      	ldr	r0, [r7, #12]
 800340c:	f000 faa4 	bl	8003958 <I2C_WaitOnFlagUntilTimeout>
 8003410:	4603      	mov	r3, r0
 8003412:	2b00      	cmp	r3, #0
 8003414:	d008      	beq.n	8003428 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e11a      	b.n	8003650 <HAL_I2C_Mem_Read+0x458>
 800341a:	bf00      	nop
 800341c:	00100002 	.word	0x00100002
 8003420:	ffff0000 	.word	0xffff0000
 8003424:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003436:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	691a      	ldr	r2, [r3, #16]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003442:	b2d2      	uxtb	r2, r2
 8003444:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344a:	1c5a      	adds	r2, r3, #1
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003454:	3b01      	subs	r3, #1
 8003456:	b29a      	uxth	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003460:	b29b      	uxth	r3, r3
 8003462:	3b01      	subs	r3, #1
 8003464:	b29a      	uxth	r2, r3
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	691a      	ldr	r2, [r3, #16]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003474:	b2d2      	uxtb	r2, r2
 8003476:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800347c:	1c5a      	adds	r2, r3, #1
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003486:	3b01      	subs	r3, #1
 8003488:	b29a      	uxth	r2, r3
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003492:	b29b      	uxth	r3, r3
 8003494:	3b01      	subs	r3, #1
 8003496:	b29a      	uxth	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800349c:	e0c4      	b.n	8003628 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800349e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a0:	9300      	str	r3, [sp, #0]
 80034a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034a4:	2200      	movs	r2, #0
 80034a6:	496c      	ldr	r1, [pc, #432]	@ (8003658 <HAL_I2C_Mem_Read+0x460>)
 80034a8:	68f8      	ldr	r0, [r7, #12]
 80034aa:	f000 fa55 	bl	8003958 <I2C_WaitOnFlagUntilTimeout>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d001      	beq.n	80034b8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e0cb      	b.n	8003650 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	691a      	ldr	r2, [r3, #16]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d2:	b2d2      	uxtb	r2, r2
 80034d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034da:	1c5a      	adds	r2, r3, #1
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034e4:	3b01      	subs	r3, #1
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	3b01      	subs	r3, #1
 80034f4:	b29a      	uxth	r2, r3
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034fc:	9300      	str	r3, [sp, #0]
 80034fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003500:	2200      	movs	r2, #0
 8003502:	4955      	ldr	r1, [pc, #340]	@ (8003658 <HAL_I2C_Mem_Read+0x460>)
 8003504:	68f8      	ldr	r0, [r7, #12]
 8003506:	f000 fa27 	bl	8003958 <I2C_WaitOnFlagUntilTimeout>
 800350a:	4603      	mov	r3, r0
 800350c:	2b00      	cmp	r3, #0
 800350e:	d001      	beq.n	8003514 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e09d      	b.n	8003650 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003522:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	691a      	ldr	r2, [r3, #16]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800352e:	b2d2      	uxtb	r2, r2
 8003530:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003536:	1c5a      	adds	r2, r3, #1
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003540:	3b01      	subs	r3, #1
 8003542:	b29a      	uxth	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800354c:	b29b      	uxth	r3, r3
 800354e:	3b01      	subs	r3, #1
 8003550:	b29a      	uxth	r2, r3
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	691a      	ldr	r2, [r3, #16]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003560:	b2d2      	uxtb	r2, r2
 8003562:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003568:	1c5a      	adds	r2, r3, #1
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003572:	3b01      	subs	r3, #1
 8003574:	b29a      	uxth	r2, r3
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800357e:	b29b      	uxth	r3, r3
 8003580:	3b01      	subs	r3, #1
 8003582:	b29a      	uxth	r2, r3
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003588:	e04e      	b.n	8003628 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800358a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800358c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800358e:	68f8      	ldr	r0, [r7, #12]
 8003590:	f000 fb8c 	bl	8003cac <I2C_WaitOnRXNEFlagUntilTimeout>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e058      	b.n	8003650 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	691a      	ldr	r2, [r3, #16]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a8:	b2d2      	uxtb	r2, r2
 80035aa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b0:	1c5a      	adds	r2, r3, #1
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035ba:	3b01      	subs	r3, #1
 80035bc:	b29a      	uxth	r2, r3
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	3b01      	subs	r3, #1
 80035ca:	b29a      	uxth	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	695b      	ldr	r3, [r3, #20]
 80035d6:	f003 0304 	and.w	r3, r3, #4
 80035da:	2b04      	cmp	r3, #4
 80035dc:	d124      	bne.n	8003628 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035e2:	2b03      	cmp	r3, #3
 80035e4:	d107      	bne.n	80035f6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035f4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	691a      	ldr	r2, [r3, #16]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003600:	b2d2      	uxtb	r2, r2
 8003602:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003608:	1c5a      	adds	r2, r3, #1
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003612:	3b01      	subs	r3, #1
 8003614:	b29a      	uxth	r2, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800361e:	b29b      	uxth	r3, r3
 8003620:	3b01      	subs	r3, #1
 8003622:	b29a      	uxth	r2, r3
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800362c:	2b00      	cmp	r3, #0
 800362e:	f47f aeb6 	bne.w	800339e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2220      	movs	r2, #32
 8003636:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2200      	movs	r2, #0
 800363e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800364a:	2300      	movs	r3, #0
 800364c:	e000      	b.n	8003650 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800364e:	2302      	movs	r3, #2
  }
}
 8003650:	4618      	mov	r0, r3
 8003652:	3728      	adds	r7, #40	@ 0x28
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}
 8003658:	00010004 	.word	0x00010004

0800365c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b088      	sub	sp, #32
 8003660:	af02      	add	r7, sp, #8
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	4608      	mov	r0, r1
 8003666:	4611      	mov	r1, r2
 8003668:	461a      	mov	r2, r3
 800366a:	4603      	mov	r3, r0
 800366c:	817b      	strh	r3, [r7, #10]
 800366e:	460b      	mov	r3, r1
 8003670:	813b      	strh	r3, [r7, #8]
 8003672:	4613      	mov	r3, r2
 8003674:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003684:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003688:	9300      	str	r3, [sp, #0]
 800368a:	6a3b      	ldr	r3, [r7, #32]
 800368c:	2200      	movs	r2, #0
 800368e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003692:	68f8      	ldr	r0, [r7, #12]
 8003694:	f000 f960 	bl	8003958 <I2C_WaitOnFlagUntilTimeout>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d00d      	beq.n	80036ba <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036ac:	d103      	bne.n	80036b6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036b4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e05f      	b.n	800377a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036ba:	897b      	ldrh	r3, [r7, #10]
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	461a      	mov	r2, r3
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80036c8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036cc:	6a3a      	ldr	r2, [r7, #32]
 80036ce:	492d      	ldr	r1, [pc, #180]	@ (8003784 <I2C_RequestMemoryWrite+0x128>)
 80036d0:	68f8      	ldr	r0, [r7, #12]
 80036d2:	f000 f9bb 	bl	8003a4c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d001      	beq.n	80036e0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e04c      	b.n	800377a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036e0:	2300      	movs	r3, #0
 80036e2:	617b      	str	r3, [r7, #20]
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	695b      	ldr	r3, [r3, #20]
 80036ea:	617b      	str	r3, [r7, #20]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	699b      	ldr	r3, [r3, #24]
 80036f2:	617b      	str	r3, [r7, #20]
 80036f4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036f8:	6a39      	ldr	r1, [r7, #32]
 80036fa:	68f8      	ldr	r0, [r7, #12]
 80036fc:	f000 fa46 	bl	8003b8c <I2C_WaitOnTXEFlagUntilTimeout>
 8003700:	4603      	mov	r3, r0
 8003702:	2b00      	cmp	r3, #0
 8003704:	d00d      	beq.n	8003722 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800370a:	2b04      	cmp	r3, #4
 800370c:	d107      	bne.n	800371e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800371c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e02b      	b.n	800377a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003722:	88fb      	ldrh	r3, [r7, #6]
 8003724:	2b01      	cmp	r3, #1
 8003726:	d105      	bne.n	8003734 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003728:	893b      	ldrh	r3, [r7, #8]
 800372a:	b2da      	uxtb	r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	611a      	str	r2, [r3, #16]
 8003732:	e021      	b.n	8003778 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003734:	893b      	ldrh	r3, [r7, #8]
 8003736:	0a1b      	lsrs	r3, r3, #8
 8003738:	b29b      	uxth	r3, r3
 800373a:	b2da      	uxtb	r2, r3
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003742:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003744:	6a39      	ldr	r1, [r7, #32]
 8003746:	68f8      	ldr	r0, [r7, #12]
 8003748:	f000 fa20 	bl	8003b8c <I2C_WaitOnTXEFlagUntilTimeout>
 800374c:	4603      	mov	r3, r0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d00d      	beq.n	800376e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003756:	2b04      	cmp	r3, #4
 8003758:	d107      	bne.n	800376a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003768:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e005      	b.n	800377a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800376e:	893b      	ldrh	r3, [r7, #8]
 8003770:	b2da      	uxtb	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003778:	2300      	movs	r3, #0
}
 800377a:	4618      	mov	r0, r3
 800377c:	3718      	adds	r7, #24
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop
 8003784:	00010002 	.word	0x00010002

08003788 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b088      	sub	sp, #32
 800378c:	af02      	add	r7, sp, #8
 800378e:	60f8      	str	r0, [r7, #12]
 8003790:	4608      	mov	r0, r1
 8003792:	4611      	mov	r1, r2
 8003794:	461a      	mov	r2, r3
 8003796:	4603      	mov	r3, r0
 8003798:	817b      	strh	r3, [r7, #10]
 800379a:	460b      	mov	r3, r1
 800379c:	813b      	strh	r3, [r7, #8]
 800379e:	4613      	mov	r3, r2
 80037a0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80037b0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037c0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c4:	9300      	str	r3, [sp, #0]
 80037c6:	6a3b      	ldr	r3, [r7, #32]
 80037c8:	2200      	movs	r2, #0
 80037ca:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80037ce:	68f8      	ldr	r0, [r7, #12]
 80037d0:	f000 f8c2 	bl	8003958 <I2C_WaitOnFlagUntilTimeout>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d00d      	beq.n	80037f6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037e8:	d103      	bne.n	80037f2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037f0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80037f2:	2303      	movs	r3, #3
 80037f4:	e0aa      	b.n	800394c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80037f6:	897b      	ldrh	r3, [r7, #10]
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	461a      	mov	r2, r3
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003804:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003808:	6a3a      	ldr	r2, [r7, #32]
 800380a:	4952      	ldr	r1, [pc, #328]	@ (8003954 <I2C_RequestMemoryRead+0x1cc>)
 800380c:	68f8      	ldr	r0, [r7, #12]
 800380e:	f000 f91d 	bl	8003a4c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d001      	beq.n	800381c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e097      	b.n	800394c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800381c:	2300      	movs	r3, #0
 800381e:	617b      	str	r3, [r7, #20]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	695b      	ldr	r3, [r3, #20]
 8003826:	617b      	str	r3, [r7, #20]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	699b      	ldr	r3, [r3, #24]
 800382e:	617b      	str	r3, [r7, #20]
 8003830:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003832:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003834:	6a39      	ldr	r1, [r7, #32]
 8003836:	68f8      	ldr	r0, [r7, #12]
 8003838:	f000 f9a8 	bl	8003b8c <I2C_WaitOnTXEFlagUntilTimeout>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d00d      	beq.n	800385e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003846:	2b04      	cmp	r3, #4
 8003848:	d107      	bne.n	800385a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003858:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e076      	b.n	800394c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800385e:	88fb      	ldrh	r3, [r7, #6]
 8003860:	2b01      	cmp	r3, #1
 8003862:	d105      	bne.n	8003870 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003864:	893b      	ldrh	r3, [r7, #8]
 8003866:	b2da      	uxtb	r2, r3
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	611a      	str	r2, [r3, #16]
 800386e:	e021      	b.n	80038b4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003870:	893b      	ldrh	r3, [r7, #8]
 8003872:	0a1b      	lsrs	r3, r3, #8
 8003874:	b29b      	uxth	r3, r3
 8003876:	b2da      	uxtb	r2, r3
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800387e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003880:	6a39      	ldr	r1, [r7, #32]
 8003882:	68f8      	ldr	r0, [r7, #12]
 8003884:	f000 f982 	bl	8003b8c <I2C_WaitOnTXEFlagUntilTimeout>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d00d      	beq.n	80038aa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003892:	2b04      	cmp	r3, #4
 8003894:	d107      	bne.n	80038a6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038a4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e050      	b.n	800394c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80038aa:	893b      	ldrh	r3, [r7, #8]
 80038ac:	b2da      	uxtb	r2, r3
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038b6:	6a39      	ldr	r1, [r7, #32]
 80038b8:	68f8      	ldr	r0, [r7, #12]
 80038ba:	f000 f967 	bl	8003b8c <I2C_WaitOnTXEFlagUntilTimeout>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d00d      	beq.n	80038e0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c8:	2b04      	cmp	r3, #4
 80038ca:	d107      	bne.n	80038dc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038da:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e035      	b.n	800394c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038ee:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f2:	9300      	str	r3, [sp, #0]
 80038f4:	6a3b      	ldr	r3, [r7, #32]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80038fc:	68f8      	ldr	r0, [r7, #12]
 80038fe:	f000 f82b 	bl	8003958 <I2C_WaitOnFlagUntilTimeout>
 8003902:	4603      	mov	r3, r0
 8003904:	2b00      	cmp	r3, #0
 8003906:	d00d      	beq.n	8003924 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003912:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003916:	d103      	bne.n	8003920 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800391e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	e013      	b.n	800394c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003924:	897b      	ldrh	r3, [r7, #10]
 8003926:	b2db      	uxtb	r3, r3
 8003928:	f043 0301 	orr.w	r3, r3, #1
 800392c:	b2da      	uxtb	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003936:	6a3a      	ldr	r2, [r7, #32]
 8003938:	4906      	ldr	r1, [pc, #24]	@ (8003954 <I2C_RequestMemoryRead+0x1cc>)
 800393a:	68f8      	ldr	r0, [r7, #12]
 800393c:	f000 f886 	bl	8003a4c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d001      	beq.n	800394a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e000      	b.n	800394c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800394a:	2300      	movs	r3, #0
}
 800394c:	4618      	mov	r0, r3
 800394e:	3718      	adds	r7, #24
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	00010002 	.word	0x00010002

08003958 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	60f8      	str	r0, [r7, #12]
 8003960:	60b9      	str	r1, [r7, #8]
 8003962:	603b      	str	r3, [r7, #0]
 8003964:	4613      	mov	r3, r2
 8003966:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003968:	e048      	b.n	80039fc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003970:	d044      	beq.n	80039fc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003972:	f7fe fe1b 	bl	80025ac <HAL_GetTick>
 8003976:	4602      	mov	r2, r0
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	1ad3      	subs	r3, r2, r3
 800397c:	683a      	ldr	r2, [r7, #0]
 800397e:	429a      	cmp	r2, r3
 8003980:	d302      	bcc.n	8003988 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d139      	bne.n	80039fc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	0c1b      	lsrs	r3, r3, #16
 800398c:	b2db      	uxtb	r3, r3
 800398e:	2b01      	cmp	r3, #1
 8003990:	d10d      	bne.n	80039ae <I2C_WaitOnFlagUntilTimeout+0x56>
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	695b      	ldr	r3, [r3, #20]
 8003998:	43da      	mvns	r2, r3
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	4013      	ands	r3, r2
 800399e:	b29b      	uxth	r3, r3
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	bf0c      	ite	eq
 80039a4:	2301      	moveq	r3, #1
 80039a6:	2300      	movne	r3, #0
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	461a      	mov	r2, r3
 80039ac:	e00c      	b.n	80039c8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	699b      	ldr	r3, [r3, #24]
 80039b4:	43da      	mvns	r2, r3
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	4013      	ands	r3, r2
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	2b00      	cmp	r3, #0
 80039be:	bf0c      	ite	eq
 80039c0:	2301      	moveq	r3, #1
 80039c2:	2300      	movne	r3, #0
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	461a      	mov	r2, r3
 80039c8:	79fb      	ldrb	r3, [r7, #7]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d116      	bne.n	80039fc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2200      	movs	r2, #0
 80039d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2220      	movs	r2, #32
 80039d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e8:	f043 0220 	orr.w	r2, r3, #32
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e023      	b.n	8003a44 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	0c1b      	lsrs	r3, r3, #16
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d10d      	bne.n	8003a22 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	695b      	ldr	r3, [r3, #20]
 8003a0c:	43da      	mvns	r2, r3
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	4013      	ands	r3, r2
 8003a12:	b29b      	uxth	r3, r3
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	bf0c      	ite	eq
 8003a18:	2301      	moveq	r3, #1
 8003a1a:	2300      	movne	r3, #0
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	461a      	mov	r2, r3
 8003a20:	e00c      	b.n	8003a3c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	43da      	mvns	r2, r3
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	b29b      	uxth	r3, r3
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	bf0c      	ite	eq
 8003a34:	2301      	moveq	r3, #1
 8003a36:	2300      	movne	r3, #0
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	79fb      	ldrb	r3, [r7, #7]
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	d093      	beq.n	800396a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a42:	2300      	movs	r3, #0
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	3710      	adds	r7, #16
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}

08003a4c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	60f8      	str	r0, [r7, #12]
 8003a54:	60b9      	str	r1, [r7, #8]
 8003a56:	607a      	str	r2, [r7, #4]
 8003a58:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a5a:	e071      	b.n	8003b40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	695b      	ldr	r3, [r3, #20]
 8003a62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a6a:	d123      	bne.n	8003ab4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a7a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003a84:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2220      	movs	r2, #32
 8003a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa0:	f043 0204 	orr.w	r2, r3, #4
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e067      	b.n	8003b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003aba:	d041      	beq.n	8003b40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003abc:	f7fe fd76 	bl	80025ac <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	687a      	ldr	r2, [r7, #4]
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d302      	bcc.n	8003ad2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d136      	bne.n	8003b40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	0c1b      	lsrs	r3, r3, #16
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d10c      	bne.n	8003af6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	43da      	mvns	r2, r3
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	bf14      	ite	ne
 8003aee:	2301      	movne	r3, #1
 8003af0:	2300      	moveq	r3, #0
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	e00b      	b.n	8003b0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	43da      	mvns	r2, r3
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	4013      	ands	r3, r2
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	bf14      	ite	ne
 8003b08:	2301      	movne	r3, #1
 8003b0a:	2300      	moveq	r3, #0
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d016      	beq.n	8003b40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2200      	movs	r2, #0
 8003b16:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2220      	movs	r2, #32
 8003b1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2200      	movs	r2, #0
 8003b24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2c:	f043 0220 	orr.w	r2, r3, #32
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e021      	b.n	8003b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	0c1b      	lsrs	r3, r3, #16
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d10c      	bne.n	8003b64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	695b      	ldr	r3, [r3, #20]
 8003b50:	43da      	mvns	r2, r3
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	4013      	ands	r3, r2
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	bf14      	ite	ne
 8003b5c:	2301      	movne	r3, #1
 8003b5e:	2300      	moveq	r3, #0
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	e00b      	b.n	8003b7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	699b      	ldr	r3, [r3, #24]
 8003b6a:	43da      	mvns	r2, r3
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	4013      	ands	r3, r2
 8003b70:	b29b      	uxth	r3, r3
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	bf14      	ite	ne
 8003b76:	2301      	movne	r3, #1
 8003b78:	2300      	moveq	r3, #0
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	f47f af6d 	bne.w	8003a5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003b82:	2300      	movs	r3, #0
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3710      	adds	r7, #16
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}

08003b8c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b084      	sub	sp, #16
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	60f8      	str	r0, [r7, #12]
 8003b94:	60b9      	str	r1, [r7, #8]
 8003b96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b98:	e034      	b.n	8003c04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f000 f8e3 	bl	8003d66 <I2C_IsAcknowledgeFailed>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e034      	b.n	8003c14 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003bb0:	d028      	beq.n	8003c04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bb2:	f7fe fcfb 	bl	80025ac <HAL_GetTick>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	68ba      	ldr	r2, [r7, #8]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d302      	bcc.n	8003bc8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d11d      	bne.n	8003c04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	695b      	ldr	r3, [r3, #20]
 8003bce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bd2:	2b80      	cmp	r3, #128	@ 0x80
 8003bd4:	d016      	beq.n	8003c04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2220      	movs	r2, #32
 8003be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf0:	f043 0220 	orr.w	r2, r3, #32
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e007      	b.n	8003c14 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	695b      	ldr	r3, [r3, #20]
 8003c0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c0e:	2b80      	cmp	r3, #128	@ 0x80
 8003c10:	d1c3      	bne.n	8003b9a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003c12:	2300      	movs	r3, #0
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3710      	adds	r7, #16
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}

08003c1c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b084      	sub	sp, #16
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	60f8      	str	r0, [r7, #12]
 8003c24:	60b9      	str	r1, [r7, #8]
 8003c26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c28:	e034      	b.n	8003c94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c2a:	68f8      	ldr	r0, [r7, #12]
 8003c2c:	f000 f89b 	bl	8003d66 <I2C_IsAcknowledgeFailed>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d001      	beq.n	8003c3a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e034      	b.n	8003ca4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003c40:	d028      	beq.n	8003c94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c42:	f7fe fcb3 	bl	80025ac <HAL_GetTick>
 8003c46:	4602      	mov	r2, r0
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	1ad3      	subs	r3, r2, r3
 8003c4c:	68ba      	ldr	r2, [r7, #8]
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d302      	bcc.n	8003c58 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d11d      	bne.n	8003c94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	695b      	ldr	r3, [r3, #20]
 8003c5e:	f003 0304 	and.w	r3, r3, #4
 8003c62:	2b04      	cmp	r3, #4
 8003c64:	d016      	beq.n	8003c94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2220      	movs	r2, #32
 8003c70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c80:	f043 0220 	orr.w	r2, r3, #32
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e007      	b.n	8003ca4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	695b      	ldr	r3, [r3, #20]
 8003c9a:	f003 0304 	and.w	r3, r3, #4
 8003c9e:	2b04      	cmp	r3, #4
 8003ca0:	d1c3      	bne.n	8003c2a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3710      	adds	r7, #16
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}

08003cac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b084      	sub	sp, #16
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003cb8:	e049      	b.n	8003d4e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	695b      	ldr	r3, [r3, #20]
 8003cc0:	f003 0310 	and.w	r3, r3, #16
 8003cc4:	2b10      	cmp	r3, #16
 8003cc6:	d119      	bne.n	8003cfc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f06f 0210 	mvn.w	r2, #16
 8003cd0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2220      	movs	r2, #32
 8003cdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e030      	b.n	8003d5e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cfc:	f7fe fc56 	bl	80025ac <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	68ba      	ldr	r2, [r7, #8]
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d302      	bcc.n	8003d12 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d11d      	bne.n	8003d4e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	695b      	ldr	r3, [r3, #20]
 8003d18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d1c:	2b40      	cmp	r3, #64	@ 0x40
 8003d1e:	d016      	beq.n	8003d4e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2200      	movs	r2, #0
 8003d24:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2220      	movs	r2, #32
 8003d2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	2200      	movs	r2, #0
 8003d32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d3a:	f043 0220 	orr.w	r2, r3, #32
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e007      	b.n	8003d5e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	695b      	ldr	r3, [r3, #20]
 8003d54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d58:	2b40      	cmp	r3, #64	@ 0x40
 8003d5a:	d1ae      	bne.n	8003cba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d5c:	2300      	movs	r3, #0
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3710      	adds	r7, #16
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}

08003d66 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003d66:	b480      	push	{r7}
 8003d68:	b083      	sub	sp, #12
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	695b      	ldr	r3, [r3, #20]
 8003d74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d7c:	d11b      	bne.n	8003db6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003d86:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2220      	movs	r2, #32
 8003d92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da2:	f043 0204 	orr.w	r2, r3, #4
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e000      	b.n	8003db8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003db6:	2300      	movs	r3, #0
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	370c      	adds	r7, #12
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr

08003dc4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	2b20      	cmp	r3, #32
 8003dd8:	d129      	bne.n	8003e2e <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2224      	movs	r2, #36	@ 0x24
 8003dde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f022 0201 	bic.w	r2, r2, #1
 8003df0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f022 0210 	bic.w	r2, r2, #16
 8003e00:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	683a      	ldr	r2, [r7, #0]
 8003e0e:	430a      	orrs	r2, r1
 8003e10:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f042 0201 	orr.w	r2, r2, #1
 8003e20:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2220      	movs	r2, #32
 8003e26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	e000      	b.n	8003e30 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003e2e:	2302      	movs	r3, #2
  }
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	370c      	adds	r7, #12
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr

08003e3c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b085      	sub	sp, #20
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003e46:	2300      	movs	r3, #0
 8003e48:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b20      	cmp	r3, #32
 8003e54:	d12a      	bne.n	8003eac <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2224      	movs	r2, #36	@ 0x24
 8003e5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f022 0201 	bic.w	r2, r2, #1
 8003e6c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e74:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003e76:	89fb      	ldrh	r3, [r7, #14]
 8003e78:	f023 030f 	bic.w	r3, r3, #15
 8003e7c:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	b29a      	uxth	r2, r3
 8003e82:	89fb      	ldrh	r3, [r7, #14]
 8003e84:	4313      	orrs	r3, r2
 8003e86:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	89fa      	ldrh	r2, [r7, #14]
 8003e8e:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f042 0201 	orr.w	r2, r2, #1
 8003e9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2220      	movs	r2, #32
 8003ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	e000      	b.n	8003eae <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003eac:	2302      	movs	r3, #2
  }
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3714      	adds	r7, #20
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr
	...

08003ebc <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d101      	bne.n	8003ece <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e0bf      	b.n	800404e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d106      	bne.n	8003ee8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f7fd fd76 	bl	80019d4 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2202      	movs	r2, #2
 8003eec:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	699a      	ldr	r2, [r3, #24]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8003efe:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	6999      	ldr	r1, [r3, #24]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	685a      	ldr	r2, [r3, #4]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003f14:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	691b      	ldr	r3, [r3, #16]
 8003f1a:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	430a      	orrs	r2, r1
 8003f22:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	6899      	ldr	r1, [r3, #8]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	4b4a      	ldr	r3, [pc, #296]	@ (8004058 <HAL_LTDC_Init+0x19c>)
 8003f30:	400b      	ands	r3, r1
 8003f32:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	695b      	ldr	r3, [r3, #20]
 8003f38:	041b      	lsls	r3, r3, #16
 8003f3a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	6899      	ldr	r1, [r3, #8]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	699a      	ldr	r2, [r3, #24]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	431a      	orrs	r2, r3
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	430a      	orrs	r2, r1
 8003f50:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	68d9      	ldr	r1, [r3, #12]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	4b3e      	ldr	r3, [pc, #248]	@ (8004058 <HAL_LTDC_Init+0x19c>)
 8003f5e:	400b      	ands	r3, r1
 8003f60:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	69db      	ldr	r3, [r3, #28]
 8003f66:	041b      	lsls	r3, r3, #16
 8003f68:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	68d9      	ldr	r1, [r3, #12]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6a1a      	ldr	r2, [r3, #32]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	431a      	orrs	r2, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	430a      	orrs	r2, r1
 8003f7e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	6919      	ldr	r1, [r3, #16]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	4b33      	ldr	r3, [pc, #204]	@ (8004058 <HAL_LTDC_Init+0x19c>)
 8003f8c:	400b      	ands	r3, r1
 8003f8e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f94:	041b      	lsls	r3, r3, #16
 8003f96:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	6919      	ldr	r1, [r3, #16]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	431a      	orrs	r2, r3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	430a      	orrs	r2, r1
 8003fac:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	6959      	ldr	r1, [r3, #20]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	4b27      	ldr	r3, [pc, #156]	@ (8004058 <HAL_LTDC_Init+0x19c>)
 8003fba:	400b      	ands	r3, r1
 8003fbc:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fc2:	041b      	lsls	r3, r3, #16
 8003fc4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	6959      	ldr	r1, [r3, #20]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	431a      	orrs	r2, r3
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	430a      	orrs	r2, r1
 8003fda:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003fe2:	021b      	lsls	r3, r3, #8
 8003fe4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8003fec:	041b      	lsls	r3, r3, #16
 8003fee:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8003ffe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004006:	68ba      	ldr	r2, [r7, #8]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	4313      	orrs	r3, r2
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8004012:	431a      	orrs	r2, r3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	430a      	orrs	r2, r1
 800401a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f042 0206 	orr.w	r2, r2, #6
 800402a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	699a      	ldr	r2, [r3, #24]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f042 0201 	orr.w	r2, r2, #1
 800403a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2201      	movs	r2, #1
 8004048:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3710      	adds	r7, #16
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	f000f800 	.word	0xf000f800

0800405c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800405c:	b5b0      	push	{r4, r5, r7, lr}
 800405e:	b084      	sub	sp, #16
 8004060:	af00      	add	r7, sp, #0
 8004062:	60f8      	str	r0, [r7, #12]
 8004064:	60b9      	str	r1, [r7, #8]
 8004066:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800406e:	2b01      	cmp	r3, #1
 8004070:	d101      	bne.n	8004076 <HAL_LTDC_ConfigLayer+0x1a>
 8004072:	2302      	movs	r3, #2
 8004074:	e02c      	b.n	80040d0 <HAL_LTDC_ConfigLayer+0x74>
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2201      	movs	r2, #1
 800407a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2202      	movs	r2, #2
 8004082:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004086:	68fa      	ldr	r2, [r7, #12]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2134      	movs	r1, #52	@ 0x34
 800408c:	fb01 f303 	mul.w	r3, r1, r3
 8004090:	4413      	add	r3, r2
 8004092:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	4614      	mov	r4, r2
 800409a:	461d      	mov	r5, r3
 800409c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800409e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80040a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80040a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80040a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80040a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80040a8:	682b      	ldr	r3, [r5, #0]
 80040aa:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	68b9      	ldr	r1, [r7, #8]
 80040b0:	68f8      	ldr	r0, [r7, #12]
 80040b2:	f000 f811 	bl	80040d8 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	2201      	movs	r2, #1
 80040bc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2201      	movs	r2, #1
 80040c2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 80040ce:	2300      	movs	r3, #0
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	3710      	adds	r7, #16
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bdb0      	pop	{r4, r5, r7, pc}

080040d8 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80040d8:	b480      	push	{r7}
 80040da:	b089      	sub	sp, #36	@ 0x24
 80040dc:	af00      	add	r7, sp, #0
 80040de:	60f8      	str	r0, [r7, #12]
 80040e0:	60b9      	str	r1, [r7, #8]
 80040e2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	685a      	ldr	r2, [r3, #4]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	68db      	ldr	r3, [r3, #12]
 80040ee:	0c1b      	lsrs	r3, r3, #16
 80040f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040f4:	4413      	add	r3, r2
 80040f6:	041b      	lsls	r3, r3, #16
 80040f8:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	461a      	mov	r2, r3
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	01db      	lsls	r3, r3, #7
 8004104:	4413      	add	r3, r2
 8004106:	3384      	adds	r3, #132	@ 0x84
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	68fa      	ldr	r2, [r7, #12]
 800410c:	6812      	ldr	r2, [r2, #0]
 800410e:	4611      	mov	r1, r2
 8004110:	687a      	ldr	r2, [r7, #4]
 8004112:	01d2      	lsls	r2, r2, #7
 8004114:	440a      	add	r2, r1
 8004116:	3284      	adds	r2, #132	@ 0x84
 8004118:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800411c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	0c1b      	lsrs	r3, r3, #16
 800412a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800412e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004130:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4619      	mov	r1, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	01db      	lsls	r3, r3, #7
 800413c:	440b      	add	r3, r1
 800413e:	3384      	adds	r3, #132	@ 0x84
 8004140:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004142:	69fb      	ldr	r3, [r7, #28]
 8004144:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004146:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	68da      	ldr	r2, [r3, #12]
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	68db      	ldr	r3, [r3, #12]
 8004152:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004156:	4413      	add	r3, r2
 8004158:	041b      	lsls	r3, r3, #16
 800415a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	461a      	mov	r2, r3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	01db      	lsls	r3, r3, #7
 8004166:	4413      	add	r3, r2
 8004168:	3384      	adds	r3, #132	@ 0x84
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	68fa      	ldr	r2, [r7, #12]
 800416e:	6812      	ldr	r2, [r2, #0]
 8004170:	4611      	mov	r1, r2
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	01d2      	lsls	r2, r2, #7
 8004176:	440a      	add	r2, r1
 8004178:	3284      	adds	r2, #132	@ 0x84
 800417a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800417e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	689a      	ldr	r2, [r3, #8]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	68db      	ldr	r3, [r3, #12]
 800418a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800418e:	4413      	add	r3, r2
 8004190:	1c5a      	adds	r2, r3, #1
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4619      	mov	r1, r3
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	01db      	lsls	r3, r3, #7
 800419c:	440b      	add	r3, r1
 800419e:	3384      	adds	r3, #132	@ 0x84
 80041a0:	4619      	mov	r1, r3
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	4313      	orrs	r3, r2
 80041a6:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	461a      	mov	r2, r3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	01db      	lsls	r3, r3, #7
 80041b2:	4413      	add	r3, r2
 80041b4:	3384      	adds	r3, #132	@ 0x84
 80041b6:	691b      	ldr	r3, [r3, #16]
 80041b8:	68fa      	ldr	r2, [r7, #12]
 80041ba:	6812      	ldr	r2, [r2, #0]
 80041bc:	4611      	mov	r1, r2
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	01d2      	lsls	r2, r2, #7
 80041c2:	440a      	add	r2, r1
 80041c4:	3284      	adds	r2, #132	@ 0x84
 80041c6:	f023 0307 	bic.w	r3, r3, #7
 80041ca:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	461a      	mov	r2, r3
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	01db      	lsls	r3, r3, #7
 80041d6:	4413      	add	r3, r2
 80041d8:	3384      	adds	r3, #132	@ 0x84
 80041da:	461a      	mov	r2, r3
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	691b      	ldr	r3, [r3, #16]
 80041e0:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80041e8:	021b      	lsls	r3, r3, #8
 80041ea:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80041f2:	041b      	lsls	r3, r3, #16
 80041f4:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	699b      	ldr	r3, [r3, #24]
 80041fa:	061b      	lsls	r3, r3, #24
 80041fc:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	461a      	mov	r2, r3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	01db      	lsls	r3, r3, #7
 8004208:	4413      	add	r3, r2
 800420a:	3384      	adds	r3, #132	@ 0x84
 800420c:	699b      	ldr	r3, [r3, #24]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	461a      	mov	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	01db      	lsls	r3, r3, #7
 8004218:	4413      	add	r3, r2
 800421a:	3384      	adds	r3, #132	@ 0x84
 800421c:	461a      	mov	r2, r3
 800421e:	2300      	movs	r3, #0
 8004220:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004228:	461a      	mov	r2, r3
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	431a      	orrs	r2, r3
 800422e:	69bb      	ldr	r3, [r7, #24]
 8004230:	431a      	orrs	r2, r3
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4619      	mov	r1, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	01db      	lsls	r3, r3, #7
 800423c:	440b      	add	r3, r1
 800423e:	3384      	adds	r3, #132	@ 0x84
 8004240:	4619      	mov	r1, r3
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	4313      	orrs	r3, r2
 8004246:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	461a      	mov	r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	01db      	lsls	r3, r3, #7
 8004252:	4413      	add	r3, r2
 8004254:	3384      	adds	r3, #132	@ 0x84
 8004256:	695b      	ldr	r3, [r3, #20]
 8004258:	68fa      	ldr	r2, [r7, #12]
 800425a:	6812      	ldr	r2, [r2, #0]
 800425c:	4611      	mov	r1, r2
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	01d2      	lsls	r2, r2, #7
 8004262:	440a      	add	r2, r1
 8004264:	3284      	adds	r2, #132	@ 0x84
 8004266:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800426a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	461a      	mov	r2, r3
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	01db      	lsls	r3, r3, #7
 8004276:	4413      	add	r3, r2
 8004278:	3384      	adds	r3, #132	@ 0x84
 800427a:	461a      	mov	r2, r3
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	695b      	ldr	r3, [r3, #20]
 8004280:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	461a      	mov	r2, r3
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	01db      	lsls	r3, r3, #7
 800428c:	4413      	add	r3, r2
 800428e:	3384      	adds	r3, #132	@ 0x84
 8004290:	69db      	ldr	r3, [r3, #28]
 8004292:	68fa      	ldr	r2, [r7, #12]
 8004294:	6812      	ldr	r2, [r2, #0]
 8004296:	4611      	mov	r1, r2
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	01d2      	lsls	r2, r2, #7
 800429c:	440a      	add	r2, r1
 800429e:	3284      	adds	r2, #132	@ 0x84
 80042a0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80042a4:	f023 0307 	bic.w	r3, r3, #7
 80042a8:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	69da      	ldr	r2, [r3, #28]
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	6a1b      	ldr	r3, [r3, #32]
 80042b2:	68f9      	ldr	r1, [r7, #12]
 80042b4:	6809      	ldr	r1, [r1, #0]
 80042b6:	4608      	mov	r0, r1
 80042b8:	6879      	ldr	r1, [r7, #4]
 80042ba:	01c9      	lsls	r1, r1, #7
 80042bc:	4401      	add	r1, r0
 80042be:	3184      	adds	r1, #132	@ 0x84
 80042c0:	4313      	orrs	r3, r2
 80042c2:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	461a      	mov	r2, r3
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	01db      	lsls	r3, r3, #7
 80042ce:	4413      	add	r3, r2
 80042d0:	3384      	adds	r3, #132	@ 0x84
 80042d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	461a      	mov	r2, r3
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	01db      	lsls	r3, r3, #7
 80042de:	4413      	add	r3, r2
 80042e0:	3384      	adds	r3, #132	@ 0x84
 80042e2:	461a      	mov	r2, r3
 80042e4:	2300      	movs	r3, #0
 80042e6:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	461a      	mov	r2, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	01db      	lsls	r3, r3, #7
 80042f2:	4413      	add	r3, r2
 80042f4:	3384      	adds	r3, #132	@ 0x84
 80042f6:	461a      	mov	r2, r3
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042fc:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	691b      	ldr	r3, [r3, #16]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d102      	bne.n	800430c <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8004306:	2304      	movs	r3, #4
 8004308:	61fb      	str	r3, [r7, #28]
 800430a:	e01b      	b.n	8004344 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	691b      	ldr	r3, [r3, #16]
 8004310:	2b01      	cmp	r3, #1
 8004312:	d102      	bne.n	800431a <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8004314:	2303      	movs	r3, #3
 8004316:	61fb      	str	r3, [r7, #28]
 8004318:	e014      	b.n	8004344 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	691b      	ldr	r3, [r3, #16]
 800431e:	2b04      	cmp	r3, #4
 8004320:	d00b      	beq.n	800433a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004326:	2b02      	cmp	r3, #2
 8004328:	d007      	beq.n	800433a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800432e:	2b03      	cmp	r3, #3
 8004330:	d003      	beq.n	800433a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004336:	2b07      	cmp	r3, #7
 8004338:	d102      	bne.n	8004340 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800433a:	2302      	movs	r3, #2
 800433c:	61fb      	str	r3, [r7, #28]
 800433e:	e001      	b.n	8004344 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8004340:	2301      	movs	r3, #1
 8004342:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	461a      	mov	r2, r3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	01db      	lsls	r3, r3, #7
 800434e:	4413      	add	r3, r2
 8004350:	3384      	adds	r3, #132	@ 0x84
 8004352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004354:	68fa      	ldr	r2, [r7, #12]
 8004356:	6812      	ldr	r2, [r2, #0]
 8004358:	4611      	mov	r1, r2
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	01d2      	lsls	r2, r2, #7
 800435e:	440a      	add	r2, r1
 8004360:	3284      	adds	r2, #132	@ 0x84
 8004362:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8004366:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800436c:	69fa      	ldr	r2, [r7, #28]
 800436e:	fb02 f303 	mul.w	r3, r2, r3
 8004372:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	6859      	ldr	r1, [r3, #4]
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	1acb      	subs	r3, r1, r3
 800437e:	69f9      	ldr	r1, [r7, #28]
 8004380:	fb01 f303 	mul.w	r3, r1, r3
 8004384:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004386:	68f9      	ldr	r1, [r7, #12]
 8004388:	6809      	ldr	r1, [r1, #0]
 800438a:	4608      	mov	r0, r1
 800438c:	6879      	ldr	r1, [r7, #4]
 800438e:	01c9      	lsls	r1, r1, #7
 8004390:	4401      	add	r1, r0
 8004392:	3184      	adds	r1, #132	@ 0x84
 8004394:	4313      	orrs	r3, r2
 8004396:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	461a      	mov	r2, r3
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	01db      	lsls	r3, r3, #7
 80043a2:	4413      	add	r3, r2
 80043a4:	3384      	adds	r3, #132	@ 0x84
 80043a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043a8:	68fa      	ldr	r2, [r7, #12]
 80043aa:	6812      	ldr	r2, [r2, #0]
 80043ac:	4611      	mov	r1, r2
 80043ae:	687a      	ldr	r2, [r7, #4]
 80043b0:	01d2      	lsls	r2, r2, #7
 80043b2:	440a      	add	r2, r1
 80043b4:	3284      	adds	r2, #132	@ 0x84
 80043b6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80043ba:	f023 0307 	bic.w	r3, r3, #7
 80043be:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	461a      	mov	r2, r3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	01db      	lsls	r3, r3, #7
 80043ca:	4413      	add	r3, r2
 80043cc:	3384      	adds	r3, #132	@ 0x84
 80043ce:	461a      	mov	r2, r3
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043d4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	461a      	mov	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	01db      	lsls	r3, r3, #7
 80043e0:	4413      	add	r3, r2
 80043e2:	3384      	adds	r3, #132	@ 0x84
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	68fa      	ldr	r2, [r7, #12]
 80043e8:	6812      	ldr	r2, [r2, #0]
 80043ea:	4611      	mov	r1, r2
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	01d2      	lsls	r2, r2, #7
 80043f0:	440a      	add	r2, r1
 80043f2:	3284      	adds	r2, #132	@ 0x84
 80043f4:	f043 0301 	orr.w	r3, r3, #1
 80043f8:	6013      	str	r3, [r2, #0]
}
 80043fa:	bf00      	nop
 80043fc:	3724      	adds	r7, #36	@ 0x24
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr
	...

08004408 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b086      	sub	sp, #24
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d101      	bne.n	800441a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e267      	b.n	80048ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0301 	and.w	r3, r3, #1
 8004422:	2b00      	cmp	r3, #0
 8004424:	d075      	beq.n	8004512 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004426:	4b88      	ldr	r3, [pc, #544]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	f003 030c 	and.w	r3, r3, #12
 800442e:	2b04      	cmp	r3, #4
 8004430:	d00c      	beq.n	800444c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004432:	4b85      	ldr	r3, [pc, #532]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800443a:	2b08      	cmp	r3, #8
 800443c:	d112      	bne.n	8004464 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800443e:	4b82      	ldr	r3, [pc, #520]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004446:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800444a:	d10b      	bne.n	8004464 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800444c:	4b7e      	ldr	r3, [pc, #504]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d05b      	beq.n	8004510 <HAL_RCC_OscConfig+0x108>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d157      	bne.n	8004510 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e242      	b.n	80048ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800446c:	d106      	bne.n	800447c <HAL_RCC_OscConfig+0x74>
 800446e:	4b76      	ldr	r3, [pc, #472]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a75      	ldr	r2, [pc, #468]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 8004474:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004478:	6013      	str	r3, [r2, #0]
 800447a:	e01d      	b.n	80044b8 <HAL_RCC_OscConfig+0xb0>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004484:	d10c      	bne.n	80044a0 <HAL_RCC_OscConfig+0x98>
 8004486:	4b70      	ldr	r3, [pc, #448]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a6f      	ldr	r2, [pc, #444]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 800448c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004490:	6013      	str	r3, [r2, #0]
 8004492:	4b6d      	ldr	r3, [pc, #436]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a6c      	ldr	r2, [pc, #432]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 8004498:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800449c:	6013      	str	r3, [r2, #0]
 800449e:	e00b      	b.n	80044b8 <HAL_RCC_OscConfig+0xb0>
 80044a0:	4b69      	ldr	r3, [pc, #420]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a68      	ldr	r2, [pc, #416]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 80044a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044aa:	6013      	str	r3, [r2, #0]
 80044ac:	4b66      	ldr	r3, [pc, #408]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a65      	ldr	r2, [pc, #404]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 80044b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d013      	beq.n	80044e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044c0:	f7fe f874 	bl	80025ac <HAL_GetTick>
 80044c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044c6:	e008      	b.n	80044da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044c8:	f7fe f870 	bl	80025ac <HAL_GetTick>
 80044cc:	4602      	mov	r2, r0
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	2b64      	cmp	r3, #100	@ 0x64
 80044d4:	d901      	bls.n	80044da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80044d6:	2303      	movs	r3, #3
 80044d8:	e207      	b.n	80048ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044da:	4b5b      	ldr	r3, [pc, #364]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d0f0      	beq.n	80044c8 <HAL_RCC_OscConfig+0xc0>
 80044e6:	e014      	b.n	8004512 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044e8:	f7fe f860 	bl	80025ac <HAL_GetTick>
 80044ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044ee:	e008      	b.n	8004502 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044f0:	f7fe f85c 	bl	80025ac <HAL_GetTick>
 80044f4:	4602      	mov	r2, r0
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	1ad3      	subs	r3, r2, r3
 80044fa:	2b64      	cmp	r3, #100	@ 0x64
 80044fc:	d901      	bls.n	8004502 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	e1f3      	b.n	80048ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004502:	4b51      	ldr	r3, [pc, #324]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800450a:	2b00      	cmp	r3, #0
 800450c:	d1f0      	bne.n	80044f0 <HAL_RCC_OscConfig+0xe8>
 800450e:	e000      	b.n	8004512 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004510:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d063      	beq.n	80045e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800451e:	4b4a      	ldr	r3, [pc, #296]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	f003 030c 	and.w	r3, r3, #12
 8004526:	2b00      	cmp	r3, #0
 8004528:	d00b      	beq.n	8004542 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800452a:	4b47      	ldr	r3, [pc, #284]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004532:	2b08      	cmp	r3, #8
 8004534:	d11c      	bne.n	8004570 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004536:	4b44      	ldr	r3, [pc, #272]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d116      	bne.n	8004570 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004542:	4b41      	ldr	r3, [pc, #260]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 0302 	and.w	r3, r3, #2
 800454a:	2b00      	cmp	r3, #0
 800454c:	d005      	beq.n	800455a <HAL_RCC_OscConfig+0x152>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	68db      	ldr	r3, [r3, #12]
 8004552:	2b01      	cmp	r3, #1
 8004554:	d001      	beq.n	800455a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e1c7      	b.n	80048ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800455a:	4b3b      	ldr	r3, [pc, #236]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	691b      	ldr	r3, [r3, #16]
 8004566:	00db      	lsls	r3, r3, #3
 8004568:	4937      	ldr	r1, [pc, #220]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 800456a:	4313      	orrs	r3, r2
 800456c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800456e:	e03a      	b.n	80045e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d020      	beq.n	80045ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004578:	4b34      	ldr	r3, [pc, #208]	@ (800464c <HAL_RCC_OscConfig+0x244>)
 800457a:	2201      	movs	r2, #1
 800457c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800457e:	f7fe f815 	bl	80025ac <HAL_GetTick>
 8004582:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004584:	e008      	b.n	8004598 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004586:	f7fe f811 	bl	80025ac <HAL_GetTick>
 800458a:	4602      	mov	r2, r0
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	1ad3      	subs	r3, r2, r3
 8004590:	2b02      	cmp	r3, #2
 8004592:	d901      	bls.n	8004598 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004594:	2303      	movs	r3, #3
 8004596:	e1a8      	b.n	80048ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004598:	4b2b      	ldr	r3, [pc, #172]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0302 	and.w	r3, r3, #2
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d0f0      	beq.n	8004586 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045a4:	4b28      	ldr	r3, [pc, #160]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	691b      	ldr	r3, [r3, #16]
 80045b0:	00db      	lsls	r3, r3, #3
 80045b2:	4925      	ldr	r1, [pc, #148]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 80045b4:	4313      	orrs	r3, r2
 80045b6:	600b      	str	r3, [r1, #0]
 80045b8:	e015      	b.n	80045e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045ba:	4b24      	ldr	r3, [pc, #144]	@ (800464c <HAL_RCC_OscConfig+0x244>)
 80045bc:	2200      	movs	r2, #0
 80045be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045c0:	f7fd fff4 	bl	80025ac <HAL_GetTick>
 80045c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045c6:	e008      	b.n	80045da <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045c8:	f7fd fff0 	bl	80025ac <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d901      	bls.n	80045da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e187      	b.n	80048ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045da:	4b1b      	ldr	r3, [pc, #108]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 0302 	and.w	r3, r3, #2
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d1f0      	bne.n	80045c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 0308 	and.w	r3, r3, #8
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d036      	beq.n	8004660 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	695b      	ldr	r3, [r3, #20]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d016      	beq.n	8004628 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045fa:	4b15      	ldr	r3, [pc, #84]	@ (8004650 <HAL_RCC_OscConfig+0x248>)
 80045fc:	2201      	movs	r2, #1
 80045fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004600:	f7fd ffd4 	bl	80025ac <HAL_GetTick>
 8004604:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004606:	e008      	b.n	800461a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004608:	f7fd ffd0 	bl	80025ac <HAL_GetTick>
 800460c:	4602      	mov	r2, r0
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	2b02      	cmp	r3, #2
 8004614:	d901      	bls.n	800461a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004616:	2303      	movs	r3, #3
 8004618:	e167      	b.n	80048ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800461a:	4b0b      	ldr	r3, [pc, #44]	@ (8004648 <HAL_RCC_OscConfig+0x240>)
 800461c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800461e:	f003 0302 	and.w	r3, r3, #2
 8004622:	2b00      	cmp	r3, #0
 8004624:	d0f0      	beq.n	8004608 <HAL_RCC_OscConfig+0x200>
 8004626:	e01b      	b.n	8004660 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004628:	4b09      	ldr	r3, [pc, #36]	@ (8004650 <HAL_RCC_OscConfig+0x248>)
 800462a:	2200      	movs	r2, #0
 800462c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800462e:	f7fd ffbd 	bl	80025ac <HAL_GetTick>
 8004632:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004634:	e00e      	b.n	8004654 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004636:	f7fd ffb9 	bl	80025ac <HAL_GetTick>
 800463a:	4602      	mov	r2, r0
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	1ad3      	subs	r3, r2, r3
 8004640:	2b02      	cmp	r3, #2
 8004642:	d907      	bls.n	8004654 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004644:	2303      	movs	r3, #3
 8004646:	e150      	b.n	80048ea <HAL_RCC_OscConfig+0x4e2>
 8004648:	40023800 	.word	0x40023800
 800464c:	42470000 	.word	0x42470000
 8004650:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004654:	4b88      	ldr	r3, [pc, #544]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 8004656:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004658:	f003 0302 	and.w	r3, r3, #2
 800465c:	2b00      	cmp	r3, #0
 800465e:	d1ea      	bne.n	8004636 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f003 0304 	and.w	r3, r3, #4
 8004668:	2b00      	cmp	r3, #0
 800466a:	f000 8097 	beq.w	800479c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800466e:	2300      	movs	r3, #0
 8004670:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004672:	4b81      	ldr	r3, [pc, #516]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 8004674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004676:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800467a:	2b00      	cmp	r3, #0
 800467c:	d10f      	bne.n	800469e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800467e:	2300      	movs	r3, #0
 8004680:	60bb      	str	r3, [r7, #8]
 8004682:	4b7d      	ldr	r3, [pc, #500]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 8004684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004686:	4a7c      	ldr	r2, [pc, #496]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 8004688:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800468c:	6413      	str	r3, [r2, #64]	@ 0x40
 800468e:	4b7a      	ldr	r3, [pc, #488]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 8004690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004696:	60bb      	str	r3, [r7, #8]
 8004698:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800469a:	2301      	movs	r3, #1
 800469c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800469e:	4b77      	ldr	r3, [pc, #476]	@ (800487c <HAL_RCC_OscConfig+0x474>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d118      	bne.n	80046dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046aa:	4b74      	ldr	r3, [pc, #464]	@ (800487c <HAL_RCC_OscConfig+0x474>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a73      	ldr	r2, [pc, #460]	@ (800487c <HAL_RCC_OscConfig+0x474>)
 80046b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046b6:	f7fd ff79 	bl	80025ac <HAL_GetTick>
 80046ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046bc:	e008      	b.n	80046d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046be:	f7fd ff75 	bl	80025ac <HAL_GetTick>
 80046c2:	4602      	mov	r2, r0
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	d901      	bls.n	80046d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80046cc:	2303      	movs	r3, #3
 80046ce:	e10c      	b.n	80048ea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046d0:	4b6a      	ldr	r3, [pc, #424]	@ (800487c <HAL_RCC_OscConfig+0x474>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d0f0      	beq.n	80046be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d106      	bne.n	80046f2 <HAL_RCC_OscConfig+0x2ea>
 80046e4:	4b64      	ldr	r3, [pc, #400]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 80046e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046e8:	4a63      	ldr	r2, [pc, #396]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 80046ea:	f043 0301 	orr.w	r3, r3, #1
 80046ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80046f0:	e01c      	b.n	800472c <HAL_RCC_OscConfig+0x324>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	2b05      	cmp	r3, #5
 80046f8:	d10c      	bne.n	8004714 <HAL_RCC_OscConfig+0x30c>
 80046fa:	4b5f      	ldr	r3, [pc, #380]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 80046fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046fe:	4a5e      	ldr	r2, [pc, #376]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 8004700:	f043 0304 	orr.w	r3, r3, #4
 8004704:	6713      	str	r3, [r2, #112]	@ 0x70
 8004706:	4b5c      	ldr	r3, [pc, #368]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 8004708:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800470a:	4a5b      	ldr	r2, [pc, #364]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 800470c:	f043 0301 	orr.w	r3, r3, #1
 8004710:	6713      	str	r3, [r2, #112]	@ 0x70
 8004712:	e00b      	b.n	800472c <HAL_RCC_OscConfig+0x324>
 8004714:	4b58      	ldr	r3, [pc, #352]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 8004716:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004718:	4a57      	ldr	r2, [pc, #348]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 800471a:	f023 0301 	bic.w	r3, r3, #1
 800471e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004720:	4b55      	ldr	r3, [pc, #340]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 8004722:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004724:	4a54      	ldr	r2, [pc, #336]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 8004726:	f023 0304 	bic.w	r3, r3, #4
 800472a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d015      	beq.n	8004760 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004734:	f7fd ff3a 	bl	80025ac <HAL_GetTick>
 8004738:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800473a:	e00a      	b.n	8004752 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800473c:	f7fd ff36 	bl	80025ac <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	f241 3288 	movw	r2, #5000	@ 0x1388
 800474a:	4293      	cmp	r3, r2
 800474c:	d901      	bls.n	8004752 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800474e:	2303      	movs	r3, #3
 8004750:	e0cb      	b.n	80048ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004752:	4b49      	ldr	r3, [pc, #292]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 8004754:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004756:	f003 0302 	and.w	r3, r3, #2
 800475a:	2b00      	cmp	r3, #0
 800475c:	d0ee      	beq.n	800473c <HAL_RCC_OscConfig+0x334>
 800475e:	e014      	b.n	800478a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004760:	f7fd ff24 	bl	80025ac <HAL_GetTick>
 8004764:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004766:	e00a      	b.n	800477e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004768:	f7fd ff20 	bl	80025ac <HAL_GetTick>
 800476c:	4602      	mov	r2, r0
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004776:	4293      	cmp	r3, r2
 8004778:	d901      	bls.n	800477e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	e0b5      	b.n	80048ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800477e:	4b3e      	ldr	r3, [pc, #248]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 8004780:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004782:	f003 0302 	and.w	r3, r3, #2
 8004786:	2b00      	cmp	r3, #0
 8004788:	d1ee      	bne.n	8004768 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800478a:	7dfb      	ldrb	r3, [r7, #23]
 800478c:	2b01      	cmp	r3, #1
 800478e:	d105      	bne.n	800479c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004790:	4b39      	ldr	r3, [pc, #228]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 8004792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004794:	4a38      	ldr	r2, [pc, #224]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 8004796:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800479a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	699b      	ldr	r3, [r3, #24]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	f000 80a1 	beq.w	80048e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80047a6:	4b34      	ldr	r3, [pc, #208]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f003 030c 	and.w	r3, r3, #12
 80047ae:	2b08      	cmp	r3, #8
 80047b0:	d05c      	beq.n	800486c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	699b      	ldr	r3, [r3, #24]
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	d141      	bne.n	800483e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047ba:	4b31      	ldr	r3, [pc, #196]	@ (8004880 <HAL_RCC_OscConfig+0x478>)
 80047bc:	2200      	movs	r2, #0
 80047be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047c0:	f7fd fef4 	bl	80025ac <HAL_GetTick>
 80047c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047c6:	e008      	b.n	80047da <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047c8:	f7fd fef0 	bl	80025ac <HAL_GetTick>
 80047cc:	4602      	mov	r2, r0
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	2b02      	cmp	r3, #2
 80047d4:	d901      	bls.n	80047da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e087      	b.n	80048ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047da:	4b27      	ldr	r3, [pc, #156]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d1f0      	bne.n	80047c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	69da      	ldr	r2, [r3, #28]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6a1b      	ldr	r3, [r3, #32]
 80047ee:	431a      	orrs	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f4:	019b      	lsls	r3, r3, #6
 80047f6:	431a      	orrs	r2, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047fc:	085b      	lsrs	r3, r3, #1
 80047fe:	3b01      	subs	r3, #1
 8004800:	041b      	lsls	r3, r3, #16
 8004802:	431a      	orrs	r2, r3
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004808:	061b      	lsls	r3, r3, #24
 800480a:	491b      	ldr	r1, [pc, #108]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 800480c:	4313      	orrs	r3, r2
 800480e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004810:	4b1b      	ldr	r3, [pc, #108]	@ (8004880 <HAL_RCC_OscConfig+0x478>)
 8004812:	2201      	movs	r2, #1
 8004814:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004816:	f7fd fec9 	bl	80025ac <HAL_GetTick>
 800481a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800481c:	e008      	b.n	8004830 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800481e:	f7fd fec5 	bl	80025ac <HAL_GetTick>
 8004822:	4602      	mov	r2, r0
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	1ad3      	subs	r3, r2, r3
 8004828:	2b02      	cmp	r3, #2
 800482a:	d901      	bls.n	8004830 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800482c:	2303      	movs	r3, #3
 800482e:	e05c      	b.n	80048ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004830:	4b11      	ldr	r3, [pc, #68]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d0f0      	beq.n	800481e <HAL_RCC_OscConfig+0x416>
 800483c:	e054      	b.n	80048e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800483e:	4b10      	ldr	r3, [pc, #64]	@ (8004880 <HAL_RCC_OscConfig+0x478>)
 8004840:	2200      	movs	r2, #0
 8004842:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004844:	f7fd feb2 	bl	80025ac <HAL_GetTick>
 8004848:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800484a:	e008      	b.n	800485e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800484c:	f7fd feae 	bl	80025ac <HAL_GetTick>
 8004850:	4602      	mov	r2, r0
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	2b02      	cmp	r3, #2
 8004858:	d901      	bls.n	800485e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	e045      	b.n	80048ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800485e:	4b06      	ldr	r3, [pc, #24]	@ (8004878 <HAL_RCC_OscConfig+0x470>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004866:	2b00      	cmp	r3, #0
 8004868:	d1f0      	bne.n	800484c <HAL_RCC_OscConfig+0x444>
 800486a:	e03d      	b.n	80048e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	699b      	ldr	r3, [r3, #24]
 8004870:	2b01      	cmp	r3, #1
 8004872:	d107      	bne.n	8004884 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e038      	b.n	80048ea <HAL_RCC_OscConfig+0x4e2>
 8004878:	40023800 	.word	0x40023800
 800487c:	40007000 	.word	0x40007000
 8004880:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004884:	4b1b      	ldr	r3, [pc, #108]	@ (80048f4 <HAL_RCC_OscConfig+0x4ec>)
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	699b      	ldr	r3, [r3, #24]
 800488e:	2b01      	cmp	r3, #1
 8004890:	d028      	beq.n	80048e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800489c:	429a      	cmp	r2, r3
 800489e:	d121      	bne.n	80048e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d11a      	bne.n	80048e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048ae:	68fa      	ldr	r2, [r7, #12]
 80048b0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80048b4:	4013      	ands	r3, r2
 80048b6:	687a      	ldr	r2, [r7, #4]
 80048b8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80048ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048bc:	4293      	cmp	r3, r2
 80048be:	d111      	bne.n	80048e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ca:	085b      	lsrs	r3, r3, #1
 80048cc:	3b01      	subs	r3, #1
 80048ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d107      	bne.n	80048e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048e0:	429a      	cmp	r2, r3
 80048e2:	d001      	beq.n	80048e8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e000      	b.n	80048ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80048e8:	2300      	movs	r3, #0
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3718      	adds	r7, #24
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}
 80048f2:	bf00      	nop
 80048f4:	40023800 	.word	0x40023800

080048f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d101      	bne.n	800490c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e0cc      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800490c:	4b68      	ldr	r3, [pc, #416]	@ (8004ab0 <HAL_RCC_ClockConfig+0x1b8>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 030f 	and.w	r3, r3, #15
 8004914:	683a      	ldr	r2, [r7, #0]
 8004916:	429a      	cmp	r2, r3
 8004918:	d90c      	bls.n	8004934 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800491a:	4b65      	ldr	r3, [pc, #404]	@ (8004ab0 <HAL_RCC_ClockConfig+0x1b8>)
 800491c:	683a      	ldr	r2, [r7, #0]
 800491e:	b2d2      	uxtb	r2, r2
 8004920:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004922:	4b63      	ldr	r3, [pc, #396]	@ (8004ab0 <HAL_RCC_ClockConfig+0x1b8>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 030f 	and.w	r3, r3, #15
 800492a:	683a      	ldr	r2, [r7, #0]
 800492c:	429a      	cmp	r2, r3
 800492e:	d001      	beq.n	8004934 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	e0b8      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 0302 	and.w	r3, r3, #2
 800493c:	2b00      	cmp	r3, #0
 800493e:	d020      	beq.n	8004982 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 0304 	and.w	r3, r3, #4
 8004948:	2b00      	cmp	r3, #0
 800494a:	d005      	beq.n	8004958 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800494c:	4b59      	ldr	r3, [pc, #356]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	4a58      	ldr	r2, [pc, #352]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8004952:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004956:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f003 0308 	and.w	r3, r3, #8
 8004960:	2b00      	cmp	r3, #0
 8004962:	d005      	beq.n	8004970 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004964:	4b53      	ldr	r3, [pc, #332]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	4a52      	ldr	r2, [pc, #328]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 800496a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800496e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004970:	4b50      	ldr	r3, [pc, #320]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	494d      	ldr	r1, [pc, #308]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 800497e:	4313      	orrs	r3, r2
 8004980:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 0301 	and.w	r3, r3, #1
 800498a:	2b00      	cmp	r3, #0
 800498c:	d044      	beq.n	8004a18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	2b01      	cmp	r3, #1
 8004994:	d107      	bne.n	80049a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004996:	4b47      	ldr	r3, [pc, #284]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d119      	bne.n	80049d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e07f      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	2b02      	cmp	r3, #2
 80049ac:	d003      	beq.n	80049b6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049b2:	2b03      	cmp	r3, #3
 80049b4:	d107      	bne.n	80049c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049b6:	4b3f      	ldr	r3, [pc, #252]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d109      	bne.n	80049d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e06f      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049c6:	4b3b      	ldr	r3, [pc, #236]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 0302 	and.w	r3, r3, #2
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e067      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049d6:	4b37      	ldr	r3, [pc, #220]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	f023 0203 	bic.w	r2, r3, #3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	4934      	ldr	r1, [pc, #208]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 80049e4:	4313      	orrs	r3, r2
 80049e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049e8:	f7fd fde0 	bl	80025ac <HAL_GetTick>
 80049ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ee:	e00a      	b.n	8004a06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049f0:	f7fd fddc 	bl	80025ac <HAL_GetTick>
 80049f4:	4602      	mov	r2, r0
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d901      	bls.n	8004a06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e04f      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a06:	4b2b      	ldr	r3, [pc, #172]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	f003 020c 	and.w	r2, r3, #12
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d1eb      	bne.n	80049f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a18:	4b25      	ldr	r3, [pc, #148]	@ (8004ab0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 030f 	and.w	r3, r3, #15
 8004a20:	683a      	ldr	r2, [r7, #0]
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d20c      	bcs.n	8004a40 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a26:	4b22      	ldr	r3, [pc, #136]	@ (8004ab0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a28:	683a      	ldr	r2, [r7, #0]
 8004a2a:	b2d2      	uxtb	r2, r2
 8004a2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a2e:	4b20      	ldr	r3, [pc, #128]	@ (8004ab0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 030f 	and.w	r3, r3, #15
 8004a36:	683a      	ldr	r2, [r7, #0]
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d001      	beq.n	8004a40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e032      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 0304 	and.w	r3, r3, #4
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d008      	beq.n	8004a5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a4c:	4b19      	ldr	r3, [pc, #100]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	68db      	ldr	r3, [r3, #12]
 8004a58:	4916      	ldr	r1, [pc, #88]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 0308 	and.w	r3, r3, #8
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d009      	beq.n	8004a7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a6a:	4b12      	ldr	r3, [pc, #72]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	00db      	lsls	r3, r3, #3
 8004a78:	490e      	ldr	r1, [pc, #56]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a7e:	f000 f821 	bl	8004ac4 <HAL_RCC_GetSysClockFreq>
 8004a82:	4602      	mov	r2, r0
 8004a84:	4b0b      	ldr	r3, [pc, #44]	@ (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	091b      	lsrs	r3, r3, #4
 8004a8a:	f003 030f 	and.w	r3, r3, #15
 8004a8e:	490a      	ldr	r1, [pc, #40]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1c0>)
 8004a90:	5ccb      	ldrb	r3, [r1, r3]
 8004a92:	fa22 f303 	lsr.w	r3, r2, r3
 8004a96:	4a09      	ldr	r2, [pc, #36]	@ (8004abc <HAL_RCC_ClockConfig+0x1c4>)
 8004a98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004a9a:	4b09      	ldr	r3, [pc, #36]	@ (8004ac0 <HAL_RCC_ClockConfig+0x1c8>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f7fd fd40 	bl	8002524 <HAL_InitTick>

  return HAL_OK;
 8004aa4:	2300      	movs	r3, #0
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3710      	adds	r7, #16
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}
 8004aae:	bf00      	nop
 8004ab0:	40023c00 	.word	0x40023c00
 8004ab4:	40023800 	.word	0x40023800
 8004ab8:	08007824 	.word	0x08007824
 8004abc:	20000010 	.word	0x20000010
 8004ac0:	20000014 	.word	0x20000014

08004ac4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ac4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ac8:	b094      	sub	sp, #80	@ 0x50
 8004aca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004acc:	2300      	movs	r3, #0
 8004ace:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004adc:	4b79      	ldr	r3, [pc, #484]	@ (8004cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	f003 030c 	and.w	r3, r3, #12
 8004ae4:	2b08      	cmp	r3, #8
 8004ae6:	d00d      	beq.n	8004b04 <HAL_RCC_GetSysClockFreq+0x40>
 8004ae8:	2b08      	cmp	r3, #8
 8004aea:	f200 80e1 	bhi.w	8004cb0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d002      	beq.n	8004af8 <HAL_RCC_GetSysClockFreq+0x34>
 8004af2:	2b04      	cmp	r3, #4
 8004af4:	d003      	beq.n	8004afe <HAL_RCC_GetSysClockFreq+0x3a>
 8004af6:	e0db      	b.n	8004cb0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004af8:	4b73      	ldr	r3, [pc, #460]	@ (8004cc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004afa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004afc:	e0db      	b.n	8004cb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004afe:	4b73      	ldr	r3, [pc, #460]	@ (8004ccc <HAL_RCC_GetSysClockFreq+0x208>)
 8004b00:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b02:	e0d8      	b.n	8004cb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b04:	4b6f      	ldr	r3, [pc, #444]	@ (8004cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b0c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b0e:	4b6d      	ldr	r3, [pc, #436]	@ (8004cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d063      	beq.n	8004be2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b1a:	4b6a      	ldr	r3, [pc, #424]	@ (8004cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	099b      	lsrs	r3, r3, #6
 8004b20:	2200      	movs	r2, #0
 8004b22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b24:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b2e:	2300      	movs	r3, #0
 8004b30:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b32:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004b36:	4622      	mov	r2, r4
 8004b38:	462b      	mov	r3, r5
 8004b3a:	f04f 0000 	mov.w	r0, #0
 8004b3e:	f04f 0100 	mov.w	r1, #0
 8004b42:	0159      	lsls	r1, r3, #5
 8004b44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b48:	0150      	lsls	r0, r2, #5
 8004b4a:	4602      	mov	r2, r0
 8004b4c:	460b      	mov	r3, r1
 8004b4e:	4621      	mov	r1, r4
 8004b50:	1a51      	subs	r1, r2, r1
 8004b52:	6139      	str	r1, [r7, #16]
 8004b54:	4629      	mov	r1, r5
 8004b56:	eb63 0301 	sbc.w	r3, r3, r1
 8004b5a:	617b      	str	r3, [r7, #20]
 8004b5c:	f04f 0200 	mov.w	r2, #0
 8004b60:	f04f 0300 	mov.w	r3, #0
 8004b64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b68:	4659      	mov	r1, fp
 8004b6a:	018b      	lsls	r3, r1, #6
 8004b6c:	4651      	mov	r1, sl
 8004b6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b72:	4651      	mov	r1, sl
 8004b74:	018a      	lsls	r2, r1, #6
 8004b76:	4651      	mov	r1, sl
 8004b78:	ebb2 0801 	subs.w	r8, r2, r1
 8004b7c:	4659      	mov	r1, fp
 8004b7e:	eb63 0901 	sbc.w	r9, r3, r1
 8004b82:	f04f 0200 	mov.w	r2, #0
 8004b86:	f04f 0300 	mov.w	r3, #0
 8004b8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b96:	4690      	mov	r8, r2
 8004b98:	4699      	mov	r9, r3
 8004b9a:	4623      	mov	r3, r4
 8004b9c:	eb18 0303 	adds.w	r3, r8, r3
 8004ba0:	60bb      	str	r3, [r7, #8]
 8004ba2:	462b      	mov	r3, r5
 8004ba4:	eb49 0303 	adc.w	r3, r9, r3
 8004ba8:	60fb      	str	r3, [r7, #12]
 8004baa:	f04f 0200 	mov.w	r2, #0
 8004bae:	f04f 0300 	mov.w	r3, #0
 8004bb2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004bb6:	4629      	mov	r1, r5
 8004bb8:	024b      	lsls	r3, r1, #9
 8004bba:	4621      	mov	r1, r4
 8004bbc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004bc0:	4621      	mov	r1, r4
 8004bc2:	024a      	lsls	r2, r1, #9
 8004bc4:	4610      	mov	r0, r2
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bca:	2200      	movs	r2, #0
 8004bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004bce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004bd0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004bd4:	f7fb fb12 	bl	80001fc <__aeabi_uldivmod>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	460b      	mov	r3, r1
 8004bdc:	4613      	mov	r3, r2
 8004bde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004be0:	e058      	b.n	8004c94 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004be2:	4b38      	ldr	r3, [pc, #224]	@ (8004cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	099b      	lsrs	r3, r3, #6
 8004be8:	2200      	movs	r2, #0
 8004bea:	4618      	mov	r0, r3
 8004bec:	4611      	mov	r1, r2
 8004bee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004bf2:	623b      	str	r3, [r7, #32]
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bf8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004bfc:	4642      	mov	r2, r8
 8004bfe:	464b      	mov	r3, r9
 8004c00:	f04f 0000 	mov.w	r0, #0
 8004c04:	f04f 0100 	mov.w	r1, #0
 8004c08:	0159      	lsls	r1, r3, #5
 8004c0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c0e:	0150      	lsls	r0, r2, #5
 8004c10:	4602      	mov	r2, r0
 8004c12:	460b      	mov	r3, r1
 8004c14:	4641      	mov	r1, r8
 8004c16:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c1a:	4649      	mov	r1, r9
 8004c1c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c20:	f04f 0200 	mov.w	r2, #0
 8004c24:	f04f 0300 	mov.w	r3, #0
 8004c28:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c2c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c30:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c34:	ebb2 040a 	subs.w	r4, r2, sl
 8004c38:	eb63 050b 	sbc.w	r5, r3, fp
 8004c3c:	f04f 0200 	mov.w	r2, #0
 8004c40:	f04f 0300 	mov.w	r3, #0
 8004c44:	00eb      	lsls	r3, r5, #3
 8004c46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c4a:	00e2      	lsls	r2, r4, #3
 8004c4c:	4614      	mov	r4, r2
 8004c4e:	461d      	mov	r5, r3
 8004c50:	4643      	mov	r3, r8
 8004c52:	18e3      	adds	r3, r4, r3
 8004c54:	603b      	str	r3, [r7, #0]
 8004c56:	464b      	mov	r3, r9
 8004c58:	eb45 0303 	adc.w	r3, r5, r3
 8004c5c:	607b      	str	r3, [r7, #4]
 8004c5e:	f04f 0200 	mov.w	r2, #0
 8004c62:	f04f 0300 	mov.w	r3, #0
 8004c66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c6a:	4629      	mov	r1, r5
 8004c6c:	028b      	lsls	r3, r1, #10
 8004c6e:	4621      	mov	r1, r4
 8004c70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c74:	4621      	mov	r1, r4
 8004c76:	028a      	lsls	r2, r1, #10
 8004c78:	4610      	mov	r0, r2
 8004c7a:	4619      	mov	r1, r3
 8004c7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c7e:	2200      	movs	r2, #0
 8004c80:	61bb      	str	r3, [r7, #24]
 8004c82:	61fa      	str	r2, [r7, #28]
 8004c84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c88:	f7fb fab8 	bl	80001fc <__aeabi_uldivmod>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	460b      	mov	r3, r1
 8004c90:	4613      	mov	r3, r2
 8004c92:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004c94:	4b0b      	ldr	r3, [pc, #44]	@ (8004cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	0c1b      	lsrs	r3, r3, #16
 8004c9a:	f003 0303 	and.w	r3, r3, #3
 8004c9e:	3301      	adds	r3, #1
 8004ca0:	005b      	lsls	r3, r3, #1
 8004ca2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004ca4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ca6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004cae:	e002      	b.n	8004cb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004cb0:	4b05      	ldr	r3, [pc, #20]	@ (8004cc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004cb2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004cb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004cb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3750      	adds	r7, #80	@ 0x50
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cc2:	bf00      	nop
 8004cc4:	40023800 	.word	0x40023800
 8004cc8:	00f42400 	.word	0x00f42400
 8004ccc:	007a1200 	.word	0x007a1200

08004cd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cd4:	4b03      	ldr	r3, [pc, #12]	@ (8004ce4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr
 8004ce2:	bf00      	nop
 8004ce4:	20000010 	.word	0x20000010

08004ce8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004cec:	f7ff fff0 	bl	8004cd0 <HAL_RCC_GetHCLKFreq>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	4b05      	ldr	r3, [pc, #20]	@ (8004d08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	0a9b      	lsrs	r3, r3, #10
 8004cf8:	f003 0307 	and.w	r3, r3, #7
 8004cfc:	4903      	ldr	r1, [pc, #12]	@ (8004d0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cfe:	5ccb      	ldrb	r3, [r1, r3]
 8004d00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	bd80      	pop	{r7, pc}
 8004d08:	40023800 	.word	0x40023800
 8004d0c:	08007834 	.word	0x08007834

08004d10 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b086      	sub	sp, #24
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 0301 	and.w	r3, r3, #1
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d10b      	bne.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d105      	bne.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d075      	beq.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004d44:	4b91      	ldr	r3, [pc, #580]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004d46:	2200      	movs	r2, #0
 8004d48:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d4a:	f7fd fc2f 	bl	80025ac <HAL_GetTick>
 8004d4e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d50:	e008      	b.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004d52:	f7fd fc2b 	bl	80025ac <HAL_GetTick>
 8004d56:	4602      	mov	r2, r0
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	2b02      	cmp	r3, #2
 8004d5e:	d901      	bls.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d60:	2303      	movs	r3, #3
 8004d62:	e189      	b.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d64:	4b8a      	ldr	r3, [pc, #552]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d1f0      	bne.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 0301 	and.w	r3, r3, #1
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d009      	beq.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	019a      	lsls	r2, r3, #6
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	071b      	lsls	r3, r3, #28
 8004d88:	4981      	ldr	r1, [pc, #516]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f003 0302 	and.w	r3, r3, #2
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d01f      	beq.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004d9c:	4b7c      	ldr	r3, [pc, #496]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004da2:	0f1b      	lsrs	r3, r3, #28
 8004da4:	f003 0307 	and.w	r3, r3, #7
 8004da8:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	019a      	lsls	r2, r3, #6
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	061b      	lsls	r3, r3, #24
 8004db6:	431a      	orrs	r2, r3
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	071b      	lsls	r3, r3, #28
 8004dbc:	4974      	ldr	r1, [pc, #464]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004dc4:	4b72      	ldr	r3, [pc, #456]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004dc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004dca:	f023 021f 	bic.w	r2, r3, #31
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	69db      	ldr	r3, [r3, #28]
 8004dd2:	3b01      	subs	r3, #1
 8004dd4:	496e      	ldr	r1, [pc, #440]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d00d      	beq.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	019a      	lsls	r2, r3, #6
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	061b      	lsls	r3, r3, #24
 8004df4:	431a      	orrs	r2, r3
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	071b      	lsls	r3, r3, #28
 8004dfc:	4964      	ldr	r1, [pc, #400]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004e04:	4b61      	ldr	r3, [pc, #388]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004e06:	2201      	movs	r2, #1
 8004e08:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e0a:	f7fd fbcf 	bl	80025ac <HAL_GetTick>
 8004e0e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e10:	e008      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e12:	f7fd fbcb 	bl	80025ac <HAL_GetTick>
 8004e16:	4602      	mov	r2, r0
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	1ad3      	subs	r3, r2, r3
 8004e1c:	2b02      	cmp	r3, #2
 8004e1e:	d901      	bls.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e20:	2303      	movs	r3, #3
 8004e22:	e129      	b.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e24:	4b5a      	ldr	r3, [pc, #360]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d0f0      	beq.n	8004e12 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 0304 	and.w	r3, r3, #4
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d105      	bne.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d079      	beq.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004e48:	4b52      	ldr	r3, [pc, #328]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e4e:	f7fd fbad 	bl	80025ac <HAL_GetTick>
 8004e52:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004e54:	e008      	b.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004e56:	f7fd fba9 	bl	80025ac <HAL_GetTick>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	1ad3      	subs	r3, r2, r3
 8004e60:	2b02      	cmp	r3, #2
 8004e62:	d901      	bls.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e64:	2303      	movs	r3, #3
 8004e66:	e107      	b.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004e68:	4b49      	ldr	r3, [pc, #292]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e74:	d0ef      	beq.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f003 0304 	and.w	r3, r3, #4
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d020      	beq.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004e82:	4b43      	ldr	r3, [pc, #268]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e88:	0f1b      	lsrs	r3, r3, #28
 8004e8a:	f003 0307 	and.w	r3, r3, #7
 8004e8e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	691b      	ldr	r3, [r3, #16]
 8004e94:	019a      	lsls	r2, r3, #6
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	695b      	ldr	r3, [r3, #20]
 8004e9a:	061b      	lsls	r3, r3, #24
 8004e9c:	431a      	orrs	r2, r3
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	071b      	lsls	r3, r3, #28
 8004ea2:	493b      	ldr	r1, [pc, #236]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004eaa:	4b39      	ldr	r3, [pc, #228]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004eac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004eb0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6a1b      	ldr	r3, [r3, #32]
 8004eb8:	3b01      	subs	r3, #1
 8004eba:	021b      	lsls	r3, r3, #8
 8004ebc:	4934      	ldr	r1, [pc, #208]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 0308 	and.w	r3, r3, #8
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d01e      	beq.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004ed0:	4b2f      	ldr	r3, [pc, #188]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ed6:	0e1b      	lsrs	r3, r3, #24
 8004ed8:	f003 030f 	and.w	r3, r3, #15
 8004edc:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	691b      	ldr	r3, [r3, #16]
 8004ee2:	019a      	lsls	r2, r3, #6
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	061b      	lsls	r3, r3, #24
 8004ee8:	431a      	orrs	r2, r3
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	699b      	ldr	r3, [r3, #24]
 8004eee:	071b      	lsls	r3, r3, #28
 8004ef0:	4927      	ldr	r1, [pc, #156]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004ef8:	4b25      	ldr	r3, [pc, #148]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004efa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004efe:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f06:	4922      	ldr	r1, [pc, #136]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004f0e:	4b21      	ldr	r3, [pc, #132]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004f10:	2201      	movs	r2, #1
 8004f12:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f14:	f7fd fb4a 	bl	80025ac <HAL_GetTick>
 8004f18:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004f1a:	e008      	b.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004f1c:	f7fd fb46 	bl	80025ac <HAL_GetTick>
 8004f20:	4602      	mov	r2, r0
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	1ad3      	subs	r3, r2, r3
 8004f26:	2b02      	cmp	r3, #2
 8004f28:	d901      	bls.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e0a4      	b.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004f2e:	4b18      	ldr	r3, [pc, #96]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f3a:	d1ef      	bne.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0320 	and.w	r3, r3, #32
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	f000 808b 	beq.w	8005060 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	60fb      	str	r3, [r7, #12]
 8004f4e:	4b10      	ldr	r3, [pc, #64]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f52:	4a0f      	ldr	r2, [pc, #60]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f58:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f62:	60fb      	str	r3, [r7, #12]
 8004f64:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004f66:	4b0c      	ldr	r3, [pc, #48]	@ (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a0b      	ldr	r2, [pc, #44]	@ (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004f6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f70:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004f72:	f7fd fb1b 	bl	80025ac <HAL_GetTick>
 8004f76:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004f78:	e010      	b.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f7a:	f7fd fb17 	bl	80025ac <HAL_GetTick>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	1ad3      	subs	r3, r2, r3
 8004f84:	2b02      	cmp	r3, #2
 8004f86:	d909      	bls.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004f88:	2303      	movs	r3, #3
 8004f8a:	e075      	b.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004f8c:	42470068 	.word	0x42470068
 8004f90:	40023800 	.word	0x40023800
 8004f94:	42470070 	.word	0x42470070
 8004f98:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004f9c:	4b38      	ldr	r3, [pc, #224]	@ (8005080 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d0e8      	beq.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004fa8:	4b36      	ldr	r3, [pc, #216]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004faa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fb0:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d02f      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fbc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fc0:	693a      	ldr	r2, [r7, #16]
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d028      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004fc6:	4b2f      	ldr	r3, [pc, #188]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004fc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fce:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004fd0:	4b2d      	ldr	r3, [pc, #180]	@ (8005088 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004fd6:	4b2c      	ldr	r3, [pc, #176]	@ (8005088 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004fd8:	2200      	movs	r2, #0
 8004fda:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004fdc:	4a29      	ldr	r2, [pc, #164]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004fe2:	4b28      	ldr	r3, [pc, #160]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004fe4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fe6:	f003 0301 	and.w	r3, r3, #1
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d114      	bne.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004fee:	f7fd fadd 	bl	80025ac <HAL_GetTick>
 8004ff2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ff4:	e00a      	b.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ff6:	f7fd fad9 	bl	80025ac <HAL_GetTick>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	1ad3      	subs	r3, r2, r3
 8005000:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005004:	4293      	cmp	r3, r2
 8005006:	d901      	bls.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8005008:	2303      	movs	r3, #3
 800500a:	e035      	b.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800500c:	4b1d      	ldr	r3, [pc, #116]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800500e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005010:	f003 0302 	and.w	r3, r3, #2
 8005014:	2b00      	cmp	r3, #0
 8005016:	d0ee      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800501c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005020:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005024:	d10d      	bne.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8005026:	4b17      	ldr	r3, [pc, #92]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005032:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005036:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800503a:	4912      	ldr	r1, [pc, #72]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800503c:	4313      	orrs	r3, r2
 800503e:	608b      	str	r3, [r1, #8]
 8005040:	e005      	b.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8005042:	4b10      	ldr	r3, [pc, #64]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005044:	689b      	ldr	r3, [r3, #8]
 8005046:	4a0f      	ldr	r2, [pc, #60]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005048:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800504c:	6093      	str	r3, [r2, #8]
 800504e:	4b0d      	ldr	r3, [pc, #52]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005050:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005056:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800505a:	490a      	ldr	r1, [pc, #40]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800505c:	4313      	orrs	r3, r2
 800505e:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0310 	and.w	r3, r3, #16
 8005068:	2b00      	cmp	r3, #0
 800506a:	d004      	beq.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8005072:	4b06      	ldr	r3, [pc, #24]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005074:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005076:	2300      	movs	r3, #0
}
 8005078:	4618      	mov	r0, r3
 800507a:	3718      	adds	r7, #24
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}
 8005080:	40007000 	.word	0x40007000
 8005084:	40023800 	.word	0x40023800
 8005088:	42470e40 	.word	0x42470e40
 800508c:	424711e0 	.word	0x424711e0

08005090 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b082      	sub	sp, #8
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d101      	bne.n	80050a2 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e01c      	b.n	80050dc <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	795b      	ldrb	r3, [r3, #5]
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d105      	bne.n	80050b8 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2200      	movs	r2, #0
 80050b0:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f7fc fdb6 	bl	8001c24 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2202      	movs	r2, #2
 80050bc:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f042 0204 	orr.w	r2, r2, #4
 80050cc:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2201      	movs	r2, #1
 80050d2:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2200      	movs	r2, #0
 80050d8:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 80050da:	2300      	movs	r3, #0
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3708      	adds	r7, #8
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}

080050e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b082      	sub	sp, #8
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d101      	bne.n	80050f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e07b      	b.n	80051ee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d108      	bne.n	8005110 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005106:	d009      	beq.n	800511c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2200      	movs	r2, #0
 800510c:	61da      	str	r2, [r3, #28]
 800510e:	e005      	b.n	800511c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2200      	movs	r2, #0
 8005114:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2200      	movs	r2, #0
 800511a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005128:	b2db      	uxtb	r3, r3
 800512a:	2b00      	cmp	r3, #0
 800512c:	d106      	bne.n	800513c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f7fc fd96 	bl	8001c68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2202      	movs	r2, #2
 8005140:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005152:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005164:	431a      	orrs	r2, r3
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	68db      	ldr	r3, [r3, #12]
 800516a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800516e:	431a      	orrs	r2, r3
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	691b      	ldr	r3, [r3, #16]
 8005174:	f003 0302 	and.w	r3, r3, #2
 8005178:	431a      	orrs	r2, r3
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	695b      	ldr	r3, [r3, #20]
 800517e:	f003 0301 	and.w	r3, r3, #1
 8005182:	431a      	orrs	r2, r3
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	699b      	ldr	r3, [r3, #24]
 8005188:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800518c:	431a      	orrs	r2, r3
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	69db      	ldr	r3, [r3, #28]
 8005192:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005196:	431a      	orrs	r2, r3
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a1b      	ldr	r3, [r3, #32]
 800519c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051a0:	ea42 0103 	orr.w	r1, r2, r3
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051a8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	430a      	orrs	r2, r1
 80051b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	699b      	ldr	r3, [r3, #24]
 80051b8:	0c1b      	lsrs	r3, r3, #16
 80051ba:	f003 0104 	and.w	r1, r3, #4
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c2:	f003 0210 	and.w	r2, r3, #16
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	430a      	orrs	r2, r1
 80051cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	69da      	ldr	r2, [r3, #28]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80051ec:	2300      	movs	r3, #0
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3708      	adds	r7, #8
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}

080051f6 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80051f6:	b580      	push	{r7, lr}
 80051f8:	b082      	sub	sp, #8
 80051fa:	af00      	add	r7, sp, #0
 80051fc:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d101      	bne.n	8005208 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e01a      	b.n	800523e <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2202      	movs	r2, #2
 800520c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800521e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f7fc fd69 	bl	8001cf8 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2200      	movs	r2, #0
 8005230:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800523c:	2300      	movs	r3, #0
}
 800523e:	4618      	mov	r0, r3
 8005240:	3708      	adds	r7, #8
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}

08005246 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005246:	b580      	push	{r7, lr}
 8005248:	b088      	sub	sp, #32
 800524a:	af00      	add	r7, sp, #0
 800524c:	60f8      	str	r0, [r7, #12]
 800524e:	60b9      	str	r1, [r7, #8]
 8005250:	603b      	str	r3, [r7, #0]
 8005252:	4613      	mov	r3, r2
 8005254:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005256:	f7fd f9a9 	bl	80025ac <HAL_GetTick>
 800525a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800525c:	88fb      	ldrh	r3, [r7, #6]
 800525e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005266:	b2db      	uxtb	r3, r3
 8005268:	2b01      	cmp	r3, #1
 800526a:	d001      	beq.n	8005270 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800526c:	2302      	movs	r3, #2
 800526e:	e12a      	b.n	80054c6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d002      	beq.n	800527c <HAL_SPI_Transmit+0x36>
 8005276:	88fb      	ldrh	r3, [r7, #6]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d101      	bne.n	8005280 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e122      	b.n	80054c6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005286:	2b01      	cmp	r3, #1
 8005288:	d101      	bne.n	800528e <HAL_SPI_Transmit+0x48>
 800528a:	2302      	movs	r3, #2
 800528c:	e11b      	b.n	80054c6 <HAL_SPI_Transmit+0x280>
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2201      	movs	r2, #1
 8005292:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2203      	movs	r2, #3
 800529a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2200      	movs	r2, #0
 80052a2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	68ba      	ldr	r2, [r7, #8]
 80052a8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	88fa      	ldrh	r2, [r7, #6]
 80052ae:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	88fa      	ldrh	r2, [r7, #6]
 80052b4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2200      	movs	r2, #0
 80052ba:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2200      	movs	r2, #0
 80052c0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2200      	movs	r2, #0
 80052c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2200      	movs	r2, #0
 80052cc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2200      	movs	r2, #0
 80052d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052dc:	d10f      	bne.n	80052fe <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052ec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80052fc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005308:	2b40      	cmp	r3, #64	@ 0x40
 800530a:	d007      	beq.n	800531c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800531a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005324:	d152      	bne.n	80053cc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d002      	beq.n	8005334 <HAL_SPI_Transmit+0xee>
 800532e:	8b7b      	ldrh	r3, [r7, #26]
 8005330:	2b01      	cmp	r3, #1
 8005332:	d145      	bne.n	80053c0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005338:	881a      	ldrh	r2, [r3, #0]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005344:	1c9a      	adds	r2, r3, #2
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800534e:	b29b      	uxth	r3, r3
 8005350:	3b01      	subs	r3, #1
 8005352:	b29a      	uxth	r2, r3
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005358:	e032      	b.n	80053c0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	f003 0302 	and.w	r3, r3, #2
 8005364:	2b02      	cmp	r3, #2
 8005366:	d112      	bne.n	800538e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800536c:	881a      	ldrh	r2, [r3, #0]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005378:	1c9a      	adds	r2, r3, #2
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005382:	b29b      	uxth	r3, r3
 8005384:	3b01      	subs	r3, #1
 8005386:	b29a      	uxth	r2, r3
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800538c:	e018      	b.n	80053c0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800538e:	f7fd f90d 	bl	80025ac <HAL_GetTick>
 8005392:	4602      	mov	r2, r0
 8005394:	69fb      	ldr	r3, [r7, #28]
 8005396:	1ad3      	subs	r3, r2, r3
 8005398:	683a      	ldr	r2, [r7, #0]
 800539a:	429a      	cmp	r2, r3
 800539c:	d803      	bhi.n	80053a6 <HAL_SPI_Transmit+0x160>
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80053a4:	d102      	bne.n	80053ac <HAL_SPI_Transmit+0x166>
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d109      	bne.n	80053c0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2201      	movs	r2, #1
 80053b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2200      	movs	r2, #0
 80053b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80053bc:	2303      	movs	r3, #3
 80053be:	e082      	b.n	80054c6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053c4:	b29b      	uxth	r3, r3
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d1c7      	bne.n	800535a <HAL_SPI_Transmit+0x114>
 80053ca:	e053      	b.n	8005474 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d002      	beq.n	80053da <HAL_SPI_Transmit+0x194>
 80053d4:	8b7b      	ldrh	r3, [r7, #26]
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	d147      	bne.n	800546a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	330c      	adds	r3, #12
 80053e4:	7812      	ldrb	r2, [r2, #0]
 80053e6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ec:	1c5a      	adds	r2, r3, #1
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	3b01      	subs	r3, #1
 80053fa:	b29a      	uxth	r2, r3
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005400:	e033      	b.n	800546a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	f003 0302 	and.w	r3, r3, #2
 800540c:	2b02      	cmp	r3, #2
 800540e:	d113      	bne.n	8005438 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	330c      	adds	r3, #12
 800541a:	7812      	ldrb	r2, [r2, #0]
 800541c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005422:	1c5a      	adds	r2, r3, #1
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800542c:	b29b      	uxth	r3, r3
 800542e:	3b01      	subs	r3, #1
 8005430:	b29a      	uxth	r2, r3
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005436:	e018      	b.n	800546a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005438:	f7fd f8b8 	bl	80025ac <HAL_GetTick>
 800543c:	4602      	mov	r2, r0
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	683a      	ldr	r2, [r7, #0]
 8005444:	429a      	cmp	r2, r3
 8005446:	d803      	bhi.n	8005450 <HAL_SPI_Transmit+0x20a>
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800544e:	d102      	bne.n	8005456 <HAL_SPI_Transmit+0x210>
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d109      	bne.n	800546a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2201      	movs	r2, #1
 800545a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2200      	movs	r2, #0
 8005462:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e02d      	b.n	80054c6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800546e:	b29b      	uxth	r3, r3
 8005470:	2b00      	cmp	r3, #0
 8005472:	d1c6      	bne.n	8005402 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005474:	69fa      	ldr	r2, [r7, #28]
 8005476:	6839      	ldr	r1, [r7, #0]
 8005478:	68f8      	ldr	r0, [r7, #12]
 800547a:	f000 f8bf 	bl	80055fc <SPI_EndRxTxTransaction>
 800547e:	4603      	mov	r3, r0
 8005480:	2b00      	cmp	r3, #0
 8005482:	d002      	beq.n	800548a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2220      	movs	r2, #32
 8005488:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d10a      	bne.n	80054a8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005492:	2300      	movs	r3, #0
 8005494:	617b      	str	r3, [r7, #20]
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	68db      	ldr	r3, [r3, #12]
 800549c:	617b      	str	r3, [r7, #20]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	617b      	str	r3, [r7, #20]
 80054a6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d001      	beq.n	80054c4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e000      	b.n	80054c6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80054c4:	2300      	movs	r3, #0
  }
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	3720      	adds	r7, #32
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}

080054ce <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80054ce:	b480      	push	{r7}
 80054d0:	b083      	sub	sp, #12
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80054dc:	b2db      	uxtb	r3, r3
}
 80054de:	4618      	mov	r0, r3
 80054e0:	370c      	adds	r7, #12
 80054e2:	46bd      	mov	sp, r7
 80054e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e8:	4770      	bx	lr
	...

080054ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b088      	sub	sp, #32
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	60f8      	str	r0, [r7, #12]
 80054f4:	60b9      	str	r1, [r7, #8]
 80054f6:	603b      	str	r3, [r7, #0]
 80054f8:	4613      	mov	r3, r2
 80054fa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80054fc:	f7fd f856 	bl	80025ac <HAL_GetTick>
 8005500:	4602      	mov	r2, r0
 8005502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005504:	1a9b      	subs	r3, r3, r2
 8005506:	683a      	ldr	r2, [r7, #0]
 8005508:	4413      	add	r3, r2
 800550a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800550c:	f7fd f84e 	bl	80025ac <HAL_GetTick>
 8005510:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005512:	4b39      	ldr	r3, [pc, #228]	@ (80055f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	015b      	lsls	r3, r3, #5
 8005518:	0d1b      	lsrs	r3, r3, #20
 800551a:	69fa      	ldr	r2, [r7, #28]
 800551c:	fb02 f303 	mul.w	r3, r2, r3
 8005520:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005522:	e054      	b.n	80055ce <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800552a:	d050      	beq.n	80055ce <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800552c:	f7fd f83e 	bl	80025ac <HAL_GetTick>
 8005530:	4602      	mov	r2, r0
 8005532:	69bb      	ldr	r3, [r7, #24]
 8005534:	1ad3      	subs	r3, r2, r3
 8005536:	69fa      	ldr	r2, [r7, #28]
 8005538:	429a      	cmp	r2, r3
 800553a:	d902      	bls.n	8005542 <SPI_WaitFlagStateUntilTimeout+0x56>
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d13d      	bne.n	80055be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	685a      	ldr	r2, [r3, #4]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005550:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800555a:	d111      	bne.n	8005580 <SPI_WaitFlagStateUntilTimeout+0x94>
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005564:	d004      	beq.n	8005570 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	689b      	ldr	r3, [r3, #8]
 800556a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800556e:	d107      	bne.n	8005580 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800557e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005584:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005588:	d10f      	bne.n	80055aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005598:	601a      	str	r2, [r3, #0]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80055a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2201      	movs	r2, #1
 80055ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2200      	movs	r2, #0
 80055b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80055ba:	2303      	movs	r3, #3
 80055bc:	e017      	b.n	80055ee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d101      	bne.n	80055c8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80055c4:	2300      	movs	r3, #0
 80055c6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	3b01      	subs	r3, #1
 80055cc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	689a      	ldr	r2, [r3, #8]
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	4013      	ands	r3, r2
 80055d8:	68ba      	ldr	r2, [r7, #8]
 80055da:	429a      	cmp	r2, r3
 80055dc:	bf0c      	ite	eq
 80055de:	2301      	moveq	r3, #1
 80055e0:	2300      	movne	r3, #0
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	461a      	mov	r2, r3
 80055e6:	79fb      	ldrb	r3, [r7, #7]
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d19b      	bne.n	8005524 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3720      	adds	r7, #32
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}
 80055f6:	bf00      	nop
 80055f8:	20000010 	.word	0x20000010

080055fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b088      	sub	sp, #32
 8005600:	af02      	add	r7, sp, #8
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	60b9      	str	r1, [r7, #8]
 8005606:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	9300      	str	r3, [sp, #0]
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	2201      	movs	r2, #1
 8005610:	2102      	movs	r1, #2
 8005612:	68f8      	ldr	r0, [r7, #12]
 8005614:	f7ff ff6a 	bl	80054ec <SPI_WaitFlagStateUntilTimeout>
 8005618:	4603      	mov	r3, r0
 800561a:	2b00      	cmp	r3, #0
 800561c:	d007      	beq.n	800562e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005622:	f043 0220 	orr.w	r2, r3, #32
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	e032      	b.n	8005694 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800562e:	4b1b      	ldr	r3, [pc, #108]	@ (800569c <SPI_EndRxTxTransaction+0xa0>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a1b      	ldr	r2, [pc, #108]	@ (80056a0 <SPI_EndRxTxTransaction+0xa4>)
 8005634:	fba2 2303 	umull	r2, r3, r2, r3
 8005638:	0d5b      	lsrs	r3, r3, #21
 800563a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800563e:	fb02 f303 	mul.w	r3, r2, r3
 8005642:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800564c:	d112      	bne.n	8005674 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	9300      	str	r3, [sp, #0]
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	2200      	movs	r2, #0
 8005656:	2180      	movs	r1, #128	@ 0x80
 8005658:	68f8      	ldr	r0, [r7, #12]
 800565a:	f7ff ff47 	bl	80054ec <SPI_WaitFlagStateUntilTimeout>
 800565e:	4603      	mov	r3, r0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d016      	beq.n	8005692 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005668:	f043 0220 	orr.w	r2, r3, #32
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005670:	2303      	movs	r3, #3
 8005672:	e00f      	b.n	8005694 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d00a      	beq.n	8005690 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	3b01      	subs	r3, #1
 800567e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800568a:	2b80      	cmp	r3, #128	@ 0x80
 800568c:	d0f2      	beq.n	8005674 <SPI_EndRxTxTransaction+0x78>
 800568e:	e000      	b.n	8005692 <SPI_EndRxTxTransaction+0x96>
        break;
 8005690:	bf00      	nop
  }

  return HAL_OK;
 8005692:	2300      	movs	r3, #0
}
 8005694:	4618      	mov	r0, r3
 8005696:	3718      	adds	r7, #24
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}
 800569c:	20000010 	.word	0x20000010
 80056a0:	165e9f81 	.word	0x165e9f81

080056a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b082      	sub	sp, #8
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d101      	bne.n	80056b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e041      	b.n	800573a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d106      	bne.n	80056d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f7fc fb32 	bl	8001d34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2202      	movs	r2, #2
 80056d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681a      	ldr	r2, [r3, #0]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	3304      	adds	r3, #4
 80056e0:	4619      	mov	r1, r3
 80056e2:	4610      	mov	r0, r2
 80056e4:	f000 f8f4 	bl	80058d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2201      	movs	r2, #1
 80056f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2201      	movs	r2, #1
 80056fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2201      	movs	r2, #1
 8005704:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2201      	movs	r2, #1
 800570c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2201      	movs	r2, #1
 8005724:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2201      	movs	r2, #1
 8005734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005738:	2300      	movs	r3, #0
}
 800573a:	4618      	mov	r0, r3
 800573c:	3708      	adds	r7, #8
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}

08005742 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005742:	b580      	push	{r7, lr}
 8005744:	b084      	sub	sp, #16
 8005746:	af00      	add	r7, sp, #0
 8005748:	6078      	str	r0, [r7, #4]
 800574a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800574c:	2300      	movs	r3, #0
 800574e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005756:	2b01      	cmp	r3, #1
 8005758:	d101      	bne.n	800575e <HAL_TIM_ConfigClockSource+0x1c>
 800575a:	2302      	movs	r3, #2
 800575c:	e0b4      	b.n	80058c8 <HAL_TIM_ConfigClockSource+0x186>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2201      	movs	r2, #1
 8005762:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2202      	movs	r2, #2
 800576a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800577c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005784:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	68ba      	ldr	r2, [r7, #8]
 800578c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005796:	d03e      	beq.n	8005816 <HAL_TIM_ConfigClockSource+0xd4>
 8005798:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800579c:	f200 8087 	bhi.w	80058ae <HAL_TIM_ConfigClockSource+0x16c>
 80057a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057a4:	f000 8086 	beq.w	80058b4 <HAL_TIM_ConfigClockSource+0x172>
 80057a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057ac:	d87f      	bhi.n	80058ae <HAL_TIM_ConfigClockSource+0x16c>
 80057ae:	2b70      	cmp	r3, #112	@ 0x70
 80057b0:	d01a      	beq.n	80057e8 <HAL_TIM_ConfigClockSource+0xa6>
 80057b2:	2b70      	cmp	r3, #112	@ 0x70
 80057b4:	d87b      	bhi.n	80058ae <HAL_TIM_ConfigClockSource+0x16c>
 80057b6:	2b60      	cmp	r3, #96	@ 0x60
 80057b8:	d050      	beq.n	800585c <HAL_TIM_ConfigClockSource+0x11a>
 80057ba:	2b60      	cmp	r3, #96	@ 0x60
 80057bc:	d877      	bhi.n	80058ae <HAL_TIM_ConfigClockSource+0x16c>
 80057be:	2b50      	cmp	r3, #80	@ 0x50
 80057c0:	d03c      	beq.n	800583c <HAL_TIM_ConfigClockSource+0xfa>
 80057c2:	2b50      	cmp	r3, #80	@ 0x50
 80057c4:	d873      	bhi.n	80058ae <HAL_TIM_ConfigClockSource+0x16c>
 80057c6:	2b40      	cmp	r3, #64	@ 0x40
 80057c8:	d058      	beq.n	800587c <HAL_TIM_ConfigClockSource+0x13a>
 80057ca:	2b40      	cmp	r3, #64	@ 0x40
 80057cc:	d86f      	bhi.n	80058ae <HAL_TIM_ConfigClockSource+0x16c>
 80057ce:	2b30      	cmp	r3, #48	@ 0x30
 80057d0:	d064      	beq.n	800589c <HAL_TIM_ConfigClockSource+0x15a>
 80057d2:	2b30      	cmp	r3, #48	@ 0x30
 80057d4:	d86b      	bhi.n	80058ae <HAL_TIM_ConfigClockSource+0x16c>
 80057d6:	2b20      	cmp	r3, #32
 80057d8:	d060      	beq.n	800589c <HAL_TIM_ConfigClockSource+0x15a>
 80057da:	2b20      	cmp	r3, #32
 80057dc:	d867      	bhi.n	80058ae <HAL_TIM_ConfigClockSource+0x16c>
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d05c      	beq.n	800589c <HAL_TIM_ConfigClockSource+0x15a>
 80057e2:	2b10      	cmp	r3, #16
 80057e4:	d05a      	beq.n	800589c <HAL_TIM_ConfigClockSource+0x15a>
 80057e6:	e062      	b.n	80058ae <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80057f8:	f000 f990 	bl	8005b1c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800580a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	68ba      	ldr	r2, [r7, #8]
 8005812:	609a      	str	r2, [r3, #8]
      break;
 8005814:	e04f      	b.n	80058b6 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005826:	f000 f979 	bl	8005b1c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	689a      	ldr	r2, [r3, #8]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005838:	609a      	str	r2, [r3, #8]
      break;
 800583a:	e03c      	b.n	80058b6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005848:	461a      	mov	r2, r3
 800584a:	f000 f8ed 	bl	8005a28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	2150      	movs	r1, #80	@ 0x50
 8005854:	4618      	mov	r0, r3
 8005856:	f000 f946 	bl	8005ae6 <TIM_ITRx_SetConfig>
      break;
 800585a:	e02c      	b.n	80058b6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005868:	461a      	mov	r2, r3
 800586a:	f000 f90c 	bl	8005a86 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	2160      	movs	r1, #96	@ 0x60
 8005874:	4618      	mov	r0, r3
 8005876:	f000 f936 	bl	8005ae6 <TIM_ITRx_SetConfig>
      break;
 800587a:	e01c      	b.n	80058b6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005888:	461a      	mov	r2, r3
 800588a:	f000 f8cd 	bl	8005a28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	2140      	movs	r1, #64	@ 0x40
 8005894:	4618      	mov	r0, r3
 8005896:	f000 f926 	bl	8005ae6 <TIM_ITRx_SetConfig>
      break;
 800589a:	e00c      	b.n	80058b6 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4619      	mov	r1, r3
 80058a6:	4610      	mov	r0, r2
 80058a8:	f000 f91d 	bl	8005ae6 <TIM_ITRx_SetConfig>
      break;
 80058ac:	e003      	b.n	80058b6 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	73fb      	strb	r3, [r7, #15]
      break;
 80058b2:	e000      	b.n	80058b6 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80058b4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2201      	movs	r2, #1
 80058ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80058c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	3710      	adds	r7, #16
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}

080058d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b085      	sub	sp, #20
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	4a46      	ldr	r2, [pc, #280]	@ (80059fc <TIM_Base_SetConfig+0x12c>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d013      	beq.n	8005910 <TIM_Base_SetConfig+0x40>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058ee:	d00f      	beq.n	8005910 <TIM_Base_SetConfig+0x40>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	4a43      	ldr	r2, [pc, #268]	@ (8005a00 <TIM_Base_SetConfig+0x130>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d00b      	beq.n	8005910 <TIM_Base_SetConfig+0x40>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	4a42      	ldr	r2, [pc, #264]	@ (8005a04 <TIM_Base_SetConfig+0x134>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d007      	beq.n	8005910 <TIM_Base_SetConfig+0x40>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a41      	ldr	r2, [pc, #260]	@ (8005a08 <TIM_Base_SetConfig+0x138>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d003      	beq.n	8005910 <TIM_Base_SetConfig+0x40>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	4a40      	ldr	r2, [pc, #256]	@ (8005a0c <TIM_Base_SetConfig+0x13c>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d108      	bne.n	8005922 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005916:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	68fa      	ldr	r2, [r7, #12]
 800591e:	4313      	orrs	r3, r2
 8005920:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4a35      	ldr	r2, [pc, #212]	@ (80059fc <TIM_Base_SetConfig+0x12c>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d02b      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005930:	d027      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	4a32      	ldr	r2, [pc, #200]	@ (8005a00 <TIM_Base_SetConfig+0x130>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d023      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	4a31      	ldr	r2, [pc, #196]	@ (8005a04 <TIM_Base_SetConfig+0x134>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d01f      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a30      	ldr	r2, [pc, #192]	@ (8005a08 <TIM_Base_SetConfig+0x138>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d01b      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a2f      	ldr	r2, [pc, #188]	@ (8005a0c <TIM_Base_SetConfig+0x13c>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d017      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	4a2e      	ldr	r2, [pc, #184]	@ (8005a10 <TIM_Base_SetConfig+0x140>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d013      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4a2d      	ldr	r2, [pc, #180]	@ (8005a14 <TIM_Base_SetConfig+0x144>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d00f      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a2c      	ldr	r2, [pc, #176]	@ (8005a18 <TIM_Base_SetConfig+0x148>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d00b      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a2b      	ldr	r2, [pc, #172]	@ (8005a1c <TIM_Base_SetConfig+0x14c>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d007      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a2a      	ldr	r2, [pc, #168]	@ (8005a20 <TIM_Base_SetConfig+0x150>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d003      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a29      	ldr	r2, [pc, #164]	@ (8005a24 <TIM_Base_SetConfig+0x154>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d108      	bne.n	8005994 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005988:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	68fa      	ldr	r2, [r7, #12]
 8005990:	4313      	orrs	r3, r2
 8005992:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	4313      	orrs	r3, r2
 80059a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	68fa      	ldr	r2, [r7, #12]
 80059a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	689a      	ldr	r2, [r3, #8]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4a10      	ldr	r2, [pc, #64]	@ (80059fc <TIM_Base_SetConfig+0x12c>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d003      	beq.n	80059c8 <TIM_Base_SetConfig+0xf8>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a12      	ldr	r2, [pc, #72]	@ (8005a0c <TIM_Base_SetConfig+0x13c>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d103      	bne.n	80059d0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	691a      	ldr	r2, [r3, #16]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2201      	movs	r2, #1
 80059d4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	691b      	ldr	r3, [r3, #16]
 80059da:	f003 0301 	and.w	r3, r3, #1
 80059de:	2b01      	cmp	r3, #1
 80059e0:	d105      	bne.n	80059ee <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	691b      	ldr	r3, [r3, #16]
 80059e6:	f023 0201 	bic.w	r2, r3, #1
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	611a      	str	r2, [r3, #16]
  }
}
 80059ee:	bf00      	nop
 80059f0:	3714      	adds	r7, #20
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	40010000 	.word	0x40010000
 8005a00:	40000400 	.word	0x40000400
 8005a04:	40000800 	.word	0x40000800
 8005a08:	40000c00 	.word	0x40000c00
 8005a0c:	40010400 	.word	0x40010400
 8005a10:	40014000 	.word	0x40014000
 8005a14:	40014400 	.word	0x40014400
 8005a18:	40014800 	.word	0x40014800
 8005a1c:	40001800 	.word	0x40001800
 8005a20:	40001c00 	.word	0x40001c00
 8005a24:	40002000 	.word	0x40002000

08005a28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b087      	sub	sp, #28
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	60f8      	str	r0, [r7, #12]
 8005a30:	60b9      	str	r1, [r7, #8]
 8005a32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	6a1b      	ldr	r3, [r3, #32]
 8005a38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	6a1b      	ldr	r3, [r3, #32]
 8005a3e:	f023 0201 	bic.w	r2, r3, #1
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	699b      	ldr	r3, [r3, #24]
 8005a4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	011b      	lsls	r3, r3, #4
 8005a58:	693a      	ldr	r2, [r7, #16]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	f023 030a 	bic.w	r3, r3, #10
 8005a64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005a66:	697a      	ldr	r2, [r7, #20]
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	693a      	ldr	r2, [r7, #16]
 8005a72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	697a      	ldr	r2, [r7, #20]
 8005a78:	621a      	str	r2, [r3, #32]
}
 8005a7a:	bf00      	nop
 8005a7c:	371c      	adds	r7, #28
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a84:	4770      	bx	lr

08005a86 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a86:	b480      	push	{r7}
 8005a88:	b087      	sub	sp, #28
 8005a8a:	af00      	add	r7, sp, #0
 8005a8c:	60f8      	str	r0, [r7, #12]
 8005a8e:	60b9      	str	r1, [r7, #8]
 8005a90:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	6a1b      	ldr	r3, [r3, #32]
 8005a96:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6a1b      	ldr	r3, [r3, #32]
 8005a9c:	f023 0210 	bic.w	r2, r3, #16
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	699b      	ldr	r3, [r3, #24]
 8005aa8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005ab0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	031b      	lsls	r3, r3, #12
 8005ab6:	693a      	ldr	r2, [r7, #16]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005ac2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	011b      	lsls	r3, r3, #4
 8005ac8:	697a      	ldr	r2, [r7, #20]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	693a      	ldr	r2, [r7, #16]
 8005ad2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	697a      	ldr	r2, [r7, #20]
 8005ad8:	621a      	str	r2, [r3, #32]
}
 8005ada:	bf00      	nop
 8005adc:	371c      	adds	r7, #28
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae4:	4770      	bx	lr

08005ae6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ae6:	b480      	push	{r7}
 8005ae8:	b085      	sub	sp, #20
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	6078      	str	r0, [r7, #4]
 8005aee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005afc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005afe:	683a      	ldr	r2, [r7, #0]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	4313      	orrs	r3, r2
 8005b04:	f043 0307 	orr.w	r3, r3, #7
 8005b08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	68fa      	ldr	r2, [r7, #12]
 8005b0e:	609a      	str	r2, [r3, #8]
}
 8005b10:	bf00      	nop
 8005b12:	3714      	adds	r7, #20
 8005b14:	46bd      	mov	sp, r7
 8005b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1a:	4770      	bx	lr

08005b1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b087      	sub	sp, #28
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	60f8      	str	r0, [r7, #12]
 8005b24:	60b9      	str	r1, [r7, #8]
 8005b26:	607a      	str	r2, [r7, #4]
 8005b28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	021a      	lsls	r2, r3, #8
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	431a      	orrs	r2, r3
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	697a      	ldr	r2, [r7, #20]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	697a      	ldr	r2, [r7, #20]
 8005b4e:	609a      	str	r2, [r3, #8]
}
 8005b50:	bf00      	nop
 8005b52:	371c      	adds	r7, #28
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b085      	sub	sp, #20
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d101      	bne.n	8005b74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b70:	2302      	movs	r3, #2
 8005b72:	e05a      	b.n	8005c2a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2201      	movs	r2, #1
 8005b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2202      	movs	r2, #2
 8005b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68fa      	ldr	r2, [r7, #12]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	68fa      	ldr	r2, [r7, #12]
 8005bac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a21      	ldr	r2, [pc, #132]	@ (8005c38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d022      	beq.n	8005bfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bc0:	d01d      	beq.n	8005bfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4a1d      	ldr	r2, [pc, #116]	@ (8005c3c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d018      	beq.n	8005bfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a1b      	ldr	r2, [pc, #108]	@ (8005c40 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d013      	beq.n	8005bfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4a1a      	ldr	r2, [pc, #104]	@ (8005c44 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d00e      	beq.n	8005bfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a18      	ldr	r2, [pc, #96]	@ (8005c48 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d009      	beq.n	8005bfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a17      	ldr	r2, [pc, #92]	@ (8005c4c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d004      	beq.n	8005bfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4a15      	ldr	r2, [pc, #84]	@ (8005c50 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d10c      	bne.n	8005c18 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	68ba      	ldr	r2, [r7, #8]
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	68ba      	ldr	r2, [r7, #8]
 8005c16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2200      	movs	r2, #0
 8005c24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005c28:	2300      	movs	r3, #0
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	3714      	adds	r7, #20
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	40010000 	.word	0x40010000
 8005c3c:	40000400 	.word	0x40000400
 8005c40:	40000800 	.word	0x40000800
 8005c44:	40000c00 	.word	0x40000c00
 8005c48:	40010400 	.word	0x40010400
 8005c4c:	40014000 	.word	0x40014000
 8005c50:	40001800 	.word	0x40001800

08005c54 <findslot>:
 8005c54:	4b0a      	ldr	r3, [pc, #40]	@ (8005c80 <findslot+0x2c>)
 8005c56:	b510      	push	{r4, lr}
 8005c58:	4604      	mov	r4, r0
 8005c5a:	6818      	ldr	r0, [r3, #0]
 8005c5c:	b118      	cbz	r0, 8005c66 <findslot+0x12>
 8005c5e:	6a03      	ldr	r3, [r0, #32]
 8005c60:	b90b      	cbnz	r3, 8005c66 <findslot+0x12>
 8005c62:	f000 faf3 	bl	800624c <__sinit>
 8005c66:	2c13      	cmp	r4, #19
 8005c68:	d807      	bhi.n	8005c7a <findslot+0x26>
 8005c6a:	4806      	ldr	r0, [pc, #24]	@ (8005c84 <findslot+0x30>)
 8005c6c:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8005c70:	3201      	adds	r2, #1
 8005c72:	d002      	beq.n	8005c7a <findslot+0x26>
 8005c74:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8005c78:	bd10      	pop	{r4, pc}
 8005c7a:	2000      	movs	r0, #0
 8005c7c:	e7fc      	b.n	8005c78 <findslot+0x24>
 8005c7e:	bf00      	nop
 8005c80:	20000030 	.word	0x20000030
 8005c84:	20025bf0 	.word	0x20025bf0

08005c88 <error>:
 8005c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c8a:	4604      	mov	r4, r0
 8005c8c:	f000 fb1c 	bl	80062c8 <__errno>
 8005c90:	2613      	movs	r6, #19
 8005c92:	4605      	mov	r5, r0
 8005c94:	2700      	movs	r7, #0
 8005c96:	4630      	mov	r0, r6
 8005c98:	4639      	mov	r1, r7
 8005c9a:	beab      	bkpt	0x00ab
 8005c9c:	4606      	mov	r6, r0
 8005c9e:	602e      	str	r6, [r5, #0]
 8005ca0:	4620      	mov	r0, r4
 8005ca2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005ca4 <checkerror>:
 8005ca4:	1c43      	adds	r3, r0, #1
 8005ca6:	d101      	bne.n	8005cac <checkerror+0x8>
 8005ca8:	f7ff bfee 	b.w	8005c88 <error>
 8005cac:	4770      	bx	lr

08005cae <_swiread>:
 8005cae:	b530      	push	{r4, r5, lr}
 8005cb0:	b085      	sub	sp, #20
 8005cb2:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8005cb6:	9203      	str	r2, [sp, #12]
 8005cb8:	2406      	movs	r4, #6
 8005cba:	ad01      	add	r5, sp, #4
 8005cbc:	4620      	mov	r0, r4
 8005cbe:	4629      	mov	r1, r5
 8005cc0:	beab      	bkpt	0x00ab
 8005cc2:	4604      	mov	r4, r0
 8005cc4:	4620      	mov	r0, r4
 8005cc6:	f7ff ffed 	bl	8005ca4 <checkerror>
 8005cca:	b005      	add	sp, #20
 8005ccc:	bd30      	pop	{r4, r5, pc}

08005cce <_read>:
 8005cce:	b570      	push	{r4, r5, r6, lr}
 8005cd0:	460e      	mov	r6, r1
 8005cd2:	4614      	mov	r4, r2
 8005cd4:	f7ff ffbe 	bl	8005c54 <findslot>
 8005cd8:	4605      	mov	r5, r0
 8005cda:	b930      	cbnz	r0, 8005cea <_read+0x1c>
 8005cdc:	f000 faf4 	bl	80062c8 <__errno>
 8005ce0:	2309      	movs	r3, #9
 8005ce2:	6003      	str	r3, [r0, #0]
 8005ce4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005ce8:	bd70      	pop	{r4, r5, r6, pc}
 8005cea:	6800      	ldr	r0, [r0, #0]
 8005cec:	4622      	mov	r2, r4
 8005cee:	4631      	mov	r1, r6
 8005cf0:	f7ff ffdd 	bl	8005cae <_swiread>
 8005cf4:	1c43      	adds	r3, r0, #1
 8005cf6:	d0f5      	beq.n	8005ce4 <_read+0x16>
 8005cf8:	686b      	ldr	r3, [r5, #4]
 8005cfa:	1a20      	subs	r0, r4, r0
 8005cfc:	4403      	add	r3, r0
 8005cfe:	606b      	str	r3, [r5, #4]
 8005d00:	e7f2      	b.n	8005ce8 <_read+0x1a>

08005d02 <_swilseek>:
 8005d02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d04:	460c      	mov	r4, r1
 8005d06:	4616      	mov	r6, r2
 8005d08:	f7ff ffa4 	bl	8005c54 <findslot>
 8005d0c:	4605      	mov	r5, r0
 8005d0e:	b940      	cbnz	r0, 8005d22 <_swilseek+0x20>
 8005d10:	f000 fada 	bl	80062c8 <__errno>
 8005d14:	2309      	movs	r3, #9
 8005d16:	6003      	str	r3, [r0, #0]
 8005d18:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005d1c:	4620      	mov	r0, r4
 8005d1e:	b003      	add	sp, #12
 8005d20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d22:	2e02      	cmp	r6, #2
 8005d24:	d903      	bls.n	8005d2e <_swilseek+0x2c>
 8005d26:	f000 facf 	bl	80062c8 <__errno>
 8005d2a:	2316      	movs	r3, #22
 8005d2c:	e7f3      	b.n	8005d16 <_swilseek+0x14>
 8005d2e:	2e01      	cmp	r6, #1
 8005d30:	d112      	bne.n	8005d58 <_swilseek+0x56>
 8005d32:	6843      	ldr	r3, [r0, #4]
 8005d34:	18e4      	adds	r4, r4, r3
 8005d36:	d4f6      	bmi.n	8005d26 <_swilseek+0x24>
 8005d38:	682b      	ldr	r3, [r5, #0]
 8005d3a:	260a      	movs	r6, #10
 8005d3c:	e9cd 3400 	strd	r3, r4, [sp]
 8005d40:	466f      	mov	r7, sp
 8005d42:	4630      	mov	r0, r6
 8005d44:	4639      	mov	r1, r7
 8005d46:	beab      	bkpt	0x00ab
 8005d48:	4606      	mov	r6, r0
 8005d4a:	4630      	mov	r0, r6
 8005d4c:	f7ff ffaa 	bl	8005ca4 <checkerror>
 8005d50:	2800      	cmp	r0, #0
 8005d52:	dbe1      	blt.n	8005d18 <_swilseek+0x16>
 8005d54:	606c      	str	r4, [r5, #4]
 8005d56:	e7e1      	b.n	8005d1c <_swilseek+0x1a>
 8005d58:	2e02      	cmp	r6, #2
 8005d5a:	6803      	ldr	r3, [r0, #0]
 8005d5c:	d1ec      	bne.n	8005d38 <_swilseek+0x36>
 8005d5e:	9300      	str	r3, [sp, #0]
 8005d60:	260c      	movs	r6, #12
 8005d62:	466f      	mov	r7, sp
 8005d64:	4630      	mov	r0, r6
 8005d66:	4639      	mov	r1, r7
 8005d68:	beab      	bkpt	0x00ab
 8005d6a:	4606      	mov	r6, r0
 8005d6c:	4630      	mov	r0, r6
 8005d6e:	f7ff ff99 	bl	8005ca4 <checkerror>
 8005d72:	1c43      	adds	r3, r0, #1
 8005d74:	d0d0      	beq.n	8005d18 <_swilseek+0x16>
 8005d76:	4404      	add	r4, r0
 8005d78:	e7de      	b.n	8005d38 <_swilseek+0x36>

08005d7a <_lseek>:
 8005d7a:	f7ff bfc2 	b.w	8005d02 <_swilseek>

08005d7e <_swiwrite>:
 8005d7e:	b530      	push	{r4, r5, lr}
 8005d80:	b085      	sub	sp, #20
 8005d82:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8005d86:	9203      	str	r2, [sp, #12]
 8005d88:	2405      	movs	r4, #5
 8005d8a:	ad01      	add	r5, sp, #4
 8005d8c:	4620      	mov	r0, r4
 8005d8e:	4629      	mov	r1, r5
 8005d90:	beab      	bkpt	0x00ab
 8005d92:	4604      	mov	r4, r0
 8005d94:	4620      	mov	r0, r4
 8005d96:	f7ff ff85 	bl	8005ca4 <checkerror>
 8005d9a:	b005      	add	sp, #20
 8005d9c:	bd30      	pop	{r4, r5, pc}

08005d9e <_write>:
 8005d9e:	b570      	push	{r4, r5, r6, lr}
 8005da0:	460e      	mov	r6, r1
 8005da2:	4615      	mov	r5, r2
 8005da4:	f7ff ff56 	bl	8005c54 <findslot>
 8005da8:	4604      	mov	r4, r0
 8005daa:	b930      	cbnz	r0, 8005dba <_write+0x1c>
 8005dac:	f000 fa8c 	bl	80062c8 <__errno>
 8005db0:	2309      	movs	r3, #9
 8005db2:	6003      	str	r3, [r0, #0]
 8005db4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005db8:	bd70      	pop	{r4, r5, r6, pc}
 8005dba:	6800      	ldr	r0, [r0, #0]
 8005dbc:	462a      	mov	r2, r5
 8005dbe:	4631      	mov	r1, r6
 8005dc0:	f7ff ffdd 	bl	8005d7e <_swiwrite>
 8005dc4:	1e03      	subs	r3, r0, #0
 8005dc6:	dbf5      	blt.n	8005db4 <_write+0x16>
 8005dc8:	6862      	ldr	r2, [r4, #4]
 8005dca:	1ae8      	subs	r0, r5, r3
 8005dcc:	4402      	add	r2, r0
 8005dce:	42ab      	cmp	r3, r5
 8005dd0:	6062      	str	r2, [r4, #4]
 8005dd2:	d1f1      	bne.n	8005db8 <_write+0x1a>
 8005dd4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005dd8:	2000      	movs	r0, #0
 8005dda:	f7ff bf55 	b.w	8005c88 <error>

08005dde <_swiclose>:
 8005dde:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005de0:	2402      	movs	r4, #2
 8005de2:	9001      	str	r0, [sp, #4]
 8005de4:	ad01      	add	r5, sp, #4
 8005de6:	4620      	mov	r0, r4
 8005de8:	4629      	mov	r1, r5
 8005dea:	beab      	bkpt	0x00ab
 8005dec:	4604      	mov	r4, r0
 8005dee:	4620      	mov	r0, r4
 8005df0:	f7ff ff58 	bl	8005ca4 <checkerror>
 8005df4:	b003      	add	sp, #12
 8005df6:	bd30      	pop	{r4, r5, pc}

08005df8 <_close>:
 8005df8:	b538      	push	{r3, r4, r5, lr}
 8005dfa:	4605      	mov	r5, r0
 8005dfc:	f7ff ff2a 	bl	8005c54 <findslot>
 8005e00:	4604      	mov	r4, r0
 8005e02:	b930      	cbnz	r0, 8005e12 <_close+0x1a>
 8005e04:	f000 fa60 	bl	80062c8 <__errno>
 8005e08:	2309      	movs	r3, #9
 8005e0a:	6003      	str	r3, [r0, #0]
 8005e0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005e10:	bd38      	pop	{r3, r4, r5, pc}
 8005e12:	3d01      	subs	r5, #1
 8005e14:	2d01      	cmp	r5, #1
 8005e16:	d809      	bhi.n	8005e2c <_close+0x34>
 8005e18:	4b09      	ldr	r3, [pc, #36]	@ (8005e40 <_close+0x48>)
 8005e1a:	689a      	ldr	r2, [r3, #8]
 8005e1c:	691b      	ldr	r3, [r3, #16]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d104      	bne.n	8005e2c <_close+0x34>
 8005e22:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005e26:	6003      	str	r3, [r0, #0]
 8005e28:	2000      	movs	r0, #0
 8005e2a:	e7f1      	b.n	8005e10 <_close+0x18>
 8005e2c:	6820      	ldr	r0, [r4, #0]
 8005e2e:	f7ff ffd6 	bl	8005dde <_swiclose>
 8005e32:	2800      	cmp	r0, #0
 8005e34:	d1ec      	bne.n	8005e10 <_close+0x18>
 8005e36:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005e3a:	6023      	str	r3, [r4, #0]
 8005e3c:	e7e8      	b.n	8005e10 <_close+0x18>
 8005e3e:	bf00      	nop
 8005e40:	20025bf0 	.word	0x20025bf0

08005e44 <_swistat>:
 8005e44:	b570      	push	{r4, r5, r6, lr}
 8005e46:	460c      	mov	r4, r1
 8005e48:	f7ff ff04 	bl	8005c54 <findslot>
 8005e4c:	4605      	mov	r5, r0
 8005e4e:	b930      	cbnz	r0, 8005e5e <_swistat+0x1a>
 8005e50:	f000 fa3a 	bl	80062c8 <__errno>
 8005e54:	2309      	movs	r3, #9
 8005e56:	6003      	str	r3, [r0, #0]
 8005e58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005e5c:	bd70      	pop	{r4, r5, r6, pc}
 8005e5e:	6863      	ldr	r3, [r4, #4]
 8005e60:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005e64:	6063      	str	r3, [r4, #4]
 8005e66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005e6a:	64a3      	str	r3, [r4, #72]	@ 0x48
 8005e6c:	260c      	movs	r6, #12
 8005e6e:	4630      	mov	r0, r6
 8005e70:	4629      	mov	r1, r5
 8005e72:	beab      	bkpt	0x00ab
 8005e74:	4605      	mov	r5, r0
 8005e76:	4628      	mov	r0, r5
 8005e78:	f7ff ff14 	bl	8005ca4 <checkerror>
 8005e7c:	1c43      	adds	r3, r0, #1
 8005e7e:	d0eb      	beq.n	8005e58 <_swistat+0x14>
 8005e80:	6120      	str	r0, [r4, #16]
 8005e82:	2000      	movs	r0, #0
 8005e84:	e7ea      	b.n	8005e5c <_swistat+0x18>

08005e86 <_stat>:
 8005e86:	b538      	push	{r3, r4, r5, lr}
 8005e88:	460d      	mov	r5, r1
 8005e8a:	4604      	mov	r4, r0
 8005e8c:	2258      	movs	r2, #88	@ 0x58
 8005e8e:	2100      	movs	r1, #0
 8005e90:	4628      	mov	r0, r5
 8005e92:	f000 fa11 	bl	80062b8 <memset>
 8005e96:	4620      	mov	r0, r4
 8005e98:	2100      	movs	r1, #0
 8005e9a:	f000 f811 	bl	8005ec0 <_swiopen>
 8005e9e:	1c43      	adds	r3, r0, #1
 8005ea0:	4604      	mov	r4, r0
 8005ea2:	d00b      	beq.n	8005ebc <_stat+0x36>
 8005ea4:	686b      	ldr	r3, [r5, #4]
 8005ea6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005eaa:	606b      	str	r3, [r5, #4]
 8005eac:	4629      	mov	r1, r5
 8005eae:	f7ff ffc9 	bl	8005e44 <_swistat>
 8005eb2:	4605      	mov	r5, r0
 8005eb4:	4620      	mov	r0, r4
 8005eb6:	f7ff ff9f 	bl	8005df8 <_close>
 8005eba:	462c      	mov	r4, r5
 8005ebc:	4620      	mov	r0, r4
 8005ebe:	bd38      	pop	{r3, r4, r5, pc}

08005ec0 <_swiopen>:
 8005ec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ec4:	f8df 90a8 	ldr.w	r9, [pc, #168]	@ 8005f70 <_swiopen+0xb0>
 8005ec8:	b096      	sub	sp, #88	@ 0x58
 8005eca:	4607      	mov	r7, r0
 8005ecc:	460e      	mov	r6, r1
 8005ece:	2400      	movs	r4, #0
 8005ed0:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 8005ed4:	3301      	adds	r3, #1
 8005ed6:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8005eda:	d032      	beq.n	8005f42 <_swiopen+0x82>
 8005edc:	3401      	adds	r4, #1
 8005ede:	2c14      	cmp	r4, #20
 8005ee0:	d1f6      	bne.n	8005ed0 <_swiopen+0x10>
 8005ee2:	f000 f9f1 	bl	80062c8 <__errno>
 8005ee6:	2318      	movs	r3, #24
 8005ee8:	e03a      	b.n	8005f60 <_swiopen+0xa0>
 8005eea:	f3c6 4500 	ubfx	r5, r6, #16, #1
 8005eee:	f240 6301 	movw	r3, #1537	@ 0x601
 8005ef2:	07b2      	lsls	r2, r6, #30
 8005ef4:	bf48      	it	mi
 8005ef6:	f045 0502 	orrmi.w	r5, r5, #2
 8005efa:	421e      	tst	r6, r3
 8005efc:	bf18      	it	ne
 8005efe:	f045 0504 	orrne.w	r5, r5, #4
 8005f02:	0733      	lsls	r3, r6, #28
 8005f04:	bf48      	it	mi
 8005f06:	f025 0504 	bicmi.w	r5, r5, #4
 8005f0a:	4638      	mov	r0, r7
 8005f0c:	bf48      	it	mi
 8005f0e:	f045 0508 	orrmi.w	r5, r5, #8
 8005f12:	9700      	str	r7, [sp, #0]
 8005f14:	f7fa f96a 	bl	80001ec <strlen>
 8005f18:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8005f1c:	2501      	movs	r5, #1
 8005f1e:	4628      	mov	r0, r5
 8005f20:	4651      	mov	r1, sl
 8005f22:	beab      	bkpt	0x00ab
 8005f24:	4605      	mov	r5, r0
 8005f26:	2d00      	cmp	r5, #0
 8005f28:	db06      	blt.n	8005f38 <_swiopen+0x78>
 8005f2a:	44c8      	add	r8, r9
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	f849 5034 	str.w	r5, [r9, r4, lsl #3]
 8005f32:	f8c8 3004 	str.w	r3, [r8, #4]
 8005f36:	e016      	b.n	8005f66 <_swiopen+0xa6>
 8005f38:	4628      	mov	r0, r5
 8005f3a:	f7ff fea5 	bl	8005c88 <error>
 8005f3e:	4604      	mov	r4, r0
 8005f40:	e011      	b.n	8005f66 <_swiopen+0xa6>
 8005f42:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 8005f46:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005f4a:	46ea      	mov	sl, sp
 8005f4c:	d1cd      	bne.n	8005eea <_swiopen+0x2a>
 8005f4e:	4651      	mov	r1, sl
 8005f50:	4638      	mov	r0, r7
 8005f52:	f7ff ff98 	bl	8005e86 <_stat>
 8005f56:	3001      	adds	r0, #1
 8005f58:	d0c7      	beq.n	8005eea <_swiopen+0x2a>
 8005f5a:	f000 f9b5 	bl	80062c8 <__errno>
 8005f5e:	2311      	movs	r3, #17
 8005f60:	6003      	str	r3, [r0, #0]
 8005f62:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005f66:	4620      	mov	r0, r4
 8005f68:	b016      	add	sp, #88	@ 0x58
 8005f6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f6e:	bf00      	nop
 8005f70:	20025bf0 	.word	0x20025bf0

08005f74 <_get_semihosting_exts>:
 8005f74:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005f78:	4606      	mov	r6, r0
 8005f7a:	460f      	mov	r7, r1
 8005f7c:	4829      	ldr	r0, [pc, #164]	@ (8006024 <_get_semihosting_exts+0xb0>)
 8005f7e:	2100      	movs	r1, #0
 8005f80:	4615      	mov	r5, r2
 8005f82:	f7ff ff9d 	bl	8005ec0 <_swiopen>
 8005f86:	462a      	mov	r2, r5
 8005f88:	4604      	mov	r4, r0
 8005f8a:	2100      	movs	r1, #0
 8005f8c:	4630      	mov	r0, r6
 8005f8e:	f000 f993 	bl	80062b8 <memset>
 8005f92:	1c63      	adds	r3, r4, #1
 8005f94:	d014      	beq.n	8005fc0 <_get_semihosting_exts+0x4c>
 8005f96:	4620      	mov	r0, r4
 8005f98:	f7ff fe5c 	bl	8005c54 <findslot>
 8005f9c:	f04f 080c 	mov.w	r8, #12
 8005fa0:	4681      	mov	r9, r0
 8005fa2:	4640      	mov	r0, r8
 8005fa4:	4649      	mov	r1, r9
 8005fa6:	beab      	bkpt	0x00ab
 8005fa8:	4680      	mov	r8, r0
 8005faa:	4640      	mov	r0, r8
 8005fac:	f7ff fe7a 	bl	8005ca4 <checkerror>
 8005fb0:	2803      	cmp	r0, #3
 8005fb2:	dd02      	ble.n	8005fba <_get_semihosting_exts+0x46>
 8005fb4:	1ec3      	subs	r3, r0, #3
 8005fb6:	42ab      	cmp	r3, r5
 8005fb8:	dc07      	bgt.n	8005fca <_get_semihosting_exts+0x56>
 8005fba:	4620      	mov	r0, r4
 8005fbc:	f7ff ff1c 	bl	8005df8 <_close>
 8005fc0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005fc4:	b003      	add	sp, #12
 8005fc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005fca:	2204      	movs	r2, #4
 8005fcc:	eb0d 0102 	add.w	r1, sp, r2
 8005fd0:	4620      	mov	r0, r4
 8005fd2:	f7ff fe7c 	bl	8005cce <_read>
 8005fd6:	2803      	cmp	r0, #3
 8005fd8:	ddef      	ble.n	8005fba <_get_semihosting_exts+0x46>
 8005fda:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005fde:	2b53      	cmp	r3, #83	@ 0x53
 8005fe0:	d1eb      	bne.n	8005fba <_get_semihosting_exts+0x46>
 8005fe2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8005fe6:	2b48      	cmp	r3, #72	@ 0x48
 8005fe8:	d1e7      	bne.n	8005fba <_get_semihosting_exts+0x46>
 8005fea:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8005fee:	2b46      	cmp	r3, #70	@ 0x46
 8005ff0:	d1e3      	bne.n	8005fba <_get_semihosting_exts+0x46>
 8005ff2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005ff6:	2b42      	cmp	r3, #66	@ 0x42
 8005ff8:	d1df      	bne.n	8005fba <_get_semihosting_exts+0x46>
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	4639      	mov	r1, r7
 8005ffe:	4620      	mov	r0, r4
 8006000:	f7ff fe7f 	bl	8005d02 <_swilseek>
 8006004:	2800      	cmp	r0, #0
 8006006:	dbd8      	blt.n	8005fba <_get_semihosting_exts+0x46>
 8006008:	462a      	mov	r2, r5
 800600a:	4631      	mov	r1, r6
 800600c:	4620      	mov	r0, r4
 800600e:	f7ff fe5e 	bl	8005cce <_read>
 8006012:	4605      	mov	r5, r0
 8006014:	4620      	mov	r0, r4
 8006016:	f7ff feef 	bl	8005df8 <_close>
 800601a:	4628      	mov	r0, r5
 800601c:	f7ff fe42 	bl	8005ca4 <checkerror>
 8006020:	e7d0      	b.n	8005fc4 <_get_semihosting_exts+0x50>
 8006022:	bf00      	nop
 8006024:	0800783c 	.word	0x0800783c

08006028 <initialise_semihosting_exts>:
 8006028:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800602a:	4d0a      	ldr	r5, [pc, #40]	@ (8006054 <initialise_semihosting_exts+0x2c>)
 800602c:	4c0a      	ldr	r4, [pc, #40]	@ (8006058 <initialise_semihosting_exts+0x30>)
 800602e:	2100      	movs	r1, #0
 8006030:	2201      	movs	r2, #1
 8006032:	a801      	add	r0, sp, #4
 8006034:	6029      	str	r1, [r5, #0]
 8006036:	6022      	str	r2, [r4, #0]
 8006038:	f7ff ff9c 	bl	8005f74 <_get_semihosting_exts>
 800603c:	2800      	cmp	r0, #0
 800603e:	dd07      	ble.n	8006050 <initialise_semihosting_exts+0x28>
 8006040:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8006044:	f003 0201 	and.w	r2, r3, #1
 8006048:	f003 0302 	and.w	r3, r3, #2
 800604c:	602a      	str	r2, [r5, #0]
 800604e:	6023      	str	r3, [r4, #0]
 8006050:	b003      	add	sp, #12
 8006052:	bd30      	pop	{r4, r5, pc}
 8006054:	20000020 	.word	0x20000020
 8006058:	2000001c 	.word	0x2000001c

0800605c <_has_ext_stdout_stderr>:
 800605c:	b510      	push	{r4, lr}
 800605e:	4c04      	ldr	r4, [pc, #16]	@ (8006070 <_has_ext_stdout_stderr+0x14>)
 8006060:	6823      	ldr	r3, [r4, #0]
 8006062:	2b00      	cmp	r3, #0
 8006064:	da01      	bge.n	800606a <_has_ext_stdout_stderr+0xe>
 8006066:	f7ff ffdf 	bl	8006028 <initialise_semihosting_exts>
 800606a:	6820      	ldr	r0, [r4, #0]
 800606c:	bd10      	pop	{r4, pc}
 800606e:	bf00      	nop
 8006070:	2000001c 	.word	0x2000001c

08006074 <initialise_monitor_handles>:
 8006074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006078:	b085      	sub	sp, #20
 800607a:	f8df 90b0 	ldr.w	r9, [pc, #176]	@ 800612c <initialise_monitor_handles+0xb8>
 800607e:	f8cd 9004 	str.w	r9, [sp, #4]
 8006082:	2303      	movs	r3, #3
 8006084:	2400      	movs	r4, #0
 8006086:	9303      	str	r3, [sp, #12]
 8006088:	af01      	add	r7, sp, #4
 800608a:	9402      	str	r4, [sp, #8]
 800608c:	2501      	movs	r5, #1
 800608e:	4628      	mov	r0, r5
 8006090:	4639      	mov	r1, r7
 8006092:	beab      	bkpt	0x00ab
 8006094:	4605      	mov	r5, r0
 8006096:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 8006130 <initialise_monitor_handles+0xbc>
 800609a:	4623      	mov	r3, r4
 800609c:	4c20      	ldr	r4, [pc, #128]	@ (8006120 <initialise_monitor_handles+0xac>)
 800609e:	f8c8 5000 	str.w	r5, [r8]
 80060a2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80060a6:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 80060aa:	3301      	adds	r3, #1
 80060ac:	2b14      	cmp	r3, #20
 80060ae:	d1fa      	bne.n	80060a6 <initialise_monitor_handles+0x32>
 80060b0:	f7ff ffd4 	bl	800605c <_has_ext_stdout_stderr>
 80060b4:	4d1b      	ldr	r5, [pc, #108]	@ (8006124 <initialise_monitor_handles+0xb0>)
 80060b6:	b1d0      	cbz	r0, 80060ee <initialise_monitor_handles+0x7a>
 80060b8:	f04f 0a03 	mov.w	sl, #3
 80060bc:	2304      	movs	r3, #4
 80060be:	f8cd 9004 	str.w	r9, [sp, #4]
 80060c2:	2601      	movs	r6, #1
 80060c4:	f8cd a00c 	str.w	sl, [sp, #12]
 80060c8:	9302      	str	r3, [sp, #8]
 80060ca:	4630      	mov	r0, r6
 80060cc:	4639      	mov	r1, r7
 80060ce:	beab      	bkpt	0x00ab
 80060d0:	4683      	mov	fp, r0
 80060d2:	4b15      	ldr	r3, [pc, #84]	@ (8006128 <initialise_monitor_handles+0xb4>)
 80060d4:	f8cd 9004 	str.w	r9, [sp, #4]
 80060d8:	f8c3 b000 	str.w	fp, [r3]
 80060dc:	2308      	movs	r3, #8
 80060de:	f8cd a00c 	str.w	sl, [sp, #12]
 80060e2:	9302      	str	r3, [sp, #8]
 80060e4:	4630      	mov	r0, r6
 80060e6:	4639      	mov	r1, r7
 80060e8:	beab      	bkpt	0x00ab
 80060ea:	4606      	mov	r6, r0
 80060ec:	602e      	str	r6, [r5, #0]
 80060ee:	682b      	ldr	r3, [r5, #0]
 80060f0:	3301      	adds	r3, #1
 80060f2:	bf02      	ittt	eq
 80060f4:	4b0c      	ldreq	r3, [pc, #48]	@ (8006128 <initialise_monitor_handles+0xb4>)
 80060f6:	681b      	ldreq	r3, [r3, #0]
 80060f8:	602b      	streq	r3, [r5, #0]
 80060fa:	2600      	movs	r6, #0
 80060fc:	f8d8 3000 	ldr.w	r3, [r8]
 8006100:	6023      	str	r3, [r4, #0]
 8006102:	6066      	str	r6, [r4, #4]
 8006104:	f7ff ffaa 	bl	800605c <_has_ext_stdout_stderr>
 8006108:	b130      	cbz	r0, 8006118 <initialise_monitor_handles+0xa4>
 800610a:	4b07      	ldr	r3, [pc, #28]	@ (8006128 <initialise_monitor_handles+0xb4>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8006112:	682b      	ldr	r3, [r5, #0]
 8006114:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8006118:	b005      	add	sp, #20
 800611a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800611e:	bf00      	nop
 8006120:	20025bf0 	.word	0x20025bf0
 8006124:	20025be4 	.word	0x20025be4
 8006128:	20025be8 	.word	0x20025be8
 800612c:	08007852 	.word	0x08007852
 8006130:	20025bec 	.word	0x20025bec

08006134 <std>:
 8006134:	2300      	movs	r3, #0
 8006136:	b510      	push	{r4, lr}
 8006138:	4604      	mov	r4, r0
 800613a:	e9c0 3300 	strd	r3, r3, [r0]
 800613e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006142:	6083      	str	r3, [r0, #8]
 8006144:	8181      	strh	r1, [r0, #12]
 8006146:	6643      	str	r3, [r0, #100]	@ 0x64
 8006148:	81c2      	strh	r2, [r0, #14]
 800614a:	6183      	str	r3, [r0, #24]
 800614c:	4619      	mov	r1, r3
 800614e:	2208      	movs	r2, #8
 8006150:	305c      	adds	r0, #92	@ 0x5c
 8006152:	f000 f8b1 	bl	80062b8 <memset>
 8006156:	4b0d      	ldr	r3, [pc, #52]	@ (800618c <std+0x58>)
 8006158:	6263      	str	r3, [r4, #36]	@ 0x24
 800615a:	4b0d      	ldr	r3, [pc, #52]	@ (8006190 <std+0x5c>)
 800615c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800615e:	4b0d      	ldr	r3, [pc, #52]	@ (8006194 <std+0x60>)
 8006160:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006162:	4b0d      	ldr	r3, [pc, #52]	@ (8006198 <std+0x64>)
 8006164:	6323      	str	r3, [r4, #48]	@ 0x30
 8006166:	4b0d      	ldr	r3, [pc, #52]	@ (800619c <std+0x68>)
 8006168:	6224      	str	r4, [r4, #32]
 800616a:	429c      	cmp	r4, r3
 800616c:	d006      	beq.n	800617c <std+0x48>
 800616e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006172:	4294      	cmp	r4, r2
 8006174:	d002      	beq.n	800617c <std+0x48>
 8006176:	33d0      	adds	r3, #208	@ 0xd0
 8006178:	429c      	cmp	r4, r3
 800617a:	d105      	bne.n	8006188 <std+0x54>
 800617c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006184:	f000 b8ca 	b.w	800631c <__retarget_lock_init_recursive>
 8006188:	bd10      	pop	{r4, pc}
 800618a:	bf00      	nop
 800618c:	08006495 	.word	0x08006495
 8006190:	080064b7 	.word	0x080064b7
 8006194:	080064ef 	.word	0x080064ef
 8006198:	08006513 	.word	0x08006513
 800619c:	20025c90 	.word	0x20025c90

080061a0 <stdio_exit_handler>:
 80061a0:	4a02      	ldr	r2, [pc, #8]	@ (80061ac <stdio_exit_handler+0xc>)
 80061a2:	4903      	ldr	r1, [pc, #12]	@ (80061b0 <stdio_exit_handler+0x10>)
 80061a4:	4803      	ldr	r0, [pc, #12]	@ (80061b4 <stdio_exit_handler+0x14>)
 80061a6:	f000 b869 	b.w	800627c <_fwalk_sglue>
 80061aa:	bf00      	nop
 80061ac:	20000024 	.word	0x20000024
 80061b0:	0800642d 	.word	0x0800642d
 80061b4:	20000034 	.word	0x20000034

080061b8 <cleanup_stdio>:
 80061b8:	6841      	ldr	r1, [r0, #4]
 80061ba:	4b0c      	ldr	r3, [pc, #48]	@ (80061ec <cleanup_stdio+0x34>)
 80061bc:	4299      	cmp	r1, r3
 80061be:	b510      	push	{r4, lr}
 80061c0:	4604      	mov	r4, r0
 80061c2:	d001      	beq.n	80061c8 <cleanup_stdio+0x10>
 80061c4:	f000 f932 	bl	800642c <_fflush_r>
 80061c8:	68a1      	ldr	r1, [r4, #8]
 80061ca:	4b09      	ldr	r3, [pc, #36]	@ (80061f0 <cleanup_stdio+0x38>)
 80061cc:	4299      	cmp	r1, r3
 80061ce:	d002      	beq.n	80061d6 <cleanup_stdio+0x1e>
 80061d0:	4620      	mov	r0, r4
 80061d2:	f000 f92b 	bl	800642c <_fflush_r>
 80061d6:	68e1      	ldr	r1, [r4, #12]
 80061d8:	4b06      	ldr	r3, [pc, #24]	@ (80061f4 <cleanup_stdio+0x3c>)
 80061da:	4299      	cmp	r1, r3
 80061dc:	d004      	beq.n	80061e8 <cleanup_stdio+0x30>
 80061de:	4620      	mov	r0, r4
 80061e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061e4:	f000 b922 	b.w	800642c <_fflush_r>
 80061e8:	bd10      	pop	{r4, pc}
 80061ea:	bf00      	nop
 80061ec:	20025c90 	.word	0x20025c90
 80061f0:	20025cf8 	.word	0x20025cf8
 80061f4:	20025d60 	.word	0x20025d60

080061f8 <global_stdio_init.part.0>:
 80061f8:	b510      	push	{r4, lr}
 80061fa:	4b0b      	ldr	r3, [pc, #44]	@ (8006228 <global_stdio_init.part.0+0x30>)
 80061fc:	4c0b      	ldr	r4, [pc, #44]	@ (800622c <global_stdio_init.part.0+0x34>)
 80061fe:	4a0c      	ldr	r2, [pc, #48]	@ (8006230 <global_stdio_init.part.0+0x38>)
 8006200:	601a      	str	r2, [r3, #0]
 8006202:	4620      	mov	r0, r4
 8006204:	2200      	movs	r2, #0
 8006206:	2104      	movs	r1, #4
 8006208:	f7ff ff94 	bl	8006134 <std>
 800620c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006210:	2201      	movs	r2, #1
 8006212:	2109      	movs	r1, #9
 8006214:	f7ff ff8e 	bl	8006134 <std>
 8006218:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800621c:	2202      	movs	r2, #2
 800621e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006222:	2112      	movs	r1, #18
 8006224:	f7ff bf86 	b.w	8006134 <std>
 8006228:	20025dc8 	.word	0x20025dc8
 800622c:	20025c90 	.word	0x20025c90
 8006230:	080061a1 	.word	0x080061a1

08006234 <__sfp_lock_acquire>:
 8006234:	4801      	ldr	r0, [pc, #4]	@ (800623c <__sfp_lock_acquire+0x8>)
 8006236:	f000 b872 	b.w	800631e <__retarget_lock_acquire_recursive>
 800623a:	bf00      	nop
 800623c:	20025dcd 	.word	0x20025dcd

08006240 <__sfp_lock_release>:
 8006240:	4801      	ldr	r0, [pc, #4]	@ (8006248 <__sfp_lock_release+0x8>)
 8006242:	f000 b86d 	b.w	8006320 <__retarget_lock_release_recursive>
 8006246:	bf00      	nop
 8006248:	20025dcd 	.word	0x20025dcd

0800624c <__sinit>:
 800624c:	b510      	push	{r4, lr}
 800624e:	4604      	mov	r4, r0
 8006250:	f7ff fff0 	bl	8006234 <__sfp_lock_acquire>
 8006254:	6a23      	ldr	r3, [r4, #32]
 8006256:	b11b      	cbz	r3, 8006260 <__sinit+0x14>
 8006258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800625c:	f7ff bff0 	b.w	8006240 <__sfp_lock_release>
 8006260:	4b04      	ldr	r3, [pc, #16]	@ (8006274 <__sinit+0x28>)
 8006262:	6223      	str	r3, [r4, #32]
 8006264:	4b04      	ldr	r3, [pc, #16]	@ (8006278 <__sinit+0x2c>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d1f5      	bne.n	8006258 <__sinit+0xc>
 800626c:	f7ff ffc4 	bl	80061f8 <global_stdio_init.part.0>
 8006270:	e7f2      	b.n	8006258 <__sinit+0xc>
 8006272:	bf00      	nop
 8006274:	080061b9 	.word	0x080061b9
 8006278:	20025dc8 	.word	0x20025dc8

0800627c <_fwalk_sglue>:
 800627c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006280:	4607      	mov	r7, r0
 8006282:	4688      	mov	r8, r1
 8006284:	4614      	mov	r4, r2
 8006286:	2600      	movs	r6, #0
 8006288:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800628c:	f1b9 0901 	subs.w	r9, r9, #1
 8006290:	d505      	bpl.n	800629e <_fwalk_sglue+0x22>
 8006292:	6824      	ldr	r4, [r4, #0]
 8006294:	2c00      	cmp	r4, #0
 8006296:	d1f7      	bne.n	8006288 <_fwalk_sglue+0xc>
 8006298:	4630      	mov	r0, r6
 800629a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800629e:	89ab      	ldrh	r3, [r5, #12]
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	d907      	bls.n	80062b4 <_fwalk_sglue+0x38>
 80062a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80062a8:	3301      	adds	r3, #1
 80062aa:	d003      	beq.n	80062b4 <_fwalk_sglue+0x38>
 80062ac:	4629      	mov	r1, r5
 80062ae:	4638      	mov	r0, r7
 80062b0:	47c0      	blx	r8
 80062b2:	4306      	orrs	r6, r0
 80062b4:	3568      	adds	r5, #104	@ 0x68
 80062b6:	e7e9      	b.n	800628c <_fwalk_sglue+0x10>

080062b8 <memset>:
 80062b8:	4402      	add	r2, r0
 80062ba:	4603      	mov	r3, r0
 80062bc:	4293      	cmp	r3, r2
 80062be:	d100      	bne.n	80062c2 <memset+0xa>
 80062c0:	4770      	bx	lr
 80062c2:	f803 1b01 	strb.w	r1, [r3], #1
 80062c6:	e7f9      	b.n	80062bc <memset+0x4>

080062c8 <__errno>:
 80062c8:	4b01      	ldr	r3, [pc, #4]	@ (80062d0 <__errno+0x8>)
 80062ca:	6818      	ldr	r0, [r3, #0]
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop
 80062d0:	20000030 	.word	0x20000030

080062d4 <__libc_init_array>:
 80062d4:	b570      	push	{r4, r5, r6, lr}
 80062d6:	4d0d      	ldr	r5, [pc, #52]	@ (800630c <__libc_init_array+0x38>)
 80062d8:	4c0d      	ldr	r4, [pc, #52]	@ (8006310 <__libc_init_array+0x3c>)
 80062da:	1b64      	subs	r4, r4, r5
 80062dc:	10a4      	asrs	r4, r4, #2
 80062de:	2600      	movs	r6, #0
 80062e0:	42a6      	cmp	r6, r4
 80062e2:	d109      	bne.n	80062f8 <__libc_init_array+0x24>
 80062e4:	4d0b      	ldr	r5, [pc, #44]	@ (8006314 <__libc_init_array+0x40>)
 80062e6:	4c0c      	ldr	r4, [pc, #48]	@ (8006318 <__libc_init_array+0x44>)
 80062e8:	f000 f9a8 	bl	800663c <_init>
 80062ec:	1b64      	subs	r4, r4, r5
 80062ee:	10a4      	asrs	r4, r4, #2
 80062f0:	2600      	movs	r6, #0
 80062f2:	42a6      	cmp	r6, r4
 80062f4:	d105      	bne.n	8006302 <__libc_init_array+0x2e>
 80062f6:	bd70      	pop	{r4, r5, r6, pc}
 80062f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80062fc:	4798      	blx	r3
 80062fe:	3601      	adds	r6, #1
 8006300:	e7ee      	b.n	80062e0 <__libc_init_array+0xc>
 8006302:	f855 3b04 	ldr.w	r3, [r5], #4
 8006306:	4798      	blx	r3
 8006308:	3601      	adds	r6, #1
 800630a:	e7f2      	b.n	80062f2 <__libc_init_array+0x1e>
 800630c:	08007860 	.word	0x08007860
 8006310:	08007860 	.word	0x08007860
 8006314:	08007860 	.word	0x08007860
 8006318:	08007864 	.word	0x08007864

0800631c <__retarget_lock_init_recursive>:
 800631c:	4770      	bx	lr

0800631e <__retarget_lock_acquire_recursive>:
 800631e:	4770      	bx	lr

08006320 <__retarget_lock_release_recursive>:
 8006320:	4770      	bx	lr
	...

08006324 <__sflush_r>:
 8006324:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006328:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800632c:	0716      	lsls	r6, r2, #28
 800632e:	4605      	mov	r5, r0
 8006330:	460c      	mov	r4, r1
 8006332:	d454      	bmi.n	80063de <__sflush_r+0xba>
 8006334:	684b      	ldr	r3, [r1, #4]
 8006336:	2b00      	cmp	r3, #0
 8006338:	dc02      	bgt.n	8006340 <__sflush_r+0x1c>
 800633a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800633c:	2b00      	cmp	r3, #0
 800633e:	dd48      	ble.n	80063d2 <__sflush_r+0xae>
 8006340:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006342:	2e00      	cmp	r6, #0
 8006344:	d045      	beq.n	80063d2 <__sflush_r+0xae>
 8006346:	2300      	movs	r3, #0
 8006348:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800634c:	682f      	ldr	r7, [r5, #0]
 800634e:	6a21      	ldr	r1, [r4, #32]
 8006350:	602b      	str	r3, [r5, #0]
 8006352:	d030      	beq.n	80063b6 <__sflush_r+0x92>
 8006354:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006356:	89a3      	ldrh	r3, [r4, #12]
 8006358:	0759      	lsls	r1, r3, #29
 800635a:	d505      	bpl.n	8006368 <__sflush_r+0x44>
 800635c:	6863      	ldr	r3, [r4, #4]
 800635e:	1ad2      	subs	r2, r2, r3
 8006360:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006362:	b10b      	cbz	r3, 8006368 <__sflush_r+0x44>
 8006364:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006366:	1ad2      	subs	r2, r2, r3
 8006368:	2300      	movs	r3, #0
 800636a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800636c:	6a21      	ldr	r1, [r4, #32]
 800636e:	4628      	mov	r0, r5
 8006370:	47b0      	blx	r6
 8006372:	1c43      	adds	r3, r0, #1
 8006374:	89a3      	ldrh	r3, [r4, #12]
 8006376:	d106      	bne.n	8006386 <__sflush_r+0x62>
 8006378:	6829      	ldr	r1, [r5, #0]
 800637a:	291d      	cmp	r1, #29
 800637c:	d82b      	bhi.n	80063d6 <__sflush_r+0xb2>
 800637e:	4a2a      	ldr	r2, [pc, #168]	@ (8006428 <__sflush_r+0x104>)
 8006380:	40ca      	lsrs	r2, r1
 8006382:	07d6      	lsls	r6, r2, #31
 8006384:	d527      	bpl.n	80063d6 <__sflush_r+0xb2>
 8006386:	2200      	movs	r2, #0
 8006388:	6062      	str	r2, [r4, #4]
 800638a:	04d9      	lsls	r1, r3, #19
 800638c:	6922      	ldr	r2, [r4, #16]
 800638e:	6022      	str	r2, [r4, #0]
 8006390:	d504      	bpl.n	800639c <__sflush_r+0x78>
 8006392:	1c42      	adds	r2, r0, #1
 8006394:	d101      	bne.n	800639a <__sflush_r+0x76>
 8006396:	682b      	ldr	r3, [r5, #0]
 8006398:	b903      	cbnz	r3, 800639c <__sflush_r+0x78>
 800639a:	6560      	str	r0, [r4, #84]	@ 0x54
 800639c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800639e:	602f      	str	r7, [r5, #0]
 80063a0:	b1b9      	cbz	r1, 80063d2 <__sflush_r+0xae>
 80063a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80063a6:	4299      	cmp	r1, r3
 80063a8:	d002      	beq.n	80063b0 <__sflush_r+0x8c>
 80063aa:	4628      	mov	r0, r5
 80063ac:	f000 f8fc 	bl	80065a8 <_free_r>
 80063b0:	2300      	movs	r3, #0
 80063b2:	6363      	str	r3, [r4, #52]	@ 0x34
 80063b4:	e00d      	b.n	80063d2 <__sflush_r+0xae>
 80063b6:	2301      	movs	r3, #1
 80063b8:	4628      	mov	r0, r5
 80063ba:	47b0      	blx	r6
 80063bc:	4602      	mov	r2, r0
 80063be:	1c50      	adds	r0, r2, #1
 80063c0:	d1c9      	bne.n	8006356 <__sflush_r+0x32>
 80063c2:	682b      	ldr	r3, [r5, #0]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d0c6      	beq.n	8006356 <__sflush_r+0x32>
 80063c8:	2b1d      	cmp	r3, #29
 80063ca:	d001      	beq.n	80063d0 <__sflush_r+0xac>
 80063cc:	2b16      	cmp	r3, #22
 80063ce:	d11e      	bne.n	800640e <__sflush_r+0xea>
 80063d0:	602f      	str	r7, [r5, #0]
 80063d2:	2000      	movs	r0, #0
 80063d4:	e022      	b.n	800641c <__sflush_r+0xf8>
 80063d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063da:	b21b      	sxth	r3, r3
 80063dc:	e01b      	b.n	8006416 <__sflush_r+0xf2>
 80063de:	690f      	ldr	r7, [r1, #16]
 80063e0:	2f00      	cmp	r7, #0
 80063e2:	d0f6      	beq.n	80063d2 <__sflush_r+0xae>
 80063e4:	0793      	lsls	r3, r2, #30
 80063e6:	680e      	ldr	r6, [r1, #0]
 80063e8:	bf08      	it	eq
 80063ea:	694b      	ldreq	r3, [r1, #20]
 80063ec:	600f      	str	r7, [r1, #0]
 80063ee:	bf18      	it	ne
 80063f0:	2300      	movne	r3, #0
 80063f2:	eba6 0807 	sub.w	r8, r6, r7
 80063f6:	608b      	str	r3, [r1, #8]
 80063f8:	f1b8 0f00 	cmp.w	r8, #0
 80063fc:	dde9      	ble.n	80063d2 <__sflush_r+0xae>
 80063fe:	6a21      	ldr	r1, [r4, #32]
 8006400:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006402:	4643      	mov	r3, r8
 8006404:	463a      	mov	r2, r7
 8006406:	4628      	mov	r0, r5
 8006408:	47b0      	blx	r6
 800640a:	2800      	cmp	r0, #0
 800640c:	dc08      	bgt.n	8006420 <__sflush_r+0xfc>
 800640e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006412:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006416:	81a3      	strh	r3, [r4, #12]
 8006418:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800641c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006420:	4407      	add	r7, r0
 8006422:	eba8 0800 	sub.w	r8, r8, r0
 8006426:	e7e7      	b.n	80063f8 <__sflush_r+0xd4>
 8006428:	20400001 	.word	0x20400001

0800642c <_fflush_r>:
 800642c:	b538      	push	{r3, r4, r5, lr}
 800642e:	690b      	ldr	r3, [r1, #16]
 8006430:	4605      	mov	r5, r0
 8006432:	460c      	mov	r4, r1
 8006434:	b913      	cbnz	r3, 800643c <_fflush_r+0x10>
 8006436:	2500      	movs	r5, #0
 8006438:	4628      	mov	r0, r5
 800643a:	bd38      	pop	{r3, r4, r5, pc}
 800643c:	b118      	cbz	r0, 8006446 <_fflush_r+0x1a>
 800643e:	6a03      	ldr	r3, [r0, #32]
 8006440:	b90b      	cbnz	r3, 8006446 <_fflush_r+0x1a>
 8006442:	f7ff ff03 	bl	800624c <__sinit>
 8006446:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d0f3      	beq.n	8006436 <_fflush_r+0xa>
 800644e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006450:	07d0      	lsls	r0, r2, #31
 8006452:	d404      	bmi.n	800645e <_fflush_r+0x32>
 8006454:	0599      	lsls	r1, r3, #22
 8006456:	d402      	bmi.n	800645e <_fflush_r+0x32>
 8006458:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800645a:	f7ff ff60 	bl	800631e <__retarget_lock_acquire_recursive>
 800645e:	4628      	mov	r0, r5
 8006460:	4621      	mov	r1, r4
 8006462:	f7ff ff5f 	bl	8006324 <__sflush_r>
 8006466:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006468:	07da      	lsls	r2, r3, #31
 800646a:	4605      	mov	r5, r0
 800646c:	d4e4      	bmi.n	8006438 <_fflush_r+0xc>
 800646e:	89a3      	ldrh	r3, [r4, #12]
 8006470:	059b      	lsls	r3, r3, #22
 8006472:	d4e1      	bmi.n	8006438 <_fflush_r+0xc>
 8006474:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006476:	f7ff ff53 	bl	8006320 <__retarget_lock_release_recursive>
 800647a:	e7dd      	b.n	8006438 <_fflush_r+0xc>

0800647c <__malloc_lock>:
 800647c:	4801      	ldr	r0, [pc, #4]	@ (8006484 <__malloc_lock+0x8>)
 800647e:	f7ff bf4e 	b.w	800631e <__retarget_lock_acquire_recursive>
 8006482:	bf00      	nop
 8006484:	20025dcc 	.word	0x20025dcc

08006488 <__malloc_unlock>:
 8006488:	4801      	ldr	r0, [pc, #4]	@ (8006490 <__malloc_unlock+0x8>)
 800648a:	f7ff bf49 	b.w	8006320 <__retarget_lock_release_recursive>
 800648e:	bf00      	nop
 8006490:	20025dcc 	.word	0x20025dcc

08006494 <__sread>:
 8006494:	b510      	push	{r4, lr}
 8006496:	460c      	mov	r4, r1
 8006498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800649c:	f000 f850 	bl	8006540 <_read_r>
 80064a0:	2800      	cmp	r0, #0
 80064a2:	bfab      	itete	ge
 80064a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80064a6:	89a3      	ldrhlt	r3, [r4, #12]
 80064a8:	181b      	addge	r3, r3, r0
 80064aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80064ae:	bfac      	ite	ge
 80064b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80064b2:	81a3      	strhlt	r3, [r4, #12]
 80064b4:	bd10      	pop	{r4, pc}

080064b6 <__swrite>:
 80064b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064ba:	461f      	mov	r7, r3
 80064bc:	898b      	ldrh	r3, [r1, #12]
 80064be:	05db      	lsls	r3, r3, #23
 80064c0:	4605      	mov	r5, r0
 80064c2:	460c      	mov	r4, r1
 80064c4:	4616      	mov	r6, r2
 80064c6:	d505      	bpl.n	80064d4 <__swrite+0x1e>
 80064c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064cc:	2302      	movs	r3, #2
 80064ce:	2200      	movs	r2, #0
 80064d0:	f000 f824 	bl	800651c <_lseek_r>
 80064d4:	89a3      	ldrh	r3, [r4, #12]
 80064d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80064de:	81a3      	strh	r3, [r4, #12]
 80064e0:	4632      	mov	r2, r6
 80064e2:	463b      	mov	r3, r7
 80064e4:	4628      	mov	r0, r5
 80064e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80064ea:	f000 b83b 	b.w	8006564 <_write_r>

080064ee <__sseek>:
 80064ee:	b510      	push	{r4, lr}
 80064f0:	460c      	mov	r4, r1
 80064f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064f6:	f000 f811 	bl	800651c <_lseek_r>
 80064fa:	1c43      	adds	r3, r0, #1
 80064fc:	89a3      	ldrh	r3, [r4, #12]
 80064fe:	bf15      	itete	ne
 8006500:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006502:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006506:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800650a:	81a3      	strheq	r3, [r4, #12]
 800650c:	bf18      	it	ne
 800650e:	81a3      	strhne	r3, [r4, #12]
 8006510:	bd10      	pop	{r4, pc}

08006512 <__sclose>:
 8006512:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006516:	f000 b837 	b.w	8006588 <_close_r>
	...

0800651c <_lseek_r>:
 800651c:	b538      	push	{r3, r4, r5, lr}
 800651e:	4d07      	ldr	r5, [pc, #28]	@ (800653c <_lseek_r+0x20>)
 8006520:	4604      	mov	r4, r0
 8006522:	4608      	mov	r0, r1
 8006524:	4611      	mov	r1, r2
 8006526:	2200      	movs	r2, #0
 8006528:	602a      	str	r2, [r5, #0]
 800652a:	461a      	mov	r2, r3
 800652c:	f7ff fc25 	bl	8005d7a <_lseek>
 8006530:	1c43      	adds	r3, r0, #1
 8006532:	d102      	bne.n	800653a <_lseek_r+0x1e>
 8006534:	682b      	ldr	r3, [r5, #0]
 8006536:	b103      	cbz	r3, 800653a <_lseek_r+0x1e>
 8006538:	6023      	str	r3, [r4, #0]
 800653a:	bd38      	pop	{r3, r4, r5, pc}
 800653c:	20025dd4 	.word	0x20025dd4

08006540 <_read_r>:
 8006540:	b538      	push	{r3, r4, r5, lr}
 8006542:	4d07      	ldr	r5, [pc, #28]	@ (8006560 <_read_r+0x20>)
 8006544:	4604      	mov	r4, r0
 8006546:	4608      	mov	r0, r1
 8006548:	4611      	mov	r1, r2
 800654a:	2200      	movs	r2, #0
 800654c:	602a      	str	r2, [r5, #0]
 800654e:	461a      	mov	r2, r3
 8006550:	f7ff fbbd 	bl	8005cce <_read>
 8006554:	1c43      	adds	r3, r0, #1
 8006556:	d102      	bne.n	800655e <_read_r+0x1e>
 8006558:	682b      	ldr	r3, [r5, #0]
 800655a:	b103      	cbz	r3, 800655e <_read_r+0x1e>
 800655c:	6023      	str	r3, [r4, #0]
 800655e:	bd38      	pop	{r3, r4, r5, pc}
 8006560:	20025dd4 	.word	0x20025dd4

08006564 <_write_r>:
 8006564:	b538      	push	{r3, r4, r5, lr}
 8006566:	4d07      	ldr	r5, [pc, #28]	@ (8006584 <_write_r+0x20>)
 8006568:	4604      	mov	r4, r0
 800656a:	4608      	mov	r0, r1
 800656c:	4611      	mov	r1, r2
 800656e:	2200      	movs	r2, #0
 8006570:	602a      	str	r2, [r5, #0]
 8006572:	461a      	mov	r2, r3
 8006574:	f7ff fc13 	bl	8005d9e <_write>
 8006578:	1c43      	adds	r3, r0, #1
 800657a:	d102      	bne.n	8006582 <_write_r+0x1e>
 800657c:	682b      	ldr	r3, [r5, #0]
 800657e:	b103      	cbz	r3, 8006582 <_write_r+0x1e>
 8006580:	6023      	str	r3, [r4, #0]
 8006582:	bd38      	pop	{r3, r4, r5, pc}
 8006584:	20025dd4 	.word	0x20025dd4

08006588 <_close_r>:
 8006588:	b538      	push	{r3, r4, r5, lr}
 800658a:	4d06      	ldr	r5, [pc, #24]	@ (80065a4 <_close_r+0x1c>)
 800658c:	2300      	movs	r3, #0
 800658e:	4604      	mov	r4, r0
 8006590:	4608      	mov	r0, r1
 8006592:	602b      	str	r3, [r5, #0]
 8006594:	f7ff fc30 	bl	8005df8 <_close>
 8006598:	1c43      	adds	r3, r0, #1
 800659a:	d102      	bne.n	80065a2 <_close_r+0x1a>
 800659c:	682b      	ldr	r3, [r5, #0]
 800659e:	b103      	cbz	r3, 80065a2 <_close_r+0x1a>
 80065a0:	6023      	str	r3, [r4, #0]
 80065a2:	bd38      	pop	{r3, r4, r5, pc}
 80065a4:	20025dd4 	.word	0x20025dd4

080065a8 <_free_r>:
 80065a8:	b538      	push	{r3, r4, r5, lr}
 80065aa:	4605      	mov	r5, r0
 80065ac:	2900      	cmp	r1, #0
 80065ae:	d041      	beq.n	8006634 <_free_r+0x8c>
 80065b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065b4:	1f0c      	subs	r4, r1, #4
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	bfb8      	it	lt
 80065ba:	18e4      	addlt	r4, r4, r3
 80065bc:	f7ff ff5e 	bl	800647c <__malloc_lock>
 80065c0:	4a1d      	ldr	r2, [pc, #116]	@ (8006638 <_free_r+0x90>)
 80065c2:	6813      	ldr	r3, [r2, #0]
 80065c4:	b933      	cbnz	r3, 80065d4 <_free_r+0x2c>
 80065c6:	6063      	str	r3, [r4, #4]
 80065c8:	6014      	str	r4, [r2, #0]
 80065ca:	4628      	mov	r0, r5
 80065cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80065d0:	f7ff bf5a 	b.w	8006488 <__malloc_unlock>
 80065d4:	42a3      	cmp	r3, r4
 80065d6:	d908      	bls.n	80065ea <_free_r+0x42>
 80065d8:	6820      	ldr	r0, [r4, #0]
 80065da:	1821      	adds	r1, r4, r0
 80065dc:	428b      	cmp	r3, r1
 80065de:	bf01      	itttt	eq
 80065e0:	6819      	ldreq	r1, [r3, #0]
 80065e2:	685b      	ldreq	r3, [r3, #4]
 80065e4:	1809      	addeq	r1, r1, r0
 80065e6:	6021      	streq	r1, [r4, #0]
 80065e8:	e7ed      	b.n	80065c6 <_free_r+0x1e>
 80065ea:	461a      	mov	r2, r3
 80065ec:	685b      	ldr	r3, [r3, #4]
 80065ee:	b10b      	cbz	r3, 80065f4 <_free_r+0x4c>
 80065f0:	42a3      	cmp	r3, r4
 80065f2:	d9fa      	bls.n	80065ea <_free_r+0x42>
 80065f4:	6811      	ldr	r1, [r2, #0]
 80065f6:	1850      	adds	r0, r2, r1
 80065f8:	42a0      	cmp	r0, r4
 80065fa:	d10b      	bne.n	8006614 <_free_r+0x6c>
 80065fc:	6820      	ldr	r0, [r4, #0]
 80065fe:	4401      	add	r1, r0
 8006600:	1850      	adds	r0, r2, r1
 8006602:	4283      	cmp	r3, r0
 8006604:	6011      	str	r1, [r2, #0]
 8006606:	d1e0      	bne.n	80065ca <_free_r+0x22>
 8006608:	6818      	ldr	r0, [r3, #0]
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	6053      	str	r3, [r2, #4]
 800660e:	4408      	add	r0, r1
 8006610:	6010      	str	r0, [r2, #0]
 8006612:	e7da      	b.n	80065ca <_free_r+0x22>
 8006614:	d902      	bls.n	800661c <_free_r+0x74>
 8006616:	230c      	movs	r3, #12
 8006618:	602b      	str	r3, [r5, #0]
 800661a:	e7d6      	b.n	80065ca <_free_r+0x22>
 800661c:	6820      	ldr	r0, [r4, #0]
 800661e:	1821      	adds	r1, r4, r0
 8006620:	428b      	cmp	r3, r1
 8006622:	bf04      	itt	eq
 8006624:	6819      	ldreq	r1, [r3, #0]
 8006626:	685b      	ldreq	r3, [r3, #4]
 8006628:	6063      	str	r3, [r4, #4]
 800662a:	bf04      	itt	eq
 800662c:	1809      	addeq	r1, r1, r0
 800662e:	6021      	streq	r1, [r4, #0]
 8006630:	6054      	str	r4, [r2, #4]
 8006632:	e7ca      	b.n	80065ca <_free_r+0x22>
 8006634:	bd38      	pop	{r3, r4, r5, pc}
 8006636:	bf00      	nop
 8006638:	20025dd0 	.word	0x20025dd0

0800663c <_init>:
 800663c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800663e:	bf00      	nop
 8006640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006642:	bc08      	pop	{r3}
 8006644:	469e      	mov	lr, r3
 8006646:	4770      	bx	lr

08006648 <_fini>:
 8006648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800664a:	bf00      	nop
 800664c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800664e:	bc08      	pop	{r3}
 8006650:	469e      	mov	lr, r3
 8006652:	4770      	bx	lr
