// Seed: 1056706192
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  assign id_5 = 1;
  tri0 id_6;
  assign id_5 = id_6 & id_6;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input  wor   id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4
  );
  wire id_5;
  reg id_6, id_7;
  wire id_8, id_9, id_10;
  wire id_11;
  always id_7 <= 1;
  wire id_12;
endmodule
