// Seed: 4204293193
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_13 = 1;
  wire id_15;
  wire id_16;
  assign module_1.id_10 = 0;
  wire  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    input supply0 id_2
    , id_20,
    output wand id_3,
    output wor id_4,
    output tri id_5,
    output uwire id_6,
    output supply0 id_7,
    input supply1 id_8,
    output tri1 id_9,
    output uwire id_10,
    input wand id_11,
    input tri1 id_12,
    input wor id_13,
    input uwire id_14,
    input supply1 id_15,
    output tri id_16,
    output supply0 id_17,
    input supply1 id_18
);
  supply0 id_21;
  always @(posedge id_12) begin : LABEL_0
    id_21 = id_15;
    fork
    join
  end
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
  tri1 id_22 = 1'd0, id_23, id_24, id_25;
  wire id_26;
endmodule
