{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559558362326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559558362334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 11:39:22 2019 " "Processing started: Mon Jun 03 11:39:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559558362334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558362334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fase4 -c fase4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fase4 -c fase4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558362334 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559558363197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559558363197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "troco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file troco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 troco-Behav " "Found design unit 1: troco-Behav" {  } { { "troco.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/troco.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376459 ""} { "Info" "ISGN_ENTITY_NAME" "1 troco " "Found entity 1: troco" {  } { { "troco.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/troco.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558376459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchescounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switchescounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switchesCounter-Behav " "Found design unit 1: switchesCounter-Behav" {  } { { "switchesCounter.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/switchesCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376466 ""} { "Info" "ISGN_ENTITY_NAME" "1 switchesCounter " "Found entity 1: switchesCounter" {  } { { "switchesCounter.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/switchesCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558376466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "states.vhd 2 1 " "Found 2 design units, including 1 entities, in source file states.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 states-Behav " "Found design unit 1: states-Behav" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/states.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376473 ""} { "Info" "ISGN_ENTITY_NAME" "1 states " "Found entity 1: states" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/states.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558376473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file resetmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resetModule-Behav " "Found design unit 1: resetModule-Behav" {  } { { "resetModule.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/resetModule.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376481 ""} { "Info" "ISGN_ENTITY_NAME" "1 resetModule " "Found entity 1: resetModule" {  } { { "resetModule.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/resetModule.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558376481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "price.vhd 2 1 " "Found 2 design units, including 1 entities, in source file price.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 price-Behav " "Found design unit 1: price-Behav" {  } { { "price.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/price.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376488 ""} { "Info" "ISGN_ENTITY_NAME" "1 price " "Found entity 1: price" {  } { { "price.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/price.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558376488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moedas_leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moedas_leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moedas_leds-Behav " "Found design unit 1: moedas_leds-Behav" {  } { { "moedas_leds.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/moedas_leds.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376495 ""} { "Info" "ISGN_ENTITY_NAME" "1 moedas_leds " "Found entity 1: moedas_leds" {  } { { "moedas_leds.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/moedas_leds.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558376495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "limite_troco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file limite_troco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 limite_troco-Behav " "Found design unit 1: limite_troco-Behav" {  } { { "limite_troco.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/limite_troco.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376502 ""} { "Info" "ISGN_ENTITY_NAME" "1 limite_troco " "Found entity 1: limite_troco" {  } { { "limite_troco.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/limite_troco.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558376502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexpiscar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexpiscar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexPiscar-Behav " "Found design unit 1: hexPiscar-Behav" {  } { { "hexPiscar.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/hexPiscar.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376506 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexPiscar " "Found entity 1: hexPiscar" {  } { { "hexPiscar.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/hexPiscar.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558376506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase3_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase3_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fase3_Demo-Shell " "Found design unit 1: fase3_Demo-Shell" {  } { { "fase3_Demo.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376517 ""} { "Info" "ISGN_ENTITY_NAME" "1 fase3_Demo " "Found entity 1: fase3_Demo" {  } { { "fase3_Demo.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558376517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/Debouncer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376523 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/Debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558376523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD-Behav " "Found design unit 1: BinToBCD-Behav" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/BinToBCD.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376531 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/BinToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558376531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behav " "Found design unit 1: Bin7SegDecoder-Behav" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376535 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558376535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acumulador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Acumulador-Behav " "Found design unit 1: Acumulador-Behav" {  } { { "Acumulador.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/Acumulador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376543 ""} { "Info" "ISGN_ENTITY_NAME" "1 Acumulador " "Found entity 1: Acumulador" {  } { { "Acumulador.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/Acumulador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558376543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-conservative " "Found design unit 1: lcd_controller-conservative" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/lcd_controller.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376550 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/lcd_controller.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558376550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller_ex-example " "Found design unit 1: lcd_controller_ex-example" {  } { { "lcd_controller_ex.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/lcd_controller_ex.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376558 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller_ex " "Found entity 1: lcd_controller_ex" {  } { { "lcd_controller_ex.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/lcd_controller_ex.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558376558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558376558 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fase3_Demo " "Elaborating entity \"fase3_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559558376721 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_reset_master fase3_Demo.vhd(30) " "Verilog HDL or VHDL warning at fase3_Demo.vhd(30): object \"s_reset_master\" assigned a value but never read" {  } { { "fase3_Demo.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559558376725 "|fase3_Demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:key0 A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:key0\"" {  } { { "fase3_Demo.vhd" "key0" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559558376729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Acumulador Acumulador:ac A:behav " "Elaborating entity \"Acumulador\" using architecture \"A:behav\" for hierarchy \"Acumulador:ac\"" {  } { { "fase3_Demo.vhd" "ac" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559558376737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "switchesCounter switchesCounter:counter A:behav " "Elaborating entity \"switchesCounter\" using architecture \"A:behav\" for hierarchy \"switchesCounter:counter\"" {  } { { "fase3_Demo.vhd" "counter" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559558376741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "price price:price A:behav " "Elaborating entity \"price\" using architecture \"A:behav\" for hierarchy \"price:price\"" {  } { { "fase3_Demo.vhd" "price" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559558376745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "troco troco:troco A:behav " "Elaborating entity \"troco\" using architecture \"A:behav\" for hierarchy \"troco:troco\"" {  } { { "fase3_Demo.vhd" "troco" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 88 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559558376786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "limite_troco limite_troco:limite_troco A:behav " "Elaborating entity \"limite_troco\" using architecture \"A:behav\" for hierarchy \"limite_troco:limite_troco\"" {  } { { "fase3_Demo.vhd" "limite_troco" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 98 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559558376790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "moedas_leds moedas_leds:moedas_leds A:behav " "Elaborating entity \"moedas_leds\" using architecture \"A:behav\" for hierarchy \"moedas_leds:moedas_leds\"" {  } { { "fase3_Demo.vhd" "moedas_leds" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559558376794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "states states:states A:behav " "Elaborating entity \"states\" using architecture \"A:behav\" for hierarchy \"states:states\"" {  } { { "fase3_Demo.vhd" "states" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 117 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559558376798 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_centimos states.vhd(149) " "VHDL Process Statement warning at states.vhd(149): signal \"s_centimos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/states.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559558376802 "|fase3_Demo|states:states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_euros states.vhd(150) " "VHDL Process Statement warning at states.vhd(150): signal \"s_euros\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/states.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559558376802 "|fase3_Demo|states:states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_hex_En states.vhd(151) " "VHDL Process Statement warning at states.vhd(151): signal \"s_hex_En\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/states.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559558376802 "|fase3_Demo|states:states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_hex_piscar states.vhd(152) " "VHDL Process Statement warning at states.vhd(152): signal \"s_hex_piscar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/states.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559558376802 "|fase3_Demo|states:states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_a states.vhd(153) " "VHDL Process Statement warning at states.vhd(153): signal \"s_reset_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/states.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559558376802 "|fase3_Demo|states:states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex_En states.vhd(50) " "VHDL Process Statement warning at states.vhd(50): inferring latch(es) for signal or variable \"s_hex_En\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/states.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559558376802 "|fase3_Demo|states:states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_reset_a states.vhd(50) " "VHDL Process Statement warning at states.vhd(50): inferring latch(es) for signal or variable \"s_reset_a\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/states.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559558376802 "|fase3_Demo|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_reset_a states.vhd(50) " "Inferred latch for \"s_reset_a\" at states.vhd(50)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/states.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558376802 "|fase3_Demo|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex_En states.vhd(50) " "Inferred latch for \"s_hex_En\" at states.vhd(50)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/states.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558376802 "|fase3_Demo|states:states"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BinToBCD BinToBCD:bin2BCD_01 A:behav " "Elaborating entity \"BinToBCD\" using architecture \"A:behav\" for hierarchy \"BinToBCD:bin2BCD_01\"" {  } { { "fase3_Demo.vhd" "bin2BCD_01" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 142 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559558376826 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r BinToBCD.vhd(17) " "VHDL Process Statement warning at BinToBCD.vhd(17): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/BinToBCD.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559558376826 "|fase3_Demo|BinToBCD:bin2BCD_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_r BinToBCD.vhd(18) " "VHDL Process Statement warning at BinToBCD.vhd(18): signal \"s_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/BinToBCD.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559558376826 "|fase3_Demo|BinToBCD:bin2BCD_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_r BinToBCD.vhd(21) " "VHDL Process Statement warning at BinToBCD.vhd(21): signal \"s_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/BinToBCD.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559558376826 "|fase3_Demo|BinToBCD:bin2BCD_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_tr BinToBCD.vhd(22) " "VHDL Process Statement warning at BinToBCD.vhd(22): signal \"s_tr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/BinToBCD.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559558376826 "|fase3_Demo|BinToBCD:bin2BCD_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_u BinToBCD.vhd(30) " "VHDL Process Statement warning at BinToBCD.vhd(30): signal \"s_u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/BinToBCD.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559558376826 "|fase3_Demo|BinToBCD:bin2BCD_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_d BinToBCD.vhd(31) " "VHDL Process Statement warning at BinToBCD.vhd(31): signal \"s_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/BinToBCD.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559558376826 "|fase3_Demo|BinToBCD:bin2BCD_01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hexPiscar hexPiscar:piscar A:behav " "Elaborating entity \"hexPiscar\" using architecture \"A:behav\" for hierarchy \"hexPiscar:piscar\"" {  } { { "fase3_Demo.vhd" "piscar" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 157 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559558376834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:outHex0 A:behav " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behav\" for hierarchy \"Bin7SegDecoder:outHex0\"" {  } { { "fase3_Demo.vhd" "outHex0" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 165 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559558376838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "resetModule resetModule:reset A:behav " "Elaborating entity \"resetModule\" using architecture \"A:behav\" for hierarchy \"resetModule:reset\"" {  } { { "fase3_Demo.vhd" "reset" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 187 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559558376846 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "resetOut resetModule.vhd(8) " "VHDL Signal Declaration warning at resetModule.vhd(8): used implicit default value for signal \"resetOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "resetModule.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/resetModule.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559558376850 "|fase3_Demo|resetModule:reset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "lcd_controller_ex lcd_controller_ex:lcd A:example " "Elaborating entity \"lcd_controller_ex\" using architecture \"A:example\" for hierarchy \"lcd_controller_ex:lcd\"" {  } { { "fase3_Demo.vhd" "lcd" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 195 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559558376850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "lcd_controller lcd_controller_ex:lcd\|lcd_controller:DISPLAY A:conservative " "Elaborating entity \"lcd_controller\" using architecture \"A:conservative\" for hierarchy \"lcd_controller_ex:lcd\|lcd_controller:DISPLAY\"" {  } { { "lcd_controller_ex.vhd" "DISPLAY" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/lcd_controller_ex.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559558376858 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|fase3_Demo\|lcd_controller_ex:lcd\|lcd_controller:DISPLAY\|state " "State machine \"\|fase3_Demo\|lcd_controller_ex:lcd\|lcd_controller:DISPLAY\|state\" will be implemented as a safe state machine." {  } { { "lcd_controller.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/lcd_controller.vhd" 71 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1559558377696 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD:bin2BCD_01\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD:bin2BCD_01\|Mod0\"" {  } { { "BinToBCD.vhd" "Mod0" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/BinToBCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559558377815 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD:bin2BCD_01\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD:bin2BCD_01\|Div0\"" {  } { { "BinToBCD.vhd" "Div0" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/BinToBCD.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559558377815 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD:bin2BCD_01\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD:bin2BCD_01\|Mod1\"" {  } { { "BinToBCD.vhd" "Mod1" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/BinToBCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559558377815 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "limite_troco:limite_troco\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"limite_troco:limite_troco\|Div0\"" {  } { { "limite_troco.vhd" "Div0" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/limite_troco.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559558377815 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1559558377815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToBCD:bin2BCD_01\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinToBCD:bin2BCD_01\|lpm_divide:Mod0\"" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/BinToBCD.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559558377901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToBCD:bin2BCD_01\|lpm_divide:Mod0 " "Instantiated megafunction \"BinToBCD:bin2BCD_01\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559558377901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559558377901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559558377901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559558377901 ""}  } { { "BinToBCD.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/BinToBCD.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559558377901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/db/lpm_divide_q9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558377984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558377984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558378026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558378026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558378074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558378074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558378164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558378164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558378252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558378252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToBCD:bin2BCD_01\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinToBCD:bin2BCD_01\|lpm_divide:Div0\"" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/BinToBCD.vhd" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559558378270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToBCD:bin2BCD_01\|lpm_divide:Div0 " "Instantiated megafunction \"BinToBCD:bin2BCD_01\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559558378270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559558378270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559558378270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559558378270 ""}  } { { "BinToBCD.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/BinToBCD.vhd" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559558378270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558378356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558378356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558378399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558378399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558378442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558378442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "limite_troco:limite_troco\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"limite_troco:limite_troco\|lpm_divide:Div0\"" {  } { { "limite_troco.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/limite_troco.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559558378513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "limite_troco:limite_troco\|lpm_divide:Div0 " "Instantiated megafunction \"limite_troco:limite_troco\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559558378513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559558378513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559558378513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559558378513 ""}  } { { "limite_troco.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/limite_troco.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559558378513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558378597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558378597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558378639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558378639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559558378686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558378686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:states\|s_reset_a " "Latch states:states\|s_reset_a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:states\|PS.F_R " "Ports D and ENA on the latch are fed by the same signal states:states\|PS.F_R" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/states.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559558379120 ""}  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/states.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559558379120 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon GND " "Pin \"lcd_blon\" is stuck at GND" {  } { { "fase3_Demo.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559558379764 "|fase3_Demo|lcd_blon"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559558379764 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559558379902 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "BinToBCD:bin2BCD_01\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"BinToBCD:bin2BCD_01\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_7_result_int\[0\]~0" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/db/alt_u_div_i4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559558381736 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinToBCD:bin2BCD_01\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"BinToBCD:bin2BCD_01\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/db/alt_u_div_i4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559558381736 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1559558381736 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559558382151 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559558382151 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "fase3_Demo.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559558382343 "|fase3_Demo|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "fase3_Demo.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559558382343 "|fase3_Demo|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "fase3_Demo.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559558382343 "|fase3_Demo|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "fase3_Demo.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559558382343 "|fase3_Demo|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "fase3_Demo.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559558382343 "|fase3_Demo|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "fase3_Demo.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559558382343 "|fase3_Demo|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "fase3_Demo.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559558382343 "|fase3_Demo|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "fase3_Demo.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559558382343 "|fase3_Demo|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "fase3_Demo.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559558382343 "|fase3_Demo|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "fase3_Demo.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559558382343 "|fase3_Demo|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "fase3_Demo.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559558382343 "|fase3_Demo|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "fase3_Demo.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/fase4/fase3_Demo.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559558382343 "|fase3_Demo|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559558382343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1174 " "Implemented 1174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559558382343 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559558382343 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1559558382343 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1096 " "Implemented 1096 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559558382343 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559558382343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559558382395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 11:39:42 2019 " "Processing ended: Mon Jun 03 11:39:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559558382395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559558382395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559558382395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559558382395 ""}
