sim-outorder: SimpleScalar/PISA Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).


Processor Parameters:
Issue Width: 4
Window Size: 16
Number of Virtual Registers: 32
Number of Physical Registers: 16
Datapath Width: 64
Total Power Consumption: 72.1595
Branch Predictor Power Consumption: 4.52313  (6.45%)
 branch target buffer power (W): 4.16837
 local predict power (W): 0.0879711
 global predict power (W): 0.0996078
 chooser power (W): 0.0702439
 RAS power (W): 0.0969383
Rename Logic Power Consumption: 0.417965  (0.596%)
 Instruction Decode Power (W): 0.0159915
 RAT decode_power (W): 0.113514
 RAT wordline_power (W): 0.0307815
 RAT bitline_power (W): 0.246771
 DCL Comparators (W): 0.0109075
Instruction Window Power Consumption: 2.20432  (3.14%)
 tagdrive (W): 0.0943488
 tagmatch (W): 0.033695
 Selection Logic (W): 0.0134217
 decode_power (W): 0.0532503
 wordline_power (W): 0.0844643
 bitline_power (W): 1.92514
Load/Store Queue Power Consumption: 0.96318  (1.37%)
 tagdrive (W): 0.457232
 tagmatch (W): 0.100774
 decode_power (W): 0.00799577
 wordline_power (W): 0.0150119
 bitline_power (W): 0.382166
Arch. Register File Power Consumption: 3.57247  (5.09%)
 decode_power (W): 0.113514
 wordline_power (W): 0.0844643
 bitline_power (W): 3.37449
Result Bus Power Consumption: 2.29754  (3.27%)
Total Clock Power: 26.0975  (37.2%)
Int ALU Power: 4.66013  (6.64%)
FP ALU Power: 14.281  (20.4%)
Instruction Cache Power Consumption: 2.21363  (3.16%)
 decode_power (W): 0.779481
 wordline_power (W): 0.028656
 bitline_power (W): 0.886372
 senseamp_power (W): 0.096
 tagarray_power (W): 0.423116
Itlb_power (W): 0.263317 (0.375%)
Data Cache Power Consumption: 5.18303  (7.39%)
 decode_power (W): 0.651055
 wordline_power (W): 0.196735
 bitline_power (W): 2.71235
 senseamp_power (W): 0.768
 tagarray_power (W): 0.854886
Dtlb_power (W): 0.901877 (1.29%)
Level 2 Cache Power Consumption: 2.58037 (3.68%)
 decode_power (W): 0.41817
 wordline_power (W): 0.0225599
 bitline_power (W): 1.5122
 senseamp_power (W): 0.096
 tagarray_power (W): 0.531433
sim: command line: sim-outorder -redir:sim /home/ubuntu/ece568-single-core-dse/results/mem-dl2-separated-assoc-2.out -config /home/ubuntu/ece568-single-core-dse/configs/step1-mem/mem-dl2-separated-assoc-2.cfg eeg 

sim: simulation started @ Sat Mar  5 21:26:04 2016, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue
superscalar processor with a two-level memory system and speculative
execution support.  This simulator is a performance simulator, tracking the
latency of all pipeline operations.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     /home/ubuntu/ece568-single-core-dse/results/mem-dl2-separated-assoc-2.out # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst                   0 # maximum number of inst's to execute
-fastfwd                    0 # number of insts skipped before timing starts
# -ptrace              <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
-fetch:ifqsize              4 # instruction fetch queue size (in insts)
-fetch:mplat                3 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative to execution core
-bpred                  bimod # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod     2048 # bimodal predictor config (<table size>)
-bpred:2lev      1 1024 8 0 # 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:comb      1024 # combining predictor config (<meta_table_size>)
-bpred:ras                  8 # return address stack size (0 for no return stack)
-bpred:btb       512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update       <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width               4 # instruction decode B/W (insts/cycle)
-issue:width                4 # instruction issue B/W (insts/cycle)
-issue:inorder          false # run pipeline with in-order issue
-issue:wrongpath         true # issue instructions down wrong execution paths
-commit:width               4 # instruction commit B/W (insts/cycle)
-ruu:size                  16 # register update unit (RUU) size
-lsq:size                   8 # load/store queue (LSQ) size
-cache:dl1       dl1:128:32:4:l # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat               1 # l1 data cache hit latency (in cycles)
-cache:dl2       dl2:1024:64:2:l # l2 data cache config, i.e., {<config>|none}
-cache:dl2lat               6 # l2 data cache hit latency (in cycles)
-cache:il1       il1:512:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1lat               1 # l1 instruction cache hit latency (in cycles)
-cache:il2       il2:1024:64:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2lat               6 # l2 instruction cache hit latency (in cycles)
-cache:flush            false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
-mem:lat         18 2 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width                  8 # memory access bus width (in bytes)
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-tlb:lat                   30 # inst/data TLB miss latency (in cycles)
-res:ialu                   4 # total number of integer ALU's available
-res:imult                  1 # total number of integer multiplier/dividers available
-res:memport                2 # total number of memory system ports available (to CPU)
-res:fpalu                  4 # total number of floating point ALU's available
-res:fpmult                 1 # total number of floating point multiplier/dividers available
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat              false # operate in backward-compatible bugs mode (for testing only)

  Pipetrace range arguments are formatted as follows:

    {{@|#}<start>}:{{@|#|+}<end>}

  Both ends of the range are optional, if neither are specified, the entire
  execution is traced.  Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range.  All other range values represent an instruction count range.  The
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100.  Program symbols may
  be used in all contexts.

    Examples:   -ptrace FOO.trc #0:#1000
                -ptrace BAR.trc @2000:
                -ptrace BLAH.trc :1500
                -ptrace UXXE.trc :
                -ptrace FOOBAR.trc @main:+278

  Branch predictor configuration examples for 2-level predictor:
    Configurations:   N, M, W, X
      N   # entries in first level (# of shift register(s))
      W   width of shift register(s)
      M   # entries in 2nd level (# of counters, or other FSM)
      X   (yes-1/no-0) xor history and address for 2nd level index
    Sample predictors:
      GAg     : 1, W, 2^W, 0
      GAp     : 1, W, M (M > 2^W), 0
      PAg     : N, W, 2^W, 0
      PAp     : N, W, M (M == 2^(N+W)), 0
      gshare  : 1, W, 2^W, 1
  Predictor `comb' combines a bimodal and a 2-level predictor.

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting performance simulation **

sim: ** simulation statistics **
sim_num_insn              842550792 # total number of instructions committed
sim_num_refs              255032800 # total number of loads and stores committed
sim_num_loads             171016145 # total number of loads committed
sim_num_stores         84016655.0000 # total number of stores committed
sim_num_branches          120522975 # total number of branches committed
sim_elapsed_time               1451 # total simulation time in seconds
sim_inst_rate           580669.0503 # simulation speed (in insts/sec)
sim_total_insn            859691820 # total number of instructions executed
sim_total_refs            263269108 # total number of loads and stores executed
sim_total_loads           179145965 # total number of loads executed
sim_total_stores       84123143.0000 # total number of stores executed
sim_total_branches        121726932 # total number of branches executed
sim_cycle                 553246655 # total simulation time in cycles
sim_IPC                      1.5229 # instructions per cycle
sim_CPI                      0.6566 # cycles per instruction
sim_exec_BW                  1.5539 # total instructions (mis-spec + committed) per cycle
sim_IPB                      6.9908 # instruction per branch
IFQ_count                1619755741 # cumulative IFQ occupancy
IFQ_fcount                348983922 # cumulative IFQ full count
ifq_occupancy                2.9277 # avg IFQ occupancy (insn's)
ifq_rate                     1.5539 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.8841 # avg IFQ occupant latency (cycle's)
ifq_full                     0.6308 # fraction of time (cycle's) IFQ was full
RUU_count                6745768084 # cumulative RUU occupancy
RUU_fcount                234565689 # cumulative RUU full count
ruu_occupancy               12.1931 # avg RUU occupancy (insn's)
ruu_rate                     1.5539 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  7.8467 # avg RUU occupant latency (cycle's)
ruu_full                     0.4240 # fraction of time (cycle's) RUU was full
LSQ_count                2255323173 # cumulative LSQ occupancy
LSQ_fcount                134186830 # cumulative LSQ full count
lsq_occupancy                4.0765 # avg LSQ occupancy (insn's)
lsq_rate                     1.5539 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  2.6234 # avg LSQ occupant latency (cycle's)
lsq_full                     0.2425 # fraction of time (cycle's) LSQ was full
sim_slip                 9986276082 # total number of slip cycles
avg_sim_slip                11.8524 # the average slip between issue and retirement
bpred_bimod.lookups       122332994 # total number of bpred lookups
bpred_bimod.updates       120522975 # total number of updates
bpred_bimod.addr_hits     118676993 # total number of address-predicted hits
bpred_bimod.dir_hits      118682811 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses          1840164 # total number of misses
bpred_bimod.jr_hits        28423943 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen        28430346 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP           39 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP         1276 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    0.9847 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    0.9847 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    0.9998 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP    0.0306 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes     29022188 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops     28632279 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP     28429070 # total number of RAS predictions used
bpred_bimod.ras_hits.PP     28423904 # total number of RAS hits
bpred_bimod.ras_rate.PP    0.9998 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses              884647863 # total number of accesses
il1.hits                  866402291 # total number of hits
il1.misses                 18245572 # total number of misses
il1.replacements           18245060 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0206 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0206 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               18245572 # total number of accesses
il2.hits                   18244351 # total number of hits
il2.misses                     1221 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0001 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              261419697 # total number of accesses
dl1.hits                  260891799 # total number of hits
dl1.misses                   527898 # total number of misses
dl1.replacements             527386 # total number of replacements
dl1.writebacks               327433 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0020 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0020 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0013 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                 855331 # total number of accesses
dl2.hits                     789557 # total number of hits
dl2.misses                    65774 # total number of misses
dl2.replacements              63726 # total number of replacements
dl2.writebacks                61027 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.0769 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0745 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0713 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses             884647863 # total number of accesses
itlb.hits                 884647832 # total number of hits
itlb.misses                      31 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             261431545 # total number of accesses
dtlb.hits                 261430164 # total number of hits
dtlb.misses                    1381 # total number of misses
dtlb.replacements              1253 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power           231238010.8520 # total power usage of rename unit
bpred_power            2502404554.9258 # total power usage of bpred unit
window_power           1219532362.7409 # total power usage of instruction window
lsq_power              532876109.8806 # total power usage of load/store queue
regfile_power          1976458237.3582 # total power usage of arch. regfile
icache_power           1370359736.7598 # total power usage of icache
dcache_power           3366454014.6112 # total power usage of dcache
dcache2_power          1427578577.1039 # total power usage of dcache2
alu_power              10479141963.7751 # total power usage of alu
falu_power             7900940353.8972 # total power usage of falu
resultbus_power        1271107919.0315 # total power usage of resultbus
clock_power            14438339484.7477 # total power usage of clock
avg_rename_power             0.4180 # avg power usage of rename unit
avg_bpred_power              4.5231 # avg power usage of bpred unit
avg_window_power             2.2043 # avg power usage of instruction window
avg_lsq_power                0.9632 # avg power usage of lsq
avg_regfile_power            3.5725 # avg power usage of arch. regfile
avg_icache_power             2.4769 # avg power usage of icache
avg_dcache_power             6.0849 # avg power usage of dcache
avg_dcache2_power            2.5804 # avg power usage of dcache2
avg_alu_power               18.9412 # avg power usage of alu
avg_falu_power              14.2810 # avg power usage of falu
avg_resultbus_power          2.2975 # avg power usage of resultbus
avg_clock_power             26.0975 # avg power usage of clock
fetch_stage_power      3872764291.6856 # total power usage of fetch stage
dispatch_stage_power   231238010.8520 # total power usage of dispatch stage
issue_stage_power      18296690947.1433 # total power usage of issue stage
avg_fetch_power              7.0001 # average power of fetch unit per cycle
avg_dispatch_power           0.4180 # average power of dispatch unit per cycle
avg_issue_power             33.0715 # average power of issue unit per cycle
total_power            38815490971.7868 # total power per cycle
avg_total_power_cycle       70.1595 # average total power per cycle
avg_total_power_cycle_nofp_nod2      53.2981 # average total power per cycle
avg_total_power_insn        45.1505 # average total power per insn
avg_total_power_insn_nofp_nod2      34.2995 # average total power per insn
rename_power_cc1       125735450.1580 # total power usage of rename unit_cc1
bpred_power_cc1        443923609.2549 # total power usage of bpred unit_cc1
window_power_cc1       936222466.0558 # total power usage of instruction window_cc1
lsq_power_cc1          77932632.4289 # total power usage of lsq_cc1
regfile_power_cc1      1050201091.0286 # total power usage of arch. regfile_cc1
icache_power_cc1       785204259.7950 # total power usage of icache_cc1
dcache_power_cc1       995144090.8374 # total power usage of dcache_cc1
dcache2_power_cc1      48438319.3278 # total power usage of dcache2_cc1
alu_power_cc1          3210126852.4280 # total power usage of alu_cc1
resultbus_power_cc1    707477882.4173 # total power usage of resultbus_cc1
clock_power_cc1        5337823219.5455 # total power usage of clock_cc1
avg_rename_power_cc1         0.2273 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          0.8024 # avg power usage of bpred unit_cc1
avg_window_power_cc1         1.6922 # avg power usage of instruction window_cc1
avg_lsq_power_cc1            0.1409 # avg power usage of lsq_cc1
avg_regfile_power_cc1        1.8983 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1         1.4193 # avg power usage of icache_cc1
avg_dcache_power_cc1         1.7987 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.0876 # avg power usage of dcache2_cc1
avg_alu_power_cc1            5.8023 # avg power usage of alu_cc1
avg_resultbus_power_cc1       1.2788 # avg power usage of resultbus_cc1
avg_clock_power_cc1          9.6482 # avg power usage of clock_cc1
fetch_stage_power_cc1  1229127869.0499 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1 125735450.1580 # total power usage of dispatch stage_cc1
issue_stage_power_cc1  5975342243.4953 # total power usage of issue stage_cc1
avg_fetch_power_cc1          2.2217 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1       0.2273 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1         10.8005 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  13718229873.2772 # total power per cycle_cc1
avg_total_power_cycle_cc1      24.7959 # average total power per cycle_cc1
avg_total_power_insn_cc1      15.9571 # average total power per insn_cc1
rename_power_cc2       89825215.7473 # total power usage of rename unit_cc2
bpred_power_cc2        272570325.2575 # total power usage of bpred unit_cc2
window_power_cc2       654181699.8790 # total power usage of instruction window_cc2
lsq_power_cc2          61370176.4475 # total power usage of lsq_cc2
regfile_power_cc2      316429519.8225 # total power usage of arch. regfile_cc2
icache_power_cc2       785204259.7950 # total power usage of icache_cc2
dcache_power_cc2       795357175.8760 # total power usage of dcache_cc2
dcache2_power_cc2      24643655.5927 # total power usage of dcache2_cc2
alu_power_cc2          1277707646.5615 # total power usage of alu_cc2
resultbus_power_cc2    408650890.5825 # total power usage of resultbus_cc2
clock_power_cc2        2983519514.9276 # total power usage of clock_cc2
avg_rename_power_cc2         0.1624 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.4927 # avg power usage of bpred unit_cc2
avg_window_power_cc2         1.1824 # avg power usage of instruction window_cc2
avg_lsq_power_cc2            0.1109 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2        0.5720 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2         1.4193 # avg power usage of icache_cc2
avg_dcache_power_cc2         1.4376 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0445 # avg power usage of dcache2_cc2
avg_alu_power_cc2            2.3095 # avg power usage of alu_cc2
avg_resultbus_power_cc2       0.7386 # avg power usage of resultbus_cc2
avg_clock_power_cc2          5.3927 # avg power usage of clock_cc2
fetch_stage_power_cc2  1057774585.0525 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2 89825215.7473 # total power usage of dispatch stage_cc2
issue_stage_power_cc2  3221911244.9392 # total power usage of issue stage_cc2
avg_fetch_power_cc2          1.9119 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2       0.1624 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2          5.8236 # average power of issue unit per cycle_cc2
total_power_cycle_cc2  7669460080.4891 # total power per cycle_cc2
avg_total_power_cycle_cc2      13.8626 # average total power per cycle_cc2
avg_total_power_insn_cc2       8.9212 # average total power per insn_cc2
rename_power_cc3       100375471.7876 # total power usage of rename unit_cc3
bpred_power_cc3        480532941.4635 # total power usage of bpred unit_cc3
window_power_cc3       674854348.6986 # total power usage of instruction window_cc3
lsq_power_cc3          106342265.0451 # total power usage of lsq_cc3
regfile_power_cc3      389031618.6910 # total power usage of arch. regfile_cc3
icache_power_cc3       843719804.0506 # total power usage of icache_cc3
dcache_power_cc3       1033585349.6619 # total power usage of dcache_cc3
dcache2_power_cc3      162557877.5117 # total power usage of dcache2_cc3
alu_power_cc3          2004609154.5211 # total power usage of alu_cc3
resultbus_power_cc3    446614793.2278 # total power usage of resultbus_cc3
clock_power_cc3        3865071027.4752 # total power usage of clock_cc3
avg_rename_power_cc3         0.1814 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.8686 # avg power usage of bpred unit_cc3
avg_window_power_cc3         1.2198 # avg power usage of instruction window_cc3
avg_lsq_power_cc3            0.1922 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3        0.7032 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3         1.5250 # avg power usage of icache_cc3
avg_dcache_power_cc3         1.8682 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.2938 # avg power usage of dcache2_cc3
avg_alu_power_cc3            3.6234 # avg power usage of alu_cc3
avg_resultbus_power_cc3       0.8073 # avg power usage of resultbus_cc3
avg_clock_power_cc3          6.9862 # avg power usage of clock_cc3
fetch_stage_power_cc3  1324252745.5141 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3 100375471.7876 # total power usage of dispatch stage_cc3
issue_stage_power_cc3  4428563788.6662 # total power usage of issue stage_cc3
avg_fetch_power_cc3          2.3936 # average power of fetch unit per cycle_cc3
avg_dispatch_power_cc3       0.1814 # average power of dispatch unit per cycle_cc3
avg_issue_power_cc3          8.0047 # average power of issue unit per cycle_cc3
total_power_cycle_cc3  10107294652.1341 # total power per cycle_cc3
avg_total_power_cycle_cc3      18.2691 # average total power per cycle_cc3
avg_total_power_insn_cc3      11.7569 # average total power per insn_cc3
total_rename_access       859642419 # total number accesses of rename unit
total_bpred_access        120522975 # total number accesses of bpred unit
total_window_access      3200578203 # total number accesses of instruction window
total_lsq_access          261444767 # total number accesses of load/store queue
total_regfile_access     1267276195 # total number accesses of arch. regfile
total_icache_access       884701701 # total number accesses of icache
total_dcache_access       261419697 # total number accesses of dcache
total_dcache2_access       19100903 # total number accesses of dcache2
total_alu_access          821219037 # total number accesses of alu
total_resultbus_access    906875217 # total number accesses of resultbus
avg_rename_access            1.5538 # avg number accesses of rename unit
avg_bpred_access             0.2178 # avg number accesses of bpred unit
avg_window_access            5.7851 # avg number accesses of instruction window
avg_lsq_access               0.4726 # avg number accesses of lsq
avg_regfile_access           2.2906 # avg number accesses of arch. regfile
avg_icache_access            1.5991 # avg number accesses of icache
avg_dcache_access            0.4725 # avg number accesses of dcache
avg_dcache2_access           0.0345 # avg number accesses of dcache2
avg_alu_access               1.4844 # avg number accesses of alu
avg_resultbus_access         1.6392 # avg number accesses of resultbus
max_rename_access                 4 # max number accesses of rename unit
max_bpred_access                  4 # max number accesses of bpred unit
max_window_access                17 # max number accesses of instruction window
max_lsq_access                    6 # max number accesses of load/store queue
max_regfile_access               11 # max number accesses of arch. regfile
max_icache_access                 4 # max number accesses of icache
max_dcache_access                 4 # max number accesses of dcache
max_dcache2_access                5 # max number accesses of dcache2
max_alu_access                    4 # max number accesses of alu
max_resultbus_access              9 # max number accesses of resultbus
max_cycle_power_cc1         54.4387 # maximum cycle power usage of cc1
max_cycle_power_cc2         32.5486 # maximum cycle power usage of cc2
max_cycle_power_cc3         35.6301 # maximum cycle power usage of cc3
sim_invalid_addrs                 2 # total non-speculative bogus addresses seen (debug var)
ld_text_base             0x00400000 # program text (code) segment base
ld_text_size                 124464 # program text (code) size in bytes
ld_data_base             0x10000000 # program initialized data segment base
ld_data_size                  13588 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base            0x7fffc000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry            0x00400140 # program entry point (initial PC)
ld_environ_base          0x7fff8000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  962 # total number of pages allocated
mem.page_mem                  3848k # total size of memory pages allocated
mem.ptab_misses                1272 # total first level page table misses
mem.ptab_accesses        5602453238 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

