SYNC_INST SIMD, START, EXEC, 0, 1, 57
DTYPE_CFG 32FXP, 16, 16, 16
LD_CONFIG_BASE_ADDR LSB, VMEM1, 0, 0
LD_CONFIG_BASE_ADDR MSB, VMEM1, 0, 0
ST_CONFIG_BASE_ADDR LSB, VMEM2, 0, 0
ST_CONFIG_BASE_ADDR MSB, VMEM2, 0, 0
IMM_SIGN_EXT IMM, 0, 16
LD_CONFIG_BASE_LOOP_ITER 0, VMEM1, 0, 0
LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 0, 47104
LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 0, 6
ST_CONFIG_BASE_LOOP_ITER 0, VMEM2, 0, 0
ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM2, 0, 47104
ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM2, 0, 6
	LD_CONFIG_BASE_LOOP_ITER 0, VMEM1, 1, 0
	LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 1, 44032
	LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 1, 0
	ST_CONFIG_BASE_LOOP_ITER 0, VMEM2, 1, 0
	ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM2, 1, 44032
	ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM2, 1, 0
		LD_CONFIG_TILE_ADDR LSB, VMEM1, 0, 0
		LD_CONFIG_TILE_ADDR MSB, VMEM1, 0, 0
		LD_CONFIG_TILE_LOOP_ITER 0, VMEM1, 4, 0
		LD_CONFIG_TILE_LOOP_STRIDE LSB, VMEM1, 4, 47104
		LD_CONFIG_TILE_LOOP_STRIDE MSB, VMEM1, 4, 6
				LD_START 0, VMEM1, 31, 3440
		NOP 0, 0, 0, 0, 0, 0
		BASE_SIGN_EXT VMEM1, 0, 0
		STRIDE_SIGN_EXT VMEM1, 0, 86
		BASE_SIGN_EXT VMEM1, 1, 0
		STRIDE_SIGN_EXT VMEM1, 1, 1
		BASE_SIGN_EXT IMM, 0, 0
		STRIDE_SIGN_EXT IMM, 0, 0
		BASE_SIGN_EXT IMM, 0, 0
		STRIDE_SIGN_EXT IMM, 0, 0
		BASE_SIGN_EXT VMEM2, 0, 0
		STRIDE_SIGN_EXT VMEM2, 0, 86
		BASE_SIGN_EXT VMEM2, 1, 0
		STRIDE_SIGN_EXT VMEM2, 1, 1
		SET_ITER 0, 0, 10
		SET_INDEX VMEM2, 0, VMEM1, 0, IMM, 0
			SET_ITER 1, 0, 86
			SET_INDEX VMEM2, 1, VMEM1, 1, IMM, 0
				SET_INST 1, 0, 1
				SIGMOID VMEM2, 0, VMEM1, 0, IMM, 0
			BASE_SIGN_EXT VMEM1, 0, 1
			STRIDE_SIGN_EXT VMEM1, 0, 0
			SET_ITER 1, 0, 4
			SET_INDEX VMEM1, 0, VMEM1, 0, VMEM1, 0
				SET_INST 1, 0, 1
				NOP 0, 0, 0, 0, 0, 0
		ST_CONFIG_TILE_ADDR LSB, VMEM2, 0, 0
		ST_CONFIG_TILE_ADDR MSB, VMEM2, 0, 0
		ST_CONFIG_TILE_LOOP_ITER 0, VMEM2, 5, 0
		ST_CONFIG_TILE_LOOP_STRIDE LSB, VMEM2, 5, 47104
		ST_CONFIG_TILE_LOOP_STRIDE MSB, VMEM2, 5, 6
				ST_START 0, VMEM2, 31, 3440
		NOP 0, 0, 0, 0, 0, 0
SYNC_INST SIMD, END, EXEC, 0, 1, 0
SET_BASE_ADDR LOW, IMEM, IBUF, 0, 0
SET_BASE_ADDR HIGH, IMEM, IBUF, 0, 0
LD_ST LD, IMEM, IBUF, 0, 102
BLOCK_END 0