// Seed: 2900640412
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_5 = id_2;
  always @(1 or posedge 1)
    for (id_1 = 1; ""; id_2 = id_5)
      for (int id_6 = 1'd0 - id_5; id_2; id_5 = {id_2{1'b0}}) id_5 = id_3 > id_2;
  always @(posedge 1) #1;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    input wor id_2,
    input uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri id_6,
    input tri id_7
    , id_10,
    output uwire id_8
);
  integer id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign modCall_1.id_1 = 0;
endmodule
