//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_relu_15 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_relu_15
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_relu_15
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_relu_15(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_15_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_15_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_15_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_15_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_15_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_15_param_5,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_relu_15_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_relu_15_param_7
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<59>;
	.reg .b32 	%r<175>;
	.reg .f32 	%f<88>;
	.reg .b64 	%rd<28>;
	.loc	1 19 0                          // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_no_training_relu_15_param_0];
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training_relu_15_param_1];
$L__tmp0:
	.loc	1 22 28                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:22:33
	shl.b32 	%r94, %r1, 8;
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training_relu_15_param_2];
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training_relu_15_param_3];
	.loc	1 23 44                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:23:44
	mov.u32 	%r95, %tid.x;
	shl.b32 	%r96, %r95, 2;
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training_relu_15_param_4];
	and.b32  	%r97, %r96, 252;
	ld.param.u64 	%rd18, [triton_poi_fused__native_batch_norm_legit_no_training_relu_15_param_5];
	and.b32  	%r98, %r95, 255;
	.loc	1 23 23                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:23:23
	or.b32  	%r99, %r94, %r97;
	or.b32  	%r100, %r94, %r98;
	.loc	1 24 21                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:24:21
	setp.lt.s32 	%p33, %r99, 512;
	setp.lt.s32 	%p9, %r100, 512;
	.loc	1 25 28                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:25:33
	shl.b32 	%r101, %r2, 4;
	.loc	1 26 44                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:26:44
	bfe.u32 	%r102, %r95, 6, 2;
	.loc	1 26 23                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:26:23
	or.b32  	%r103, %r101, %r102;
	or.b32  	%r104, %r103, 4;
	or.b32  	%r105, %r103, 8;
	or.b32  	%r106, %r103, 12;
	.loc	1 27 21                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:27:21
	setp.lt.s32 	%p34, %r103, 1024;
	setp.lt.s32 	%p35, %r104, 1024;
	setp.lt.s32 	%p36, %r105, 1024;
	setp.lt.s32 	%p37, %r106, 1024;
	.loc	1 30 19                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:30:19
	shr.s32 	%r108, %r99, 31;
	shr.u32 	%r109, %r108, 25;
	add.s32 	%r110, %r99, %r109;
	.loc	1 29 19                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:29:19
	and.b32  	%r111, %r110, -128;
	sub.s32 	%r112, %r99, %r111;
	bfe.s32 	%r113, %r1, 23, 1;
	shr.u32 	%r114, %r113, 25;
	add.s32 	%r115, %r100, %r114;
	and.b32  	%r116, %r115, -128;
	sub.s32 	%r117, %r100, %r116;
	.loc	1 32 39                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:32:39
	shl.b32 	%r118, %r103, 7;
	shl.b32 	%r119, %r104, 7;
	shl.b32 	%r120, %r105, 7;
	shl.b32 	%r121, %r106, 7;
	.loc	1 32 51                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:32:51
	shl.b32 	%r122, %r110, 10;
	and.b32  	%r123, %r122, -131072;
	.loc	1 32 35                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:32:35
	add.s32 	%r124, %r123, %r112;
	.loc	1 32 44                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:32:44
	add.s32 	%r125, %r124, %r118;
	add.s32 	%r126, %r124, %r119;
	add.s32 	%r127, %r124, %r120;
	add.s32 	%r128, %r124, %r121;
	.loc	1 32 30                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:32:30
	mul.wide.s32 	%rd19, %r125, 4;
	add.s64 	%rd1, %rd13, %rd19;
	mul.wide.s32 	%rd20, %r126, 4;
	add.s64 	%rd2, %rd13, %rd20;
	mul.wide.s32 	%rd21, %r127, 4;
	add.s64 	%rd3, %rd13, %rd21;
	mul.wide.s32 	%rd22, %r128, 4;
	add.s64 	%rd4, %rd13, %rd22;
	.loc	1 32 64                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:32:64
	and.pred  	%p1, %p33, %p34;
	and.pred  	%p2, %p35, %p33;
	and.pred  	%p3, %p36, %p33;
	and.pred  	%p4, %p37, %p33;
	.loc	1 32 56                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:32:56
	// begin inline asm
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r20, %r21, %r22, %r23 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r25, %r26, %r27, %r28 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r30, 0x0;
	mov.u32 %r31, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r33, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r30, %r31, %r32, %r33 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r35, 0x0;
	mov.u32 %r36, 0x0;
	mov.u32 %r37, 0x0;
	mov.u32 %r38, 0x0;
	@%p4 ld.global.L1::evict_last.v4.b32 { %r35, %r36, %r37, %r38 }, [ %rd4 + 0 ];
	// end inline asm
	and.b32  	%r129, %r96, 1020;
	shr.u32 	%r130, %r95, 2;
	and.b32  	%r131, %r130, 48;
	mov.u32 	%r132, global_smem;
	add.s32 	%r133, %r132, %r131;
	shl.b32 	%r134, %r129, 2;
	add.s32 	%r19, %r133, %r134;
	mov.pred 	%p5, -1;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r19 + 0 ], { %r20, %r21, %r22, %r23 };
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r135, %r98, 2;
	add.s32 	%r136, %r132, %r135;
	ld.shared.f32 	%f1, [%r136];
	ld.shared.f32 	%f2, [%r136+1040];
	ld.shared.f32 	%f3, [%r136+2080];
	ld.shared.f32 	%f4, [%r136+3120];
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r19 + 0 ], { %r25, %r26, %r27, %r28 };
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f5, [%r136];
	ld.shared.f32 	%f6, [%r136+1040];
	ld.shared.f32 	%f7, [%r136+2080];
	ld.shared.f32 	%f8, [%r136+3120];
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r19 + 0 ], { %r30, %r31, %r32, %r33 };
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f9, [%r136];
	ld.shared.f32 	%f10, [%r136+1040];
	ld.shared.f32 	%f11, [%r136+2080];
	ld.shared.f32 	%f12, [%r136+3120];
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r19 + 0 ], { %r35, %r36, %r37, %r38 };
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f13, [%r136];
	ld.shared.f32 	%f14, [%r136+1040];
	ld.shared.f32 	%f15, [%r136+2080];
	ld.shared.f32 	%f16, [%r136+3120];
	.loc	1 33 30                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:33:30
	mul.wide.s32 	%rd23, %r117, 4;
	add.s64 	%rd5, %rd14, %rd23;
	.loc	1 33 35                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:33:35
	// begin inline asm
	mov.u32 %r39, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r39 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 34 30                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:34:30
	add.s64 	%rd6, %rd15, %rd23;
	.loc	1 34 35                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:34:35
	// begin inline asm
	mov.u32 %r40, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r40 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f17, %r40;
	.loc	1 35 31                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:35:31
	add.s64 	%rd7, %rd16, %rd23;
	.loc	1 35 36                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:35:36
	// begin inline asm
	mov.u32 %r41, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r41 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 36 31                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:36:31
	add.s64 	%rd8, %rd17, %rd23;
	.loc	1 36 36                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:36:36
	// begin inline asm
	mov.u32 %r42, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r42 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 39 18                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:39:18
	add.f32 	%f18, %f17, 0f3727C5AC;
	.loc	1 40 26                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:40:26
	sqrt.approx.ftz.f32 	%f19, %f18;
	.loc	1 23 44                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:23:44
	and.b32  	%r137, %r96, 12;
	.loc	1 26 23                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:26:23
	or.b32  	%r138, %r101, %r137;
	.loc	1 27 21                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:27:21
	setp.lt.s32 	%p38, %r138, 1024;
	.loc	1 23 44                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:23:44
	bfe.u32 	%r139, %r95, 2, 6;
	.loc	1 23 23                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:23:23
	or.b32  	%r140, %r139, %r94;
	or.b32  	%r141, %r140, 192;
	.loc	1 24 21                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:24:21
	setp.lt.s32 	%p39, %r141, 512;
	.loc	1 32 64                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:32:64
	and.pred  	%p32, %p39, %p38;
	.loc	1 23 23                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:23:23
	or.b32  	%r142, %r140, 128;
	.loc	1 24 21                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:24:21
	setp.lt.s32 	%p40, %r142, 512;
	.loc	1 32 64                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:32:64
	and.pred  	%p31, %p40, %p38;
	.loc	1 23 23                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:23:23
	or.b32  	%r143, %r140, 64;
	.loc	1 24 21                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:24:21
	setp.lt.s32 	%p41, %r143, 512;
	.loc	1 32 64                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:32:64
	and.pred  	%p30, %p41, %p38;
	.loc	1 24 21                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:24:21
	setp.lt.s32 	%p42, %r140, 512;
	.loc	1 32 64                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:32:64
	and.pred  	%p29, %p42, %p38;
	.loc	1 42 18                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:42:18
	mov.b32 	%r45, %f19;
	mov.b32 	%r44, 1065353216;
	// begin inline asm
	div.full.f32 %r43, %r44, %r45;
	// end inline asm
	mov.b32 	%f20, %r43;
	.loc	1 37 18                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:37:18
	mov.b32 	%f21, %r39;
	sub.f32 	%f22, %f1, %f21;
	sub.f32 	%f23, %f2, %f21;
	sub.f32 	%f24, %f3, %f21;
	sub.f32 	%f25, %f4, %f21;
	sub.f32 	%f26, %f5, %f21;
	sub.f32 	%f27, %f6, %f21;
	sub.f32 	%f28, %f7, %f21;
	sub.f32 	%f29, %f8, %f21;
	sub.f32 	%f30, %f9, %f21;
	sub.f32 	%f31, %f10, %f21;
	sub.f32 	%f32, %f11, %f21;
	sub.f32 	%f33, %f12, %f21;
	sub.f32 	%f34, %f13, %f21;
	sub.f32 	%f35, %f14, %f21;
	sub.f32 	%f36, %f15, %f21;
	sub.f32 	%f37, %f16, %f21;
	.loc	1 45 19                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:45:19
	mul.f32 	%f38, %f37, %f20;
	mul.f32 	%f39, %f36, %f20;
	mul.f32 	%f40, %f35, %f20;
	mul.f32 	%f41, %f34, %f20;
	mul.f32 	%f42, %f33, %f20;
	mul.f32 	%f43, %f32, %f20;
	mul.f32 	%f44, %f31, %f20;
	mul.f32 	%f45, %f30, %f20;
	mul.f32 	%f46, %f29, %f20;
	mul.f32 	%f47, %f28, %f20;
	mul.f32 	%f48, %f27, %f20;
	mul.f32 	%f49, %f26, %f20;
	mul.f32 	%f50, %f25, %f20;
	mul.f32 	%f51, %f24, %f20;
	mul.f32 	%f52, %f23, %f20;
	mul.f32 	%f53, %f22, %f20;
	.loc	1 46 20                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:46:20
	mov.b32 	%f54, %r41;
	.loc	1 47 20                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:47:20
	mov.b32 	%f55, %r42;
	fma.rn.f32 	%f56, %f53, %f54, %f55;
	fma.rn.f32 	%f57, %f52, %f54, %f55;
	fma.rn.f32 	%f58, %f51, %f54, %f55;
	fma.rn.f32 	%f59, %f50, %f54, %f55;
	fma.rn.f32 	%f60, %f49, %f54, %f55;
	fma.rn.f32 	%f61, %f48, %f54, %f55;
	fma.rn.f32 	%f62, %f47, %f54, %f55;
	fma.rn.f32 	%f63, %f46, %f54, %f55;
	fma.rn.f32 	%f64, %f45, %f54, %f55;
	fma.rn.f32 	%f65, %f44, %f54, %f55;
	fma.rn.f32 	%f66, %f43, %f54, %f55;
	fma.rn.f32 	%f67, %f42, %f54, %f55;
	fma.rn.f32 	%f68, %f41, %f54, %f55;
	fma.rn.f32 	%f69, %f40, %f54, %f55;
	fma.rn.f32 	%f70, %f39, %f54, %f55;
	fma.rn.f32 	%f71, %f38, %f54, %f55;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p43, %f71, 0f00000000;
	setp.lt.f32 	%p44, %f70, 0f00000000;
	setp.lt.f32 	%p45, %f69, 0f00000000;
	setp.lt.f32 	%p46, %f68, 0f00000000;
	setp.lt.f32 	%p47, %f67, 0f00000000;
	setp.lt.f32 	%p48, %f66, 0f00000000;
	setp.lt.f32 	%p49, %f65, 0f00000000;
	setp.lt.f32 	%p50, %f64, 0f00000000;
	setp.lt.f32 	%p51, %f63, 0f00000000;
	setp.lt.f32 	%p52, %f62, 0f00000000;
	setp.lt.f32 	%p53, %f61, 0f00000000;
	setp.lt.f32 	%p54, %f60, 0f00000000;
	setp.lt.f32 	%p55, %f59, 0f00000000;
	setp.lt.f32 	%p56, %f58, 0f00000000;
	setp.lt.f32 	%p57, %f57, 0f00000000;
	setp.lt.f32 	%p58, %f56, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f72, 0f00000000, %f56, %p58;
	selp.f32 	%f73, 0f00000000, %f57, %p57;
	selp.f32 	%f74, 0f00000000, %f58, %p56;
	selp.f32 	%f75, 0f00000000, %f59, %p55;
	selp.f32 	%f76, 0f00000000, %f60, %p54;
	selp.f32 	%f77, 0f00000000, %f61, %p53;
	selp.f32 	%f78, 0f00000000, %f62, %p52;
	selp.f32 	%f79, 0f00000000, %f63, %p51;
	selp.f32 	%f80, 0f00000000, %f64, %p50;
	selp.f32 	%f81, 0f00000000, %f65, %p49;
	selp.f32 	%f82, 0f00000000, %f66, %p48;
	selp.f32 	%f83, 0f00000000, %f67, %p47;
	selp.f32 	%f84, 0f00000000, %f68, %p46;
	selp.f32 	%f85, 0f00000000, %f69, %p45;
	selp.f32 	%f86, 0f00000000, %f70, %p44;
	selp.f32 	%f87, 0f00000000, %f71, %p43;
$L__tmp2:
	.loc	1 50 35                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:50:35
	shl.b32 	%r144, %r140, 10;
	shl.b32 	%r145, %r143, 10;
	shl.b32 	%r146, %r142, 10;
	shl.b32 	%r147, %r141, 10;
	.loc	1 50 30                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:50:30
	add.s32 	%r148, %r138, %r144;
	add.s32 	%r149, %r138, %r145;
	add.s32 	%r150, %r138, %r146;
	add.s32 	%r151, %r138, %r147;
	.loc	1 50 25                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:50:25
	mul.wide.s32 	%rd24, %r148, 4;
	add.s64 	%rd9, %rd18, %rd24;
	mul.wide.s32 	%rd25, %r149, 4;
	add.s64 	%rd10, %rd18, %rd25;
	mul.wide.s32 	%rd26, %r150, 4;
	add.s64 	%rd11, %rd18, %rd26;
	mul.wide.s32 	%rd27, %r151, 4;
	add.s64 	%rd12, %rd18, %rd27;
	.loc	1 50 47                         // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:50:47
	bar.sync 	0;
	shl.b32 	%r152, %r95, 4;
	and.b32  	%r153, %r152, 4080;
	shr.u32 	%r154, %r153, 2;
	add.s32 	%r155, %r132, %r154;
	shl.b32 	%r156, %r153, 2;
	add.s32 	%r46, %r155, %r156;
	mov.b32 	%r47, %f72;
	// begin inline asm
	@%p5 st.shared.b32 [ %r46 + 0 ], %r47;
	// end inline asm
	add.s32 	%r48, %r46, 4;
	mov.b32 	%r49, %f73;
	// begin inline asm
	@%p5 st.shared.b32 [ %r48 + 0 ], %r49;
	// end inline asm
	add.s32 	%r50, %r46, 8;
	mov.b32 	%r51, %f74;
	// begin inline asm
	@%p5 st.shared.b32 [ %r50 + 0 ], %r51;
	// end inline asm
	add.s32 	%r52, %r46, 12;
	mov.b32 	%r53, %f75;
	// begin inline asm
	@%p5 st.shared.b32 [ %r52 + 0 ], %r53;
	// end inline asm
	add.s32 	%r54, %r46, 16;
	mov.b32 	%r55, %f76;
	// begin inline asm
	@%p5 st.shared.b32 [ %r54 + 0 ], %r55;
	// end inline asm
	add.s32 	%r56, %r46, 20;
	mov.b32 	%r57, %f77;
	// begin inline asm
	@%p5 st.shared.b32 [ %r56 + 0 ], %r57;
	// end inline asm
	add.s32 	%r58, %r46, 24;
	mov.b32 	%r59, %f78;
	// begin inline asm
	@%p5 st.shared.b32 [ %r58 + 0 ], %r59;
	// end inline asm
	add.s32 	%r60, %r46, 28;
	mov.b32 	%r61, %f79;
	// begin inline asm
	@%p5 st.shared.b32 [ %r60 + 0 ], %r61;
	// end inline asm
	add.s32 	%r62, %r46, 32;
	mov.b32 	%r63, %f80;
	// begin inline asm
	@%p5 st.shared.b32 [ %r62 + 0 ], %r63;
	// end inline asm
	add.s32 	%r64, %r46, 36;
	mov.b32 	%r65, %f81;
	// begin inline asm
	@%p5 st.shared.b32 [ %r64 + 0 ], %r65;
	// end inline asm
	add.s32 	%r66, %r46, 40;
	mov.b32 	%r67, %f82;
	// begin inline asm
	@%p5 st.shared.b32 [ %r66 + 0 ], %r67;
	// end inline asm
	add.s32 	%r68, %r46, 44;
	mov.b32 	%r69, %f83;
	// begin inline asm
	@%p5 st.shared.b32 [ %r68 + 0 ], %r69;
	// end inline asm
	add.s32 	%r70, %r46, 48;
	mov.b32 	%r71, %f84;
	// begin inline asm
	@%p5 st.shared.b32 [ %r70 + 0 ], %r71;
	// end inline asm
	add.s32 	%r72, %r46, 52;
	mov.b32 	%r73, %f85;
	// begin inline asm
	@%p5 st.shared.b32 [ %r72 + 0 ], %r73;
	// end inline asm
	add.s32 	%r74, %r46, 56;
	mov.b32 	%r75, %f86;
	// begin inline asm
	@%p5 st.shared.b32 [ %r74 + 0 ], %r75;
	// end inline asm
	add.s32 	%r76, %r46, 60;
	mov.b32 	%r77, %f87;
	// begin inline asm
	@%p5 st.shared.b32 [ %r76 + 0 ], %r77;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r157, %r95, 252;
	add.s32 	%r158, %r132, %r157;
	add.s32 	%r159, %r158, %r134;
	ld.shared.u32 	%r78, [%r159];
	ld.shared.u32 	%r79, [%r159+4];
	ld.shared.u32 	%r80, [%r159+8];
	ld.shared.u32 	%r81, [%r159+12];
	or.b32  	%r160, %r129, 1024;
	shr.u32 	%r161, %r160, 2;
	and.b32  	%r162, %r161, 508;
	add.s32 	%r163, %r132, %r162;
	add.s32 	%r164, %r163, %r134;
	ld.shared.u32 	%r82, [%r164+4096];
	ld.shared.u32 	%r83, [%r164+4100];
	ld.shared.u32 	%r84, [%r164+4104];
	ld.shared.u32 	%r85, [%r164+4108];
	or.b32  	%r165, %r129, 2048;
	shr.u32 	%r166, %r165, 2;
	and.b32  	%r167, %r166, 764;
	add.s32 	%r168, %r132, %r167;
	add.s32 	%r169, %r168, %r134;
	ld.shared.u32 	%r86, [%r169+8192];
	ld.shared.u32 	%r87, [%r169+8196];
	ld.shared.u32 	%r88, [%r169+8200];
	ld.shared.u32 	%r89, [%r169+8204];
	or.b32  	%r170, %r129, 3072;
	shr.u32 	%r171, %r170, 2;
	and.b32  	%r172, %r171, 1020;
	add.s32 	%r173, %r132, %r172;
	add.s32 	%r174, %r173, %r134;
	ld.shared.u32 	%r90, [%r174+12288];
	ld.shared.u32 	%r91, [%r174+12292];
	ld.shared.u32 	%r92, [%r174+12296];
	ld.shared.u32 	%r93, [%r174+12300];
	// begin inline asm
	@%p29 st.global.v4.b32 [ %rd9 + 0 ], { %r78, %r79, %r80, %r81 };
	// end inline asm
	// begin inline asm
	@%p30 st.global.v4.b32 [ %rd10 + 0 ], { %r82, %r83, %r84, %r85 };
	// end inline asm
	// begin inline asm
	@%p31 st.global.v4.b32 [ %rd11 + 0 ], { %r86, %r87, %r88, %r89 };
	// end inline asm
	// begin inline asm
	@%p32 st.global.v4.b32 [ %rd12 + 0 ], { %r90, %r91, %r92, %r93 };
	// end inline asm
	.loc	1 50 4                          // c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py:50:4
	ret;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/7j/c7jtbtobrbcu6gvuxt5l67gxbhukffawvdo7nx3hphchpos2wbgl.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 206                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xc7 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 55
.b8 106
.b8 116
.b8 98
.b8 116
.b8 111
.b8 98
.b8 114
.b8 98
.b8 99
.b8 117
.b8 54
.b8 103
.b8 118
.b8 117
.b8 120
.b8 116
.b8 53
.b8 108
.b8 54
.b8 55
.b8 103
.b8 120
.b8 98
.b8 104
.b8 117
.b8 107
.b8 102
.b8 102
.b8 97
.b8 119
.b8 118
.b8 100
.b8 111
.b8 55
.b8 110
.b8 120
.b8 51
.b8 104
.b8 112
.b8 104
.b8 99
.b8 104
.b8 112
.b8 111
.b8 115
.b8 50
.b8 119
.b8 98
.b8 103
.b8 108
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 55
.b8 106
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x40 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 49
.b8 53
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xa3:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xb8:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 49                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
