/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Fri Feb  7 11:12:55 2014
 *                 Full Compile MD5 Checksum c1939edb4d365f34476e561998cc22cb
 *                   (minus title and desc)
 *                 MD5 Checksum              72463f92d6498529c76c1ea2882a4aec
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_PM_H__
#define BCHP_PM_H__

/***************************************************************************
 *PM - Peripheral Module Configuration
 ***************************************************************************/
#define BCHP_PM_CONFIG                           0x0040a500 /* PERIPHERAL MODULE CONFIGURATION REGISTER */
#define BCHP_PM_CLK_CTRL                         0x0040a504 /* UPG Clock control register */
#define BCHP_PM_RST_CTRL                         0x0040a508 /* UPG reset control register */

/***************************************************************************
 *CONFIG - PERIPHERAL MODULE CONFIGURATION REGISTER
 ***************************************************************************/
/* PM :: CONFIG :: reserved0 [31:18] */
#define BCHP_PM_CONFIG_reserved0_MASK                              0xfffc0000
#define BCHP_PM_CONFIG_reserved0_SHIFT                             18

/* PM :: CONFIG :: testport_sel [17:17] */
#define BCHP_PM_CONFIG_testport_sel_MASK                           0x00020000
#define BCHP_PM_CONFIG_testport_sel_SHIFT                          17
#define BCHP_PM_CONFIG_testport_sel_DEFAULT                        0x00000000

/* PM :: CONFIG :: uc_sir_in [16:16] */
#define BCHP_PM_CONFIG_uc_sir_in_MASK                              0x00010000
#define BCHP_PM_CONFIG_uc_sir_in_SHIFT                             16
#define BCHP_PM_CONFIG_uc_sir_in_DEFAULT                           0x00000000

/* PM :: CONFIG :: ub_sir_in [15:15] */
#define BCHP_PM_CONFIG_ub_sir_in_MASK                              0x00008000
#define BCHP_PM_CONFIG_ub_sir_in_SHIFT                             15
#define BCHP_PM_CONFIG_ub_sir_in_DEFAULT                           0x00000000

/* PM :: CONFIG :: ua_sir_in [14:14] */
#define BCHP_PM_CONFIG_ua_sir_in_MASK                              0x00004000
#define BCHP_PM_CONFIG_ua_sir_in_SHIFT                             14
#define BCHP_PM_CONFIG_ua_sir_in_DEFAULT                           0x00000000

/* PM :: CONFIG :: irb_out_sel [13:12] */
#define BCHP_PM_CONFIG_irb_out_sel_MASK                            0x00003000
#define BCHP_PM_CONFIG_irb_out_sel_SHIFT                           12
#define BCHP_PM_CONFIG_irb_out_sel_DEFAULT                         0x00000000

/* PM :: CONFIG :: uart_dma_sw_init [11:11] */
#define BCHP_PM_CONFIG_uart_dma_sw_init_MASK                       0x00000800
#define BCHP_PM_CONFIG_uart_dma_sw_init_SHIFT                      11
#define BCHP_PM_CONFIG_uart_dma_sw_init_DEFAULT                    0x00000000

/* PM :: CONFIG :: uart_dma_sw_reset [10:10] */
#define BCHP_PM_CONFIG_uart_dma_sw_reset_MASK                      0x00000400
#define BCHP_PM_CONFIG_uart_dma_sw_reset_SHIFT                     10
#define BCHP_PM_CONFIG_uart_dma_sw_reset_DEFAULT                   0x00000000

/* PM :: CONFIG :: uart_enable_busy_detect [09:09] */
#define BCHP_PM_CONFIG_uart_enable_busy_detect_MASK                0x00000200
#define BCHP_PM_CONFIG_uart_enable_busy_detect_SHIFT               9
#define BCHP_PM_CONFIG_uart_enable_busy_detect_DEFAULT             0x00000000

/* PM :: CONFIG :: uart_disable_busy_wr [08:08] */
#define BCHP_PM_CONFIG_uart_disable_busy_wr_MASK                   0x00000100
#define BCHP_PM_CONFIG_uart_disable_busy_wr_SHIFT                  8
#define BCHP_PM_CONFIG_uart_disable_busy_wr_DEFAULT                0x00000000

/* PM :: CONFIG :: uart_sw_reset [07:07] */
#define BCHP_PM_CONFIG_uart_sw_reset_MASK                          0x00000080
#define BCHP_PM_CONFIG_uart_sw_reset_SHIFT                         7
#define BCHP_PM_CONFIG_uart_sw_reset_DEFAULT                       0x00000000

/* PM :: CONFIG :: uart_clk_sel [06:06] */
#define BCHP_PM_CONFIG_uart_clk_sel_MASK                           0x00000040
#define BCHP_PM_CONFIG_uart_clk_sel_SHIFT                          6
#define BCHP_PM_CONFIG_uart_clk_sel_DEFAULT                        0x00000000

/* PM :: CONFIG :: mcif1_sw_init [05:05] */
#define BCHP_PM_CONFIG_mcif1_sw_init_MASK                          0x00000020
#define BCHP_PM_CONFIG_mcif1_sw_init_SHIFT                         5
#define BCHP_PM_CONFIG_mcif1_sw_init_DEFAULT                       0x00000000

/* PM :: CONFIG :: mcif1_sw_reset [04:04] */
#define BCHP_PM_CONFIG_mcif1_sw_reset_MASK                         0x00000010
#define BCHP_PM_CONFIG_mcif1_sw_reset_SHIFT                        4
#define BCHP_PM_CONFIG_mcif1_sw_reset_DEFAULT                      0x00000000

/* PM :: CONFIG :: mcif_sw_init [03:03] */
#define BCHP_PM_CONFIG_mcif_sw_init_MASK                           0x00000008
#define BCHP_PM_CONFIG_mcif_sw_init_SHIFT                          3
#define BCHP_PM_CONFIG_mcif_sw_init_DEFAULT                        0x00000000

/* PM :: CONFIG :: mcif_sw_reset [02:02] */
#define BCHP_PM_CONFIG_mcif_sw_reset_MASK                          0x00000004
#define BCHP_PM_CONFIG_mcif_sw_reset_SHIFT                         2
#define BCHP_PM_CONFIG_mcif_sw_reset_DEFAULT                       0x00000000

/* PM :: CONFIG :: sc_late_sw_reset [01:01] */
#define BCHP_PM_CONFIG_sc_late_sw_reset_MASK                       0x00000002
#define BCHP_PM_CONFIG_sc_late_sw_reset_SHIFT                      1
#define BCHP_PM_CONFIG_sc_late_sw_reset_DEFAULT                    0x00000000

/* PM :: CONFIG :: sc_sw_reset [00:00] */
#define BCHP_PM_CONFIG_sc_sw_reset_MASK                            0x00000001
#define BCHP_PM_CONFIG_sc_sw_reset_SHIFT                           0
#define BCHP_PM_CONFIG_sc_sw_reset_DEFAULT                         0x00000000

/***************************************************************************
 *CLK_CTRL - UPG Clock control register
 ***************************************************************************/
/* PM :: CLK_CTRL :: reserved0 [31:12] */
#define BCHP_PM_CLK_CTRL_reserved0_MASK                            0xfffff000
#define BCHP_PM_CLK_CTRL_reserved0_SHIFT                           12

/* PM :: CLK_CTRL :: mcif1 [11:11] */
#define BCHP_PM_CLK_CTRL_mcif1_MASK                                0x00000800
#define BCHP_PM_CLK_CTRL_mcif1_SHIFT                               11
#define BCHP_PM_CLK_CTRL_mcif1_DEFAULT                             0x00000000

/* PM :: CLK_CTRL :: mcif [10:10] */
#define BCHP_PM_CLK_CTRL_mcif_MASK                                 0x00000400
#define BCHP_PM_CLK_CTRL_mcif_SHIFT                                10
#define BCHP_PM_CLK_CTRL_mcif_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: irb [09:09] */
#define BCHP_PM_CLK_CTRL_irb_MASK                                  0x00000200
#define BCHP_PM_CLK_CTRL_irb_SHIFT                                 9
#define BCHP_PM_CLK_CTRL_irb_DEFAULT                               0x00000001

/* PM :: CLK_CTRL :: gpio [08:08] */
#define BCHP_PM_CLK_CTRL_gpio_MASK                                 0x00000100
#define BCHP_PM_CLK_CTRL_gpio_SHIFT                                8
#define BCHP_PM_CLK_CTRL_gpio_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: timers [07:07] */
#define BCHP_PM_CLK_CTRL_timers_MASK                               0x00000080
#define BCHP_PM_CLK_CTRL_timers_SHIFT                              7
#define BCHP_PM_CLK_CTRL_timers_DEFAULT                            0x00000001

/* PM :: CLK_CTRL :: pwmb [06:06] */
#define BCHP_PM_CLK_CTRL_pwmb_MASK                                 0x00000040
#define BCHP_PM_CLK_CTRL_pwmb_SHIFT                                6
#define BCHP_PM_CLK_CTRL_pwmb_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: pwma [05:05] */
#define BCHP_PM_CLK_CTRL_pwma_MASK                                 0x00000020
#define BCHP_PM_CLK_CTRL_pwma_SHIFT                                5
#define BCHP_PM_CLK_CTRL_pwma_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: bscg [04:04] */
#define BCHP_PM_CLK_CTRL_bscg_MASK                                 0x00000010
#define BCHP_PM_CLK_CTRL_bscg_SHIFT                                4
#define BCHP_PM_CLK_CTRL_bscg_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: bscf [03:03] */
#define BCHP_PM_CLK_CTRL_bscf_MASK                                 0x00000008
#define BCHP_PM_CLK_CTRL_bscf_SHIFT                                3
#define BCHP_PM_CLK_CTRL_bscf_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: bsce [02:02] */
#define BCHP_PM_CLK_CTRL_bsce_MASK                                 0x00000004
#define BCHP_PM_CLK_CTRL_bsce_SHIFT                                2
#define BCHP_PM_CLK_CTRL_bsce_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: bscb [01:01] */
#define BCHP_PM_CLK_CTRL_bscb_MASK                                 0x00000002
#define BCHP_PM_CLK_CTRL_bscb_SHIFT                                1
#define BCHP_PM_CLK_CTRL_bscb_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: bsca [00:00] */
#define BCHP_PM_CLK_CTRL_bsca_MASK                                 0x00000001
#define BCHP_PM_CLK_CTRL_bsca_SHIFT                                0
#define BCHP_PM_CLK_CTRL_bsca_DEFAULT                              0x00000001

/***************************************************************************
 *RST_CTRL - UPG reset control register
 ***************************************************************************/
/* PM :: RST_CTRL :: reserved0 [31:10] */
#define BCHP_PM_RST_CTRL_reserved0_MASK                            0xfffffc00
#define BCHP_PM_RST_CTRL_reserved0_SHIFT                           10

/* PM :: RST_CTRL :: irb [09:09] */
#define BCHP_PM_RST_CTRL_irb_MASK                                  0x00000200
#define BCHP_PM_RST_CTRL_irb_SHIFT                                 9
#define BCHP_PM_RST_CTRL_irb_DEFAULT                               0x00000000

/* PM :: RST_CTRL :: gpio [08:08] */
#define BCHP_PM_RST_CTRL_gpio_MASK                                 0x00000100
#define BCHP_PM_RST_CTRL_gpio_SHIFT                                8
#define BCHP_PM_RST_CTRL_gpio_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: timers [07:07] */
#define BCHP_PM_RST_CTRL_timers_MASK                               0x00000080
#define BCHP_PM_RST_CTRL_timers_SHIFT                              7
#define BCHP_PM_RST_CTRL_timers_DEFAULT                            0x00000000

/* PM :: RST_CTRL :: pwmb [06:06] */
#define BCHP_PM_RST_CTRL_pwmb_MASK                                 0x00000040
#define BCHP_PM_RST_CTRL_pwmb_SHIFT                                6
#define BCHP_PM_RST_CTRL_pwmb_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: pwma [05:05] */
#define BCHP_PM_RST_CTRL_pwma_MASK                                 0x00000020
#define BCHP_PM_RST_CTRL_pwma_SHIFT                                5
#define BCHP_PM_RST_CTRL_pwma_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: bscg [04:04] */
#define BCHP_PM_RST_CTRL_bscg_MASK                                 0x00000010
#define BCHP_PM_RST_CTRL_bscg_SHIFT                                4
#define BCHP_PM_RST_CTRL_bscg_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: bscf [03:03] */
#define BCHP_PM_RST_CTRL_bscf_MASK                                 0x00000008
#define BCHP_PM_RST_CTRL_bscf_SHIFT                                3
#define BCHP_PM_RST_CTRL_bscf_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: bsce [02:02] */
#define BCHP_PM_RST_CTRL_bsce_MASK                                 0x00000004
#define BCHP_PM_RST_CTRL_bsce_SHIFT                                2
#define BCHP_PM_RST_CTRL_bsce_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: bscb [01:01] */
#define BCHP_PM_RST_CTRL_bscb_MASK                                 0x00000002
#define BCHP_PM_RST_CTRL_bscb_SHIFT                                1
#define BCHP_PM_RST_CTRL_bscb_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: bsca [00:00] */
#define BCHP_PM_RST_CTRL_bsca_MASK                                 0x00000001
#define BCHP_PM_RST_CTRL_bsca_SHIFT                                0
#define BCHP_PM_RST_CTRL_bsca_DEFAULT                              0x00000000

#endif /* #ifndef BCHP_PM_H__ */

/* End of File */
