#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000143fb24ef00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000143fb279ae0 .scope module, "tb_adsr_filter" "tb_adsr_filter" 3 3;
 .timescale -9 -12;
P_00000143fb279c70 .param/l "BITS" 1 3 7, +C4<00000000000000000000000000001000>;
P_00000143fb279ca8 .param/l "CLK_PERIOD" 1 3 6, +C4<00000000000000000000000000010100>;
P_00000143fb279ce0 .param/l "IMG_H" 1 3 9, +C4<00000000000000000000000111100000>;
P_00000143fb279d18 .param/l "IMG_W" 1 3 8, +C4<00000000000000000000001010000000>;
P_00000143fb279d50 .param/l "S_ATTACK" 1 3 55, C4<001>;
P_00000143fb279d88 .param/l "S_DECAY" 1 3 56, C4<010>;
P_00000143fb279dc0 .param/l "S_IDLE" 1 3 54, C4<000>;
P_00000143fb279df8 .param/l "S_RELEASE" 1 3 58, C4<100>;
P_00000143fb279e30 .param/l "S_SUSTAIN" 1 3 57, C4<011>;
v00000143fb2cbd00_0 .var "BPM_estimate", 7 0;
v00000143fb2cce80_0 .net "bpm_brightness_gain", 7 0, L_00000143fb2ccde0;  1 drivers
v00000143fb2cbf80_0 .net "bpm_brightness_mult", 23 0, L_00000143fb2cc200;  1 drivers
v00000143fb2ccac0_0 .net "brightness_gain", 7 0, v00000143fb272bf0_0;  1 drivers
v00000143fb2cca20_0 .var "clk", 0 0;
v00000143fb2cd420_0 .net "env_brightness_gain", 7 0, L_00000143fb364080;  1 drivers
v00000143fb2cb580_0 .var "filter_enable", 0 0;
v00000143fb2cc5c0_0 .var/i "max_cycles", 31 0;
v00000143fb2ccd40_0 .net "module_ready", 0 0, L_00000143fb26a3b0;  1 drivers
v00000143fb2cc020_0 .var "next_state", 2 0;
v00000143fb2ccb60_0 .var "output_ready", 0 0;
v00000143fb2cbda0_0 .var/i "pgm_file", 31 0;
v00000143fb2cc840_0 .var "pix_in", 7 0;
v00000143fb2ccf20_0 .net "pix_out", 7 0, v00000143fb2660a0_0;  1 drivers
v00000143fb2cbe40_0 .var "pulse_amplitude", 7 0;
v00000143fb2cb8a0_0 .var "reset", 0 0;
v00000143fb2cb800_0 .var/i "tick_count", 31 0;
v00000143fb2cb940_0 .var "valid_in", 0 0;
v00000143fb2cb6c0_0 .net "valid_out", 0 0, L_00000143fb269930;  1 drivers
S_00000143fb22bd40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 158, 3 158 0, S_00000143fb279ae0;
 .timescale -9 -12;
v00000143fb274590_0 .var/2s "i", 31 0;
E_00000143fb252f00 .event posedge, v00000143fb273cd0_0;
S_00000143fb22bed0 .scope function.vec4.s3, "compute_next_state" "compute_next_state" 3 120, 3 120 0, S_00000143fb279ae0;
 .timescale -9 -12;
; Variable compute_next_state is vec4 return value of scope S_00000143fb22bed0
v00000143fb2734b0_0 .var "counter", 15 0;
v00000143fb273730_0 .var "filter_en", 0 0;
v00000143fb2744f0_0 .var "state", 2 0;
v00000143fb272970_0 .var "valid_in", 0 0;
TD_tb_adsr_filter.compute_next_state ;
    %load/vec4 v00000143fb2744f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to compute_next_state (store_vec4_to_lval)
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v00000143fb272970_0;
    %load/vec4 v00000143fb273730_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.7, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %ret/vec4 0, 0, 3;  Assign to compute_next_state (store_vec4_to_lval)
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v00000143fb2734b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %ret/vec4 0, 0, 3;  Assign to compute_next_state (store_vec4_to_lval)
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v00000143fb2734b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %ret/vec4 0, 0, 3;  Assign to compute_next_state (store_vec4_to_lval)
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v00000143fb2734b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.13, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_0.14, 8;
T_0.13 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_0.14, 8;
 ; End of false expr.
    %blend;
T_0.14;
    %ret/vec4 0, 0, 3;  Assign to compute_next_state (store_vec4_to_lval)
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v00000143fb2734b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.15, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.16, 8;
T_0.15 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_0.16, 8;
 ; End of false expr.
    %blend;
T_0.16;
    %ret/vec4 0, 0, 3;  Assign to compute_next_state (store_vec4_to_lval)
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %end;
S_00000143fb22c060 .scope module, "dut" "adsr_filter" 3 32, 4 1 0, S_00000143fb279ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "pix_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 1 "output_ready";
    .port_info 5 /OUTPUT 1 "module_ready";
    .port_info 6 /OUTPUT 8 "pix_out";
    .port_info 7 /OUTPUT 1 "valid_out";
    .port_info 8 /INPUT 1 "filter_enable";
    .port_info 9 /INPUT 8 "BPM_estimate";
    .port_info 10 /INPUT 8 "pulse_amplitude";
    .port_info 11 /OUTPUT 8 "bpm_brightness_gain";
    .port_info 12 /OUTPUT 8 "env_brightness_gain";
    .port_info 13 /OUTPUT 24 "bpm_brightness_mult";
    .port_info 14 /OUTPUT 8 "brightness_gain";
P_00000143fb2f68e0 .param/l "ATTACK" 0 4 2, +C4<00000000000000000000000000101000>;
P_00000143fb2f6918 .param/l "BITS" 0 4 8, +C4<00000000000000000000000000001000>;
P_00000143fb2f6950 .param/l "DECAY" 0 4 3, +C4<00000000000000000000000000101000>;
P_00000143fb2f6988 .param/l "IMAGE_HEIGHT" 0 4 10, +C4<00000000000000000000000111100000>;
P_00000143fb2f69c0 .param/l "IMAGE_WIDTH" 0 4 9, +C4<00000000000000000000001010000000>;
P_00000143fb2f69f8 .param/l "MAX_BPM" 0 4 7, +C4<00000000000000000000000011001000>;
P_00000143fb2f6a30 .param/l "MIN_BPM" 0 4 6, +C4<00000000000000000000000000101000>;
P_00000143fb2f6a68 .param/l "RELEASE" 0 4 5, +C4<00000000000000000000000001010000>;
P_00000143fb2f6aa0 .param/l "STEP_SIZE" 0 4 11, +C4<00000000000000000000000101000111>;
P_00000143fb2f6ad8 .param/l "SUSTAIN" 0 4 4, +C4<00000000000000000000000010100000>;
P_00000143fb2f6b10 .param/l "TICK_DIV" 1 4 128, +C4<00000000000000110000110101000000>;
enum00000143fb24de60 .enum4 (3)
   "S_IDLE" 3'b000,
   "S_ATTACK" 3'b001,
   "S_DECAY" 3'b010,
   "S_SUSTAIN" 3'b011,
   "S_RELEASE" 3'b100
 ;
L_00000143fb26a3b0 .functor BUFZ 1, v00000143fb2ccb60_0, C4<0>, C4<0>, C4<0>;
L_00000143fb2698c0 .functor AND 1, L_00000143fb26a3b0, v00000143fb2cb940_0, C4<1>, C4<1>;
L_00000143fb269930 .functor AND 1, L_00000143fb2698c0, v00000143fb2cb580_0, C4<1>, C4<1>;
v00000143fb274090_0 .net "BPM_estimate", 7 0, v00000143fb2cbd00_0;  1 drivers
L_00000143fb3082a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000143fb273f50_0 .net *"_ivl_10", 0 0, L_00000143fb3082a8;  1 drivers
v00000143fb2746d0_0 .net *"_ivl_12", 31 0, L_00000143fb2cb760;  1 drivers
L_00000143fb3082f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143fb272a10_0 .net *"_ivl_15", 23 0, L_00000143fb3082f0;  1 drivers
v00000143fb274630_0 .net *"_ivl_16", 31 0, L_00000143fb2cd1a0;  1 drivers
L_00000143fb308338 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143fb273190_0 .net *"_ivl_19", 23 0, L_00000143fb308338;  1 drivers
v00000143fb273ff0_0 .net *"_ivl_22", 31 0, L_00000143fb2cd240;  1 drivers
L_00000143fb308380 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143fb273410_0 .net *"_ivl_25", 23 0, L_00000143fb308380;  1 drivers
L_00000143fb3083c8 .functor BUFT 1, C4<00000000000000000000000101000111>, C4<0>, C4<0>, C4<0>;
v00000143fb2728d0_0 .net/2u *"_ivl_26", 31 0, L_00000143fb3083c8;  1 drivers
v00000143fb274130_0 .net *"_ivl_29", 31 0, L_00000143fb2cba80;  1 drivers
v00000143fb2741d0_0 .net *"_ivl_3", 0 0, L_00000143fb2698c0;  1 drivers
v00000143fb274270_0 .net *"_ivl_30", 31 0, L_00000143fb2cc160;  1 drivers
v00000143fb2739b0_0 .net *"_ivl_32", 23 0, L_00000143fb2cc660;  1 drivers
L_00000143fb308410 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000143fb274770_0 .net *"_ivl_34", 7 0, L_00000143fb308410;  1 drivers
v00000143fb272dd0_0 .net *"_ivl_38", 31 0, L_00000143fb2cc700;  1 drivers
L_00000143fb308458 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000143fb273a50_0 .net *"_ivl_41", 7 0, L_00000143fb308458;  1 drivers
L_00000143fb3084a0 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v00000143fb273d70_0 .net/2u *"_ivl_42", 31 0, L_00000143fb3084a0;  1 drivers
v00000143fb2737d0_0 .net *"_ivl_44", 0 0, L_00000143fb2cc7a0;  1 drivers
L_00000143fb3084e8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v00000143fb272f10_0 .net/2u *"_ivl_46", 7 0, L_00000143fb3084e8;  1 drivers
v00000143fb273870_0 .net *"_ivl_49", 7 0, L_00000143fb2ccca0;  1 drivers
v00000143fb273af0_0 .net *"_ivl_52", 15 0, L_00000143fb2ccfc0;  1 drivers
L_00000143fb308530 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000143fb273c30_0 .net *"_ivl_55", 7 0, L_00000143fb308530;  1 drivers
v00000143fb273b90_0 .net *"_ivl_57", 15 0, L_00000143fb2cd060;  1 drivers
v00000143fb273550_0 .net *"_ivl_58", 15 0, L_00000143fb363220;  1 drivers
v00000143fb272ab0_0 .net *"_ivl_60", 7 0, L_00000143fb362a00;  1 drivers
L_00000143fb308578 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000143fb272c90_0 .net *"_ivl_62", 7 0, L_00000143fb308578;  1 drivers
v00000143fb272e70_0 .net *"_ivl_8", 6 0, L_00000143fb2cd380;  1 drivers
v00000143fb273370_0 .var "adsr_counter", 15 0;
v00000143fb2735f0_0 .net "bpm_brightness_gain", 7 0, L_00000143fb2ccde0;  alias, 1 drivers
v00000143fb272b50_0 .net "bpm_brightness_mult", 23 0, L_00000143fb2cc200;  alias, 1 drivers
v00000143fb272bf0_0 .var "brightness_gain", 7 0;
v00000143fb273050_0 .var "brightness_gain_temp", 7 0;
v00000143fb273cd0_0 .net "clk", 0 0, v00000143fb2cca20_0;  1 drivers
v00000143fb273e10_0 .var/s "cx", 15 0;
v00000143fb273690_0 .var/s "cy", 15 0;
v00000143fb274310_0 .var "decay_target", 7 0;
v00000143fb2743b0_0 .var "diff", 31 0;
v00000143fb274450_0 .var "dist_sq", 31 0;
v00000143fb272d30_0 .var/s "dx", 15 0;
v00000143fb272fb0_0 .var/s "dy", 15 0;
v00000143fb2730f0_0 .net "env_brightness_gain", 7 0, L_00000143fb364080;  alias, 1 drivers
v00000143fb273230_0 .var "env_gain", 15 0;
v00000143fb2732d0_0 .net "filter_enable", 0 0, v00000143fb2cb580_0;  1 drivers
v00000143fb266960_0 .net "module_ready", 0 0, L_00000143fb26a3b0;  alias, 1 drivers
v00000143fb266f00_0 .var "next_state", 2 0;
v00000143fb2661e0_0 .net "output_ready", 0 0, v00000143fb2ccb60_0;  1 drivers
v00000143fb266c80_0 .net "pix_in", 7 0, v00000143fb2cc840_0;  1 drivers
v00000143fb2660a0_0 .var "pix_out", 7 0;
v00000143fb266320_0 .var "pixel_x", 9 0;
v00000143fb2cc3e0_0 .var "pixel_y", 8 0;
v00000143fb2cb620_0 .net "pulse_amplitude", 7 0, v00000143fb2cbe40_0;  1 drivers
v00000143fb2cbb20_0 .net "radius", 7 0, L_00000143fb2cc0c0;  1 drivers
v00000143fb2cb9e0_0 .net "radius_sq", 31 0, L_00000143fb2ccc00;  1 drivers
v00000143fb2cc2a0_0 .net "reset", 0 0, v00000143fb2cb8a0_0;  1 drivers
v00000143fb2cbee0_0 .var "state", 2 0;
v00000143fb2cd2e0_0 .var "tick_4ms", 0 0;
v00000143fb2cbbc0_0 .var "tick_cnt", 17 0;
v00000143fb2cc480_0 .net "valid_in", 0 0, v00000143fb2cb940_0;  1 drivers
v00000143fb2cbc60_0 .net "valid_out", 0 0, L_00000143fb269930;  alias, 1 drivers
E_00000143fb252f80 .event anyedge, v00000143fb2cbee0_0, v00000143fb2cc480_0, v00000143fb2732d0_0, v00000143fb273370_0;
E_00000143fb253100 .event posedge, v00000143fb2cc2a0_0, v00000143fb273cd0_0;
E_00000143fb253f40 .event anyedge, v00000143fb266320_0, v00000143fb273e10_0, v00000143fb2cc3e0_0, v00000143fb273690_0;
L_00000143fb2cd380 .part v00000143fb2cbe40_0, 1, 7;
L_00000143fb2cc0c0 .concat [ 7 1 0 0], L_00000143fb2cd380, L_00000143fb3082a8;
L_00000143fb2cb760 .concat [ 8 24 0 0], L_00000143fb2cc0c0, L_00000143fb3082f0;
L_00000143fb2cd1a0 .concat [ 8 24 0 0], L_00000143fb2cc0c0, L_00000143fb308338;
L_00000143fb2ccc00 .arith/mult 32, L_00000143fb2cb760, L_00000143fb2cd1a0;
L_00000143fb2cd240 .concat [ 8 24 0 0], v00000143fb2cbd00_0, L_00000143fb308380;
L_00000143fb2cba80 .arith/mult 32, L_00000143fb2cd240, L_00000143fb3083c8;
L_00000143fb2cc660 .part L_00000143fb2cba80, 8, 24;
L_00000143fb2cc160 .concat [ 24 8 0 0], L_00000143fb2cc660, L_00000143fb308410;
L_00000143fb2cc200 .part L_00000143fb2cc160, 0, 24;
L_00000143fb2cc700 .concat [ 24 8 0 0], L_00000143fb2cc200, L_00000143fb308458;
L_00000143fb2cc7a0 .cmp/gt 32, L_00000143fb2cc700, L_00000143fb3084a0;
L_00000143fb2ccca0 .part L_00000143fb2cc200, 0, 8;
L_00000143fb2ccde0 .functor MUXZ 8, L_00000143fb2ccca0, L_00000143fb3084e8, L_00000143fb2cc7a0, C4<>;
L_00000143fb2ccfc0 .concat [ 8 8 0 0], L_00000143fb2ccde0, L_00000143fb308530;
L_00000143fb2cd060 .arith/mult 16, v00000143fb273230_0, L_00000143fb2ccfc0;
L_00000143fb362a00 .part L_00000143fb2cd060, 8, 8;
L_00000143fb363220 .concat [ 8 8 0 0], L_00000143fb362a00, L_00000143fb308578;
L_00000143fb364080 .part L_00000143fb363220, 0, 8;
S_00000143fb2f6c50 .scope task, "print_state_debug" "print_state_debug" 3 67, 3 67 0, S_00000143fb279ae0;
 .timescale -9 -12;
v00000143fb2cc340_0 .var "state_label", 2 0;
TD_tb_adsr_filter.print_state_debug ;
    %vpi_call/w 3 68 "$display", "\012[DEBUG] ADSR State %0d", v00000143fb2cc340_0 {0 0 0};
    %vpi_call/w 3 69 "$display", "  state                : %0d", v00000143fb2cbee0_0 {0 0 0};
    %vpi_call/w 3 70 "$display", "  adsr_counter         : %0d", v00000143fb273370_0 {0 0 0};
    %vpi_call/w 3 71 "$display", "  env_gain             : %0d", v00000143fb273230_0 {0 0 0};
    %vpi_call/w 3 72 "$display", "  bpm_brightness_mult  : %0d", v00000143fb272b50_0 {0 0 0};
    %vpi_call/w 3 73 "$display", "  bpm_brightness_gain  : %0d", v00000143fb2735f0_0 {0 0 0};
    %vpi_call/w 3 74 "$display", "  env_brightness_gain  : %0d", v00000143fb2730f0_0 {0 0 0};
    %vpi_call/w 3 75 "$display", "  brightness_gain_temp : %0d", v00000143fb273050_0 {0 0 0};
    %vpi_call/w 3 76 "$display", "  brightness_gain      : %0d", v00000143fb272bf0_0 {0 0 0};
    %vpi_call/w 3 77 "$display", "  diff                 : %0d", v00000143fb2743b0_0 {0 0 0};
    %vpi_call/w 3 78 "$display", "  cx                   : %0d", v00000143fb273e10_0 {0 0 0};
    %vpi_call/w 3 79 "$display", "  cy                   : %0d", v00000143fb273690_0 {0 0 0};
    %vpi_call/w 3 80 "$display", "  radius               : %0d", v00000143fb2cbb20_0 {0 0 0};
    %vpi_call/w 3 81 "$display", "  radius_sq            : %0d", v00000143fb2cb9e0_0 {0 0 0};
    %end;
S_00000143fb2cd940 .scope task, "write_adsr_image_pgm" "write_adsr_image_pgm" 3 85, 3 85 0, S_00000143fb279ae0;
 .timescale -9 -12;
v00000143fb2cc980_0 .var/str "filename";
v00000143fb2cd100_0 .var "state_label", 2 0;
v00000143fb2cc8e0_0 .var/2s "x", 31 0;
v00000143fb2cc520_0 .var/2s "y", 31 0;
TD_tb_adsr_filter.write_adsr_image_pgm ;
    %load/vec4 v00000143fb2cd100_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %pushi/str "adsr_unknown.pgm";
    %store/str v00000143fb2cc980_0;
    %jmp T_2.22;
T_2.17 ;
    %pushi/str "adsr_attack.pgm";
    %store/str v00000143fb2cc980_0;
    %jmp T_2.22;
T_2.18 ;
    %pushi/str "adsr_decay.pgm";
    %store/str v00000143fb2cc980_0;
    %jmp T_2.22;
T_2.19 ;
    %pushi/str "adsr_sustain.pgm";
    %store/str v00000143fb2cc980_0;
    %jmp T_2.22;
T_2.20 ;
    %pushi/str "adsr_release.pgm";
    %store/str v00000143fb2cc980_0;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %vpi_call/w 3 97 "$display", "[PGM] Writing %s", v00000143fb2cc980_0 {0 0 0};
    %vpi_func 3 98 "$fopen" 32, v00000143fb2cc980_0, "w" {0 0 0};
    %store/vec4 v00000143fb2cbda0_0, 0, 32;
    %vpi_call/w 3 100 "$fdisplay", v00000143fb2cbda0_0, "P2" {0 0 0};
    %vpi_call/w 3 101 "$fdisplay", v00000143fb2cbda0_0, "# ADSR image for state %0d", v00000143fb2cd100_0 {0 0 0};
    %vpi_call/w 3 102 "$fdisplay", v00000143fb2cbda0_0, "%0d %0d", P_00000143fb279d18, P_00000143fb279ce0 {0 0 0};
    %vpi_call/w 3 103 "$fdisplay", v00000143fb2cbda0_0, "255" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143fb2cc520_0, 0, 32;
T_2.23 ;
    %load/vec4 v00000143fb2cc520_0;
    %cmpi/s 480, 0, 32;
    %jmp/0xz T_2.24, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143fb2cc8e0_0, 0, 32;
T_2.25 ;
    %load/vec4 v00000143fb2cc8e0_0;
    %cmpi/s 640, 0, 32;
    %jmp/0xz T_2.26, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000143fb2cc840_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143fb2cb940_0, 0, 1;
    %wait E_00000143fb252f00;
    %delay 1000, 0;
    %vpi_call/w 3 111 "$fwrite", v00000143fb2cbda0_0, "%0d ", v00000143fb2ccf20_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000143fb2cc8e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000143fb2cc8e0_0, 0, 32;
    %jmp T_2.25;
T_2.26 ;
    %vpi_call/w 3 113 "$fwrite", v00000143fb2cbda0_0, "\012" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000143fb2cc520_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000143fb2cc520_0, 0, 32;
    %jmp T_2.23;
T_2.24 ;
    %vpi_call/w 3 116 "$fclose", v00000143fb2cbda0_0 {0 0 0};
    %end;
    .scope S_00000143fb22c060;
T_3 ;
    %pushi/vec4 320, 0, 16;
    %store/vec4 v00000143fb273e10_0, 0, 16;
    %pushi/vec4 240, 0, 16;
    %store/vec4 v00000143fb273690_0, 0, 16;
    %end;
    .thread T_3, $init;
    .scope S_00000143fb22c060;
T_4 ;
    %wait E_00000143fb253100;
    %load/vec4 v00000143fb2cc2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000143fb266320_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000143fb2cc3e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000143fb2cbc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000143fb266320_0;
    %pad/u 32;
    %cmpi/e 639, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000143fb266320_0, 0;
    %load/vec4 v00000143fb2cc3e0_0;
    %pad/u 32;
    %cmpi/e 479, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000143fb2cc3e0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v00000143fb2cc3e0_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000143fb2cc3e0_0, 0;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000143fb266320_0;
    %addi 1, 0, 10;
    %assign/vec4 v00000143fb266320_0, 0;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000143fb22c060;
T_5 ;
Ewait_0 .event/or E_00000143fb253f40, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000143fb266320_0;
    %pad/s 16;
    %load/vec4 v00000143fb273e10_0;
    %sub;
    %store/vec4 v00000143fb272d30_0, 0, 16;
    %load/vec4 v00000143fb2cc3e0_0;
    %pad/s 16;
    %load/vec4 v00000143fb273690_0;
    %sub;
    %store/vec4 v00000143fb272fb0_0, 0, 16;
    %load/vec4 v00000143fb272d30_0;
    %pad/s 32;
    %load/vec4 v00000143fb272d30_0;
    %pad/s 32;
    %mul;
    %load/vec4 v00000143fb272fb0_0;
    %pad/s 32;
    %load/vec4 v00000143fb272fb0_0;
    %pad/s 32;
    %mul;
    %add;
    %store/vec4 v00000143fb274450_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000143fb22c060;
T_6 ;
    %wait E_00000143fb252f00;
    %load/vec4 v00000143fb2cc2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000143fb273050_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000143fb2cc480_0;
    %load/vec4 v00000143fb2732d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000143fb2cb9e0_0;
    %load/vec4 v00000143fb274450_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000143fb273050_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v00000143fb2cb9e0_0;
    %load/vec4 v00000143fb274450_0;
    %sub;
    %assign/vec4 v00000143fb2743b0_0, 0;
    %load/vec4 v00000143fb2743b0_0;
    %load/vec4 v00000143fb2730f0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v00000143fb2cb9e0_0;
    %div;
    %pad/u 8;
    %assign/vec4 v00000143fb273050_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000143fb22c060;
T_7 ;
    %wait E_00000143fb253100;
    %load/vec4 v00000143fb2cc2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000143fb2660a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000143fb272bf0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000143fb2cbc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000143fb273050_0;
    %assign/vec4 v00000143fb272bf0_0, 0;
    %load/vec4 v00000143fb273050_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v00000143fb2732d0_0;
    %and;
    %load/vec4 v00000143fb2cc480_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v00000143fb266c80_0;
    %load/vec4 v00000143fb273050_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v00000143fb2660a0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v00000143fb266c80_0;
    %assign/vec4 v00000143fb2660a0_0, 0;
T_7.5 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000143fb22c060;
T_8 ;
    %wait E_00000143fb252f00;
    %load/vec4 v00000143fb2cc2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v00000143fb2cbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143fb2cd2e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000143fb2cbbc0_0;
    %pad/u 32;
    %cmpi/e 199999, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v00000143fb2cbbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143fb2cd2e0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000143fb2cbbc0_0;
    %addi 1, 0, 18;
    %assign/vec4 v00000143fb2cbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143fb2cd2e0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000143fb22c060;
T_9 ;
Ewait_1 .event/or E_00000143fb252f80, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000143fb2cbee0_0;
    %store/vec4 v00000143fb266f00_0, 0, 3;
    %load/vec4 v00000143fb2cbee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000143fb266f00_0, 0, 3;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v00000143fb2cc480_0;
    %load/vec4 v00000143fb2732d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000143fb266f00_0, 0, 3;
T_9.7 ;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v00000143fb273370_0;
    %pad/u 32;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000143fb266f00_0, 0, 3;
T_9.9 ;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v00000143fb273370_0;
    %pad/u 32;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_9.11, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000143fb266f00_0, 0, 3;
T_9.11 ;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v00000143fb273370_0;
    %pad/u 32;
    %cmpi/e 160, 0, 32;
    %jmp/0xz  T_9.13, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000143fb266f00_0, 0, 3;
T_9.13 ;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v00000143fb273370_0;
    %pad/u 32;
    %cmpi/e 80, 0, 32;
    %jmp/0xz  T_9.15, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000143fb266f00_0, 0, 3;
T_9.15 ;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000143fb22c060;
T_10 ;
    %wait E_00000143fb252f00;
    %load/vec4 v00000143fb2cc2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000143fb2cbee0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000143fb2cd2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000143fb266f00_0;
    %assign/vec4 v00000143fb2cbee0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000143fb22c060;
T_11 ;
    %wait E_00000143fb252f00;
    %load/vec4 v00000143fb2cc2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000143fb273370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000143fb273230_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000143fb274310_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000143fb2cd2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000143fb2cbee0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000143fb273230_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000143fb273370_0, 0;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v00000143fb273370_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000143fb273370_0, 0;
    %load/vec4 v00000143fb273370_0;
    %pad/u 32;
    %muli 255, 0, 32;
    %pushi/vec4 40, 0, 32;
    %div;
    %pad/u 16;
    %assign/vec4 v00000143fb273230_0, 0;
    %load/vec4 v00000143fb273370_0;
    %pad/u 32;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000143fb273370_0, 0;
    %load/vec4 v00000143fb273230_0;
    %pad/u 32;
    %subi 40, 0, 32;
    %pad/u 8;
    %assign/vec4 v00000143fb274310_0, 0;
T_11.10 ;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v00000143fb273370_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000143fb273370_0, 0;
    %load/vec4 v00000143fb273230_0;
    %pad/u 32;
    %load/vec4 v00000143fb273230_0;
    %pad/u 32;
    %load/vec4 v00000143fb274310_0;
    %pad/u 32;
    %sub;
    %load/vec4 v00000143fb273370_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 40, 0, 32;
    %div;
    %sub;
    %pad/u 16;
    %assign/vec4 v00000143fb273230_0, 0;
    %load/vec4 v00000143fb273370_0;
    %pad/u 32;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_11.12, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000143fb273370_0, 0;
T_11.12 ;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v00000143fb273370_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000143fb273370_0, 0;
    %load/vec4 v00000143fb274310_0;
    %pad/u 16;
    %assign/vec4 v00000143fb273230_0, 0;
    %load/vec4 v00000143fb273370_0;
    %pad/u 32;
    %cmpi/e 160, 0, 32;
    %jmp/0xz  T_11.14, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000143fb273370_0, 0;
T_11.14 ;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v00000143fb273370_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000143fb273370_0, 0;
    %load/vec4 v00000143fb273230_0;
    %pad/u 32;
    %load/vec4 v00000143fb273230_0;
    %pad/u 32;
    %load/vec4 v00000143fb273370_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 80, 0, 32;
    %div;
    %sub;
    %pad/u 16;
    %assign/vec4 v00000143fb273230_0, 0;
    %load/vec4 v00000143fb273370_0;
    %pad/u 32;
    %cmpi/e 80, 0, 32;
    %jmp/0xz  T_11.16, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000143fb273370_0, 0;
T_11.16 ;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000143fb279ae0;
T_12 ;
    %delay 10000, 0;
    %load/vec4 v00000143fb2cca20_0;
    %inv;
    %store/vec4 v00000143fb2cca20_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_00000143fb279ae0;
T_13 ;
    %vpi_call/w 3 138 "$display", "=== Starting Full ADSR PGM Dump Test ===" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143fb2cca20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143fb2cb8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143fb2cb940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143fb2ccb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143fb2cb580_0, 0, 1;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v00000143fb2cbd00_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v00000143fb2cbe40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000143fb2cc840_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143fb2cb8a0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000143fb252f00;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143fb2cb580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143fb2cb940_0, 0, 1;
    %fork t_1, S_00000143fb22bd40;
    %jmp t_0;
    .scope S_00000143fb22bd40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143fb274590_0, 0, 32;
T_13.2 ;
    %load/vec4 v00000143fb274590_0;
    %cmpi/s 3000, 0, 32;
    %jmp/0xz T_13.3, 5;
    %load/vec4 v00000143fb274590_0;
    %muli 7, 0, 32;
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v00000143fb2cc840_0, 0, 8;
    %wait E_00000143fb252f00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000143fb274590_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000143fb274590_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_00000143fb279ae0;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143fb2cb800_0, 0, 32;
    %pushi/vec4 3000000, 0, 32;
    %store/vec4 v00000143fb2cc5c0_0, 0, 32;
    %load/vec4 v00000143fb2cc5c0_0;
T_13.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.5, 5;
    %jmp/1 T_13.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000143fb252f00;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v00000143fb2cc840_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143fb2cb940_0, 0, 1;
    %load/vec4 v00000143fb2cd2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000143fb2cb800_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000143fb2cb800_0, 0, 32;
    %load/vec4 v00000143fb2cbee0_0;
    %load/vec4 v00000143fb273370_0;
    %load/vec4 v00000143fb2cb940_0;
    %load/vec4 v00000143fb2cb580_0;
    %store/vec4 v00000143fb273730_0, 0, 1;
    %store/vec4 v00000143fb272970_0, 0, 1;
    %store/vec4 v00000143fb2734b0_0, 0, 16;
    %store/vec4 v00000143fb2744f0_0, 0, 3;
    %callf/vec4 TD_tb_adsr_filter.compute_next_state, S_00000143fb22bed0;
    %store/vec4 v00000143fb2cc020_0, 0, 3;
    %load/vec4 v00000143fb2cc020_0;
    %load/vec4 v00000143fb2cbee0_0;
    %cmp/ne;
    %jmp/0xz  T_13.8, 4;
    %load/vec4 v00000143fb2cbee0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %jmp T_13.14;
T_13.10 ;
    %load/vec4 v00000143fb2cbee0_0;
    %store/vec4 v00000143fb2cc340_0, 0, 3;
    %fork TD_tb_adsr_filter.print_state_debug, S_00000143fb2f6c50;
    %join;
    %load/vec4 v00000143fb2cbee0_0;
    %store/vec4 v00000143fb2cd100_0, 0, 3;
    %fork TD_tb_adsr_filter.write_adsr_image_pgm, S_00000143fb2cd940;
    %join;
    %jmp T_13.14;
T_13.11 ;
    %load/vec4 v00000143fb2cbee0_0;
    %store/vec4 v00000143fb2cc340_0, 0, 3;
    %fork TD_tb_adsr_filter.print_state_debug, S_00000143fb2f6c50;
    %join;
    %load/vec4 v00000143fb2cbee0_0;
    %store/vec4 v00000143fb2cd100_0, 0, 3;
    %fork TD_tb_adsr_filter.write_adsr_image_pgm, S_00000143fb2cd940;
    %join;
    %jmp T_13.14;
T_13.12 ;
    %load/vec4 v00000143fb2cbee0_0;
    %store/vec4 v00000143fb2cc340_0, 0, 3;
    %fork TD_tb_adsr_filter.print_state_debug, S_00000143fb2f6c50;
    %join;
    %load/vec4 v00000143fb2cbee0_0;
    %store/vec4 v00000143fb2cd100_0, 0, 3;
    %fork TD_tb_adsr_filter.write_adsr_image_pgm, S_00000143fb2cd940;
    %join;
    %jmp T_13.14;
T_13.13 ;
    %load/vec4 v00000143fb2cbee0_0;
    %store/vec4 v00000143fb2cc340_0, 0, 3;
    %fork TD_tb_adsr_filter.print_state_debug, S_00000143fb2f6c50;
    %join;
    %load/vec4 v00000143fb2cbee0_0;
    %store/vec4 v00000143fb2cd100_0, 0, 3;
    %fork TD_tb_adsr_filter.write_adsr_image_pgm, S_00000143fb2cd940;
    %join;
    %jmp T_13.14;
T_13.14 ;
    %pop/vec4 1;
T_13.8 ;
T_13.6 ;
    %jmp T_13.4;
T_13.5 ;
    %pop/vec4 1;
    %vpi_call/w 3 196 "$display", "\012=== Simulation Complete ===" {0 0 0};
    %vpi_call/w 3 197 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_00000143fb279ae0;
T_14 ;
    %vpi_call/w 3 202 "$dumpfile", "adsr_filter_tb.vcd" {0 0 0};
    %vpi_call/w 3 203 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000143fb279ae0 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\adsr_filter_tb.sv";
    ".\adsr_filter.sv";
