{
  "hash": "e62f81bbd24db746c9b1aa29e7b6423211262ac4",
  "hash_short": "e62f81bb",
  "subject": "Merge tag 'cxl-for-6.11' of git://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxl",
  "body": "Pull CXL updates from Dave Jiang:\n \"Core:\n\n   - A CXL maturity map has been added to the documentation to detail\n     the current state of CXL enabling.\n\n     It provides the status of the current state of various CXL features\n     to inform current and future contributors of where things are and\n     which areas need contribution.\n\n   - A notifier handler has been added in order for a newly created CXL\n     memory region to trigger the abstract distance metrics calculation.\n\n     This should bring parity for CXL memory to the same level vs\n     hotplugged DRAM for NUMA abstract distance calculation. The\n     abstract distance reflects relative performance used for memory\n     tiering handling.\n\n   - An addition for XOR math has been added to address the CXL DPA to\n     SPA translation.\n\n     CXL address translation did not support address interleave math\n     with XOR prior to this change.\n\n  Fixes:\n\n   - Fix to address race condition in the CXL memory hotplug notifier\n\n   - Add missing MODULE_DESCRIPTION() for CXL modules\n\n   - Fix incorrect vendor debug UUID define\n\n  Misc:\n\n   - A warning has been added to inform users of an unsupported\n     configuration when mixing CXL VH and RCH/RCD hierarchies\n\n   - The ENXIO error code has been replaced with EBUSY for inject poison\n     limit reached via debugfs and cxl-test support\n\n   - Moving the PCI config read in cxl_dvsec_rr_decode() to avoid\n     unnecessary PCI config reads\n\n   - A refactor to a common struct for DRAM and general media CXL\n     events\"\n\n* tag 'cxl-for-6.11' of git://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxl:\n  cxl/core/pci: Move reading of control register to immediately before usage\n  cxl: Remove defunct code calculating host bridge target positions\n  cxl/region: Verify target positions using the ordered target list\n  cxl: Restore XOR'd position bits during address translation\n  cxl/core: Fold cxl_trace_hpa() into cxl_dpa_to_hpa()\n  cxl/test: Replace ENXIO with EBUSY for inject poison limit reached\n  cxl/memdev: Replace ENXIO with EBUSY for inject poison limit reached\n  cxl/acpi: Warn on mixed CXL VH and RCH/RCD Hierarchy\n  cxl/core: Fix incorrect vendor debug UUID define\n  Documentation: CXL Maturity Map\n  cxl/region: Simplify cxl_region_nid()\n  cxl/region: Support to calculate memory tier abstract distance\n  cxl/region: Fix a race condition in memory hotplug notifier\n  cxl: add missing MODULE_DESCRIPTION() macros\n  cxl/events: Use a common struct for DRAM and General Media events",
  "full_message": "Merge tag 'cxl-for-6.11' of git://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxl\n\nPull CXL updates from Dave Jiang:\n \"Core:\n\n   - A CXL maturity map has been added to the documentation to detail\n     the current state of CXL enabling.\n\n     It provides the status of the current state of various CXL features\n     to inform current and future contributors of where things are and\n     which areas need contribution.\n\n   - A notifier handler has been added in order for a newly created CXL\n     memory region to trigger the abstract distance metrics calculation.\n\n     This should bring parity for CXL memory to the same level vs\n     hotplugged DRAM for NUMA abstract distance calculation. The\n     abstract distance reflects relative performance used for memory\n     tiering handling.\n\n   - An addition for XOR math has been added to address the CXL DPA to\n     SPA translation.\n\n     CXL address translation did not support address interleave math\n     with XOR prior to this change.\n\n  Fixes:\n\n   - Fix to address race condition in the CXL memory hotplug notifier\n\n   - Add missing MODULE_DESCRIPTION() for CXL modules\n\n   - Fix incorrect vendor debug UUID define\n\n  Misc:\n\n   - A warning has been added to inform users of an unsupported\n     configuration when mixing CXL VH and RCH/RCD hierarchies\n\n   - The ENXIO error code has been replaced with EBUSY for inject poison\n     limit reached via debugfs and cxl-test support\n\n   - Moving the PCI config read in cxl_dvsec_rr_decode() to avoid\n     unnecessary PCI config reads\n\n   - A refactor to a common struct for DRAM and general media CXL\n     events\"\n\n* tag 'cxl-for-6.11' of git://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxl:\n  cxl/core/pci: Move reading of control register to immediately before usage\n  cxl: Remove defunct code calculating host bridge target positions\n  cxl/region: Verify target positions using the ordered target list\n  cxl: Restore XOR'd position bits during address translation\n  cxl/core: Fold cxl_trace_hpa() into cxl_dpa_to_hpa()\n  cxl/test: Replace ENXIO with EBUSY for inject poison limit reached\n  cxl/memdev: Replace ENXIO with EBUSY for inject poison limit reached\n  cxl/acpi: Warn on mixed CXL VH and RCH/RCD Hierarchy\n  cxl/core: Fix incorrect vendor debug UUID define\n  Documentation: CXL Maturity Map\n  cxl/region: Simplify cxl_region_nid()\n  cxl/region: Support to calculate memory tier abstract distance\n  cxl/region: Fix a race condition in memory hotplug notifier\n  cxl: add missing MODULE_DESCRIPTION() macros\n  cxl/events: Use a common struct for DRAM and General Media events",
  "author_name": "Linus Torvalds",
  "author_email": "torvalds@linux-foundation.org",
  "author_date": "Sun Jul 28 09:33:28 2024 -0700",
  "author_date_iso": "2024-07-28T09:33:28-07:00",
  "committer_name": "Linus Torvalds",
  "committer_email": "torvalds@linux-foundation.org",
  "committer_date": "Sun Jul 28 09:33:28 2024 -0700",
  "committer_date_iso": "2024-07-28T09:33:28-07:00",
  "files_changed": [
    "MAINTAINERS",
    "drivers/cxl/core/port.c",
    "drivers/cxl/core/region.c",
    "drivers/cxl/cxl.h",
    "drivers/cxl/cxlmem.h",
    "drivers/cxl/mem.c"
  ],
  "files_changed_count": 6,
  "stats": [
    {
      "file": "Documentation/ABI/testing/debugfs-cxl",
      "insertions": 4,
      "deletions": 3
    },
    {
      "file": "Documentation/driver-api/cxl/index.rst",
      "insertions": 2,
      "deletions": 0
    },
    {
      "file": "Documentation/driver-api/cxl/maturity-map.rst",
      "insertions": 202,
      "deletions": 0
    },
    {
      "file": "MAINTAINERS",
      "insertions": 1,
      "deletions": 0
    },
    {
      "file": "drivers/cxl/acpi.c",
      "insertions": 62,
      "deletions": 57
    },
    {
      "file": "drivers/cxl/core/core.h",
      "insertions": 4,
      "deletions": 4
    },
    {
      "file": "drivers/cxl/core/mbox.c",
      "insertions": 2,
      "deletions": 2
    },
    {
      "file": "drivers/cxl/core/pci.c",
      "insertions": 4,
      "deletions": 4
    },
    {
      "file": "drivers/cxl/core/port.c",
      "insertions": 2,
      "deletions": 19
    },
    {
      "file": "drivers/cxl/core/region.c",
      "insertions": 70,
      "deletions": 33
    },
    {
      "file": "drivers/cxl/core/trace.h",
      "insertions": 18,
      "deletions": 18
    },
    {
      "file": "drivers/cxl/cxl.h",
      "insertions": 6,
      "deletions": 7
    },
    {
      "file": "drivers/cxl/cxlmem.h",
      "insertions": 2,
      "deletions": 2
    },
    {
      "file": "drivers/cxl/mem.c",
      "insertions": 1,
      "deletions": 0
    },
    {
      "file": "drivers/cxl/pci.c",
      "insertions": 1,
      "deletions": 0
    },
    {
      "file": "drivers/cxl/pmem.c",
      "insertions": 1,
      "deletions": 0
    },
    {
      "file": "drivers/cxl/port.c",
      "insertions": 1,
      "deletions": 0
    },
    {
      "file": "include/linux/cxl-event.h",
      "insertions": 19,
      "deletions": 26
    },
    {
      "file": "tools/testing/cxl/test/mem.c",
      "insertions": 36,
      "deletions": 33
    }
  ],
  "total_insertions": 438,
  "total_deletions": 208,
  "total_changes": 646,
  "parents": [
    "7b5d48188942178985cc185a17c754539cb9a4d3",
    "a0328b397f3339d8d17a6ec356e94b3c110b010c"
  ],
  "branches": [
    "* development",
    "remotes/origin/HEAD -> origin/master",
    "remotes/origin/master"
  ],
  "tags": [],
  "is_merge": true,
  "security_info": {
    "cve_ids": [],
    "security_keywords": [
      "inject"
    ]
  },
  "fix_type": "security",
  "file_results": [
    {
      "file": "drivers/cxl/cxlmem.h",
      "pre_version": false,
      "post_version": true,
      "patch": true
    },
    {
      "file": "drivers/cxl/core/port.c",
      "pre_version": false,
      "post_version": true,
      "patch": true
    },
    {
      "file": "drivers/cxl/core/region.c",
      "pre_version": false,
      "post_version": true,
      "patch": true
    },
    {
      "file": "drivers/cxl/mem.c",
      "pre_version": false,
      "post_version": true,
      "patch": true
    },
    {
      "file": "drivers/cxl/cxl.h",
      "pre_version": false,
      "post_version": true,
      "patch": true
    },
    {
      "file": "MAINTAINERS",
      "pre_version": false,
      "post_version": true,
      "patch": true
    }
  ]
}