$version Generated by VerilatedVcd $end
$date Sun Nov 20 16:19:14 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  3 & ALUctrl [2:0] $end
  $var wire  1 ' ALUsrc $end
  $var wire  1 $ EQ $end
  $var wire 12 ( ImmSrc [11:0] $end
  $var wire  1 ) PCsrc $end
  $var wire  1 % RegWrite $end
  $var wire 32 # instr [31:0] $end
  $scope module control_unit $end
   $var wire  3 & ALUctrl [2:0] $end
   $var wire  1 ' ALUsrc $end
   $var wire 32 * DATA_WIDTH [31:0] $end
   $var wire  1 $ EQ $end
   $var wire 12 ( ImmSrc [11:0] $end
   $var wire  1 ) PCsrc $end
   $var wire  1 % RegWrite $end
   $var wire 32 # instr [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b11111110000000110001100011100011 #
0$
0%
b000 &
0'
b000000000000 (
0)
b00000000000000000000000000100000 *
#2
b00001111111100000000001100010011 #
b111 &
b111111111000 (
1)
#4
1%
b000 &
1'
b000011111111 (
0)
#6
b00000000000000000000010100010011 #
#8
b000000000000 (
#10
b11111110011001011001110011100011 #
#12
0%
b111 &
0'
b111111111100 (
1)
#14
b00000000000001011000010100010011 #
#16
1%
b000 &
1'
b000000000000 (
0)
#18
b00000000000101011000010110010011 #
#20
b000000000001 (
#22
b11111110011001011001110011100011 #
1$
#24
0%
b111 &
0'
b111111111100 (
#26
#28
