[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-05T22:31:29+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hey guys, </p> <p>I&#39;m a current undergrad student who is trying to play around with a RISC-V core as part of a school project. I am attempting to make a custom instruction set for 2x2 matrix multiplication, but am kind of lost on how to achieve this, so I turned here to ask for advice. I am using the IBEX core as a template as there are published papers about modifying the IBEX, but many of them are explain in high level detail. If anyone could give tips or tricks that would be appreciated! </p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/No_Virus_4417\"> /u/No_Virus_4417 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j4g3jt/modifying_a_riscv_core_for_a_school_project/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j4g3jt/modifying_a_riscv_core_for_a_school_project/\">[comments]</a></span>",
        "id": 2255785,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j4g3jt/modifying_a_riscv_core_for_a_school_project",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Modifying a RISC-V core for a school project",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-05T19:43:20+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Good idea for you ?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Full-Engineering-418\"> /u/Full-Engineering-418 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j4bxb6/controlling_4_openpower_synergistic_cores_with_a/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j4bxb6/controlling_4_openpower_synergistic_cores_with_a/\">[comments]</a></span>",
        "id": 2254379,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j4bxb6/controlling_4_openpower_synergistic_cores_with_a",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Controlling 4 OpenPower synergistic cores with a big RISC V cores ?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-05T17:23:27+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/mysterymath\"> /u/mysterymath </a> <br/> <span><a href=\"http://forum.6502.org/viewtopic.php?f=4&amp;t=8280\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j48e8t/riscyv02_65c02sized_riscvinspired_cpu/\">[comments]</a></span>",
        "id": 2253261,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j48e8t/riscyv02_65c02sized_riscvinspired_cpu",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISCY-V02 (65C02-sized RISC-V-inspired CPU)",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-05T13:58:31+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>How is the roadmap for this looking?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Tb12s46\"> /u/Tb12s46 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j43nsm/riscv_phones_when_will_they_become_a_reality/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j43nsm/riscv_phones_when_will_they_become_a_reality/\">[comments]</a></span>",
        "id": 2251390,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j43nsm/riscv_phones_when_will_they_become_a_reality",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V phones - when will they become a reality?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-05T11:45:16+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>That&#39;s my strategy now. Like apple emulate x86 with Rosetta, Meteor will emulate ARM code on far cheaper SoC !</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Full-Engineering-418\"> /u/Full-Engineering-418 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j417qe/licencing_low_cost_risc_v_cores_for_smartphone/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j417qe/licencing_low_cost_risc_v_cores_for_smartphone/\">[comments]</a></span>",
        "id": 2250360,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j417qe/licencing_low_cost_risc_v_cores_for_smartphone",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Licencing low cost RISC V cores for Smartphone that are able to emulate ARM android and app",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-05T08:31:46+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Two years behind the VisionFive 2, but nice seeing Orange Pi dipping their toes in the RISC-V waters and surely not for the last time. </p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/brucehoult\"> /u/brucehoult </a> <br/> <span><a href=\"http://www.orangepi.org/html/hardWare/computerAndMicrocontrollers/details/Orange-Pi-RV.html\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j3ykdm/orange_pi_rv_jh7110_sbc/\">[comments]</a></span>",
        "id": 2249212,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j3ykdm/orange_pi_rv_jh7110_sbc",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Orange Pi RV \u2014 JH7110 SBC",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-05T04:51:51+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I saw a <a href=\"https://x.com/StarFiveTech/status/1895016611314352469\">tweet from StarFive</a> on 2025-02-27, read the <a href=\"https://www.linkedin.com/feed/update/urn:li:share:7300777970661502976/?actorCompanyId=47655631\">post from linkedin</a> and saw this:</p> <blockquote> <p>Currently, StarFive is working with local Hong Kong partners to accelerate the implementation of its self-developed RISC-V chips, &quot;TGSE Chip&quot; \uff08\u6e2f\u83ef\u82af\uff09 and &quot;Lion Rock Chip&quot; (\u7345\u5b50\u5c71\u82af\uff09in Hong Kong, speeding up the development of Hong Kong&#39;s digital economy and smart city.</p> </blockquote> <p>A <a href=\"https://www.hk.chinamobile.com/en/home/news/20250113pr\">quick search on &quot;TGSE Chip&quot;</a>, reveals that it is for Smart gas meters. Which to me would suggest that this is a future upgrade to the JH7110 currently used in Towngas meters in China (3.85 million units were installed by the end of 2024).</p> <p>And a <a href=\"https://www.towngas.com/en/Media",
        "id": 2247709,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j3vb46/starfive_tgse_chip_and_lion_rock_chip",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Starfive - \"TGSE Chip\" and \"Lion Rock Chip\"",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-05T01:10:27+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1j3r36q/a_new_x8664_emulator_for_riscv_is_on_the_horizon/\"> <img src=\"https://b.thumbs.redditmedia.com/XXpV9Y7vmefvLhz_5Dj456fJNC9hQhS3wLq7LA1-5KQ.jpg\" alt=\"A new x86-64 emulator for RISC-V is on the horizon\" title=\"A new x86-64 emulator for RISC-V is on the horizon\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/ProductAccurate9702\"> /u/ProductAccurate9702 </a> <br/> <span><a href=\"https://www.reddit.com/gallery/1j3r36q\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j3r36q/a_new_x8664_emulator_for_riscv_is_on_the_horizon/\">[comments]</a></span> </td></tr></table>",
        "id": 2247708,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j3r36q/a_new_x8664_emulator_for_riscv_is_on_the_horizon",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://b.thumbs.redditmedia.com/XXpV9Y7vmefvLhz_5Dj456fJNC9hQhS3wLq7LA1-5KQ.jpg",
        "title": "A new x86-64 emulator for RISC-V is on the horizon",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-05T00:32:12+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1j3qadv/chinese_government_shifts_focus_from_x86_and_arm/\"> <img src=\"https://external-preview.redd.it/Q21PT_ws98GiyMED-17cq4UXiUT_j8mk2mNl91kx3DY.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=ab55265a39abda03fe55a7dd9cf9dae4256d70c7\" alt=\"Chinese government shifts focus from x86 and Arm CPUs, gov't promoting RISC-V chips heavily\" title=\"Chinese government shifts focus from x86 and Arm CPUs, gov't promoting RISC-V chips heavily\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/--dany--\"> /u/--dany-- </a> <br/> <span><a href=\"https://www.tomshardware.com/pc-components/cpus/chinese-government-shifts-focus-from-x86-and-arm-cpus-promoting-the-adoption-of-risc-v-chips\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j3qadv/chinese_government_shifts_focus_from_x86_and_arm/\">[comments]</a></span> </td></tr></table>",
        "id": 2247707,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j3qadv/chinese_government_shifts_focus_from_x86_and_arm",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/Q21PT_ws98GiyMED-17cq4UXiUT_j8mk2mNl91kx3DY.jpg?width=640&crop=smart&auto=webp&s=ab55265a39abda03fe55a7dd9cf9dae4256d70c7",
        "title": "Chinese government shifts focus from x86 and Arm CPUs, gov't promoting RISC-V chips heavily",
        "vote": 0
    }
]