// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module qpsk_hls_top_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        peak_idx_2_out,
        peak_idx_2_out_ap_vld,
        g_baseband_data_i_V_address0,
        g_baseband_data_i_V_ce0,
        g_baseband_data_i_V_q0,
        g_baseband_data_q_V_address0,
        g_baseband_data_q_V_ce0,
        g_baseband_data_q_V_q0,
        g_matched_filter_template_i_V_address0,
        g_matched_filter_template_i_V_ce0,
        g_matched_filter_template_i_V_q0,
        g_matched_filter_template_q_V_address0,
        g_matched_filter_template_q_V_ce0,
        g_matched_filter_template_q_V_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] peak_idx_2_out;
output   peak_idx_2_out_ap_vld;
output  [13:0] g_baseband_data_i_V_address0;
output   g_baseband_data_i_V_ce0;
input  [17:0] g_baseband_data_i_V_q0;
output  [13:0] g_baseband_data_q_V_address0;
output   g_baseband_data_q_V_ce0;
input  [17:0] g_baseband_data_q_V_q0;
output  [11:0] g_matched_filter_template_i_V_address0;
output   g_matched_filter_template_i_V_ce0;
input  [17:0] g_matched_filter_template_i_V_q0;
output  [11:0] g_matched_filter_template_q_V_address0;
output   g_matched_filter_template_q_V_ce0;
input  [17:0] g_matched_filter_template_q_V_q0;

reg ap_idle;
reg peak_idx_2_out_ap_vld;
reg g_baseband_data_i_V_ce0;
reg g_baseband_data_q_V_ce0;
reg g_matched_filter_template_i_V_ce0;
reg g_matched_filter_template_q_V_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln150_fu_196_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [12:0] lag_reg_599;
reg   [12:0] lag_reg_599_pp0_iter2_reg;
reg   [12:0] lag_reg_599_pp0_iter3_reg;
reg   [12:0] lag_reg_599_pp0_iter4_reg;
reg   [12:0] lag_reg_599_pp0_iter5_reg;
reg   [12:0] lag_reg_599_pp0_iter6_reg;
reg   [12:0] lag_reg_599_pp0_iter7_reg;
reg   [12:0] lag_reg_599_pp0_iter8_reg;
reg   [12:0] lag_reg_599_pp0_iter9_reg;
reg   [0:0] icmp_ln150_reg_604;
reg   [0:0] icmp_ln150_reg_604_pp0_iter2_reg;
reg   [0:0] icmp_ln150_reg_604_pp0_iter3_reg;
reg   [0:0] icmp_ln150_reg_604_pp0_iter4_reg;
reg   [0:0] icmp_ln150_reg_604_pp0_iter5_reg;
reg   [0:0] icmp_ln150_reg_604_pp0_iter6_reg;
reg   [0:0] icmp_ln150_reg_604_pp0_iter7_reg;
reg   [0:0] icmp_ln150_reg_604_pp0_iter8_reg;
reg   [0:0] icmp_ln150_reg_604_pp0_iter9_reg;
wire   [0:0] icmp_ln154_fu_211_p2;
reg   [0:0] icmp_ln154_reg_608;
reg   [0:0] icmp_ln154_reg_608_pp0_iter2_reg;
reg   [0:0] icmp_ln154_reg_608_pp0_iter3_reg;
reg   [0:0] icmp_ln154_reg_608_pp0_iter4_reg;
reg   [0:0] icmp_ln154_reg_608_pp0_iter5_reg;
reg   [0:0] icmp_ln154_reg_608_pp0_iter6_reg;
reg   [0:0] icmp_ln154_reg_608_pp0_iter7_reg;
reg   [0:0] icmp_ln154_reg_608_pp0_iter8_reg;
reg   [0:0] icmp_ln154_reg_608_pp0_iter9_reg;
reg   [17:0] data_sample_i_V_reg_636;
reg   [17:0] data_sample_q_V_reg_641;
reg   [17:0] a_i_V_reg_646;
wire   [17:0] template_sample_q_V_fu_286_p2;
reg   [17:0] template_sample_q_V_reg_651;
wire   [67:0] r_V_11_fu_314_p2;
reg   [67:0] r_V_11_reg_656;
wire   [67:0] r_V_13_fu_342_p2;
reg   [67:0] r_V_13_reg_661;
wire   [67:0] r_V_14_fu_348_p2;
reg   [67:0] r_V_14_reg_666;
wire   [67:0] r_V_15_fu_354_p2;
reg   [67:0] r_V_15_reg_671;
wire   [127:0] grp_fu_382_p2;
reg   [127:0] r_V_7_reg_696;
wire   [127:0] grp_fu_404_p2;
reg   [127:0] r_V_9_reg_701;
reg   [95:0] corr_sq_V_reg_706;
wire   [63:0] zext_ln156_fu_259_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln154_fu_243_p1;
reg  signed [47:0] dot_prod_i_V_fu_68;
wire   [47:0] dot_prod_i_V_3_fu_456_p2;
wire    ap_loop_init;
reg  signed [47:0] dot_prod_q_V_fu_72;
wire   [47:0] dot_prod_q_V_3_fu_466_p2;
reg   [12:0] n_fu_76;
wire   [12:0] add_ln154_fu_265_p2;
reg   [95:0] max_corr_sq_val_V_fu_80;
wire   [95:0] select_ln150_5_fu_533_p3;
reg   [31:0] peak_idx_fu_84;
wire   [31:0] select_ln150_4_fu_519_p3;
reg   [12:0] peak_idx_1_fu_88;
wire   [12:0] select_ln150_3_fu_231_p3;
reg   [24:0] indvar_flatten_fu_92;
wire   [24:0] add_ln150_fu_202_p2;
wire   [31:0] peak_idx_5_fu_510_p3;
wire    ap_block_pp0_stage0_01001;
wire   [12:0] add_ln150_1_fu_225_p2;
wire   [12:0] select_ln150_fu_217_p3;
wire   [13:0] zext_ln154_1_fu_249_p1;
wire   [13:0] zext_ln150_fu_239_p1;
wire   [13:0] add_ln156_fu_253_p2;
wire   [33:0] r_V_10_fu_292_p3;
wire   [33:0] shl_ln737_7_fu_299_p3;
wire  signed [33:0] r_V_11_fu_314_p0;
wire  signed [67:0] sext_ln1171_2_fu_310_p1;
wire  signed [33:0] r_V_11_fu_314_p1;
wire  signed [67:0] sext_ln1168_2_fu_306_p1;
wire   [33:0] r_V_12_fu_320_p3;
wire   [33:0] shl_ln737_9_fu_327_p3;
wire  signed [33:0] r_V_13_fu_342_p0;
wire  signed [67:0] sext_ln1171_3_fu_338_p1;
wire  signed [33:0] r_V_13_fu_342_p1;
wire  signed [67:0] sext_ln1168_3_fu_334_p1;
wire  signed [33:0] r_V_14_fu_348_p0;
wire  signed [33:0] r_V_14_fu_348_p1;
wire  signed [33:0] r_V_15_fu_354_p0;
wire  signed [33:0] r_V_15_fu_354_p1;
wire  signed [47:0] r_V_fu_366_p1;
wire  signed [79:0] r_V_fu_366_p3;
wire  signed [47:0] r_V_8_fu_388_p1;
wire  signed [79:0] r_V_8_fu_388_p3;
wire  signed [47:0] select_ln150_1_fu_410_p2;
wire  signed [47:0] select_ln150_2_fu_417_p2;
wire   [67:0] ret_V_2_fu_424_p2;
wire   [67:0] ret_V_3_fu_438_p2;
wire   [35:0] mul_i_V_fu_428_p4;
wire  signed [47:0] sext_ln712_fu_452_p1;
wire   [47:0] select_ln150_2_fu_417_p3;
wire   [35:0] mul_q_V_fu_442_p4;
wire  signed [47:0] sext_ln712_1_fu_462_p1;
wire   [47:0] select_ln150_1_fu_410_p3;
wire   [127:0] ret_V_fu_482_p2;
wire   [0:0] icmp_ln1547_fu_502_p2;
wire   [31:0] zext_ln167_fu_507_p1;
wire   [95:0] select_ln167_fu_526_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_done_reg = 1'b0;
end

qpsk_hls_top_mul_34s_34s_68_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 34 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 68 ))
mul_34s_34s_68_1_1_U44(
    .din0(r_V_11_fu_314_p0),
    .din1(r_V_11_fu_314_p1),
    .dout(r_V_11_fu_314_p2)
);

qpsk_hls_top_mul_34s_34s_68_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 34 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 68 ))
mul_34s_34s_68_1_1_U45(
    .din0(r_V_13_fu_342_p0),
    .din1(r_V_13_fu_342_p1),
    .dout(r_V_13_fu_342_p2)
);

qpsk_hls_top_mul_34s_34s_68_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 34 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 68 ))
mul_34s_34s_68_1_1_U46(
    .din0(r_V_14_fu_348_p0),
    .din1(r_V_14_fu_348_p1),
    .dout(r_V_14_fu_348_p2)
);

qpsk_hls_top_mul_34s_34s_68_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 34 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 68 ))
mul_34s_34s_68_1_1_U47(
    .din0(r_V_15_fu_354_p0),
    .din1(r_V_15_fu_354_p1),
    .dout(r_V_15_fu_354_p2)
);

qpsk_hls_top_mul_80s_48s_128_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 80 ),
    .din1_WIDTH( 48 ),
    .dout_WIDTH( 128 ))
mul_80s_48s_128_5_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_fu_366_p3),
    .din1(dot_prod_i_V_fu_68),
    .ce(1'b1),
    .dout(grp_fu_382_p2)
);

qpsk_hls_top_mul_80s_48s_128_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 80 ),
    .din1_WIDTH( 48 ),
    .dout_WIDTH( 128 ))
mul_80s_48s_128_5_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_8_fu_388_p3),
    .din1(dot_prod_q_V_fu_72),
    .ce(1'b1),
    .dout(grp_fu_404_p2)
);

qpsk_hls_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            dot_prod_i_V_fu_68 <= 48'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln150_reg_604_pp0_iter3_reg == 1'd0))) begin
            dot_prod_i_V_fu_68 <= dot_prod_i_V_3_fu_456_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            dot_prod_q_V_fu_72 <= 48'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln150_reg_604_pp0_iter3_reg == 1'd0))) begin
            dot_prod_q_V_fu_72 <= dot_prod_q_V_3_fu_466_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_92 <= 25'd0;
        end else if (((icmp_ln150_fu_196_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten_fu_92 <= add_ln150_fu_202_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            max_corr_sq_val_V_fu_80 <= 96'd0;
        end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln150_reg_604_pp0_iter9_reg == 1'd0))) begin
            max_corr_sq_val_V_fu_80 <= select_ln150_5_fu_533_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            n_fu_76 <= 13'd0;
        end else if (((icmp_ln150_fu_196_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            n_fu_76 <= add_ln154_fu_265_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            peak_idx_1_fu_88 <= 13'd0;
        end else if (((icmp_ln150_fu_196_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            peak_idx_1_fu_88 <= select_ln150_3_fu_231_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            peak_idx_fu_84 <= 32'd4294967295;
        end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln150_reg_604_pp0_iter9_reg == 1'd0))) begin
            peak_idx_fu_84 <= select_ln150_4_fu_519_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln150_reg_604 == 1'd0))) begin
        a_i_V_reg_646 <= g_matched_filter_template_i_V_q0;
        data_sample_i_V_reg_636 <= g_baseband_data_i_V_q0;
        data_sample_q_V_reg_641 <= g_baseband_data_q_V_q0;
        template_sample_q_V_reg_651 <= template_sample_q_V_fu_286_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln150_reg_604 <= icmp_ln150_fu_196_p2;
        lag_reg_599 <= peak_idx_1_fu_88;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        corr_sq_V_reg_706 <= {{ret_V_fu_482_p2[127:32]}};
        icmp_ln150_reg_604_pp0_iter2_reg <= icmp_ln150_reg_604;
        icmp_ln150_reg_604_pp0_iter3_reg <= icmp_ln150_reg_604_pp0_iter2_reg;
        icmp_ln150_reg_604_pp0_iter4_reg <= icmp_ln150_reg_604_pp0_iter3_reg;
        icmp_ln150_reg_604_pp0_iter5_reg <= icmp_ln150_reg_604_pp0_iter4_reg;
        icmp_ln150_reg_604_pp0_iter6_reg <= icmp_ln150_reg_604_pp0_iter5_reg;
        icmp_ln150_reg_604_pp0_iter7_reg <= icmp_ln150_reg_604_pp0_iter6_reg;
        icmp_ln150_reg_604_pp0_iter8_reg <= icmp_ln150_reg_604_pp0_iter7_reg;
        icmp_ln150_reg_604_pp0_iter9_reg <= icmp_ln150_reg_604_pp0_iter8_reg;
        icmp_ln154_reg_608_pp0_iter2_reg <= icmp_ln154_reg_608;
        icmp_ln154_reg_608_pp0_iter3_reg <= icmp_ln154_reg_608_pp0_iter2_reg;
        icmp_ln154_reg_608_pp0_iter4_reg <= icmp_ln154_reg_608_pp0_iter3_reg;
        icmp_ln154_reg_608_pp0_iter5_reg <= icmp_ln154_reg_608_pp0_iter4_reg;
        icmp_ln154_reg_608_pp0_iter6_reg <= icmp_ln154_reg_608_pp0_iter5_reg;
        icmp_ln154_reg_608_pp0_iter7_reg <= icmp_ln154_reg_608_pp0_iter6_reg;
        icmp_ln154_reg_608_pp0_iter8_reg <= icmp_ln154_reg_608_pp0_iter7_reg;
        icmp_ln154_reg_608_pp0_iter9_reg <= icmp_ln154_reg_608_pp0_iter8_reg;
        lag_reg_599_pp0_iter2_reg <= lag_reg_599;
        lag_reg_599_pp0_iter3_reg <= lag_reg_599_pp0_iter2_reg;
        lag_reg_599_pp0_iter4_reg <= lag_reg_599_pp0_iter3_reg;
        lag_reg_599_pp0_iter5_reg <= lag_reg_599_pp0_iter4_reg;
        lag_reg_599_pp0_iter6_reg <= lag_reg_599_pp0_iter5_reg;
        lag_reg_599_pp0_iter7_reg <= lag_reg_599_pp0_iter6_reg;
        lag_reg_599_pp0_iter8_reg <= lag_reg_599_pp0_iter7_reg;
        lag_reg_599_pp0_iter9_reg <= lag_reg_599_pp0_iter8_reg;
        r_V_7_reg_696 <= grp_fu_382_p2;
        r_V_9_reg_701 <= grp_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln150_fu_196_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln154_reg_608 <= icmp_ln154_fu_211_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln150_reg_604_pp0_iter2_reg == 1'd0))) begin
        r_V_11_reg_656 <= r_V_11_fu_314_p2;
        r_V_13_reg_661 <= r_V_13_fu_342_p2;
        r_V_14_reg_666 <= r_V_14_fu_348_p2;
        r_V_15_reg_671 <= r_V_15_fu_354_p2;
    end
end

always @ (*) begin
    if (((icmp_ln150_fu_196_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        g_baseband_data_i_V_ce0 = 1'b1;
    end else begin
        g_baseband_data_i_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        g_baseband_data_q_V_ce0 = 1'b1;
    end else begin
        g_baseband_data_q_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        g_matched_filter_template_i_V_ce0 = 1'b1;
    end else begin
        g_matched_filter_template_i_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        g_matched_filter_template_q_V_ce0 = 1'b1;
    end else begin
        g_matched_filter_template_q_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln150_reg_604_pp0_iter9_reg == 1'd1))) begin
        peak_idx_2_out_ap_vld = 1'b1;
    end else begin
        peak_idx_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln150_1_fu_225_p2 = (peak_idx_1_fu_88 + 13'd1);

assign add_ln150_fu_202_p2 = (indvar_flatten_fu_92 + 25'd1);

assign add_ln154_fu_265_p2 = (select_ln150_fu_217_p3 + 13'd1);

assign add_ln156_fu_253_p2 = (zext_ln154_1_fu_249_p1 + zext_ln150_fu_239_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign dot_prod_i_V_3_fu_456_p2 = ($signed(sext_ln712_fu_452_p1) + $signed(select_ln150_2_fu_417_p3));

assign dot_prod_q_V_3_fu_466_p2 = ($signed(sext_ln712_1_fu_462_p1) + $signed(select_ln150_1_fu_410_p3));

assign g_baseband_data_i_V_address0 = zext_ln156_fu_259_p1;

assign g_baseband_data_q_V_address0 = zext_ln156_fu_259_p1;

assign g_matched_filter_template_i_V_address0 = zext_ln154_fu_243_p1;

assign g_matched_filter_template_q_V_address0 = zext_ln154_fu_243_p1;

assign icmp_ln150_fu_196_p2 = ((indvar_flatten_fu_92 == 25'd16793600) ? 1'b1 : 1'b0);

assign icmp_ln1547_fu_502_p2 = (($signed(corr_sq_V_reg_706) > $signed(max_corr_sq_val_V_fu_80)) ? 1'b1 : 1'b0);

assign icmp_ln154_fu_211_p2 = ((n_fu_76 == 13'd4096) ? 1'b1 : 1'b0);

assign mul_i_V_fu_428_p4 = {{ret_V_2_fu_424_p2[67:32]}};

assign mul_q_V_fu_442_p4 = {{ret_V_3_fu_438_p2[67:32]}};

assign peak_idx_2_out = peak_idx_5_fu_510_p3;

assign peak_idx_5_fu_510_p3 = ((icmp_ln1547_fu_502_p2[0:0] == 1'b1) ? zext_ln167_fu_507_p1 : peak_idx_fu_84);

assign r_V_10_fu_292_p3 = {{data_sample_i_V_reg_636}, {16'd0}};

assign r_V_11_fu_314_p0 = sext_ln1171_2_fu_310_p1;

assign r_V_11_fu_314_p1 = sext_ln1168_2_fu_306_p1;

assign r_V_12_fu_320_p3 = {{data_sample_q_V_reg_641}, {16'd0}};

assign r_V_13_fu_342_p0 = sext_ln1171_3_fu_338_p1;

assign r_V_13_fu_342_p1 = sext_ln1168_3_fu_334_p1;

assign r_V_14_fu_348_p0 = sext_ln1171_3_fu_338_p1;

assign r_V_14_fu_348_p1 = sext_ln1168_2_fu_306_p1;

assign r_V_15_fu_354_p0 = sext_ln1171_2_fu_310_p1;

assign r_V_15_fu_354_p1 = sext_ln1168_3_fu_334_p1;

assign r_V_8_fu_388_p1 = dot_prod_q_V_fu_72;

assign r_V_8_fu_388_p3 = {{r_V_8_fu_388_p1}, {32'd0}};

assign r_V_fu_366_p1 = dot_prod_i_V_fu_68;

assign r_V_fu_366_p3 = {{r_V_fu_366_p1}, {32'd0}};

assign ret_V_2_fu_424_p2 = (r_V_11_reg_656 - r_V_13_reg_661);

assign ret_V_3_fu_438_p2 = (r_V_14_reg_666 + r_V_15_reg_671);

assign ret_V_fu_482_p2 = (r_V_9_reg_701 + r_V_7_reg_696);

assign select_ln150_1_fu_410_p2 = dot_prod_q_V_fu_72;

assign select_ln150_1_fu_410_p3 = ((icmp_ln154_reg_608_pp0_iter3_reg[0:0] == 1'b1) ? 48'd0 : select_ln150_1_fu_410_p2);

assign select_ln150_2_fu_417_p2 = dot_prod_i_V_fu_68;

assign select_ln150_2_fu_417_p3 = ((icmp_ln154_reg_608_pp0_iter3_reg[0:0] == 1'b1) ? 48'd0 : select_ln150_2_fu_417_p2);

assign select_ln150_3_fu_231_p3 = ((icmp_ln154_fu_211_p2[0:0] == 1'b1) ? add_ln150_1_fu_225_p2 : peak_idx_1_fu_88);

assign select_ln150_4_fu_519_p3 = ((icmp_ln154_reg_608_pp0_iter9_reg[0:0] == 1'b1) ? peak_idx_5_fu_510_p3 : peak_idx_fu_84);

assign select_ln150_5_fu_533_p3 = ((icmp_ln154_reg_608_pp0_iter9_reg[0:0] == 1'b1) ? select_ln167_fu_526_p3 : max_corr_sq_val_V_fu_80);

assign select_ln150_fu_217_p3 = ((icmp_ln154_fu_211_p2[0:0] == 1'b1) ? 13'd0 : n_fu_76);

assign select_ln167_fu_526_p3 = ((icmp_ln1547_fu_502_p2[0:0] == 1'b1) ? corr_sq_V_reg_706 : max_corr_sq_val_V_fu_80);

assign sext_ln1168_2_fu_306_p1 = $signed(r_V_10_fu_292_p3);

assign sext_ln1168_3_fu_334_p1 = $signed(r_V_12_fu_320_p3);

assign sext_ln1171_2_fu_310_p1 = $signed(shl_ln737_7_fu_299_p3);

assign sext_ln1171_3_fu_338_p1 = $signed(shl_ln737_9_fu_327_p3);

assign sext_ln712_1_fu_462_p1 = $signed(mul_q_V_fu_442_p4);

assign sext_ln712_fu_452_p1 = $signed(mul_i_V_fu_428_p4);

assign shl_ln737_7_fu_299_p3 = {{a_i_V_reg_646}, {16'd0}};

assign shl_ln737_9_fu_327_p3 = {{template_sample_q_V_reg_651}, {16'd0}};

assign template_sample_q_V_fu_286_p2 = (18'd0 - g_matched_filter_template_q_V_q0);

assign zext_ln150_fu_239_p1 = select_ln150_3_fu_231_p3;

assign zext_ln154_1_fu_249_p1 = select_ln150_fu_217_p3;

assign zext_ln154_fu_243_p1 = select_ln150_fu_217_p3;

assign zext_ln156_fu_259_p1 = add_ln156_fu_253_p2;

assign zext_ln167_fu_507_p1 = lag_reg_599_pp0_iter9_reg;

endmodule //qpsk_hls_top_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP
