Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Sep 26 17:57:42 2025
| Host         : DESKTOP-S15BKKL running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_design_analysis -file ./report/case_1_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------+
|      Characteristics      |                         Path #1                         |
+---------------------------+---------------------------------------------------------+
| Requirement               | 10.000                                                  |
| Path Delay                | 9.063                                                   |
| Logic Delay               | 5.221(58%)                                              |
| Net Delay                 | 3.842(42%)                                              |
| Clock Skew                | -0.049                                                  |
| Slack                     | 0.491                                                   |
| Clock Uncertainty         | 0.035                                                   |
| Clock Relationship        | Timed                                                   |
| Clock Delay Group         | Same Clock                                              |
| Logic Levels              | 3                                                       |
| Routes                    | 4                                                       |
| Logical Path              | FDRE/C-(2)-CARRY4-(1)-CARRY4-DSP48E1-(19)-DSP48E1/A[23] |
| Start Point Clock         | ap_clk                                                  |
| End Point Clock           | ap_clk                                                  |
| DSP Block                 | Seq                                                     |
| RAM Registers             | None-None                                               |
| IO Crossings              | 0                                                       |
| Config Crossings          | 0                                                       |
| SLR Crossings             | 0                                                       |
| PBlocks                   | 0                                                       |
| High Fanout               | 19                                                      |
| Dont Touch                | 0                                                       |
| Mark Debug                | 0                                                       |
| Start Point Pin Primitive | FDRE/C                                                  |
| End Point Pin Primitive   | DSP48E1/A[23]                                           |
| Start Point Pin           | trunc_ln397_1_reg_3395_reg[3]/C                         |
| End Point Pin             | tmp_product/A[23]                                       |
+---------------------------+---------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+----+-----+---+----+-----+----+---+----+
| End Point Clock | Requirement |  0 |  1  |  2 |  3  | 4 |  5 |  6  |  7 | 8 | 11 |
+-----------------+-------------+----+-----+----+-----+---+----+-----+----+---+----+
| ap_clk          | 10.000ns    | 65 | 592 | 20 | 146 | 1 | 11 | 120 | 36 | 8 |  1 |
+-----------------+-------------+----+-----+----+-----+---+----+-----+----+---+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


