Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\cabrera\Desktop\FinalProject\ECE287Project\VerilogExample\unnamed.qsys --block-symbol-file --output-directory=C:\Users\cabrera\Desktop\FinalProject\ECE287Project\VerilogExample\audioTest --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading VerilogExample/unnamed.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 16.1]
Progress: Parameterizing module audio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\cabrera\Desktop\FinalProject\ECE287Project\VerilogExample\unnamed.qsys --synthesis=VERILOG --output-directory=C:\Users\cabrera\Desktop\FinalProject\ECE287Project\VerilogExample\audioTest\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading VerilogExample/unnamed.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 16.1]
Progress: Parameterizing module audio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unnamed: Generating unnamed "unnamed" for QUARTUS_SYNTH
Info: audio_0: Starting Generation of Audio Controller
Info: audio_0: "unnamed" instantiated altera_up_avalon_audio "audio_0"
Info: unnamed: Done "unnamed" with 2 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
