[["Chairman's introduction.", ["Edwin B. Hassler Jr."], "https://doi.org/10.1145/800139.804504", 0], ["Keynote speaker.", ["Jerrier A. Haddad"], "https://doi.org/10.1145/800139.804505", 0], ["The evolution of design automation to meet the challanges of VLSI.", ["Lawrence M. Rosenberg"], "https://doi.org/10.1145/800139.804506", 9], ["A generalized channel router.", ["David W. Hightower", "Robert L. Boyd"], "https://doi.org/10.1145/800139.804507", 10], ["A \"grid-free\" channel router.", ["Koji Sato", "Hiroyoshi Shimoyama", "Takao Nagai", "Masaru Ozaki", "Toshihiko Yahara"], "https://doi.org/10.1145/800139.804508", 10], ["An over-the-cell router.", ["David N. Deutsch", "Paul Glick"], "https://doi.org/10.1145/800139.804509", 8], ["Design automation at a large architect-engineer.", ["E. F. Chelotti", "D. P. Bossie"], "https://doi.org/10.1145/800139.804510", 10], ["System facilities for CAD databases.", ["Charles M. Eastman"], "https://doi.org/10.1145/800139.804511", 7], ["Weaknesses of commercial data base management systems in engineering applications.", ["Thomas Sidle"], "https://doi.org/10.1145/800139.804512", 5], ["A new test pattern generation system.", ["Yacoub M. El-Ziq"], "https://doi.org/10.1145/800139.804513", 7], ["Fault diagnosis based on effect-cause analysis: An introduction.", ["Miron Abramovici", "Melvin A. Breuer"], "https://doi.org/10.1145/800139.804514", 8], ["Test generation costs analysis and projections.", ["Prabhakar Goel"], "https://doi.org/10.1145/800139.804515", 8], ["Issues in IC implementation of high level, abstract designs.", ["Jin H. Kim", "Daniel P. Siewiorek"], "https://doi.org/10.1145/800139.804516", 7], ["A layout system for the random logic portion of MOS LSI.", ["Isao Shirakawa", "Noboru Okuda", "Takashi Harada", "Sadahiro Tani", "Hiroshi Ozaki"], "https://doi.org/10.1145/800139.804517", 8], ["Automation of design for uncommitted logic array.", ["Frank R. Ramsay"], "https://doi.org/10.1145/800139.804518", 8], ["The standard transistor array (STAR): Part I A two-layer metal semicustom design system.", ["John M. Gould", "Teddy M. Edge"], "https://doi.org/10.1145/800139.804519", 6], ["Inter-active graphic methods for automating mechanical engineering design and analyses.", ["Jacob M. Miller"], "https://doi.org/10.1145/800139.804520", 15], ["Computer-aided assignment of manufacturing tolerances.", ["Arvind M. Patel"], "https://doi.org/10.1145/800139.804521", 5], ["Automation of sheet metal design and manufacturing.", ["David W. Currier"], "https://doi.org/10.1145/800139.804522", 5], ["Verification of timing constraints on large digital systems.", ["Thomas M. McWilliams"], "https://doi.org/10.1145/800139.804523", 9], ["The SLIDE simulator: A facility for the design and analysis of computer interconnections.", ["Arthur H. Altman", "Alice C. Parker"], "https://doi.org/10.1145/800139.804524", 8], ["Developments in verification of design correctness (A Tutorial).", ["Wendell E. Cory", "William M. van Cleemput"], "https://doi.org/10.1145/800139.804525", 9], ["A survey of space allocation algorithms in use in architectural design in the past twenty years.", ["Robert Simpson Frew"], "https://doi.org/10.1145/800139.804526", 10], ["Digital test generation and design for testability.", ["John Grason", "Andrew W. Nagle"], "https://doi.org/10.1145/800139.804527", 15], ["SCOAP: Sandia controllability/observability analysis program.", ["Lawrence H. Goldstein", "Evelyn L. Thigpen"], "https://doi.org/10.1145/800139.804528", 7], ["The design and implementation of fault insertion capabilities for ISPS.", ["J. Duane Northcutt"], "https://doi.org/10.1145/800139.804529", 13], ["An accurate functional level concurrent fault simulator.", ["Manuel A. dAbreu", "Edward W. Thompson"], "https://doi.org/10.1145/800139.804530", 8], ["An integrated CAD system for architecture.", ["B. T. David"], "https://doi.org/10.1145/800139.804531", 8], ["A prestructuring model for system arrangement problems.", ["Keiichi Sato", "Charles L. Owen"], "https://doi.org/10.1145/800139.804532", 11], ["A data structure for interactive placement of rectangular objects.", ["V. Jayakumar"], "https://doi.org/10.1145/800139.804533", 6], ["A line-expansion algorithm for the general routing problem with a guaranteed solution.", ["Walter Heyns", "Willy Sansen", "Herman Beke"], "https://doi.org/10.1145/800139.804534", 7], ["A fast maze router with iterative use of variable search space restriction.", ["Fumiya Tada", "Kiyoshi Yoshimura", "Takashi Kagata", "Takeyoshi Shirakawa"], "https://doi.org/10.1145/800139.804535", 5], ["An implementation of a saturated zone multi-layer printed circuit board router.", ["Michael J. Lorenzetti", "Robert J. Smith II"], "https://doi.org/10.1145/800139.804536", 8], ["Design integrity and immunity checking: A new look at layout verification and design rule checking.", ["Edward J. McGrath", "Telle Whitney"], "https://doi.org/10.1145/800139.804537", 6], ["A hierarchical approach for layout versus circuit consistency check.", ["Shiu-Ping Chao", "Yen-Son Huang", "Lap Man Yam"], "https://doi.org/10.1145/800139.804538", 0], ["A hierarchical approach for layout versus circuit consistency check.", ["Shiu-Ping Chao", "Yen-Son Huang", "Lap Man Yam"], "https://doi.org/10.1145/800139.804539", 7], ["An integrated mask artwork analysis system.", ["Takashi Mitsuhashi", "Toshiaki Chiba", "Makoto Takashima", "Kenji Yoshida"], "https://doi.org/10.1145/800139.804540", 8], ["An IC design station needs a high performance color graphic display.", ["Neil Weste", "Bryan D. Ackland"], "https://doi.org/10.1145/800139.804541", 7], ["SIDS (A Symbolic Interactive Design System).", ["Dave Clary", "Robert Kirk", "Steve Sapiro"], "https://doi.org/10.1145/800139.804542", 4], ["Interactive wiring system.", ["Frank D. Skinner"], "https://doi.org/10.1145/800139.804543", 13], ["Optimization of the influence of problem modifications on given microprogrammed controllers.", ["Gunter Biehl", "Werner Grass", "P. S. Hall"], "https://doi.org/10.1145/800139.804544", 9], ["Alex: A conversational, hierarchical logic design system.", ["Keith A. Duke", "Klim Maling"], "https://doi.org/10.1145/800139.804545", 10], ["Verifying deep logic hierarchies with ALEX.", ["George M. Koppelman", "Klim Maling"], "https://doi.org/10.1145/800139.804546", 8], ["Design automation and VLSI in the 80's (Panel Discussion).", ["Carl R. McCaw"], "https://doi.org/10.1145/800139.804547", 2], ["A contemporary perspective on design automation and VLSI in the 80's (Position Statement).", ["Jonathan Allen"], "https://doi.org/10.1145/800139.804548", 2], ["Design automation trends for VLSI in the 1980s (Position Statement).", ["Charles W. Gwyn"], "https://doi.org/10.1145/800139.804549", 0], ["Design automation and VLSI in the 80's (Position Statement).", ["R. M. Jacobs"], "https://doi.org/10.1145/800139.804550", 0], ["Design tools for VLSI (Position Statement).", ["Benjamin Lee"], "https://doi.org/10.1145/800139.804551", 0], ["The VLSI design challenge of the 80's (Position Statement).", ["A. Richard Newton"], "https://doi.org/10.1145/800139.804552", 2], ["VLSI - a challenge for system designers (Position Statement).", ["Martin B. Roberts"], "https://doi.org/10.1145/800139.804553", 0], ["Desisn automation and VLSI in the 80's (Position Statement).", ["Steve Sapiro"], "https://doi.org/10.1145/800139.804554", 2], ["The management of engineering changes using the PRIMUS system.", ["Felix P. Mallmann"], "https://doi.org/10.1145/800139.804555", 14], ["An interactive test data system for LSI production testing.", ["H. D. Schnurmann", "R. M. Peters"], "https://doi.org/10.1145/800139.804556", 5], ["A tool to support design automation in batch manufacturing.", ["Gregory L. Smith", "Sharon A. Stephens", "Leonard L. Tripp", "Wayne L. Warren"], "https://doi.org/10.1145/800139.804557", 7], ["High-speed concurrent fault simulation with vectors and scalars.", ["Ernst G. Ulrich", "D. Lacy", "N. Phillips", "J. Tellier", "M. Kearney", "T. Elkind", "R. Beaven"], "https://doi.org/10.1145/800139.804558", 7], ["An optimized ATPG.", ["Samiha Mourad"], "https://doi.org/10.1145/800139.804559", 5], ["Methods for generalized deductive fault simulation.", ["Norbert Giambiasi", "A. Miara", "D. Muriach"], "https://doi.org/10.1145/800139.804560", 7], ["The incorporation of functional level element routines into an existing digital simulation system.", ["Edward W. Thompson", "Patrick G. Karger", "W. R. Read Jr.", "Don Ross", "John Smith", "Richard von Blucher"], "https://doi.org/10.1145/800139.804561", 8], ["The complexity of design automation problems.", ["Sartaj Sahni", "Atul Bhatt"], "https://doi.org/10.1145/800139.804562", 10], ["Complexity theory and design automation.", ["Wilm E. Donath"], "https://doi.org/10.1145/800139.804563", 8], ["Design process analysis: A measurement and analysis technique.", ["Kenneth D. Yates"], "https://doi.org/10.1145/800139.804564", 2], ["The electronics engineer's design station.", ["D. E. Bering"], "https://doi.org/10.1145/800139.804565", 8], ["An Interactive Graphics System for custom design.", ["P. Carmody", "A. M. Barone", "J. K. Morrell", "A. Weiner", "John L. Hennessy"], "https://doi.org/10.1145/800139.804566", 10], ["Technical documentation by \"MAGIC\" (Machine Aided Graphics for Illustration and Composition.", ["John B. Macdonald", "Mary K. Podlecki", "Milt J. Pappas"], "https://doi.org/10.1145/800139.804567", 6], ["The use of graphics processors for circuit design simulation at GTE AE Labs.", ["Joe Dyer", "Arijit Laha", "Ernest J. Moran", "William D. Smart"], "https://doi.org/10.1145/800139.804568", 5], ["The Standard Transistor Array (star) (Part II automatic cell placement techniques).", ["Glenn W. Cox", "B. D. Carroll"], "https://doi.org/10.1145/800139.804569", 7], ["Efficient placement and routing techniques for master slice LSI.", ["Hiroshi Shiraishi", "Fumiyasu Hirose"], "https://doi.org/10.1145/800139.804570", 7], ["Comet - a fast component placer.", ["Valerie K. Smith", "Robert J. Smith II", "Phil A. Preston"], "https://doi.org/10.1145/800139.804571", 7], ["Gate assignment and pack placement: Two approaches compared.", ["Frank Luebbert", "Mike Ulrey"], "https://doi.org/10.1145/800139.804572", 11], ["Algebraic analysis of nondeterministic behavior.", ["Sany M. Leinwand", "T. Lamdan"], "https://doi.org/10.1145/800139.804573", 11], ["Detecting bridging and stuck-at faults at input and output pins of standard digital components.", ["Mark G. Karpovsky", "Stephen Y. H. Su"], "https://doi.org/10.1145/800139.804574", 12], ["Automatic design with dependence graphs.", ["Albert E. Casavant", "Daniel D. Gajski", "David J. Kuck"], "https://doi.org/10.1145/800139.804575", 10], ["The real world of design automation - part III or The user's viewpoint chairman's introduction (Panel Discussion).", ["Paul Losleben"], "https://doi.org/10.1145/800139.804576", 0], ["A CAD user's perspective what gets done right wrong and not at all (Position Paper).", ["R. A. Armstrong"], "https://doi.org/10.1145/800139.804577", 0], ["Will your bridge stand the load? (Position Paper).", ["A. E. Fitch"], "https://doi.org/10.1145/800139.804578", 0], ["Observations of a CAD user (Position Paper).", ["D. J. Garvin"], "https://doi.org/10.1145/800139.804579", 0], ["An automatic routing system for high density multilayer printed wiring boards.", ["Ikuo Nishioka", "Takuji Kurimoto", "Hisao Nishida", "Seiji Yamamoto", "Toru Chiba", "Toshiaki Nagakawa", "Takatsugu Fujioka", "Masashi Uchino"], "https://doi.org/10.1145/800139.804580", 8], ["The interchange algorithms for circuit placement problems.", ["L. C. Cote", "Arvind M. Patel"], "https://doi.org/10.1145/800139.804581", 7], ["The genealogical approach to the layout problem.", ["Antoni A. Szepieniec", "Ralph H. J. M. Otten"], "https://doi.org/10.1145/800139.804582", 8], ["A new look at logic synthesis.", ["John A. Darringer", "William H. Joyner Jr."], "https://doi.org/10.1145/800139.804583", 7], ["Combinational logic synthesis from an HDL description.", ["Sajjan G. Shiva"], "https://doi.org/10.1145/800139.804584", 6], ["Practical automated design of LSI for large computers.", ["J. Philip Singleton", "Nigel R. Crocker"], "https://doi.org/10.1145/800139.804585", 4], ["Table lookup techniques for fast and flexible digital logic simulation.", ["Ernst G. Ulrich"], "https://doi.org/10.1145/800139.804586", 4], ["Justification and financial analysis for CAD.", ["R. E. Powell"], "https://doi.org/10.1145/800139.804587", 8], ["A prototyping and simulation approach to interactive computer system design.", ["Paul R. Hanau", "David R. Lenorovitz"], "https://doi.org/10.1145/800139.804588", 7], ["Selecting and successfully implementing a turnkey computer graphics system.", ["Frank W. Bliss", "George M. Hyman"], "https://doi.org/10.1145/800139.804589", 6], ["A hierarchical bit-map format for the representation of IC mask data.", ["James A. Wilmore"], "https://doi.org/10.1145/800139.804590", 5], ["Cell map representation for hierarchical layout.", ["Jiri Soukup", "J. Royle"], "https://doi.org/10.1145/800139.804591", 4], ["SLIM-the translation of symbolic layouts into mask data.", ["Alfred E. Dunlop"], "https://doi.org/10.1145/800139.804592", 8], ["A data structure for gridless routing.", ["Ulrich Lauther"], "https://doi.org/10.1145/800139.804593", 7], ["A multiple delay simulator for MOS LSI circuits.", ["Hao N. Nham", "Ajoy K. Bose"], "https://doi.org/10.1145/800139.804594", 8], ["A mixed-mode simulator.", ["Vishwani D. Agrawal", "Ajoy K. Bose", "Patrick Kozak", "Hao N. Nham", "Ernesto Pacas-Skewes"], "https://doi.org/10.1145/800139.804595", 8], ["MIXS: A mixed level simulator for large digital system logic verification.", ["Tohru Sasaki", "Akihiko Yamada", "Shunichi Kato", "Terufumi Nakazawa", "Kyoji Tomita", "Nobuyoshi Nomizu"], "https://doi.org/10.1145/800139.804596", 8], ["Functional level simulation at Raytheon.", ["Dan C. Nash", "Keith Russell", "Paul Silverman", "Mary Thiel"], "https://doi.org/10.1145/800139.804597", 8], ["Position statement - CAD for VLSI.", ["Sam Bala Daram"], "https://doi.org/10.1145/800139.804598", 0]]