{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574206653625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574206653626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 17:37:33 2019 " "Processing started: Tue Nov 19 17:37:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574206653626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1574206653626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Graphic_controller -c Graphic_controller --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Graphic_controller -c Graphic_controller --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1574206653626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1574206654019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1574206654019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryManager.sv 1 1 " "Found 1 design units, including 1 entities, in source file MemoryManager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryManager " "Found entity 1: MemoryManager" {  } { { "MemoryManager.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/MemoryManager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574206665025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574206665025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Graphic_controller " "Found entity 1: Graphic_controller" {  } { { "Graphic_controller.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/Graphic_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574206665026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574206665026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryManager_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file MemoryManager_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryManager_tb " "Found entity 1: MemoryManager_tb" {  } { { "MemoryManager_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/MemoryManager_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574206665027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574206665027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TankController.sv 1 1 " "Found 1 design units, including 1 entities, in source file TankController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TankController " "Found entity 1: TankController" {  } { { "TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/TankController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574206665028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574206665028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_tanque1.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_tanque1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_tanque1 " "Found entity 1: mem_tanque1" {  } { { "mem_tanque1.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_tanque1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574206665029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574206665029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SpriteController.sv 1 1 " "Found 1 design units, including 1 entities, in source file SpriteController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpriteController " "Found entity 1: SpriteController" {  } { { "SpriteController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574206665030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574206665030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ImageComposer.sv 1 1 " "Found 1 design units, including 1 entities, in source file ImageComposer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageComposer " "Found entity 1: ImageComposer" {  } { { "ImageComposer.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574206665031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574206665031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ImageComposer_aux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ImageComposer_aux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageComposer_aux " "Found entity 1: ImageComposer_aux" {  } { { "ImageComposer_aux.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_aux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574206665031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574206665031 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_aux_tb.sv(6) " "Verilog HDL Expression warning at ImageComposer_aux_tb.sv(6): truncated literal to match 24 bits" {  } { { "ImageComposer_aux_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_aux_tb.sv" 6 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1574206665032 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_aux_tb.sv(13) " "Verilog HDL Expression warning at ImageComposer_aux_tb.sv(13): truncated literal to match 24 bits" {  } { { "ImageComposer_aux_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_aux_tb.sv" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1574206665032 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_aux_tb.sv(15) " "Verilog HDL Expression warning at ImageComposer_aux_tb.sv(15): truncated literal to match 24 bits" {  } { { "ImageComposer_aux_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_aux_tb.sv" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1574206665033 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_aux_tb.sv(16) " "Verilog HDL Expression warning at ImageComposer_aux_tb.sv(16): truncated literal to match 24 bits" {  } { { "ImageComposer_aux_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_aux_tb.sv" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1574206665033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ImageComposer_aux_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ImageComposer_aux_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageComposer_aux_tb " "Found entity 1: ImageComposer_aux_tb" {  } { { "ImageComposer_aux_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_aux_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574206665033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574206665033 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(8) " "Verilog HDL Expression warning at ImageComposer_tb.sv(8): truncated literal to match 24 bits" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 8 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1574206665033 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(12) " "Verilog HDL Expression warning at ImageComposer_tb.sv(12): truncated literal to match 24 bits" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1574206665033 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(13) " "Verilog HDL Expression warning at ImageComposer_tb.sv(13): truncated literal to match 24 bits" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1574206665033 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(16) " "Verilog HDL Expression warning at ImageComposer_tb.sv(16): truncated literal to match 24 bits" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1574206665033 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(17) " "Verilog HDL Expression warning at ImageComposer_tb.sv(17): truncated literal to match 24 bits" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1574206665033 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(18) " "Verilog HDL Expression warning at ImageComposer_tb.sv(18): truncated literal to match 24 bits" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1574206665034 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(22) " "Verilog HDL Expression warning at ImageComposer_tb.sv(22): truncated literal to match 24 bits" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1574206665034 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(25) " "Verilog HDL Expression warning at ImageComposer_tb.sv(25): truncated literal to match 24 bits" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1574206665034 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(26) " "Verilog HDL Expression warning at ImageComposer_tb.sv(26): truncated literal to match 24 bits" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1574206665034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ImageComposer_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ImageComposer_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageComposer_tb " "Found entity 1: ImageComposer_tb" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574206665034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574206665034 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ImageComposer.sv(15) " "Verilog HDL Instantiation warning at ImageComposer.sv(15): instance has no name" {  } { { "ImageComposer.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer.sv" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1574206665035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ImageComposer_tb " "Elaborating entity \"ImageComposer_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1574206665090 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 ImageComposer_tb.sv(8) " "Verilog HDL assignment warning at ImageComposer_tb.sv(8): truncated value with size 24 to match size of target (3)" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574206665092 "|ImageComposer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 ImageComposer_tb.sv(9) " "Verilog HDL assignment warning at ImageComposer_tb.sv(9): truncated value with size 24 to match size of target (3)" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574206665092 "|ImageComposer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 ImageComposer_tb.sv(10) " "Verilog HDL assignment warning at ImageComposer_tb.sv(10): truncated value with size 24 to match size of target (3)" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574206665092 "|ImageComposer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 ImageComposer_tb.sv(12) " "Verilog HDL assignment warning at ImageComposer_tb.sv(12): truncated value with size 24 to match size of target (3)" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574206665092 "|ImageComposer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 ImageComposer_tb.sv(13) " "Verilog HDL assignment warning at ImageComposer_tb.sv(13): truncated value with size 24 to match size of target (3)" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574206665092 "|ImageComposer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 ImageComposer_tb.sv(14) " "Verilog HDL assignment warning at ImageComposer_tb.sv(14): truncated value with size 24 to match size of target (3)" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574206665092 "|ImageComposer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 ImageComposer_tb.sv(16) " "Verilog HDL assignment warning at ImageComposer_tb.sv(16): truncated value with size 24 to match size of target (3)" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574206665092 "|ImageComposer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 ImageComposer_tb.sv(17) " "Verilog HDL assignment warning at ImageComposer_tb.sv(17): truncated value with size 24 to match size of target (3)" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574206665092 "|ImageComposer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 ImageComposer_tb.sv(18) " "Verilog HDL assignment warning at ImageComposer_tb.sv(18): truncated value with size 24 to match size of target (3)" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574206665092 "|ImageComposer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 ImageComposer_tb.sv(20) " "Verilog HDL assignment warning at ImageComposer_tb.sv(20): truncated value with size 24 to match size of target (3)" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574206665092 "|ImageComposer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 ImageComposer_tb.sv(21) " "Verilog HDL assignment warning at ImageComposer_tb.sv(21): truncated value with size 24 to match size of target (3)" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574206665092 "|ImageComposer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 ImageComposer_tb.sv(22) " "Verilog HDL assignment warning at ImageComposer_tb.sv(22): truncated value with size 24 to match size of target (3)" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574206665092 "|ImageComposer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 ImageComposer_tb.sv(24) " "Verilog HDL assignment warning at ImageComposer_tb.sv(24): truncated value with size 24 to match size of target (3)" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574206665093 "|ImageComposer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 ImageComposer_tb.sv(25) " "Verilog HDL assignment warning at ImageComposer_tb.sv(25): truncated value with size 24 to match size of target (3)" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574206665093 "|ImageComposer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 ImageComposer_tb.sv(26) " "Verilog HDL assignment warning at ImageComposer_tb.sv(26): truncated value with size 24 to match size of target (3)" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574206665093 "|ImageComposer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 ImageComposer_tb.sv(28) " "Verilog HDL assignment warning at ImageComposer_tb.sv(28): truncated value with size 24 to match size of target (3)" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574206665093 "|ImageComposer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 ImageComposer_tb.sv(29) " "Verilog HDL assignment warning at ImageComposer_tb.sv(29): truncated value with size 24 to match size of target (3)" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574206665093 "|ImageComposer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 ImageComposer_tb.sv(30) " "Verilog HDL assignment warning at ImageComposer_tb.sv(30): truncated value with size 24 to match size of target (3)" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574206665093 "|ImageComposer_tb"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "RGB_i ImageComposer_tb.sv(7) " "Verilog HDL warning at ImageComposer_tb.sv(7): initial value for variable RGB_i should be constant" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 7 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1574206665093 "|ImageComposer_tb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RGB_i 0 ImageComposer_tb.sv(3) " "Net \"RGB_i\" at ImageComposer_tb.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1574206665093 "|ImageComposer_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageComposer ImageComposer:DUT " "Elaborating entity \"ImageComposer\" for hierarchy \"ImageComposer:DUT\"" {  } { { "ImageComposer_tb.sv" "DUT" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574206665094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 ImageComposer.sv(10) " "Verilog HDL assignment warning at ImageComposer.sv(10): truncated value with size 3 to match size of target (1)" {  } { { "ImageComposer.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574206665095 "|ImageComposer_tb|ImageComposer:DUT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RGB_o\[23..1\] ImageComposer.sv(3) " "Output port \"RGB_o\[23..1\]\" at ImageComposer.sv(3) has no driver" {  } { { "ImageComposer.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1574206665095 "|ImageComposer_tb|ImageComposer:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageComposer_aux ImageComposer:DUT\|ImageComposer_aux:comb_7 " "Elaborating entity \"ImageComposer_aux\" for hierarchy \"ImageComposer:DUT\|ImageComposer_aux:comb_7\"" {  } { { "ImageComposer.sv" "comb_7" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574206665095 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1574206665127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1240 " "Peak virtual memory: 1240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574206665146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 17:37:45 2019 " "Processing ended: Tue Nov 19 17:37:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574206665146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574206665146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574206665146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1574206665146 ""}
