
Makefile,98
XILINX_INIT 32,1286
PART=33,1350
lab.%:lab.%36,1375
lab.%:lab.%37,1392
lab.%:lab.%38,1416

arithmetic_logic_unit.vhd,484
library IEEE;3,8
use IEEE.STD_LOGIC_1164.ALL;ALL4,22
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL5,51
use IEE.NUMERIC_STD;NUMERIC_STD6,84
end ALU;14,359
  alias helpreg_small : STD_LOGIC_VECTOR(18,453
          -- AR 39,911
            -- AR 43,988
          -- AR 50,1139
          -- AR 55,1276
          -- AR 60,1413
          -- AR 65,1556
            -- AR 70,1697
          when others 89,2162
        end case;93,2241
  end process;103,2433
end behavioral;105,2451

computer.ucf,183
CONFIG PART 6,192
Net "clk" LOC=9,241
Net "clk" TNM_NET 10,282
TIMESPEC TS_sys_clk_pin 11,315
Net "rst" LOC 14,386
Net "rst" LOC = B8 | IOSTANDARD = LVCMOS33; #Bank Bank14,386

computer.vhd,101
use IEEE.STD_LOGIC_1164.ALL;ALL4,49
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL5,78
end computer;10,169

cpu.vhd,232
-- Lab 1 in the course TSEA83,3,68
use IEEE.STD_LOGIC_1164.ALL;ALL6,145
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL7,174
end cpu;11,255
  signal BUSS,16,318
  type pm_t is array(20,433
  end process;75,2017
end behavioral;88,2212

k1.vhd,142
library IEEE;3,16
use IEEE.STD_LOGIC_1164.ALL;ALL4,30
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL5,59
        data : out STD_LOGIC_VECTOR(9,153

k2.vhd,142
library IEEE;3,16
use IEEE.STD_LOGIC_1164.ALL;ALL4,30
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL5,59
        data : out STD_LOGIC_VECTOR(9,153

test_bench.vhd,354
library IEEE;3,15
use IEEE.STD_LOGIC_1164.ALL;ALL4,29
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL5,58
end test_bench;8,113
  end component;14,224
  signal clk : STD_LOGIC 16,242
  signal rst : STD_LOGIC 17,275
  signal tb_running : boolean 18,308
    end loop;31,523
    wait;32,537
  end process;33,547
  end process;52,778
end behavioral;54,794

vga.vhd,184
library IEEE;3,23
use IEEE.STD_LOGIC_1164.ALL;ALL4,37
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL5,66
    	Hsync : out STD_LOGIC;12,303
    	Vsync : out STD_LOGIC13,331
end vga;15,365

xst.mk,53
$(PROJNAME)-synthdir/xst/synth/design.scr: $(14,594

test_bench.vhd~,0

sanitycheck.sh,0

micro_memory.vhd,0

k2.vhd~,0

k1.vhd~,0

Nexys3_Master.ucf,0
