#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan 22 16:16:10 2024
# Process ID: 25356
# Current directory: C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19900 C:\Users\USER\Desktop\IC compete\111_IC_Contest_Preround\Verilog\Laser_Vivado_1\Laser.xpr
# Log file: C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_1/vivado.log
# Journal file: C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_1/Laser.xpr}
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 22 16:18:09 2024...

Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionActiveHdl
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionActiveHdl
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name IPDefaultOutputPath
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableResourceEstimation
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimCompileState
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name FeatureSet
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name ClassicSocBoot
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name LocalIPRepoLeafDirName
WARNING: [Project 1-231] Project 'Laser.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 789.988 ; gain = 121.891
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
save_project_as project_1 {C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1} -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1'
save_project_as: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 846.434 ; gain = 1.191
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto a68e98fa8bd14598ad2c3d5b99564077 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a68e98fa8bd14598ad2c3d5b99564077 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/USER/Desktop/IC -notrace
couldn't read file "C:/Users/USER/Desktop/IC": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 22 16:18:05 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 846.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch {testfixture.tcl} -view {{C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_1/testfixture_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_1/testfixture_behav.wcfg}
source testfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 912.461 ; gain = 64.152
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 912.461 ; gain = 66.027
run 500 ms
== PATTERN img1.pattern
-- Max cycle pre pattern reached, force output result C1( 4,10),C2(11,12)
---- cover =  30, optimum =  30
           400413000 , please pull down signal DONE
           400421000 , please pull down signal DONE
== PATTERN img2.pattern
-- Max cycle pre pattern reached, force output result C1(11, 6),C2( 5,11)
---- cover =  28, optimum =  28
           800797000 , please pull down signal DONE
           800805000 , please pull down signal DONE
== PATTERN img3.pattern
-- Max cycle pre pattern reached, force output result C1(10, 5),C2( 6, 9)
---- cover =  29, optimum =  29
          1201181000 , please pull down signal DONE
          1201189000 , please pull down signal DONE
== PATTERN img4.pattern
-- Max cycle pre pattern reached, force output result C1( 5, 5),C2(10, 8)
---- cover =  29, optimum =  30
          1601565000 , please pull down signal DONE
          1601573000 , please pull down signal DONE
== PATTERN img5.pattern
-- Max cycle pre pattern reached, force output result C1( 3, 9),C2( 5,14)
---- cover =  21, optimum =  23
          2001949000 , please pull down signal DONE
          2001957000 , please pull down signal DONE
== PATTERN img6.pattern
-- Max cycle pre pattern reached, force output result C1(13, 2),C2(10, 8)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     300288  **
**   Cover total = 167/170   **
*******************************
$finish called at time : 2402300 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sim_1/new/tb.sv" Line 227
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 915.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 915.391 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
ERROR: [VRFC 10-4982] syntax error near 'and' [C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v:145]
ERROR: [VRFC 10-2790] Verilog 2000 keyword and used in incorrect context [C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v:145]
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v:146]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v:146]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v:144]
ERROR: [VRFC 10-4982] syntax error near 'and' [C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v:220]
ERROR: [VRFC 10-2790] Verilog 2000 keyword and used in incorrect context [C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v:220]
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v:221]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v:221]
ERROR: [VRFC 10-2865] module 'LASER' ignored due to previous errors [C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
ERROR: [VRFC 10-4982] syntax error near 'and' [C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v:145]
ERROR: [VRFC 10-2790] Verilog 2000 keyword and used in incorrect context [C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v:145]
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v:146]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v:146]
ERROR: [VRFC 10-4982] syntax error near 'and' [C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v:220]
ERROR: [VRFC 10-2790] Verilog 2000 keyword and used in incorrect context [C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v:220]
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v:221]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v:221]
ERROR: [VRFC 10-2865] module 'LASER' ignored due to previous errors [C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto a68e98fa8bd14598ad2c3d5b99564077 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a68e98fa8bd14598ad2c3d5b99564077 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch {testfixture.tcl} -view {{C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_1/testfixture_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_1/testfixture_behav.wcfg}
source testfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 915.391 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 915.391 ; gain = 0.000
run 500 ms
== PATTERN img1.pattern
-- Max cycle pre pattern reached, force output result C1( 4,10),C2(11,12)
---- cover =  30, optimum =  30
           400413000 , please pull down signal DONE
           400421000 , please pull down signal DONE
== PATTERN img2.pattern
-- Max cycle pre pattern reached, force output result C1(11, 6),C2( 5,11)
---- cover =  28, optimum =  28
           800797000 , please pull down signal DONE
           800805000 , please pull down signal DONE
== PATTERN img3.pattern
-- Max cycle pre pattern reached, force output result C1(10, 5),C2( 6, 9)
---- cover =  29, optimum =  29
          1201181000 , please pull down signal DONE
          1201189000 , please pull down signal DONE
== PATTERN img4.pattern
-- Max cycle pre pattern reached, force output result C1( 5, 5),C2(10, 8)
---- cover =  29, optimum =  30
          1601565000 , please pull down signal DONE
          1601573000 , please pull down signal DONE
== PATTERN img5.pattern
-- Max cycle pre pattern reached, force output result C1( 3, 9),C2( 5,14)
---- cover =  21, optimum =  23
          2001949000 , please pull down signal DONE
          2001957000 , please pull down signal DONE
== PATTERN img6.pattern
-- Max cycle pre pattern reached, force output result C1(13, 2),C2(10, 8)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     300288  **
**   Cover total = 167/170   **
*******************************
$finish called at time : 2402300 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sim_1/new/tb.sv" Line 227
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto a68e98fa8bd14598ad2c3d5b99564077 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a68e98fa8bd14598ad2c3d5b99564077 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch {testfixture.tcl} -view {{C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_1/testfixture_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_1/testfixture_behav.wcfg}
source testfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 992.695 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 992.695 ; gain = 0.000
run 500 ms
== PATTERN img1.pattern
-- Max cycle pre pattern reached, force output result C1( 4,10),C2(11,12)
---- cover =  30, optimum =  30
           400413000 , please pull down signal DONE
           400421000 , please pull down signal DONE
== PATTERN img2.pattern
-- Max cycle pre pattern reached, force output result C1(11, 6),C2( 5,11)
---- cover =  28, optimum =  28
           800797000 , please pull down signal DONE
           800805000 , please pull down signal DONE
== PATTERN img3.pattern
-- Max cycle pre pattern reached, force output result C1(10, 5),C2( 6, 9)
---- cover =  29, optimum =  29
          1201181000 , please pull down signal DONE
          1201189000 , please pull down signal DONE
== PATTERN img4.pattern
-- Max cycle pre pattern reached, force output result C1( 5, 5),C2(10, 8)
---- cover =  29, optimum =  30
          1601565000 , please pull down signal DONE
          1601573000 , please pull down signal DONE
== PATTERN img5.pattern
-- Max cycle pre pattern reached, force output result C1( 3, 9),C2( 5,14)
---- cover =  21, optimum =  23
          2001949000 , please pull down signal DONE
          2001957000 , please pull down signal DONE
== PATTERN img6.pattern
-- Max cycle pre pattern reached, force output result C1(13, 2),C2(10, 8)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     300288  **
**   Cover total = 167/170   **
*******************************
$finish called at time : 2402300 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sim_1/new/tb.sv" Line 227
current_wave_config {testfixture_behav.wcfg}
testfixture_behav.wcfg
add_wave {{/testfixture/u_LASER/RX}} {{/testfixture/u_LASER/RY}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto a68e98fa8bd14598ad2c3d5b99564077 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a68e98fa8bd14598ad2c3d5b99564077 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 992.695 ; gain = 0.000
run 500 ms
== PATTERN img1.pattern
-- Max cycle pre pattern reached, force output result C1( 4,10),C2(11,12)
---- cover =  30, optimum =  30
           400413000 , please pull down signal DONE
           400421000 , please pull down signal DONE
== PATTERN img2.pattern
-- Max cycle pre pattern reached, force output result C1(11, 6),C2( 5,11)
---- cover =  28, optimum =  28
           800797000 , please pull down signal DONE
           800805000 , please pull down signal DONE
== PATTERN img3.pattern
-- Max cycle pre pattern reached, force output result C1(10, 5),C2( 6, 9)
---- cover =  29, optimum =  29
          1201181000 , please pull down signal DONE
          1201189000 , please pull down signal DONE
== PATTERN img4.pattern
-- Max cycle pre pattern reached, force output result C1( 5, 5),C2(10, 8)
---- cover =  29, optimum =  30
          1601565000 , please pull down signal DONE
          1601573000 , please pull down signal DONE
== PATTERN img5.pattern
-- Max cycle pre pattern reached, force output result C1( 3, 9),C2( 5,14)
---- cover =  21, optimum =  23
          2001949000 , please pull down signal DONE
          2001957000 , please pull down signal DONE
== PATTERN img6.pattern
-- Max cycle pre pattern reached, force output result C1(13, 2),C2(10, 8)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     300288  **
**   Cover total = 167/170   **
*******************************
$finish called at time : 2402300 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_1/project_1.srcs/sim_1/new/tb.sv" Line 227
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 22 23:35:28 2024...
