
bmp180.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007fd4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  080081a8  080081a8  000181a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008610  08008610  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008610  08008610  00018610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008618  08008618  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008618  08008618  00018618  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800861c  0800861c  0001861c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008620  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e8  200001dc  080087fc  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002c4  080087fc  000202c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c384  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bdd  00000000  00000000  0002c590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a68  00000000  00000000  0002e170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009c8  00000000  00000000  0002ebd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002236a  00000000  00000000  0002f5a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dd9d  00000000  00000000  0005190a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cc342  00000000  00000000  0005f6a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012b9e9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f68  00000000  00000000  0012ba3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800818c 	.word	0x0800818c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	0800818c 	.word	0x0800818c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <BMP180_Init>:

/**
 * @brief Initializes the BMP180 temperature/pressure sensor.
 * @param hi2c User I2C handle pointer.
 */
void BMP180_Init(I2C_HandleTypeDef *hi2c) {
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
	_bmp180_ui2c = hi2c;
 8000f94:	4a04      	ldr	r2, [pc, #16]	; (8000fa8 <BMP180_Init+0x1c>)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	6013      	str	r3, [r2, #0]
}
 8000f9a:	bf00      	nop
 8000f9c:	370c      	adds	r7, #12
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	200001f8 	.word	0x200001f8

08000fac <BMP180_SetOversampling>:
/**
 * @param oss Enum, oversampling setting.
 * @note Available resolutions: BMP180_LOW, BMP180_STANDARD, BMP180_HIGH, BMP180_ULTRA.
 * @note Refer to section 3.3.1 of datasheet.
 */
void BMP180_SetOversampling(BMP180_OSS oss) {
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	71fb      	strb	r3, [r7, #7]
	_bmp180_oss = oss;
 8000fb6:	4a04      	ldr	r2, [pc, #16]	; (8000fc8 <BMP180_SetOversampling+0x1c>)
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	7013      	strb	r3, [r2, #0]
}
 8000fbc:	bf00      	nop
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	20000212 	.word	0x20000212

08000fcc <BMP180_UpdateCalibrationData>:

/**
 * @brief Updates calibration data.
 * @note Must be called once before main loop.
 */
void BMP180_UpdateCalibrationData(void) {
 8000fcc:	b598      	push	{r3, r4, r7, lr}
 8000fce:	af00      	add	r7, sp, #0
	_bmp180_eeprom.BMP180_AC1 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC1]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC1]);
 8000fd0:	23aa      	movs	r3, #170	; 0xaa
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f000 f8dc 	bl	8001190 <BMP180_ReadReg>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	021b      	lsls	r3, r3, #8
 8000fdc:	b21c      	sxth	r4, r3
 8000fde:	23ab      	movs	r3, #171	; 0xab
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f000 f8d5 	bl	8001190 <BMP180_ReadReg>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	b21b      	sxth	r3, r3
 8000fea:	4323      	orrs	r3, r4
 8000fec:	b21a      	sxth	r2, r3
 8000fee:	4b58      	ldr	r3, [pc, #352]	; (8001150 <BMP180_UpdateCalibrationData+0x184>)
 8000ff0:	801a      	strh	r2, [r3, #0]
	_bmp180_eeprom.BMP180_AC2 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC2]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC2]);
 8000ff2:	23ac      	movs	r3, #172	; 0xac
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f000 f8cb 	bl	8001190 <BMP180_ReadReg>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	021b      	lsls	r3, r3, #8
 8000ffe:	b21c      	sxth	r4, r3
 8001000:	23ad      	movs	r3, #173	; 0xad
 8001002:	4618      	mov	r0, r3
 8001004:	f000 f8c4 	bl	8001190 <BMP180_ReadReg>
 8001008:	4603      	mov	r3, r0
 800100a:	b21b      	sxth	r3, r3
 800100c:	4323      	orrs	r3, r4
 800100e:	b21a      	sxth	r2, r3
 8001010:	4b4f      	ldr	r3, [pc, #316]	; (8001150 <BMP180_UpdateCalibrationData+0x184>)
 8001012:	805a      	strh	r2, [r3, #2]
	_bmp180_eeprom.BMP180_AC3 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC3]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC3]);
 8001014:	23ae      	movs	r3, #174	; 0xae
 8001016:	4618      	mov	r0, r3
 8001018:	f000 f8ba 	bl	8001190 <BMP180_ReadReg>
 800101c:	4603      	mov	r3, r0
 800101e:	021b      	lsls	r3, r3, #8
 8001020:	b21c      	sxth	r4, r3
 8001022:	23af      	movs	r3, #175	; 0xaf
 8001024:	4618      	mov	r0, r3
 8001026:	f000 f8b3 	bl	8001190 <BMP180_ReadReg>
 800102a:	4603      	mov	r3, r0
 800102c:	b21b      	sxth	r3, r3
 800102e:	4323      	orrs	r3, r4
 8001030:	b21a      	sxth	r2, r3
 8001032:	4b47      	ldr	r3, [pc, #284]	; (8001150 <BMP180_UpdateCalibrationData+0x184>)
 8001034:	809a      	strh	r2, [r3, #4]
	_bmp180_eeprom.BMP180_AC4 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC4]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC4]);
 8001036:	23b0      	movs	r3, #176	; 0xb0
 8001038:	4618      	mov	r0, r3
 800103a:	f000 f8a9 	bl	8001190 <BMP180_ReadReg>
 800103e:	4603      	mov	r3, r0
 8001040:	021b      	lsls	r3, r3, #8
 8001042:	b21c      	sxth	r4, r3
 8001044:	23b1      	movs	r3, #177	; 0xb1
 8001046:	4618      	mov	r0, r3
 8001048:	f000 f8a2 	bl	8001190 <BMP180_ReadReg>
 800104c:	4603      	mov	r3, r0
 800104e:	b21b      	sxth	r3, r3
 8001050:	4323      	orrs	r3, r4
 8001052:	b21b      	sxth	r3, r3
 8001054:	b29a      	uxth	r2, r3
 8001056:	4b3e      	ldr	r3, [pc, #248]	; (8001150 <BMP180_UpdateCalibrationData+0x184>)
 8001058:	80da      	strh	r2, [r3, #6]
	_bmp180_eeprom.BMP180_AC5 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC5]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC5]);
 800105a:	23b2      	movs	r3, #178	; 0xb2
 800105c:	4618      	mov	r0, r3
 800105e:	f000 f897 	bl	8001190 <BMP180_ReadReg>
 8001062:	4603      	mov	r3, r0
 8001064:	021b      	lsls	r3, r3, #8
 8001066:	b21c      	sxth	r4, r3
 8001068:	23b3      	movs	r3, #179	; 0xb3
 800106a:	4618      	mov	r0, r3
 800106c:	f000 f890 	bl	8001190 <BMP180_ReadReg>
 8001070:	4603      	mov	r3, r0
 8001072:	b21b      	sxth	r3, r3
 8001074:	4323      	orrs	r3, r4
 8001076:	b21b      	sxth	r3, r3
 8001078:	b29a      	uxth	r2, r3
 800107a:	4b35      	ldr	r3, [pc, #212]	; (8001150 <BMP180_UpdateCalibrationData+0x184>)
 800107c:	811a      	strh	r2, [r3, #8]
	_bmp180_eeprom.BMP180_AC6 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC6]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC6]);
 800107e:	23b4      	movs	r3, #180	; 0xb4
 8001080:	4618      	mov	r0, r3
 8001082:	f000 f885 	bl	8001190 <BMP180_ReadReg>
 8001086:	4603      	mov	r3, r0
 8001088:	021b      	lsls	r3, r3, #8
 800108a:	b21c      	sxth	r4, r3
 800108c:	23b5      	movs	r3, #181	; 0xb5
 800108e:	4618      	mov	r0, r3
 8001090:	f000 f87e 	bl	8001190 <BMP180_ReadReg>
 8001094:	4603      	mov	r3, r0
 8001096:	b21b      	sxth	r3, r3
 8001098:	4323      	orrs	r3, r4
 800109a:	b21b      	sxth	r3, r3
 800109c:	b29a      	uxth	r2, r3
 800109e:	4b2c      	ldr	r3, [pc, #176]	; (8001150 <BMP180_UpdateCalibrationData+0x184>)
 80010a0:	815a      	strh	r2, [r3, #10]
	_bmp180_eeprom.BMP180_B1 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_B1]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_B1]);
 80010a2:	23b6      	movs	r3, #182	; 0xb6
 80010a4:	4618      	mov	r0, r3
 80010a6:	f000 f873 	bl	8001190 <BMP180_ReadReg>
 80010aa:	4603      	mov	r3, r0
 80010ac:	021b      	lsls	r3, r3, #8
 80010ae:	b21c      	sxth	r4, r3
 80010b0:	23b7      	movs	r3, #183	; 0xb7
 80010b2:	4618      	mov	r0, r3
 80010b4:	f000 f86c 	bl	8001190 <BMP180_ReadReg>
 80010b8:	4603      	mov	r3, r0
 80010ba:	b21b      	sxth	r3, r3
 80010bc:	4323      	orrs	r3, r4
 80010be:	b21a      	sxth	r2, r3
 80010c0:	4b23      	ldr	r3, [pc, #140]	; (8001150 <BMP180_UpdateCalibrationData+0x184>)
 80010c2:	819a      	strh	r2, [r3, #12]
	_bmp180_eeprom.BMP180_B2 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_B2]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_B2]);
 80010c4:	23b8      	movs	r3, #184	; 0xb8
 80010c6:	4618      	mov	r0, r3
 80010c8:	f000 f862 	bl	8001190 <BMP180_ReadReg>
 80010cc:	4603      	mov	r3, r0
 80010ce:	021b      	lsls	r3, r3, #8
 80010d0:	b21c      	sxth	r4, r3
 80010d2:	23b9      	movs	r3, #185	; 0xb9
 80010d4:	4618      	mov	r0, r3
 80010d6:	f000 f85b 	bl	8001190 <BMP180_ReadReg>
 80010da:	4603      	mov	r3, r0
 80010dc:	b21b      	sxth	r3, r3
 80010de:	4323      	orrs	r3, r4
 80010e0:	b21a      	sxth	r2, r3
 80010e2:	4b1b      	ldr	r3, [pc, #108]	; (8001150 <BMP180_UpdateCalibrationData+0x184>)
 80010e4:	81da      	strh	r2, [r3, #14]
	_bmp180_eeprom.BMP180_MB = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MB]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MB]);
 80010e6:	23ba      	movs	r3, #186	; 0xba
 80010e8:	4618      	mov	r0, r3
 80010ea:	f000 f851 	bl	8001190 <BMP180_ReadReg>
 80010ee:	4603      	mov	r3, r0
 80010f0:	021b      	lsls	r3, r3, #8
 80010f2:	b21c      	sxth	r4, r3
 80010f4:	23bb      	movs	r3, #187	; 0xbb
 80010f6:	4618      	mov	r0, r3
 80010f8:	f000 f84a 	bl	8001190 <BMP180_ReadReg>
 80010fc:	4603      	mov	r3, r0
 80010fe:	b21b      	sxth	r3, r3
 8001100:	4323      	orrs	r3, r4
 8001102:	b21a      	sxth	r2, r3
 8001104:	4b12      	ldr	r3, [pc, #72]	; (8001150 <BMP180_UpdateCalibrationData+0x184>)
 8001106:	821a      	strh	r2, [r3, #16]
	_bmp180_eeprom.BMP180_MC = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MC]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MC]);
 8001108:	23bc      	movs	r3, #188	; 0xbc
 800110a:	4618      	mov	r0, r3
 800110c:	f000 f840 	bl	8001190 <BMP180_ReadReg>
 8001110:	4603      	mov	r3, r0
 8001112:	021b      	lsls	r3, r3, #8
 8001114:	b21c      	sxth	r4, r3
 8001116:	23bd      	movs	r3, #189	; 0xbd
 8001118:	4618      	mov	r0, r3
 800111a:	f000 f839 	bl	8001190 <BMP180_ReadReg>
 800111e:	4603      	mov	r3, r0
 8001120:	b21b      	sxth	r3, r3
 8001122:	4323      	orrs	r3, r4
 8001124:	b21a      	sxth	r2, r3
 8001126:	4b0a      	ldr	r3, [pc, #40]	; (8001150 <BMP180_UpdateCalibrationData+0x184>)
 8001128:	825a      	strh	r2, [r3, #18]
	_bmp180_eeprom.BMP180_MD = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MD]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MD]);
 800112a:	23be      	movs	r3, #190	; 0xbe
 800112c:	4618      	mov	r0, r3
 800112e:	f000 f82f 	bl	8001190 <BMP180_ReadReg>
 8001132:	4603      	mov	r3, r0
 8001134:	021b      	lsls	r3, r3, #8
 8001136:	b21c      	sxth	r4, r3
 8001138:	23bf      	movs	r3, #191	; 0xbf
 800113a:	4618      	mov	r0, r3
 800113c:	f000 f828 	bl	8001190 <BMP180_ReadReg>
 8001140:	4603      	mov	r3, r0
 8001142:	b21b      	sxth	r3, r3
 8001144:	4323      	orrs	r3, r4
 8001146:	b21a      	sxth	r2, r3
 8001148:	4b01      	ldr	r3, [pc, #4]	; (8001150 <BMP180_UpdateCalibrationData+0x184>)
 800114a:	829a      	strh	r2, [r3, #20]
}
 800114c:	bf00      	nop
 800114e:	bd98      	pop	{r3, r4, r7, pc}
 8001150:	200001fc 	.word	0x200001fc

08001154 <BMP180_WriteReg>:
/**
 * @brief Writes to a specific register.
 * @param reg Address of register to write to.
 * @param cmd Byte to write.
 */
void BMP180_WriteReg(uint8_t reg, uint8_t cmd) {
 8001154:	b580      	push	{r7, lr}
 8001156:	b086      	sub	sp, #24
 8001158:	af02      	add	r7, sp, #8
 800115a:	4603      	mov	r3, r0
 800115c:	460a      	mov	r2, r1
 800115e:	71fb      	strb	r3, [r7, #7]
 8001160:	4613      	mov	r3, r2
 8001162:	71bb      	strb	r3, [r7, #6]
	uint8_t arr[2] = { reg, cmd };
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	733b      	strb	r3, [r7, #12]
 8001168:	79bb      	ldrb	r3, [r7, #6]
 800116a:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_bmp180_ui2c, BMP180_I2C_ADDR << 1, arr, 2, BMP180_I2C_TIMEOUT);
 800116c:	4b07      	ldr	r3, [pc, #28]	; (800118c <BMP180_WriteReg+0x38>)
 800116e:	6818      	ldr	r0, [r3, #0]
 8001170:	f107 020c 	add.w	r2, r7, #12
 8001174:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001178:	9300      	str	r3, [sp, #0]
 800117a:	2302      	movs	r3, #2
 800117c:	21ee      	movs	r1, #238	; 0xee
 800117e:	f001 f9d9 	bl	8002534 <HAL_I2C_Master_Transmit>
}
 8001182:	bf00      	nop
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	200001f8 	.word	0x200001f8

08001190 <BMP180_ReadReg>:
/**
 * @brief Reads from a specific register.
 * @param reg Address of register to read from.
 * @return Byte read.
 */
uint8_t BMP180_ReadReg(uint8_t reg) {
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af02      	add	r7, sp, #8
 8001196:	4603      	mov	r3, r0
 8001198:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(_bmp180_ui2c, BMP180_I2C_ADDR << 1, &reg, 1, BMP180_I2C_TIMEOUT);
 800119a:	4b0d      	ldr	r3, [pc, #52]	; (80011d0 <BMP180_ReadReg+0x40>)
 800119c:	6818      	ldr	r0, [r3, #0]
 800119e:	1dfa      	adds	r2, r7, #7
 80011a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011a4:	9300      	str	r3, [sp, #0]
 80011a6:	2301      	movs	r3, #1
 80011a8:	21ee      	movs	r1, #238	; 0xee
 80011aa:	f001 f9c3 	bl	8002534 <HAL_I2C_Master_Transmit>
	uint8_t result;
	HAL_I2C_Master_Receive(_bmp180_ui2c, BMP180_I2C_ADDR << 1, &result, 1, BMP180_I2C_TIMEOUT);
 80011ae:	4b08      	ldr	r3, [pc, #32]	; (80011d0 <BMP180_ReadReg+0x40>)
 80011b0:	6818      	ldr	r0, [r3, #0]
 80011b2:	f107 020f 	add.w	r2, r7, #15
 80011b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ba:	9300      	str	r3, [sp, #0]
 80011bc:	2301      	movs	r3, #1
 80011be:	21ee      	movs	r1, #238	; 0xee
 80011c0:	f001 fab6 	bl	8002730 <HAL_I2C_Master_Receive>
	return result;
 80011c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	200001f8 	.word	0x200001f8

080011d4 <BMP180_GetRawTemperature>:

/**
 * @brief Measures and calculates temperature.
 * @return Temperature in 0.1 (1/10) degrees Celsius.
 */
int32_t BMP180_GetRawTemperature(void) {
 80011d4:	b590      	push	{r4, r7, lr}
 80011d6:	b085      	sub	sp, #20
 80011d8:	af00      	add	r7, sp, #0
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_TEMP);
 80011da:	232e      	movs	r3, #46	; 0x2e
 80011dc:	4619      	mov	r1, r3
 80011de:	20f4      	movs	r0, #244	; 0xf4
 80011e0:	f7ff ffb8 	bl	8001154 <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_TEMP);
 80011e4:	2305      	movs	r3, #5
 80011e6:	4618      	mov	r0, r3
 80011e8:	f000 fda8 	bl	8001d3c <HAL_Delay>
	int32_t ut = (BMP180_ReadReg(BMP180_MSB_REG) << 8) | BMP180_ReadReg(BMP180_LSB_REG);
 80011ec:	20f6      	movs	r0, #246	; 0xf6
 80011ee:	f7ff ffcf 	bl	8001190 <BMP180_ReadReg>
 80011f2:	4603      	mov	r3, r0
 80011f4:	021c      	lsls	r4, r3, #8
 80011f6:	20f7      	movs	r0, #247	; 0xf7
 80011f8:	f7ff ffca 	bl	8001190 <BMP180_ReadReg>
 80011fc:	4603      	mov	r3, r0
 80011fe:	4323      	orrs	r3, r4
 8001200:	60fb      	str	r3, [r7, #12]
	int32_t x1 = (ut - _bmp180_eeprom.BMP180_AC6) * _bmp180_eeprom.BMP180_AC5 / (1 << 15);
 8001202:	4b15      	ldr	r3, [pc, #84]	; (8001258 <BMP180_GetRawTemperature+0x84>)
 8001204:	895b      	ldrh	r3, [r3, #10]
 8001206:	461a      	mov	r2, r3
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	1a9b      	subs	r3, r3, r2
 800120c:	4a12      	ldr	r2, [pc, #72]	; (8001258 <BMP180_GetRawTemperature+0x84>)
 800120e:	8912      	ldrh	r2, [r2, #8]
 8001210:	fb02 f303 	mul.w	r3, r2, r3
 8001214:	2b00      	cmp	r3, #0
 8001216:	da02      	bge.n	800121e <BMP180_GetRawTemperature+0x4a>
 8001218:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 800121c:	337f      	adds	r3, #127	; 0x7f
 800121e:	13db      	asrs	r3, r3, #15
 8001220:	60bb      	str	r3, [r7, #8]
	int32_t x2 = (_bmp180_eeprom.BMP180_MC * (1 << 11)) / (x1 + _bmp180_eeprom.BMP180_MD);
 8001222:	4b0d      	ldr	r3, [pc, #52]	; (8001258 <BMP180_GetRawTemperature+0x84>)
 8001224:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001228:	02da      	lsls	r2, r3, #11
 800122a:	4b0b      	ldr	r3, [pc, #44]	; (8001258 <BMP180_GetRawTemperature+0x84>)
 800122c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001230:	4619      	mov	r1, r3
 8001232:	68bb      	ldr	r3, [r7, #8]
 8001234:	440b      	add	r3, r1
 8001236:	fb92 f3f3 	sdiv	r3, r2, r3
 800123a:	607b      	str	r3, [r7, #4]
	int32_t b5 = x1 + x2;
 800123c:	68ba      	ldr	r2, [r7, #8]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4413      	add	r3, r2
 8001242:	603b      	str	r3, [r7, #0]
	return (b5 + 8) / (1 << 4);
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	3308      	adds	r3, #8
 8001248:	2b00      	cmp	r3, #0
 800124a:	da00      	bge.n	800124e <BMP180_GetRawTemperature+0x7a>
 800124c:	330f      	adds	r3, #15
 800124e:	111b      	asrs	r3, r3, #4
}
 8001250:	4618      	mov	r0, r3
 8001252:	3714      	adds	r7, #20
 8001254:	46bd      	mov	sp, r7
 8001256:	bd90      	pop	{r4, r7, pc}
 8001258:	200001fc 	.word	0x200001fc

0800125c <BMP180_GetPressure>:

/**
 * @brief Measures and calculates pressure.
 * @return Pressure in Pascal(Pa).
 */
int32_t BMP180_GetPressure(void) {
 800125c:	b580      	push	{r7, lr}
 800125e:	b08c      	sub	sp, #48	; 0x30
 8001260:	af00      	add	r7, sp, #0
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_TEMP);
 8001262:	232e      	movs	r3, #46	; 0x2e
 8001264:	4619      	mov	r1, r3
 8001266:	20f4      	movs	r0, #244	; 0xf4
 8001268:	f7ff ff74 	bl	8001154 <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_TEMP);
 800126c:	2305      	movs	r3, #5
 800126e:	4618      	mov	r0, r3
 8001270:	f000 fd64 	bl	8001d3c <HAL_Delay>
	int32_t ut = BMP180_GetUT();
 8001274:	f000 f902 	bl	800147c <BMP180_GetUT>
 8001278:	62b8      	str	r0, [r7, #40]	; 0x28
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_PRES[_bmp180_oss]);
 800127a:	4b7b      	ldr	r3, [pc, #492]	; (8001468 <BMP180_GetPressure+0x20c>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	461a      	mov	r2, r3
 8001280:	4b7a      	ldr	r3, [pc, #488]	; (800146c <BMP180_GetPressure+0x210>)
 8001282:	5c9b      	ldrb	r3, [r3, r2]
 8001284:	4619      	mov	r1, r3
 8001286:	20f4      	movs	r0, #244	; 0xf4
 8001288:	f7ff ff64 	bl	8001154 <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_PRES[_bmp180_oss]);
 800128c:	4b76      	ldr	r3, [pc, #472]	; (8001468 <BMP180_GetPressure+0x20c>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	461a      	mov	r2, r3
 8001292:	4b77      	ldr	r3, [pc, #476]	; (8001470 <BMP180_GetPressure+0x214>)
 8001294:	5c9b      	ldrb	r3, [r3, r2]
 8001296:	4618      	mov	r0, r3
 8001298:	f000 fd50 	bl	8001d3c <HAL_Delay>
	int32_t up = BMP180_GetUP();
 800129c:	f000 f8fc 	bl	8001498 <BMP180_GetUP>
 80012a0:	6278      	str	r0, [r7, #36]	; 0x24
	int32_t x1 = (ut - _bmp180_eeprom.BMP180_AC6) * _bmp180_eeprom.BMP180_AC5 / (1 << 15);
 80012a2:	4b74      	ldr	r3, [pc, #464]	; (8001474 <BMP180_GetPressure+0x218>)
 80012a4:	895b      	ldrh	r3, [r3, #10]
 80012a6:	461a      	mov	r2, r3
 80012a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012aa:	1a9b      	subs	r3, r3, r2
 80012ac:	4a71      	ldr	r2, [pc, #452]	; (8001474 <BMP180_GetPressure+0x218>)
 80012ae:	8912      	ldrh	r2, [r2, #8]
 80012b0:	fb02 f303 	mul.w	r3, r2, r3
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	da02      	bge.n	80012be <BMP180_GetPressure+0x62>
 80012b8:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 80012bc:	337f      	adds	r3, #127	; 0x7f
 80012be:	13db      	asrs	r3, r3, #15
 80012c0:	623b      	str	r3, [r7, #32]
	int32_t x2 = (_bmp180_eeprom.BMP180_MC * (1 << 11)) / (x1 + _bmp180_eeprom.BMP180_MD);
 80012c2:	4b6c      	ldr	r3, [pc, #432]	; (8001474 <BMP180_GetPressure+0x218>)
 80012c4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80012c8:	02da      	lsls	r2, r3, #11
 80012ca:	4b6a      	ldr	r3, [pc, #424]	; (8001474 <BMP180_GetPressure+0x218>)
 80012cc:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80012d0:	4619      	mov	r1, r3
 80012d2:	6a3b      	ldr	r3, [r7, #32]
 80012d4:	440b      	add	r3, r1
 80012d6:	fb92 f3f3 	sdiv	r3, r2, r3
 80012da:	61fb      	str	r3, [r7, #28]
	int32_t b5 = x1 + x2;
 80012dc:	6a3a      	ldr	r2, [r7, #32]
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	4413      	add	r3, r2
 80012e2:	61bb      	str	r3, [r7, #24]
	int32_t b6 = b5 - 4000;
 80012e4:	69bb      	ldr	r3, [r7, #24]
 80012e6:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 80012ea:	617b      	str	r3, [r7, #20]
	x1 = (_bmp180_eeprom.BMP180_B2 * (b6 * b6 / (1 << 12))) / (1 << 11);
 80012ec:	4b61      	ldr	r3, [pc, #388]	; (8001474 <BMP180_GetPressure+0x218>)
 80012ee:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80012f2:	461a      	mov	r2, r3
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	fb03 f303 	mul.w	r3, r3, r3
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	da01      	bge.n	8001302 <BMP180_GetPressure+0xa6>
 80012fe:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001302:	131b      	asrs	r3, r3, #12
 8001304:	fb02 f303 	mul.w	r3, r2, r3
 8001308:	2b00      	cmp	r3, #0
 800130a:	da01      	bge.n	8001310 <BMP180_GetPressure+0xb4>
 800130c:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8001310:	12db      	asrs	r3, r3, #11
 8001312:	623b      	str	r3, [r7, #32]
	x2 = _bmp180_eeprom.BMP180_AC2 * b6 / (1 << 11);
 8001314:	4b57      	ldr	r3, [pc, #348]	; (8001474 <BMP180_GetPressure+0x218>)
 8001316:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800131a:	461a      	mov	r2, r3
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	fb02 f303 	mul.w	r3, r2, r3
 8001322:	2b00      	cmp	r3, #0
 8001324:	da01      	bge.n	800132a <BMP180_GetPressure+0xce>
 8001326:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800132a:	12db      	asrs	r3, r3, #11
 800132c:	61fb      	str	r3, [r7, #28]
	int32_t x3 = x1 + x2;
 800132e:	6a3a      	ldr	r2, [r7, #32]
 8001330:	69fb      	ldr	r3, [r7, #28]
 8001332:	4413      	add	r3, r2
 8001334:	613b      	str	r3, [r7, #16]
	int32_t b3 = (((_bmp180_eeprom.BMP180_AC1 * 4 + x3) << _bmp180_oss) + 2) / 4;
 8001336:	4b4f      	ldr	r3, [pc, #316]	; (8001474 <BMP180_GetPressure+0x218>)
 8001338:	f9b3 3000 	ldrsh.w	r3, [r3]
 800133c:	009a      	lsls	r2, r3, #2
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	4413      	add	r3, r2
 8001342:	4a49      	ldr	r2, [pc, #292]	; (8001468 <BMP180_GetPressure+0x20c>)
 8001344:	7812      	ldrb	r2, [r2, #0]
 8001346:	4093      	lsls	r3, r2
 8001348:	3302      	adds	r3, #2
 800134a:	2b00      	cmp	r3, #0
 800134c:	da00      	bge.n	8001350 <BMP180_GetPressure+0xf4>
 800134e:	3303      	adds	r3, #3
 8001350:	109b      	asrs	r3, r3, #2
 8001352:	60fb      	str	r3, [r7, #12]
	x1 = _bmp180_eeprom.BMP180_AC3 * b6 / (1 << 13);
 8001354:	4b47      	ldr	r3, [pc, #284]	; (8001474 <BMP180_GetPressure+0x218>)
 8001356:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800135a:	461a      	mov	r2, r3
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	fb02 f303 	mul.w	r3, r2, r3
 8001362:	2b00      	cmp	r3, #0
 8001364:	da02      	bge.n	800136c <BMP180_GetPressure+0x110>
 8001366:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 800136a:	331f      	adds	r3, #31
 800136c:	135b      	asrs	r3, r3, #13
 800136e:	623b      	str	r3, [r7, #32]
	x2 = (_bmp180_eeprom.BMP180_B1 * (b6 * b6 / (1 << 12))) / (1 << 16);
 8001370:	4b40      	ldr	r3, [pc, #256]	; (8001474 <BMP180_GetPressure+0x218>)
 8001372:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001376:	461a      	mov	r2, r3
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	fb03 f303 	mul.w	r3, r3, r3
 800137e:	2b00      	cmp	r3, #0
 8001380:	da01      	bge.n	8001386 <BMP180_GetPressure+0x12a>
 8001382:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001386:	131b      	asrs	r3, r3, #12
 8001388:	fb02 f303 	mul.w	r3, r2, r3
 800138c:	2b00      	cmp	r3, #0
 800138e:	da02      	bge.n	8001396 <BMP180_GetPressure+0x13a>
 8001390:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001394:	33ff      	adds	r3, #255	; 0xff
 8001396:	141b      	asrs	r3, r3, #16
 8001398:	61fb      	str	r3, [r7, #28]
	x3 = ((x1 + x2) + 2) / 4;
 800139a:	6a3a      	ldr	r2, [r7, #32]
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	4413      	add	r3, r2
 80013a0:	3302      	adds	r3, #2
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	da00      	bge.n	80013a8 <BMP180_GetPressure+0x14c>
 80013a6:	3303      	adds	r3, #3
 80013a8:	109b      	asrs	r3, r3, #2
 80013aa:	613b      	str	r3, [r7, #16]
	uint32_t b4 = _bmp180_eeprom.BMP180_AC4 * (uint32_t) (x3 + 32768) / (1 << 15);
 80013ac:	4b31      	ldr	r3, [pc, #196]	; (8001474 <BMP180_GetPressure+0x218>)
 80013ae:	88db      	ldrh	r3, [r3, #6]
 80013b0:	461a      	mov	r2, r3
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80013b8:	fb02 f303 	mul.w	r3, r2, r3
 80013bc:	0bdb      	lsrs	r3, r3, #15
 80013be:	60bb      	str	r3, [r7, #8]
	uint32_t b7 = ((uint32_t) up - b3) * (50000 >> _bmp180_oss);
 80013c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	4a28      	ldr	r2, [pc, #160]	; (8001468 <BMP180_GetPressure+0x20c>)
 80013c8:	7812      	ldrb	r2, [r2, #0]
 80013ca:	4611      	mov	r1, r2
 80013cc:	f24c 3250 	movw	r2, #50000	; 0xc350
 80013d0:	410a      	asrs	r2, r1
 80013d2:	fb02 f303 	mul.w	r3, r2, r3
 80013d6:	607b      	str	r3, [r7, #4]
	int32_t p;
	if (b7 < 0x80000000)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	db06      	blt.n	80013ec <BMP180_GetPressure+0x190>
		p = (b7 * 2) / b4;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	005a      	lsls	r2, r3, #1
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80013e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80013ea:	e005      	b.n	80013f8 <BMP180_GetPressure+0x19c>
	else
		p = (b7 / b4) * 2;
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80013f4:	005b      	lsls	r3, r3, #1
 80013f6:	62fb      	str	r3, [r7, #44]	; 0x2c
	x1 = (p / (1 << 8)) * (p / (1 << 8));
 80013f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	da00      	bge.n	8001400 <BMP180_GetPressure+0x1a4>
 80013fe:	33ff      	adds	r3, #255	; 0xff
 8001400:	121b      	asrs	r3, r3, #8
 8001402:	461a      	mov	r2, r3
 8001404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001406:	2b00      	cmp	r3, #0
 8001408:	da00      	bge.n	800140c <BMP180_GetPressure+0x1b0>
 800140a:	33ff      	adds	r3, #255	; 0xff
 800140c:	121b      	asrs	r3, r3, #8
 800140e:	fb02 f303 	mul.w	r3, r2, r3
 8001412:	623b      	str	r3, [r7, #32]
	x1 = (x1 * 3038) / (1 << 16);
 8001414:	6a3b      	ldr	r3, [r7, #32]
 8001416:	f640 32de 	movw	r2, #3038	; 0xbde
 800141a:	fb02 f303 	mul.w	r3, r2, r3
 800141e:	2b00      	cmp	r3, #0
 8001420:	da02      	bge.n	8001428 <BMP180_GetPressure+0x1cc>
 8001422:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001426:	33ff      	adds	r3, #255	; 0xff
 8001428:	141b      	asrs	r3, r3, #16
 800142a:	623b      	str	r3, [r7, #32]
	x2 = (-7357 * p) / (1 << 16);
 800142c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800142e:	4a12      	ldr	r2, [pc, #72]	; (8001478 <BMP180_GetPressure+0x21c>)
 8001430:	fb02 f303 	mul.w	r3, r2, r3
 8001434:	2b00      	cmp	r3, #0
 8001436:	da02      	bge.n	800143e <BMP180_GetPressure+0x1e2>
 8001438:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800143c:	33ff      	adds	r3, #255	; 0xff
 800143e:	141b      	asrs	r3, r3, #16
 8001440:	61fb      	str	r3, [r7, #28]
	p = p + (x1 + x2 + 3791) / (1 << 4);
 8001442:	6a3a      	ldr	r2, [r7, #32]
 8001444:	69fb      	ldr	r3, [r7, #28]
 8001446:	4413      	add	r3, r2
 8001448:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 800144c:	2b00      	cmp	r3, #0
 800144e:	da00      	bge.n	8001452 <BMP180_GetPressure+0x1f6>
 8001450:	330f      	adds	r3, #15
 8001452:	111b      	asrs	r3, r3, #4
 8001454:	461a      	mov	r2, r3
 8001456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001458:	4413      	add	r3, r2
 800145a:	62fb      	str	r3, [r7, #44]	; 0x2c
	return p;
 800145c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800145e:	4618      	mov	r0, r3
 8001460:	3730      	adds	r7, #48	; 0x30
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000212 	.word	0x20000212
 800146c:	080081e0 	.word	0x080081e0
 8001470:	080081e4 	.word	0x080081e4
 8001474:	200001fc 	.word	0x200001fc
 8001478:	ffffe343 	.word	0xffffe343

0800147c <BMP180_GetUT>:

int32_t BMP180_GetUT(void){
 800147c:	b598      	push	{r3, r4, r7, lr}
 800147e:	af00      	add	r7, sp, #0
	return (BMP180_ReadReg(BMP180_MSB_REG) << 8) | BMP180_ReadReg(BMP180_LSB_REG);
 8001480:	20f6      	movs	r0, #246	; 0xf6
 8001482:	f7ff fe85 	bl	8001190 <BMP180_ReadReg>
 8001486:	4603      	mov	r3, r0
 8001488:	021c      	lsls	r4, r3, #8
 800148a:	20f7      	movs	r0, #247	; 0xf7
 800148c:	f7ff fe80 	bl	8001190 <BMP180_ReadReg>
 8001490:	4603      	mov	r3, r0
 8001492:	4323      	orrs	r3, r4
}
 8001494:	4618      	mov	r0, r3
 8001496:	bd98      	pop	{r3, r4, r7, pc}

08001498 <BMP180_GetUP>:

int32_t BMP180_GetUP(void){
 8001498:	b598      	push	{r3, r4, r7, lr}
 800149a:	af00      	add	r7, sp, #0
	return ((BMP180_ReadReg(BMP180_MSB_REG) << 16) | (BMP180_ReadReg(BMP180_LSB_REG) << 8) | BMP180_ReadReg(BMP180_XLSB_REG)) >> (8 - _bmp180_oss);
 800149c:	20f6      	movs	r0, #246	; 0xf6
 800149e:	f7ff fe77 	bl	8001190 <BMP180_ReadReg>
 80014a2:	4603      	mov	r3, r0
 80014a4:	041c      	lsls	r4, r3, #16
 80014a6:	20f7      	movs	r0, #247	; 0xf7
 80014a8:	f7ff fe72 	bl	8001190 <BMP180_ReadReg>
 80014ac:	4603      	mov	r3, r0
 80014ae:	021b      	lsls	r3, r3, #8
 80014b0:	431c      	orrs	r4, r3
 80014b2:	20f8      	movs	r0, #248	; 0xf8
 80014b4:	f7ff fe6c 	bl	8001190 <BMP180_ReadReg>
 80014b8:	4603      	mov	r3, r0
 80014ba:	ea44 0203 	orr.w	r2, r4, r3
 80014be:	4b04      	ldr	r3, [pc, #16]	; (80014d0 <BMP180_GetUP+0x38>)
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	f1c3 0308 	rsb	r3, r3, #8
 80014c6:	fa42 f303 	asr.w	r3, r2, r3
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	bd98      	pop	{r3, r4, r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20000212 	.word	0x20000212
 80014d4:	00000000 	.word	0x00000000

080014d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014d8:	b5b0      	push	{r4, r5, r7, lr}
 80014da:	b0a2      	sub	sp, #136	; 0x88
 80014dc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014de:	f000 fbbb 	bl	8001c58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014e2:	f000 f89b 	bl	800161c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014e6:	f000 f95f 	bl	80017a8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80014ea:	f000 f933 	bl	8001754 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80014ee:	f000 f903 	bl	80016f8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  BMP180_Init(&hi2c1);
 80014f2:	4843      	ldr	r0, [pc, #268]	; (8001600 <main+0x128>)
 80014f4:	f7ff fd4a 	bl	8000f8c <BMP180_Init>
  BMP180_SetOversampling(BMP180_ULTRA);
 80014f8:	2003      	movs	r0, #3
 80014fa:	f7ff fd57 	bl	8000fac <BMP180_SetOversampling>
  BMP180_UpdateCalibrationData();
 80014fe:	f7ff fd65 	bl	8000fcc <BMP180_UpdateCalibrationData>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /* Reads temperature. */
	  		int32_t temperature = BMP180_GetRawTemperature();
 8001502:	f7ff fe67 	bl	80011d4 <BMP180_GetRawTemperature>
 8001506:	6778      	str	r0, [r7, #116]	; 0x74
	  		/* If you want a floating point number instead, you can call: */
	  		//float temperature = BMP180_GetTemperature();
	  		/* Reads pressure. */
	  		int32_t pressure = BMP180_GetPressure();
 8001508:	f7ff fea8 	bl	800125c <BMP180_GetPressure>
 800150c:	6738      	str	r0, [r7, #112]	; 0x70
	  		char buffer[100];

	  		float T = temperature / 10.0f + 273.15f;
 800150e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001510:	ee07 3a90 	vmov	s15, r3
 8001514:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001518:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800151c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001520:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8001604 <main+0x12c>
 8001524:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001528:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c

	  		float altitude = 44330 *(1- pow((pressure/p0), (1/5.255)) );
 800152c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800152e:	ee07 3a90 	vmov	s15, r3
 8001532:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001536:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8001608 <main+0x130>
 800153a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800153e:	ee16 0a90 	vmov	r0, s13
 8001542:	f7ff f821 	bl	8000588 <__aeabi_f2d>
 8001546:	4602      	mov	r2, r0
 8001548:	460b      	mov	r3, r1
 800154a:	ed9f 1b29 	vldr	d1, [pc, #164]	; 80015f0 <main+0x118>
 800154e:	ec43 2b10 	vmov	d0, r2, r3
 8001552:	f005 ff01 	bl	8007358 <pow>
 8001556:	ec53 2b10 	vmov	r2, r3, d0
 800155a:	f04f 0000 	mov.w	r0, #0
 800155e:	492b      	ldr	r1, [pc, #172]	; (800160c <main+0x134>)
 8001560:	f7fe feb2 	bl	80002c8 <__aeabi_dsub>
 8001564:	4602      	mov	r2, r0
 8001566:	460b      	mov	r3, r1
 8001568:	4610      	mov	r0, r2
 800156a:	4619      	mov	r1, r3
 800156c:	a322      	add	r3, pc, #136	; (adr r3, 80015f8 <main+0x120>)
 800156e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001572:	f7ff f861 	bl	8000638 <__aeabi_dmul>
 8001576:	4602      	mov	r2, r0
 8001578:	460b      	mov	r3, r1
 800157a:	4610      	mov	r0, r2
 800157c:	4619      	mov	r1, r3
 800157e:	f7ff fb33 	bl	8000be8 <__aeabi_d2f>
 8001582:	4603      	mov	r3, r0
 8001584:	66bb      	str	r3, [r7, #104]	; 0x68

	  		sprintf(buffer, "Temperature: %d.%d deg C\nPressure: %d Pa\nHeight: %f m\n", (int) temperature / 10, (int) temperature % 10, (int) pressure, (float) altitude);
 8001586:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001588:	4a21      	ldr	r2, [pc, #132]	; (8001610 <main+0x138>)
 800158a:	fb82 1203 	smull	r1, r2, r2, r3
 800158e:	1092      	asrs	r2, r2, #2
 8001590:	17db      	asrs	r3, r3, #31
 8001592:	1ad5      	subs	r5, r2, r3
 8001594:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001596:	4b1e      	ldr	r3, [pc, #120]	; (8001610 <main+0x138>)
 8001598:	fb83 1302 	smull	r1, r3, r3, r2
 800159c:	1099      	asrs	r1, r3, #2
 800159e:	17d3      	asrs	r3, r2, #31
 80015a0:	1acc      	subs	r4, r1, r3
 80015a2:	4623      	mov	r3, r4
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	4423      	add	r3, r4
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	1ad4      	subs	r4, r2, r3
 80015ac:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80015ae:	f7fe ffeb 	bl	8000588 <__aeabi_f2d>
 80015b2:	4602      	mov	r2, r0
 80015b4:	460b      	mov	r3, r1
 80015b6:	1d38      	adds	r0, r7, #4
 80015b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80015bc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80015be:	9300      	str	r3, [sp, #0]
 80015c0:	4623      	mov	r3, r4
 80015c2:	462a      	mov	r2, r5
 80015c4:	4913      	ldr	r1, [pc, #76]	; (8001614 <main+0x13c>)
 80015c6:	f003 fc4d 	bl	8004e64 <siprintf>
	  		HAL_UART_Transmit(&huart2, buffer, strlen(buffer), 1000);
 80015ca:	1d3b      	adds	r3, r7, #4
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7fe fe1f 	bl	8000210 <strlen>
 80015d2:	4603      	mov	r3, r0
 80015d4:	b29a      	uxth	r2, r3
 80015d6:	1d39      	adds	r1, r7, #4
 80015d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015dc:	480e      	ldr	r0, [pc, #56]	; (8001618 <main+0x140>)
 80015de:	f002 fc30 	bl	8003e42 <HAL_UART_Transmit>
	  		HAL_Delay(250);
 80015e2:	20fa      	movs	r0, #250	; 0xfa
 80015e4:	f000 fbaa 	bl	8001d3c <HAL_Delay>
  {
 80015e8:	e78b      	b.n	8001502 <main+0x2a>
 80015ea:	bf00      	nop
 80015ec:	f3af 8000 	nop.w
 80015f0:	ccd9456c 	.word	0xccd9456c
 80015f4:	3fc85b95 	.word	0x3fc85b95
 80015f8:	00000000 	.word	0x00000000
 80015fc:	40e5a540 	.word	0x40e5a540
 8001600:	20000214 	.word	0x20000214
 8001604:	43889333 	.word	0x43889333
 8001608:	47c52d80 	.word	0x47c52d80
 800160c:	3ff00000 	.word	0x3ff00000
 8001610:	66666667 	.word	0x66666667
 8001614:	080081a8 	.word	0x080081a8
 8001618:	20000268 	.word	0x20000268

0800161c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b094      	sub	sp, #80	; 0x50
 8001620:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001622:	f107 031c 	add.w	r3, r7, #28
 8001626:	2234      	movs	r2, #52	; 0x34
 8001628:	2100      	movs	r1, #0
 800162a:	4618      	mov	r0, r3
 800162c:	f002 ffa8 	bl	8004580 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001630:	f107 0308 	add.w	r3, r7, #8
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
 8001638:	605a      	str	r2, [r3, #4]
 800163a:	609a      	str	r2, [r3, #8]
 800163c:	60da      	str	r2, [r3, #12]
 800163e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001640:	2300      	movs	r3, #0
 8001642:	607b      	str	r3, [r7, #4]
 8001644:	4b2a      	ldr	r3, [pc, #168]	; (80016f0 <SystemClock_Config+0xd4>)
 8001646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001648:	4a29      	ldr	r2, [pc, #164]	; (80016f0 <SystemClock_Config+0xd4>)
 800164a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800164e:	6413      	str	r3, [r2, #64]	; 0x40
 8001650:	4b27      	ldr	r3, [pc, #156]	; (80016f0 <SystemClock_Config+0xd4>)
 8001652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001654:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001658:	607b      	str	r3, [r7, #4]
 800165a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800165c:	2300      	movs	r3, #0
 800165e:	603b      	str	r3, [r7, #0]
 8001660:	4b24      	ldr	r3, [pc, #144]	; (80016f4 <SystemClock_Config+0xd8>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001668:	4a22      	ldr	r2, [pc, #136]	; (80016f4 <SystemClock_Config+0xd8>)
 800166a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800166e:	6013      	str	r3, [r2, #0]
 8001670:	4b20      	ldr	r3, [pc, #128]	; (80016f4 <SystemClock_Config+0xd8>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001678:	603b      	str	r3, [r7, #0]
 800167a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800167c:	2302      	movs	r3, #2
 800167e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001680:	2301      	movs	r3, #1
 8001682:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001684:	2310      	movs	r3, #16
 8001686:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001688:	2302      	movs	r3, #2
 800168a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800168c:	2300      	movs	r3, #0
 800168e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001690:	2310      	movs	r3, #16
 8001692:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001694:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001698:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800169a:	2304      	movs	r3, #4
 800169c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800169e:	2302      	movs	r3, #2
 80016a0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80016a2:	2302      	movs	r3, #2
 80016a4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016a6:	f107 031c 	add.w	r3, r7, #28
 80016aa:	4618      	mov	r0, r3
 80016ac:	f002 f8de 	bl	800386c <HAL_RCC_OscConfig>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80016b6:	f000 f8e5 	bl	8001884 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016ba:	230f      	movs	r3, #15
 80016bc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016be:	2302      	movs	r3, #2
 80016c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016c2:	2300      	movs	r3, #0
 80016c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016cc:	2300      	movs	r3, #0
 80016ce:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016d0:	f107 0308 	add.w	r3, r7, #8
 80016d4:	2102      	movs	r1, #2
 80016d6:	4618      	mov	r0, r3
 80016d8:	f001 fd7e 	bl	80031d8 <HAL_RCC_ClockConfig>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80016e2:	f000 f8cf 	bl	8001884 <Error_Handler>
  }
}
 80016e6:	bf00      	nop
 80016e8:	3750      	adds	r7, #80	; 0x50
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	40023800 	.word	0x40023800
 80016f4:	40007000 	.word	0x40007000

080016f8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016fc:	4b12      	ldr	r3, [pc, #72]	; (8001748 <MX_I2C1_Init+0x50>)
 80016fe:	4a13      	ldr	r2, [pc, #76]	; (800174c <MX_I2C1_Init+0x54>)
 8001700:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001702:	4b11      	ldr	r3, [pc, #68]	; (8001748 <MX_I2C1_Init+0x50>)
 8001704:	4a12      	ldr	r2, [pc, #72]	; (8001750 <MX_I2C1_Init+0x58>)
 8001706:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001708:	4b0f      	ldr	r3, [pc, #60]	; (8001748 <MX_I2C1_Init+0x50>)
 800170a:	2200      	movs	r2, #0
 800170c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800170e:	4b0e      	ldr	r3, [pc, #56]	; (8001748 <MX_I2C1_Init+0x50>)
 8001710:	2200      	movs	r2, #0
 8001712:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001714:	4b0c      	ldr	r3, [pc, #48]	; (8001748 <MX_I2C1_Init+0x50>)
 8001716:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800171a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800171c:	4b0a      	ldr	r3, [pc, #40]	; (8001748 <MX_I2C1_Init+0x50>)
 800171e:	2200      	movs	r2, #0
 8001720:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001722:	4b09      	ldr	r3, [pc, #36]	; (8001748 <MX_I2C1_Init+0x50>)
 8001724:	2200      	movs	r2, #0
 8001726:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001728:	4b07      	ldr	r3, [pc, #28]	; (8001748 <MX_I2C1_Init+0x50>)
 800172a:	2200      	movs	r2, #0
 800172c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800172e:	4b06      	ldr	r3, [pc, #24]	; (8001748 <MX_I2C1_Init+0x50>)
 8001730:	2200      	movs	r2, #0
 8001732:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001734:	4804      	ldr	r0, [pc, #16]	; (8001748 <MX_I2C1_Init+0x50>)
 8001736:	f000 fdb9 	bl	80022ac <HAL_I2C_Init>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001740:	f000 f8a0 	bl	8001884 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001744:	bf00      	nop
 8001746:	bd80      	pop	{r7, pc}
 8001748:	20000214 	.word	0x20000214
 800174c:	40005400 	.word	0x40005400
 8001750:	000186a0 	.word	0x000186a0

08001754 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001758:	4b11      	ldr	r3, [pc, #68]	; (80017a0 <MX_USART2_UART_Init+0x4c>)
 800175a:	4a12      	ldr	r2, [pc, #72]	; (80017a4 <MX_USART2_UART_Init+0x50>)
 800175c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800175e:	4b10      	ldr	r3, [pc, #64]	; (80017a0 <MX_USART2_UART_Init+0x4c>)
 8001760:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001764:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001766:	4b0e      	ldr	r3, [pc, #56]	; (80017a0 <MX_USART2_UART_Init+0x4c>)
 8001768:	2200      	movs	r2, #0
 800176a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800176c:	4b0c      	ldr	r3, [pc, #48]	; (80017a0 <MX_USART2_UART_Init+0x4c>)
 800176e:	2200      	movs	r2, #0
 8001770:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001772:	4b0b      	ldr	r3, [pc, #44]	; (80017a0 <MX_USART2_UART_Init+0x4c>)
 8001774:	2200      	movs	r2, #0
 8001776:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001778:	4b09      	ldr	r3, [pc, #36]	; (80017a0 <MX_USART2_UART_Init+0x4c>)
 800177a:	220c      	movs	r2, #12
 800177c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800177e:	4b08      	ldr	r3, [pc, #32]	; (80017a0 <MX_USART2_UART_Init+0x4c>)
 8001780:	2200      	movs	r2, #0
 8001782:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001784:	4b06      	ldr	r3, [pc, #24]	; (80017a0 <MX_USART2_UART_Init+0x4c>)
 8001786:	2200      	movs	r2, #0
 8001788:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800178a:	4805      	ldr	r0, [pc, #20]	; (80017a0 <MX_USART2_UART_Init+0x4c>)
 800178c:	f002 fb0c 	bl	8003da8 <HAL_UART_Init>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001796:	f000 f875 	bl	8001884 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	20000268 	.word	0x20000268
 80017a4:	40004400 	.word	0x40004400

080017a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b08a      	sub	sp, #40	; 0x28
 80017ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ae:	f107 0314 	add.w	r3, r7, #20
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	605a      	str	r2, [r3, #4]
 80017b8:	609a      	str	r2, [r3, #8]
 80017ba:	60da      	str	r2, [r3, #12]
 80017bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	613b      	str	r3, [r7, #16]
 80017c2:	4b2d      	ldr	r3, [pc, #180]	; (8001878 <MX_GPIO_Init+0xd0>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	4a2c      	ldr	r2, [pc, #176]	; (8001878 <MX_GPIO_Init+0xd0>)
 80017c8:	f043 0304 	orr.w	r3, r3, #4
 80017cc:	6313      	str	r3, [r2, #48]	; 0x30
 80017ce:	4b2a      	ldr	r3, [pc, #168]	; (8001878 <MX_GPIO_Init+0xd0>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	f003 0304 	and.w	r3, r3, #4
 80017d6:	613b      	str	r3, [r7, #16]
 80017d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	60fb      	str	r3, [r7, #12]
 80017de:	4b26      	ldr	r3, [pc, #152]	; (8001878 <MX_GPIO_Init+0xd0>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e2:	4a25      	ldr	r2, [pc, #148]	; (8001878 <MX_GPIO_Init+0xd0>)
 80017e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017e8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ea:	4b23      	ldr	r3, [pc, #140]	; (8001878 <MX_GPIO_Init+0xd0>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017f2:	60fb      	str	r3, [r7, #12]
 80017f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	60bb      	str	r3, [r7, #8]
 80017fa:	4b1f      	ldr	r3, [pc, #124]	; (8001878 <MX_GPIO_Init+0xd0>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fe:	4a1e      	ldr	r2, [pc, #120]	; (8001878 <MX_GPIO_Init+0xd0>)
 8001800:	f043 0301 	orr.w	r3, r3, #1
 8001804:	6313      	str	r3, [r2, #48]	; 0x30
 8001806:	4b1c      	ldr	r3, [pc, #112]	; (8001878 <MX_GPIO_Init+0xd0>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	60bb      	str	r3, [r7, #8]
 8001810:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	607b      	str	r3, [r7, #4]
 8001816:	4b18      	ldr	r3, [pc, #96]	; (8001878 <MX_GPIO_Init+0xd0>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	4a17      	ldr	r2, [pc, #92]	; (8001878 <MX_GPIO_Init+0xd0>)
 800181c:	f043 0302 	orr.w	r3, r3, #2
 8001820:	6313      	str	r3, [r2, #48]	; 0x30
 8001822:	4b15      	ldr	r3, [pc, #84]	; (8001878 <MX_GPIO_Init+0xd0>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	607b      	str	r3, [r7, #4]
 800182c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800182e:	2200      	movs	r2, #0
 8001830:	2120      	movs	r1, #32
 8001832:	4812      	ldr	r0, [pc, #72]	; (800187c <MX_GPIO_Init+0xd4>)
 8001834:	f000 fd20 	bl	8002278 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001838:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800183c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800183e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001842:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001844:	2300      	movs	r3, #0
 8001846:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001848:	f107 0314 	add.w	r3, r7, #20
 800184c:	4619      	mov	r1, r3
 800184e:	480c      	ldr	r0, [pc, #48]	; (8001880 <MX_GPIO_Init+0xd8>)
 8001850:	f000 fb7e 	bl	8001f50 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001854:	2320      	movs	r3, #32
 8001856:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001858:	2301      	movs	r3, #1
 800185a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185c:	2300      	movs	r3, #0
 800185e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001860:	2300      	movs	r3, #0
 8001862:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001864:	f107 0314 	add.w	r3, r7, #20
 8001868:	4619      	mov	r1, r3
 800186a:	4804      	ldr	r0, [pc, #16]	; (800187c <MX_GPIO_Init+0xd4>)
 800186c:	f000 fb70 	bl	8001f50 <HAL_GPIO_Init>

}
 8001870:	bf00      	nop
 8001872:	3728      	adds	r7, #40	; 0x28
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40023800 	.word	0x40023800
 800187c:	40020000 	.word	0x40020000
 8001880:	40020800 	.word	0x40020800

08001884 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001888:	b672      	cpsid	i
}
 800188a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800188c:	e7fe      	b.n	800188c <Error_Handler+0x8>
	...

08001890 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001896:	2300      	movs	r3, #0
 8001898:	607b      	str	r3, [r7, #4]
 800189a:	4b10      	ldr	r3, [pc, #64]	; (80018dc <HAL_MspInit+0x4c>)
 800189c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800189e:	4a0f      	ldr	r2, [pc, #60]	; (80018dc <HAL_MspInit+0x4c>)
 80018a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018a4:	6453      	str	r3, [r2, #68]	; 0x44
 80018a6:	4b0d      	ldr	r3, [pc, #52]	; (80018dc <HAL_MspInit+0x4c>)
 80018a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018ae:	607b      	str	r3, [r7, #4]
 80018b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018b2:	2300      	movs	r3, #0
 80018b4:	603b      	str	r3, [r7, #0]
 80018b6:	4b09      	ldr	r3, [pc, #36]	; (80018dc <HAL_MspInit+0x4c>)
 80018b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ba:	4a08      	ldr	r2, [pc, #32]	; (80018dc <HAL_MspInit+0x4c>)
 80018bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018c0:	6413      	str	r3, [r2, #64]	; 0x40
 80018c2:	4b06      	ldr	r3, [pc, #24]	; (80018dc <HAL_MspInit+0x4c>)
 80018c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ca:	603b      	str	r3, [r7, #0]
 80018cc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80018ce:	2007      	movs	r0, #7
 80018d0:	f000 fb0a 	bl	8001ee8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018d4:	bf00      	nop
 80018d6:	3708      	adds	r7, #8
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	40023800 	.word	0x40023800

080018e0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b08a      	sub	sp, #40	; 0x28
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e8:	f107 0314 	add.w	r3, r7, #20
 80018ec:	2200      	movs	r2, #0
 80018ee:	601a      	str	r2, [r3, #0]
 80018f0:	605a      	str	r2, [r3, #4]
 80018f2:	609a      	str	r2, [r3, #8]
 80018f4:	60da      	str	r2, [r3, #12]
 80018f6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a19      	ldr	r2, [pc, #100]	; (8001964 <HAL_I2C_MspInit+0x84>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d12c      	bne.n	800195c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	613b      	str	r3, [r7, #16]
 8001906:	4b18      	ldr	r3, [pc, #96]	; (8001968 <HAL_I2C_MspInit+0x88>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190a:	4a17      	ldr	r2, [pc, #92]	; (8001968 <HAL_I2C_MspInit+0x88>)
 800190c:	f043 0302 	orr.w	r3, r3, #2
 8001910:	6313      	str	r3, [r2, #48]	; 0x30
 8001912:	4b15      	ldr	r3, [pc, #84]	; (8001968 <HAL_I2C_MspInit+0x88>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001916:	f003 0302 	and.w	r3, r3, #2
 800191a:	613b      	str	r3, [r7, #16]
 800191c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800191e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001922:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001924:	2312      	movs	r3, #18
 8001926:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001928:	2300      	movs	r3, #0
 800192a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800192c:	2303      	movs	r3, #3
 800192e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001930:	2304      	movs	r3, #4
 8001932:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001934:	f107 0314 	add.w	r3, r7, #20
 8001938:	4619      	mov	r1, r3
 800193a:	480c      	ldr	r0, [pc, #48]	; (800196c <HAL_I2C_MspInit+0x8c>)
 800193c:	f000 fb08 	bl	8001f50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001940:	2300      	movs	r3, #0
 8001942:	60fb      	str	r3, [r7, #12]
 8001944:	4b08      	ldr	r3, [pc, #32]	; (8001968 <HAL_I2C_MspInit+0x88>)
 8001946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001948:	4a07      	ldr	r2, [pc, #28]	; (8001968 <HAL_I2C_MspInit+0x88>)
 800194a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800194e:	6413      	str	r3, [r2, #64]	; 0x40
 8001950:	4b05      	ldr	r3, [pc, #20]	; (8001968 <HAL_I2C_MspInit+0x88>)
 8001952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001954:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001958:	60fb      	str	r3, [r7, #12]
 800195a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800195c:	bf00      	nop
 800195e:	3728      	adds	r7, #40	; 0x28
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40005400 	.word	0x40005400
 8001968:	40023800 	.word	0x40023800
 800196c:	40020400 	.word	0x40020400

08001970 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b08a      	sub	sp, #40	; 0x28
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001978:	f107 0314 	add.w	r3, r7, #20
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	605a      	str	r2, [r3, #4]
 8001982:	609a      	str	r2, [r3, #8]
 8001984:	60da      	str	r2, [r3, #12]
 8001986:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a19      	ldr	r2, [pc, #100]	; (80019f4 <HAL_UART_MspInit+0x84>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d12b      	bne.n	80019ea <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	613b      	str	r3, [r7, #16]
 8001996:	4b18      	ldr	r3, [pc, #96]	; (80019f8 <HAL_UART_MspInit+0x88>)
 8001998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199a:	4a17      	ldr	r2, [pc, #92]	; (80019f8 <HAL_UART_MspInit+0x88>)
 800199c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019a0:	6413      	str	r3, [r2, #64]	; 0x40
 80019a2:	4b15      	ldr	r3, [pc, #84]	; (80019f8 <HAL_UART_MspInit+0x88>)
 80019a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019aa:	613b      	str	r3, [r7, #16]
 80019ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ae:	2300      	movs	r3, #0
 80019b0:	60fb      	str	r3, [r7, #12]
 80019b2:	4b11      	ldr	r3, [pc, #68]	; (80019f8 <HAL_UART_MspInit+0x88>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b6:	4a10      	ldr	r2, [pc, #64]	; (80019f8 <HAL_UART_MspInit+0x88>)
 80019b8:	f043 0301 	orr.w	r3, r3, #1
 80019bc:	6313      	str	r3, [r2, #48]	; 0x30
 80019be:	4b0e      	ldr	r3, [pc, #56]	; (80019f8 <HAL_UART_MspInit+0x88>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c2:	f003 0301 	and.w	r3, r3, #1
 80019c6:	60fb      	str	r3, [r7, #12]
 80019c8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80019ca:	230c      	movs	r3, #12
 80019cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ce:	2302      	movs	r3, #2
 80019d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d2:	2300      	movs	r3, #0
 80019d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019d6:	2303      	movs	r3, #3
 80019d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019da:	2307      	movs	r3, #7
 80019dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019de:	f107 0314 	add.w	r3, r7, #20
 80019e2:	4619      	mov	r1, r3
 80019e4:	4805      	ldr	r0, [pc, #20]	; (80019fc <HAL_UART_MspInit+0x8c>)
 80019e6:	f000 fab3 	bl	8001f50 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019ea:	bf00      	nop
 80019ec:	3728      	adds	r7, #40	; 0x28
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	40004400 	.word	0x40004400
 80019f8:	40023800 	.word	0x40023800
 80019fc:	40020000 	.word	0x40020000

08001a00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a04:	e7fe      	b.n	8001a04 <NMI_Handler+0x4>

08001a06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a06:	b480      	push	{r7}
 8001a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a0a:	e7fe      	b.n	8001a0a <HardFault_Handler+0x4>

08001a0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a10:	e7fe      	b.n	8001a10 <MemManage_Handler+0x4>

08001a12 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a12:	b480      	push	{r7}
 8001a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a16:	e7fe      	b.n	8001a16 <BusFault_Handler+0x4>

08001a18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a1c:	e7fe      	b.n	8001a1c <UsageFault_Handler+0x4>

08001a1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a22:	bf00      	nop
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a30:	bf00      	nop
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr

08001a3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a3a:	b480      	push	{r7}
 8001a3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a4c:	f000 f956 	bl	8001cfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a50:	bf00      	nop
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  return 1;
 8001a58:	2301      	movs	r3, #1
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr

08001a64 <_kill>:

int _kill(int pid, int sig)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a6e:	f002 fd5d 	bl	800452c <__errno>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2216      	movs	r2, #22
 8001a76:	601a      	str	r2, [r3, #0]
  return -1;
 8001a78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}

08001a84 <_exit>:

void _exit (int status)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f7ff ffe7 	bl	8001a64 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a96:	e7fe      	b.n	8001a96 <_exit+0x12>

08001a98 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b086      	sub	sp, #24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	60f8      	str	r0, [r7, #12]
 8001aa0:	60b9      	str	r1, [r7, #8]
 8001aa2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	617b      	str	r3, [r7, #20]
 8001aa8:	e00a      	b.n	8001ac0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001aaa:	f3af 8000 	nop.w
 8001aae:	4601      	mov	r1, r0
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	1c5a      	adds	r2, r3, #1
 8001ab4:	60ba      	str	r2, [r7, #8]
 8001ab6:	b2ca      	uxtb	r2, r1
 8001ab8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	3301      	adds	r3, #1
 8001abe:	617b      	str	r3, [r7, #20]
 8001ac0:	697a      	ldr	r2, [r7, #20]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	dbf0      	blt.n	8001aaa <_read+0x12>
  }

  return len;
 8001ac8:	687b      	ldr	r3, [r7, #4]
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3718      	adds	r7, #24
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b086      	sub	sp, #24
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	60f8      	str	r0, [r7, #12]
 8001ada:	60b9      	str	r1, [r7, #8]
 8001adc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ade:	2300      	movs	r3, #0
 8001ae0:	617b      	str	r3, [r7, #20]
 8001ae2:	e009      	b.n	8001af8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	1c5a      	adds	r2, r3, #1
 8001ae8:	60ba      	str	r2, [r7, #8]
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	3301      	adds	r3, #1
 8001af6:	617b      	str	r3, [r7, #20]
 8001af8:	697a      	ldr	r2, [r7, #20]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	dbf1      	blt.n	8001ae4 <_write+0x12>
  }
  return len;
 8001b00:	687b      	ldr	r3, [r7, #4]
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3718      	adds	r7, #24
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <_close>:

int _close(int file)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	b083      	sub	sp, #12
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	370c      	adds	r7, #12
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr

08001b22 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b22:	b480      	push	{r7}
 8001b24:	b083      	sub	sp, #12
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
 8001b2a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b32:	605a      	str	r2, [r3, #4]
  return 0;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr

08001b42 <_isatty>:

int _isatty(int file)
{
 8001b42:	b480      	push	{r7}
 8001b44:	b083      	sub	sp, #12
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b4a:	2301      	movs	r3, #1
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b085      	sub	sp, #20
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b64:	2300      	movs	r3, #0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3714      	adds	r7, #20
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
	...

08001b74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b7c:	4a14      	ldr	r2, [pc, #80]	; (8001bd0 <_sbrk+0x5c>)
 8001b7e:	4b15      	ldr	r3, [pc, #84]	; (8001bd4 <_sbrk+0x60>)
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b88:	4b13      	ldr	r3, [pc, #76]	; (8001bd8 <_sbrk+0x64>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d102      	bne.n	8001b96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b90:	4b11      	ldr	r3, [pc, #68]	; (8001bd8 <_sbrk+0x64>)
 8001b92:	4a12      	ldr	r2, [pc, #72]	; (8001bdc <_sbrk+0x68>)
 8001b94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b96:	4b10      	ldr	r3, [pc, #64]	; (8001bd8 <_sbrk+0x64>)
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	693a      	ldr	r2, [r7, #16]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d207      	bcs.n	8001bb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ba4:	f002 fcc2 	bl	800452c <__errno>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	220c      	movs	r2, #12
 8001bac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bae:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb2:	e009      	b.n	8001bc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bb4:	4b08      	ldr	r3, [pc, #32]	; (8001bd8 <_sbrk+0x64>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bba:	4b07      	ldr	r3, [pc, #28]	; (8001bd8 <_sbrk+0x64>)
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	4a05      	ldr	r2, [pc, #20]	; (8001bd8 <_sbrk+0x64>)
 8001bc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3718      	adds	r7, #24
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	20020000 	.word	0x20020000
 8001bd4:	00000400 	.word	0x00000400
 8001bd8:	200002ac 	.word	0x200002ac
 8001bdc:	200002c8 	.word	0x200002c8

08001be0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001be4:	4b06      	ldr	r3, [pc, #24]	; (8001c00 <SystemInit+0x20>)
 8001be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bea:	4a05      	ldr	r2, [pc, #20]	; (8001c00 <SystemInit+0x20>)
 8001bec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bf0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bf4:	bf00      	nop
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	e000ed00 	.word	0xe000ed00

08001c04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001c04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c3c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c08:	480d      	ldr	r0, [pc, #52]	; (8001c40 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c0a:	490e      	ldr	r1, [pc, #56]	; (8001c44 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001c0c:	4a0e      	ldr	r2, [pc, #56]	; (8001c48 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c10:	e002      	b.n	8001c18 <LoopCopyDataInit>

08001c12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c16:	3304      	adds	r3, #4

08001c18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c1c:	d3f9      	bcc.n	8001c12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c1e:	4a0b      	ldr	r2, [pc, #44]	; (8001c4c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001c20:	4c0b      	ldr	r4, [pc, #44]	; (8001c50 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001c22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c24:	e001      	b.n	8001c2a <LoopFillZerobss>

08001c26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c28:	3204      	adds	r2, #4

08001c2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c2c:	d3fb      	bcc.n	8001c26 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c2e:	f7ff ffd7 	bl	8001be0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c32:	f002 fc81 	bl	8004538 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c36:	f7ff fc4f 	bl	80014d8 <main>
  bx  lr    
 8001c3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c44:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001c48:	08008620 	.word	0x08008620
  ldr r2, =_sbss
 8001c4c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001c50:	200002c4 	.word	0x200002c4

08001c54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c54:	e7fe      	b.n	8001c54 <ADC_IRQHandler>
	...

08001c58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c5c:	4b0e      	ldr	r3, [pc, #56]	; (8001c98 <HAL_Init+0x40>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a0d      	ldr	r2, [pc, #52]	; (8001c98 <HAL_Init+0x40>)
 8001c62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c68:	4b0b      	ldr	r3, [pc, #44]	; (8001c98 <HAL_Init+0x40>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a0a      	ldr	r2, [pc, #40]	; (8001c98 <HAL_Init+0x40>)
 8001c6e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c74:	4b08      	ldr	r3, [pc, #32]	; (8001c98 <HAL_Init+0x40>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a07      	ldr	r2, [pc, #28]	; (8001c98 <HAL_Init+0x40>)
 8001c7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c80:	2003      	movs	r0, #3
 8001c82:	f000 f931 	bl	8001ee8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c86:	2000      	movs	r0, #0
 8001c88:	f000 f808 	bl	8001c9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c8c:	f7ff fe00 	bl	8001890 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	40023c00 	.word	0x40023c00

08001c9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ca4:	4b12      	ldr	r3, [pc, #72]	; (8001cf0 <HAL_InitTick+0x54>)
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	4b12      	ldr	r3, [pc, #72]	; (8001cf4 <HAL_InitTick+0x58>)
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	4619      	mov	r1, r3
 8001cae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f000 f93b 	bl	8001f36 <HAL_SYSTICK_Config>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e00e      	b.n	8001ce8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2b0f      	cmp	r3, #15
 8001cce:	d80a      	bhi.n	8001ce6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	6879      	ldr	r1, [r7, #4]
 8001cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001cd8:	f000 f911 	bl	8001efe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cdc:	4a06      	ldr	r2, [pc, #24]	; (8001cf8 <HAL_InitTick+0x5c>)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	e000      	b.n	8001ce8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3708      	adds	r7, #8
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	20000000 	.word	0x20000000
 8001cf4:	20000008 	.word	0x20000008
 8001cf8:	20000004 	.word	0x20000004

08001cfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d00:	4b06      	ldr	r3, [pc, #24]	; (8001d1c <HAL_IncTick+0x20>)
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	461a      	mov	r2, r3
 8001d06:	4b06      	ldr	r3, [pc, #24]	; (8001d20 <HAL_IncTick+0x24>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4413      	add	r3, r2
 8001d0c:	4a04      	ldr	r2, [pc, #16]	; (8001d20 <HAL_IncTick+0x24>)
 8001d0e:	6013      	str	r3, [r2, #0]
}
 8001d10:	bf00      	nop
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	20000008 	.word	0x20000008
 8001d20:	200002b0 	.word	0x200002b0

08001d24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  return uwTick;
 8001d28:	4b03      	ldr	r3, [pc, #12]	; (8001d38 <HAL_GetTick+0x14>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	200002b0 	.word	0x200002b0

08001d3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d44:	f7ff ffee 	bl	8001d24 <HAL_GetTick>
 8001d48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d54:	d005      	beq.n	8001d62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d56:	4b0a      	ldr	r3, [pc, #40]	; (8001d80 <HAL_Delay+0x44>)
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4413      	add	r3, r2
 8001d60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d62:	bf00      	nop
 8001d64:	f7ff ffde 	bl	8001d24 <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	68fa      	ldr	r2, [r7, #12]
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d8f7      	bhi.n	8001d64 <HAL_Delay+0x28>
  {
  }
}
 8001d74:	bf00      	nop
 8001d76:	bf00      	nop
 8001d78:	3710      	adds	r7, #16
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	20000008 	.word	0x20000008

08001d84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f003 0307 	and.w	r3, r3, #7
 8001d92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d94:	4b0c      	ldr	r3, [pc, #48]	; (8001dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d9a:	68ba      	ldr	r2, [r7, #8]
 8001d9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001da0:	4013      	ands	r3, r2
 8001da2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001db0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001db4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001db6:	4a04      	ldr	r2, [pc, #16]	; (8001dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	60d3      	str	r3, [r2, #12]
}
 8001dbc:	bf00      	nop
 8001dbe:	3714      	adds	r7, #20
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr
 8001dc8:	e000ed00 	.word	0xe000ed00

08001dcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dd0:	4b04      	ldr	r3, [pc, #16]	; (8001de4 <__NVIC_GetPriorityGrouping+0x18>)
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	0a1b      	lsrs	r3, r3, #8
 8001dd6:	f003 0307 	and.w	r3, r3, #7
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	e000ed00 	.word	0xe000ed00

08001de8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	4603      	mov	r3, r0
 8001df0:	6039      	str	r1, [r7, #0]
 8001df2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001df4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	db0a      	blt.n	8001e12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	b2da      	uxtb	r2, r3
 8001e00:	490c      	ldr	r1, [pc, #48]	; (8001e34 <__NVIC_SetPriority+0x4c>)
 8001e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e06:	0112      	lsls	r2, r2, #4
 8001e08:	b2d2      	uxtb	r2, r2
 8001e0a:	440b      	add	r3, r1
 8001e0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e10:	e00a      	b.n	8001e28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	b2da      	uxtb	r2, r3
 8001e16:	4908      	ldr	r1, [pc, #32]	; (8001e38 <__NVIC_SetPriority+0x50>)
 8001e18:	79fb      	ldrb	r3, [r7, #7]
 8001e1a:	f003 030f 	and.w	r3, r3, #15
 8001e1e:	3b04      	subs	r3, #4
 8001e20:	0112      	lsls	r2, r2, #4
 8001e22:	b2d2      	uxtb	r2, r2
 8001e24:	440b      	add	r3, r1
 8001e26:	761a      	strb	r2, [r3, #24]
}
 8001e28:	bf00      	nop
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr
 8001e34:	e000e100 	.word	0xe000e100
 8001e38:	e000ed00 	.word	0xe000ed00

08001e3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b089      	sub	sp, #36	; 0x24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	60b9      	str	r1, [r7, #8]
 8001e46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	f003 0307 	and.w	r3, r3, #7
 8001e4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e50:	69fb      	ldr	r3, [r7, #28]
 8001e52:	f1c3 0307 	rsb	r3, r3, #7
 8001e56:	2b04      	cmp	r3, #4
 8001e58:	bf28      	it	cs
 8001e5a:	2304      	movcs	r3, #4
 8001e5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	3304      	adds	r3, #4
 8001e62:	2b06      	cmp	r3, #6
 8001e64:	d902      	bls.n	8001e6c <NVIC_EncodePriority+0x30>
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	3b03      	subs	r3, #3
 8001e6a:	e000      	b.n	8001e6e <NVIC_EncodePriority+0x32>
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e70:	f04f 32ff 	mov.w	r2, #4294967295
 8001e74:	69bb      	ldr	r3, [r7, #24]
 8001e76:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7a:	43da      	mvns	r2, r3
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	401a      	ands	r2, r3
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e84:	f04f 31ff 	mov.w	r1, #4294967295
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e8e:	43d9      	mvns	r1, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e94:	4313      	orrs	r3, r2
         );
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3724      	adds	r7, #36	; 0x24
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
	...

08001ea4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	3b01      	subs	r3, #1
 8001eb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001eb4:	d301      	bcc.n	8001eba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e00f      	b.n	8001eda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001eba:	4a0a      	ldr	r2, [pc, #40]	; (8001ee4 <SysTick_Config+0x40>)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	3b01      	subs	r3, #1
 8001ec0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ec2:	210f      	movs	r1, #15
 8001ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ec8:	f7ff ff8e 	bl	8001de8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ecc:	4b05      	ldr	r3, [pc, #20]	; (8001ee4 <SysTick_Config+0x40>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ed2:	4b04      	ldr	r3, [pc, #16]	; (8001ee4 <SysTick_Config+0x40>)
 8001ed4:	2207      	movs	r2, #7
 8001ed6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	e000e010 	.word	0xe000e010

08001ee8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	f7ff ff47 	bl	8001d84 <__NVIC_SetPriorityGrouping>
}
 8001ef6:	bf00      	nop
 8001ef8:	3708      	adds	r7, #8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}

08001efe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b086      	sub	sp, #24
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	4603      	mov	r3, r0
 8001f06:	60b9      	str	r1, [r7, #8]
 8001f08:	607a      	str	r2, [r7, #4]
 8001f0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f10:	f7ff ff5c 	bl	8001dcc <__NVIC_GetPriorityGrouping>
 8001f14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	68b9      	ldr	r1, [r7, #8]
 8001f1a:	6978      	ldr	r0, [r7, #20]
 8001f1c:	f7ff ff8e 	bl	8001e3c <NVIC_EncodePriority>
 8001f20:	4602      	mov	r2, r0
 8001f22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f26:	4611      	mov	r1, r2
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7ff ff5d 	bl	8001de8 <__NVIC_SetPriority>
}
 8001f2e:	bf00      	nop
 8001f30:	3718      	adds	r7, #24
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}

08001f36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f36:	b580      	push	{r7, lr}
 8001f38:	b082      	sub	sp, #8
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f7ff ffb0 	bl	8001ea4 <SysTick_Config>
 8001f44:	4603      	mov	r3, r0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3708      	adds	r7, #8
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
	...

08001f50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b089      	sub	sp, #36	; 0x24
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f62:	2300      	movs	r3, #0
 8001f64:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f66:	2300      	movs	r3, #0
 8001f68:	61fb      	str	r3, [r7, #28]
 8001f6a:	e165      	b.n	8002238 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	fa02 f303 	lsl.w	r3, r2, r3
 8001f74:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	697a      	ldr	r2, [r7, #20]
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f80:	693a      	ldr	r2, [r7, #16]
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	f040 8154 	bne.w	8002232 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f003 0303 	and.w	r3, r3, #3
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d005      	beq.n	8001fa2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d130      	bne.n	8002004 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	2203      	movs	r2, #3
 8001fae:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb2:	43db      	mvns	r3, r3
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	68da      	ldr	r2, [r3, #12]
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	69ba      	ldr	r2, [r7, #24]
 8001fd0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fd8:	2201      	movs	r2, #1
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe0:	43db      	mvns	r3, r3
 8001fe2:	69ba      	ldr	r2, [r7, #24]
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	091b      	lsrs	r3, r3, #4
 8001fee:	f003 0201 	and.w	r2, r3, #1
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff8:	69ba      	ldr	r2, [r7, #24]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	69ba      	ldr	r2, [r7, #24]
 8002002:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f003 0303 	and.w	r3, r3, #3
 800200c:	2b03      	cmp	r3, #3
 800200e:	d017      	beq.n	8002040 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	005b      	lsls	r3, r3, #1
 800201a:	2203      	movs	r2, #3
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	43db      	mvns	r3, r3
 8002022:	69ba      	ldr	r2, [r7, #24]
 8002024:	4013      	ands	r3, r2
 8002026:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	689a      	ldr	r2, [r3, #8]
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	fa02 f303 	lsl.w	r3, r2, r3
 8002034:	69ba      	ldr	r2, [r7, #24]
 8002036:	4313      	orrs	r3, r2
 8002038:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	69ba      	ldr	r2, [r7, #24]
 800203e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f003 0303 	and.w	r3, r3, #3
 8002048:	2b02      	cmp	r3, #2
 800204a:	d123      	bne.n	8002094 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	08da      	lsrs	r2, r3, #3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	3208      	adds	r2, #8
 8002054:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002058:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	f003 0307 	and.w	r3, r3, #7
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	220f      	movs	r2, #15
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	43db      	mvns	r3, r3
 800206a:	69ba      	ldr	r2, [r7, #24]
 800206c:	4013      	ands	r3, r2
 800206e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	691a      	ldr	r2, [r3, #16]
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	f003 0307 	and.w	r3, r3, #7
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	fa02 f303 	lsl.w	r3, r2, r3
 8002080:	69ba      	ldr	r2, [r7, #24]
 8002082:	4313      	orrs	r3, r2
 8002084:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	08da      	lsrs	r2, r3, #3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	3208      	adds	r2, #8
 800208e:	69b9      	ldr	r1, [r7, #24]
 8002090:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	2203      	movs	r2, #3
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	43db      	mvns	r3, r3
 80020a6:	69ba      	ldr	r2, [r7, #24]
 80020a8:	4013      	ands	r3, r2
 80020aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f003 0203 	and.w	r2, r3, #3
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	005b      	lsls	r3, r3, #1
 80020b8:	fa02 f303 	lsl.w	r3, r2, r3
 80020bc:	69ba      	ldr	r2, [r7, #24]
 80020be:	4313      	orrs	r3, r2
 80020c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	69ba      	ldr	r2, [r7, #24]
 80020c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	f000 80ae 	beq.w	8002232 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	60fb      	str	r3, [r7, #12]
 80020da:	4b5d      	ldr	r3, [pc, #372]	; (8002250 <HAL_GPIO_Init+0x300>)
 80020dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020de:	4a5c      	ldr	r2, [pc, #368]	; (8002250 <HAL_GPIO_Init+0x300>)
 80020e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020e4:	6453      	str	r3, [r2, #68]	; 0x44
 80020e6:	4b5a      	ldr	r3, [pc, #360]	; (8002250 <HAL_GPIO_Init+0x300>)
 80020e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020ee:	60fb      	str	r3, [r7, #12]
 80020f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020f2:	4a58      	ldr	r2, [pc, #352]	; (8002254 <HAL_GPIO_Init+0x304>)
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	089b      	lsrs	r3, r3, #2
 80020f8:	3302      	adds	r3, #2
 80020fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002100:	69fb      	ldr	r3, [r7, #28]
 8002102:	f003 0303 	and.w	r3, r3, #3
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	220f      	movs	r2, #15
 800210a:	fa02 f303 	lsl.w	r3, r2, r3
 800210e:	43db      	mvns	r3, r3
 8002110:	69ba      	ldr	r2, [r7, #24]
 8002112:	4013      	ands	r3, r2
 8002114:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a4f      	ldr	r2, [pc, #316]	; (8002258 <HAL_GPIO_Init+0x308>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d025      	beq.n	800216a <HAL_GPIO_Init+0x21a>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a4e      	ldr	r2, [pc, #312]	; (800225c <HAL_GPIO_Init+0x30c>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d01f      	beq.n	8002166 <HAL_GPIO_Init+0x216>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a4d      	ldr	r2, [pc, #308]	; (8002260 <HAL_GPIO_Init+0x310>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d019      	beq.n	8002162 <HAL_GPIO_Init+0x212>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a4c      	ldr	r2, [pc, #304]	; (8002264 <HAL_GPIO_Init+0x314>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d013      	beq.n	800215e <HAL_GPIO_Init+0x20e>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a4b      	ldr	r2, [pc, #300]	; (8002268 <HAL_GPIO_Init+0x318>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d00d      	beq.n	800215a <HAL_GPIO_Init+0x20a>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a4a      	ldr	r2, [pc, #296]	; (800226c <HAL_GPIO_Init+0x31c>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d007      	beq.n	8002156 <HAL_GPIO_Init+0x206>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a49      	ldr	r2, [pc, #292]	; (8002270 <HAL_GPIO_Init+0x320>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d101      	bne.n	8002152 <HAL_GPIO_Init+0x202>
 800214e:	2306      	movs	r3, #6
 8002150:	e00c      	b.n	800216c <HAL_GPIO_Init+0x21c>
 8002152:	2307      	movs	r3, #7
 8002154:	e00a      	b.n	800216c <HAL_GPIO_Init+0x21c>
 8002156:	2305      	movs	r3, #5
 8002158:	e008      	b.n	800216c <HAL_GPIO_Init+0x21c>
 800215a:	2304      	movs	r3, #4
 800215c:	e006      	b.n	800216c <HAL_GPIO_Init+0x21c>
 800215e:	2303      	movs	r3, #3
 8002160:	e004      	b.n	800216c <HAL_GPIO_Init+0x21c>
 8002162:	2302      	movs	r3, #2
 8002164:	e002      	b.n	800216c <HAL_GPIO_Init+0x21c>
 8002166:	2301      	movs	r3, #1
 8002168:	e000      	b.n	800216c <HAL_GPIO_Init+0x21c>
 800216a:	2300      	movs	r3, #0
 800216c:	69fa      	ldr	r2, [r7, #28]
 800216e:	f002 0203 	and.w	r2, r2, #3
 8002172:	0092      	lsls	r2, r2, #2
 8002174:	4093      	lsls	r3, r2
 8002176:	69ba      	ldr	r2, [r7, #24]
 8002178:	4313      	orrs	r3, r2
 800217a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800217c:	4935      	ldr	r1, [pc, #212]	; (8002254 <HAL_GPIO_Init+0x304>)
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	089b      	lsrs	r3, r3, #2
 8002182:	3302      	adds	r3, #2
 8002184:	69ba      	ldr	r2, [r7, #24]
 8002186:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800218a:	4b3a      	ldr	r3, [pc, #232]	; (8002274 <HAL_GPIO_Init+0x324>)
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	43db      	mvns	r3, r3
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	4013      	ands	r3, r2
 8002198:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d003      	beq.n	80021ae <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80021a6:	69ba      	ldr	r2, [r7, #24]
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80021ae:	4a31      	ldr	r2, [pc, #196]	; (8002274 <HAL_GPIO_Init+0x324>)
 80021b0:	69bb      	ldr	r3, [r7, #24]
 80021b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021b4:	4b2f      	ldr	r3, [pc, #188]	; (8002274 <HAL_GPIO_Init+0x324>)
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	43db      	mvns	r3, r3
 80021be:	69ba      	ldr	r2, [r7, #24]
 80021c0:	4013      	ands	r3, r2
 80021c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d003      	beq.n	80021d8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021d8:	4a26      	ldr	r2, [pc, #152]	; (8002274 <HAL_GPIO_Init+0x324>)
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021de:	4b25      	ldr	r3, [pc, #148]	; (8002274 <HAL_GPIO_Init+0x324>)
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	43db      	mvns	r3, r3
 80021e8:	69ba      	ldr	r2, [r7, #24]
 80021ea:	4013      	ands	r3, r2
 80021ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d003      	beq.n	8002202 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80021fa:	69ba      	ldr	r2, [r7, #24]
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	4313      	orrs	r3, r2
 8002200:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002202:	4a1c      	ldr	r2, [pc, #112]	; (8002274 <HAL_GPIO_Init+0x324>)
 8002204:	69bb      	ldr	r3, [r7, #24]
 8002206:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002208:	4b1a      	ldr	r3, [pc, #104]	; (8002274 <HAL_GPIO_Init+0x324>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	43db      	mvns	r3, r3
 8002212:	69ba      	ldr	r2, [r7, #24]
 8002214:	4013      	ands	r3, r2
 8002216:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002220:	2b00      	cmp	r3, #0
 8002222:	d003      	beq.n	800222c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002224:	69ba      	ldr	r2, [r7, #24]
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	4313      	orrs	r3, r2
 800222a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800222c:	4a11      	ldr	r2, [pc, #68]	; (8002274 <HAL_GPIO_Init+0x324>)
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	3301      	adds	r3, #1
 8002236:	61fb      	str	r3, [r7, #28]
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	2b0f      	cmp	r3, #15
 800223c:	f67f ae96 	bls.w	8001f6c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002240:	bf00      	nop
 8002242:	bf00      	nop
 8002244:	3724      	adds	r7, #36	; 0x24
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	40023800 	.word	0x40023800
 8002254:	40013800 	.word	0x40013800
 8002258:	40020000 	.word	0x40020000
 800225c:	40020400 	.word	0x40020400
 8002260:	40020800 	.word	0x40020800
 8002264:	40020c00 	.word	0x40020c00
 8002268:	40021000 	.word	0x40021000
 800226c:	40021400 	.word	0x40021400
 8002270:	40021800 	.word	0x40021800
 8002274:	40013c00 	.word	0x40013c00

08002278 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	460b      	mov	r3, r1
 8002282:	807b      	strh	r3, [r7, #2]
 8002284:	4613      	mov	r3, r2
 8002286:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002288:	787b      	ldrb	r3, [r7, #1]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d003      	beq.n	8002296 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800228e:	887a      	ldrh	r2, [r7, #2]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002294:	e003      	b.n	800229e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002296:	887b      	ldrh	r3, [r7, #2]
 8002298:	041a      	lsls	r2, r3, #16
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	619a      	str	r2, [r3, #24]
}
 800229e:	bf00      	nop
 80022a0:	370c      	adds	r7, #12
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
	...

080022ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e12b      	b.n	8002516 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d106      	bne.n	80022d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2200      	movs	r2, #0
 80022ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f7ff fb04 	bl	80018e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2224      	movs	r2, #36	; 0x24
 80022dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f022 0201 	bic.w	r2, r2, #1
 80022ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80022fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800230e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002310:	f001 f854 	bl	80033bc <HAL_RCC_GetPCLK1Freq>
 8002314:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	4a81      	ldr	r2, [pc, #516]	; (8002520 <HAL_I2C_Init+0x274>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d807      	bhi.n	8002330 <HAL_I2C_Init+0x84>
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	4a80      	ldr	r2, [pc, #512]	; (8002524 <HAL_I2C_Init+0x278>)
 8002324:	4293      	cmp	r3, r2
 8002326:	bf94      	ite	ls
 8002328:	2301      	movls	r3, #1
 800232a:	2300      	movhi	r3, #0
 800232c:	b2db      	uxtb	r3, r3
 800232e:	e006      	b.n	800233e <HAL_I2C_Init+0x92>
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	4a7d      	ldr	r2, [pc, #500]	; (8002528 <HAL_I2C_Init+0x27c>)
 8002334:	4293      	cmp	r3, r2
 8002336:	bf94      	ite	ls
 8002338:	2301      	movls	r3, #1
 800233a:	2300      	movhi	r3, #0
 800233c:	b2db      	uxtb	r3, r3
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	e0e7      	b.n	8002516 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	4a78      	ldr	r2, [pc, #480]	; (800252c <HAL_I2C_Init+0x280>)
 800234a:	fba2 2303 	umull	r2, r3, r2, r3
 800234e:	0c9b      	lsrs	r3, r3, #18
 8002350:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	68ba      	ldr	r2, [r7, #8]
 8002362:	430a      	orrs	r2, r1
 8002364:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	6a1b      	ldr	r3, [r3, #32]
 800236c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	4a6a      	ldr	r2, [pc, #424]	; (8002520 <HAL_I2C_Init+0x274>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d802      	bhi.n	8002380 <HAL_I2C_Init+0xd4>
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	3301      	adds	r3, #1
 800237e:	e009      	b.n	8002394 <HAL_I2C_Init+0xe8>
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002386:	fb02 f303 	mul.w	r3, r2, r3
 800238a:	4a69      	ldr	r2, [pc, #420]	; (8002530 <HAL_I2C_Init+0x284>)
 800238c:	fba2 2303 	umull	r2, r3, r2, r3
 8002390:	099b      	lsrs	r3, r3, #6
 8002392:	3301      	adds	r3, #1
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	6812      	ldr	r2, [r2, #0]
 8002398:	430b      	orrs	r3, r1
 800239a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	69db      	ldr	r3, [r3, #28]
 80023a2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80023a6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	495c      	ldr	r1, [pc, #368]	; (8002520 <HAL_I2C_Init+0x274>)
 80023b0:	428b      	cmp	r3, r1
 80023b2:	d819      	bhi.n	80023e8 <HAL_I2C_Init+0x13c>
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	1e59      	subs	r1, r3, #1
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	005b      	lsls	r3, r3, #1
 80023be:	fbb1 f3f3 	udiv	r3, r1, r3
 80023c2:	1c59      	adds	r1, r3, #1
 80023c4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80023c8:	400b      	ands	r3, r1
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d00a      	beq.n	80023e4 <HAL_I2C_Init+0x138>
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	1e59      	subs	r1, r3, #1
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	005b      	lsls	r3, r3, #1
 80023d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80023dc:	3301      	adds	r3, #1
 80023de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023e2:	e051      	b.n	8002488 <HAL_I2C_Init+0x1dc>
 80023e4:	2304      	movs	r3, #4
 80023e6:	e04f      	b.n	8002488 <HAL_I2C_Init+0x1dc>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d111      	bne.n	8002414 <HAL_I2C_Init+0x168>
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	1e58      	subs	r0, r3, #1
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6859      	ldr	r1, [r3, #4]
 80023f8:	460b      	mov	r3, r1
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	440b      	add	r3, r1
 80023fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002402:	3301      	adds	r3, #1
 8002404:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002408:	2b00      	cmp	r3, #0
 800240a:	bf0c      	ite	eq
 800240c:	2301      	moveq	r3, #1
 800240e:	2300      	movne	r3, #0
 8002410:	b2db      	uxtb	r3, r3
 8002412:	e012      	b.n	800243a <HAL_I2C_Init+0x18e>
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	1e58      	subs	r0, r3, #1
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6859      	ldr	r1, [r3, #4]
 800241c:	460b      	mov	r3, r1
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	440b      	add	r3, r1
 8002422:	0099      	lsls	r1, r3, #2
 8002424:	440b      	add	r3, r1
 8002426:	fbb0 f3f3 	udiv	r3, r0, r3
 800242a:	3301      	adds	r3, #1
 800242c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002430:	2b00      	cmp	r3, #0
 8002432:	bf0c      	ite	eq
 8002434:	2301      	moveq	r3, #1
 8002436:	2300      	movne	r3, #0
 8002438:	b2db      	uxtb	r3, r3
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <HAL_I2C_Init+0x196>
 800243e:	2301      	movs	r3, #1
 8002440:	e022      	b.n	8002488 <HAL_I2C_Init+0x1dc>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d10e      	bne.n	8002468 <HAL_I2C_Init+0x1bc>
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	1e58      	subs	r0, r3, #1
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6859      	ldr	r1, [r3, #4]
 8002452:	460b      	mov	r3, r1
 8002454:	005b      	lsls	r3, r3, #1
 8002456:	440b      	add	r3, r1
 8002458:	fbb0 f3f3 	udiv	r3, r0, r3
 800245c:	3301      	adds	r3, #1
 800245e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002462:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002466:	e00f      	b.n	8002488 <HAL_I2C_Init+0x1dc>
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	1e58      	subs	r0, r3, #1
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6859      	ldr	r1, [r3, #4]
 8002470:	460b      	mov	r3, r1
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	440b      	add	r3, r1
 8002476:	0099      	lsls	r1, r3, #2
 8002478:	440b      	add	r3, r1
 800247a:	fbb0 f3f3 	udiv	r3, r0, r3
 800247e:	3301      	adds	r3, #1
 8002480:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002484:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002488:	6879      	ldr	r1, [r7, #4]
 800248a:	6809      	ldr	r1, [r1, #0]
 800248c:	4313      	orrs	r3, r2
 800248e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	69da      	ldr	r2, [r3, #28]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6a1b      	ldr	r3, [r3, #32]
 80024a2:	431a      	orrs	r2, r3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	430a      	orrs	r2, r1
 80024aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80024b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	6911      	ldr	r1, [r2, #16]
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	68d2      	ldr	r2, [r2, #12]
 80024c2:	4311      	orrs	r1, r2
 80024c4:	687a      	ldr	r2, [r7, #4]
 80024c6:	6812      	ldr	r2, [r2, #0]
 80024c8:	430b      	orrs	r3, r1
 80024ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	68db      	ldr	r3, [r3, #12]
 80024d2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	695a      	ldr	r2, [r3, #20]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	699b      	ldr	r3, [r3, #24]
 80024de:	431a      	orrs	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	430a      	orrs	r2, r1
 80024e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f042 0201 	orr.w	r2, r2, #1
 80024f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2200      	movs	r2, #0
 80024fc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2220      	movs	r2, #32
 8002502:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2200      	movs	r2, #0
 8002510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002514:	2300      	movs	r3, #0
}
 8002516:	4618      	mov	r0, r3
 8002518:	3710      	adds	r7, #16
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	000186a0 	.word	0x000186a0
 8002524:	001e847f 	.word	0x001e847f
 8002528:	003d08ff 	.word	0x003d08ff
 800252c:	431bde83 	.word	0x431bde83
 8002530:	10624dd3 	.word	0x10624dd3

08002534 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b088      	sub	sp, #32
 8002538:	af02      	add	r7, sp, #8
 800253a:	60f8      	str	r0, [r7, #12]
 800253c:	607a      	str	r2, [r7, #4]
 800253e:	461a      	mov	r2, r3
 8002540:	460b      	mov	r3, r1
 8002542:	817b      	strh	r3, [r7, #10]
 8002544:	4613      	mov	r3, r2
 8002546:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002548:	f7ff fbec 	bl	8001d24 <HAL_GetTick>
 800254c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002554:	b2db      	uxtb	r3, r3
 8002556:	2b20      	cmp	r3, #32
 8002558:	f040 80e0 	bne.w	800271c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	9300      	str	r3, [sp, #0]
 8002560:	2319      	movs	r3, #25
 8002562:	2201      	movs	r2, #1
 8002564:	4970      	ldr	r1, [pc, #448]	; (8002728 <HAL_I2C_Master_Transmit+0x1f4>)
 8002566:	68f8      	ldr	r0, [r7, #12]
 8002568:	f000 fc58 	bl	8002e1c <I2C_WaitOnFlagUntilTimeout>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002572:	2302      	movs	r3, #2
 8002574:	e0d3      	b.n	800271e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800257c:	2b01      	cmp	r3, #1
 800257e:	d101      	bne.n	8002584 <HAL_I2C_Master_Transmit+0x50>
 8002580:	2302      	movs	r3, #2
 8002582:	e0cc      	b.n	800271e <HAL_I2C_Master_Transmit+0x1ea>
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2201      	movs	r2, #1
 8002588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0301 	and.w	r3, r3, #1
 8002596:	2b01      	cmp	r3, #1
 8002598:	d007      	beq.n	80025aa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f042 0201 	orr.w	r2, r2, #1
 80025a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025b8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2221      	movs	r2, #33	; 0x21
 80025be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2210      	movs	r2, #16
 80025c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2200      	movs	r2, #0
 80025ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	893a      	ldrh	r2, [r7, #8]
 80025da:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025e0:	b29a      	uxth	r2, r3
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	4a50      	ldr	r2, [pc, #320]	; (800272c <HAL_I2C_Master_Transmit+0x1f8>)
 80025ea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80025ec:	8979      	ldrh	r1, [r7, #10]
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	6a3a      	ldr	r2, [r7, #32]
 80025f2:	68f8      	ldr	r0, [r7, #12]
 80025f4:	f000 fac2 	bl	8002b7c <I2C_MasterRequestWrite>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e08d      	b.n	800271e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002602:	2300      	movs	r3, #0
 8002604:	613b      	str	r3, [r7, #16]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	695b      	ldr	r3, [r3, #20]
 800260c:	613b      	str	r3, [r7, #16]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	699b      	ldr	r3, [r3, #24]
 8002614:	613b      	str	r3, [r7, #16]
 8002616:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002618:	e066      	b.n	80026e8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800261a:	697a      	ldr	r2, [r7, #20]
 800261c:	6a39      	ldr	r1, [r7, #32]
 800261e:	68f8      	ldr	r0, [r7, #12]
 8002620:	f000 fcd2 	bl	8002fc8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d00d      	beq.n	8002646 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262e:	2b04      	cmp	r3, #4
 8002630:	d107      	bne.n	8002642 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002640:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	e06b      	b.n	800271e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800264a:	781a      	ldrb	r2, [r3, #0]
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002656:	1c5a      	adds	r2, r3, #1
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002660:	b29b      	uxth	r3, r3
 8002662:	3b01      	subs	r3, #1
 8002664:	b29a      	uxth	r2, r3
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800266e:	3b01      	subs	r3, #1
 8002670:	b29a      	uxth	r2, r3
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	695b      	ldr	r3, [r3, #20]
 800267c:	f003 0304 	and.w	r3, r3, #4
 8002680:	2b04      	cmp	r3, #4
 8002682:	d11b      	bne.n	80026bc <HAL_I2C_Master_Transmit+0x188>
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002688:	2b00      	cmp	r3, #0
 800268a:	d017      	beq.n	80026bc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002690:	781a      	ldrb	r2, [r3, #0]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800269c:	1c5a      	adds	r2, r3, #1
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026a6:	b29b      	uxth	r3, r3
 80026a8:	3b01      	subs	r3, #1
 80026aa:	b29a      	uxth	r2, r3
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026b4:	3b01      	subs	r3, #1
 80026b6:	b29a      	uxth	r2, r3
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026bc:	697a      	ldr	r2, [r7, #20]
 80026be:	6a39      	ldr	r1, [r7, #32]
 80026c0:	68f8      	ldr	r0, [r7, #12]
 80026c2:	f000 fcc2 	bl	800304a <I2C_WaitOnBTFFlagUntilTimeout>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d00d      	beq.n	80026e8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d0:	2b04      	cmp	r3, #4
 80026d2:	d107      	bne.n	80026e4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026e2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e01a      	b.n	800271e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d194      	bne.n	800261a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2220      	movs	r2, #32
 8002704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2200      	movs	r2, #0
 800270c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2200      	movs	r2, #0
 8002714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002718:	2300      	movs	r3, #0
 800271a:	e000      	b.n	800271e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800271c:	2302      	movs	r3, #2
  }
}
 800271e:	4618      	mov	r0, r3
 8002720:	3718      	adds	r7, #24
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	00100002 	.word	0x00100002
 800272c:	ffff0000 	.word	0xffff0000

08002730 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b08c      	sub	sp, #48	; 0x30
 8002734:	af02      	add	r7, sp, #8
 8002736:	60f8      	str	r0, [r7, #12]
 8002738:	607a      	str	r2, [r7, #4]
 800273a:	461a      	mov	r2, r3
 800273c:	460b      	mov	r3, r1
 800273e:	817b      	strh	r3, [r7, #10]
 8002740:	4613      	mov	r3, r2
 8002742:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002744:	f7ff faee 	bl	8001d24 <HAL_GetTick>
 8002748:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002750:	b2db      	uxtb	r3, r3
 8002752:	2b20      	cmp	r3, #32
 8002754:	f040 820b 	bne.w	8002b6e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800275a:	9300      	str	r3, [sp, #0]
 800275c:	2319      	movs	r3, #25
 800275e:	2201      	movs	r2, #1
 8002760:	497c      	ldr	r1, [pc, #496]	; (8002954 <HAL_I2C_Master_Receive+0x224>)
 8002762:	68f8      	ldr	r0, [r7, #12]
 8002764:	f000 fb5a 	bl	8002e1c <I2C_WaitOnFlagUntilTimeout>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800276e:	2302      	movs	r3, #2
 8002770:	e1fe      	b.n	8002b70 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002778:	2b01      	cmp	r3, #1
 800277a:	d101      	bne.n	8002780 <HAL_I2C_Master_Receive+0x50>
 800277c:	2302      	movs	r3, #2
 800277e:	e1f7      	b.n	8002b70 <HAL_I2C_Master_Receive+0x440>
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2201      	movs	r2, #1
 8002784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0301 	and.w	r3, r3, #1
 8002792:	2b01      	cmp	r3, #1
 8002794:	d007      	beq.n	80027a6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f042 0201 	orr.w	r2, r2, #1
 80027a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80027b4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2222      	movs	r2, #34	; 0x22
 80027ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2210      	movs	r2, #16
 80027c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2200      	movs	r2, #0
 80027ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	893a      	ldrh	r2, [r7, #8]
 80027d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027dc:	b29a      	uxth	r2, r3
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	4a5c      	ldr	r2, [pc, #368]	; (8002958 <HAL_I2C_Master_Receive+0x228>)
 80027e6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80027e8:	8979      	ldrh	r1, [r7, #10]
 80027ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80027ee:	68f8      	ldr	r0, [r7, #12]
 80027f0:	f000 fa46 	bl	8002c80 <I2C_MasterRequestRead>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e1b8      	b.n	8002b70 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002802:	2b00      	cmp	r3, #0
 8002804:	d113      	bne.n	800282e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002806:	2300      	movs	r3, #0
 8002808:	623b      	str	r3, [r7, #32]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	695b      	ldr	r3, [r3, #20]
 8002810:	623b      	str	r3, [r7, #32]
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	699b      	ldr	r3, [r3, #24]
 8002818:	623b      	str	r3, [r7, #32]
 800281a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800282a:	601a      	str	r2, [r3, #0]
 800282c:	e18c      	b.n	8002b48 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002832:	2b01      	cmp	r3, #1
 8002834:	d11b      	bne.n	800286e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002844:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002846:	2300      	movs	r3, #0
 8002848:	61fb      	str	r3, [r7, #28]
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	695b      	ldr	r3, [r3, #20]
 8002850:	61fb      	str	r3, [r7, #28]
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	699b      	ldr	r3, [r3, #24]
 8002858:	61fb      	str	r3, [r7, #28]
 800285a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800286a:	601a      	str	r2, [r3, #0]
 800286c:	e16c      	b.n	8002b48 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002872:	2b02      	cmp	r3, #2
 8002874:	d11b      	bne.n	80028ae <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002884:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002894:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002896:	2300      	movs	r3, #0
 8002898:	61bb      	str	r3, [r7, #24]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	695b      	ldr	r3, [r3, #20]
 80028a0:	61bb      	str	r3, [r7, #24]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	699b      	ldr	r3, [r3, #24]
 80028a8:	61bb      	str	r3, [r7, #24]
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	e14c      	b.n	8002b48 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80028bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028be:	2300      	movs	r3, #0
 80028c0:	617b      	str	r3, [r7, #20]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	695b      	ldr	r3, [r3, #20]
 80028c8:	617b      	str	r3, [r7, #20]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	699b      	ldr	r3, [r3, #24]
 80028d0:	617b      	str	r3, [r7, #20]
 80028d2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80028d4:	e138      	b.n	8002b48 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028da:	2b03      	cmp	r3, #3
 80028dc:	f200 80f1 	bhi.w	8002ac2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d123      	bne.n	8002930 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028ea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80028ec:	68f8      	ldr	r0, [r7, #12]
 80028ee:	f000 fbed 	bl	80030cc <I2C_WaitOnRXNEFlagUntilTimeout>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e139      	b.n	8002b70 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	691a      	ldr	r2, [r3, #16]
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002906:	b2d2      	uxtb	r2, r2
 8002908:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290e:	1c5a      	adds	r2, r3, #1
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002918:	3b01      	subs	r3, #1
 800291a:	b29a      	uxth	r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002924:	b29b      	uxth	r3, r3
 8002926:	3b01      	subs	r3, #1
 8002928:	b29a      	uxth	r2, r3
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800292e:	e10b      	b.n	8002b48 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002934:	2b02      	cmp	r3, #2
 8002936:	d14e      	bne.n	80029d6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800293a:	9300      	str	r3, [sp, #0]
 800293c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800293e:	2200      	movs	r2, #0
 8002940:	4906      	ldr	r1, [pc, #24]	; (800295c <HAL_I2C_Master_Receive+0x22c>)
 8002942:	68f8      	ldr	r0, [r7, #12]
 8002944:	f000 fa6a 	bl	8002e1c <I2C_WaitOnFlagUntilTimeout>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d008      	beq.n	8002960 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e10e      	b.n	8002b70 <HAL_I2C_Master_Receive+0x440>
 8002952:	bf00      	nop
 8002954:	00100002 	.word	0x00100002
 8002958:	ffff0000 	.word	0xffff0000
 800295c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800296e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	691a      	ldr	r2, [r3, #16]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800297a:	b2d2      	uxtb	r2, r2
 800297c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002982:	1c5a      	adds	r2, r3, #1
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800298c:	3b01      	subs	r3, #1
 800298e:	b29a      	uxth	r2, r3
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002998:	b29b      	uxth	r3, r3
 800299a:	3b01      	subs	r3, #1
 800299c:	b29a      	uxth	r2, r3
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	691a      	ldr	r2, [r3, #16]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ac:	b2d2      	uxtb	r2, r2
 80029ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b4:	1c5a      	adds	r2, r3, #1
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029be:	3b01      	subs	r3, #1
 80029c0:	b29a      	uxth	r2, r3
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	3b01      	subs	r3, #1
 80029ce:	b29a      	uxth	r2, r3
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80029d4:	e0b8      	b.n	8002b48 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80029d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d8:	9300      	str	r3, [sp, #0]
 80029da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029dc:	2200      	movs	r2, #0
 80029de:	4966      	ldr	r1, [pc, #408]	; (8002b78 <HAL_I2C_Master_Receive+0x448>)
 80029e0:	68f8      	ldr	r0, [r7, #12]
 80029e2:	f000 fa1b 	bl	8002e1c <I2C_WaitOnFlagUntilTimeout>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d001      	beq.n	80029f0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e0bf      	b.n	8002b70 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	691a      	ldr	r2, [r3, #16]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a0a:	b2d2      	uxtb	r2, r2
 8002a0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a12:	1c5a      	adds	r2, r3, #1
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a1c:	3b01      	subs	r3, #1
 8002a1e:	b29a      	uxth	r2, r3
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	3b01      	subs	r3, #1
 8002a2c:	b29a      	uxth	r2, r3
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a34:	9300      	str	r3, [sp, #0]
 8002a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a38:	2200      	movs	r2, #0
 8002a3a:	494f      	ldr	r1, [pc, #316]	; (8002b78 <HAL_I2C_Master_Receive+0x448>)
 8002a3c:	68f8      	ldr	r0, [r7, #12]
 8002a3e:	f000 f9ed 	bl	8002e1c <I2C_WaitOnFlagUntilTimeout>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d001      	beq.n	8002a4c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e091      	b.n	8002b70 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	691a      	ldr	r2, [r3, #16]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a66:	b2d2      	uxtb	r2, r2
 8002a68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a6e:	1c5a      	adds	r2, r3, #1
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a78:	3b01      	subs	r3, #1
 8002a7a:	b29a      	uxth	r2, r3
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a84:	b29b      	uxth	r3, r3
 8002a86:	3b01      	subs	r3, #1
 8002a88:	b29a      	uxth	r2, r3
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	691a      	ldr	r2, [r3, #16]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a98:	b2d2      	uxtb	r2, r2
 8002a9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa0:	1c5a      	adds	r2, r3, #1
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	b29a      	uxth	r2, r3
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	3b01      	subs	r3, #1
 8002aba:	b29a      	uxth	r2, r3
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002ac0:	e042      	b.n	8002b48 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ac2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ac4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002ac6:	68f8      	ldr	r0, [r7, #12]
 8002ac8:	f000 fb00 	bl	80030cc <I2C_WaitOnRXNEFlagUntilTimeout>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d001      	beq.n	8002ad6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e04c      	b.n	8002b70 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	691a      	ldr	r2, [r3, #16]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae0:	b2d2      	uxtb	r2, r2
 8002ae2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae8:	1c5a      	adds	r2, r3, #1
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002af2:	3b01      	subs	r3, #1
 8002af4:	b29a      	uxth	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	3b01      	subs	r3, #1
 8002b02:	b29a      	uxth	r2, r3
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	695b      	ldr	r3, [r3, #20]
 8002b0e:	f003 0304 	and.w	r3, r3, #4
 8002b12:	2b04      	cmp	r3, #4
 8002b14:	d118      	bne.n	8002b48 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	691a      	ldr	r2, [r3, #16]
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b20:	b2d2      	uxtb	r2, r2
 8002b22:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b28:	1c5a      	adds	r2, r3, #1
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b32:	3b01      	subs	r3, #1
 8002b34:	b29a      	uxth	r2, r3
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	3b01      	subs	r3, #1
 8002b42:	b29a      	uxth	r2, r3
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	f47f aec2 	bne.w	80028d6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2220      	movs	r2, #32
 8002b56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2200      	movs	r2, #0
 8002b66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	e000      	b.n	8002b70 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002b6e:	2302      	movs	r3, #2
  }
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3728      	adds	r7, #40	; 0x28
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	00010004 	.word	0x00010004

08002b7c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b088      	sub	sp, #32
 8002b80:	af02      	add	r7, sp, #8
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	607a      	str	r2, [r7, #4]
 8002b86:	603b      	str	r3, [r7, #0]
 8002b88:	460b      	mov	r3, r1
 8002b8a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b90:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	2b08      	cmp	r3, #8
 8002b96:	d006      	beq.n	8002ba6 <I2C_MasterRequestWrite+0x2a>
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d003      	beq.n	8002ba6 <I2C_MasterRequestWrite+0x2a>
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002ba4:	d108      	bne.n	8002bb8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002bb4:	601a      	str	r2, [r3, #0]
 8002bb6:	e00b      	b.n	8002bd0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bbc:	2b12      	cmp	r3, #18
 8002bbe:	d107      	bne.n	8002bd0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002bce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	9300      	str	r3, [sp, #0]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002bdc:	68f8      	ldr	r0, [r7, #12]
 8002bde:	f000 f91d 	bl	8002e1c <I2C_WaitOnFlagUntilTimeout>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d00d      	beq.n	8002c04 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bf2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bf6:	d103      	bne.n	8002c00 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002bfe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002c00:	2303      	movs	r3, #3
 8002c02:	e035      	b.n	8002c70 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	691b      	ldr	r3, [r3, #16]
 8002c08:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c0c:	d108      	bne.n	8002c20 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c0e:	897b      	ldrh	r3, [r7, #10]
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	461a      	mov	r2, r3
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002c1c:	611a      	str	r2, [r3, #16]
 8002c1e:	e01b      	b.n	8002c58 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002c20:	897b      	ldrh	r3, [r7, #10]
 8002c22:	11db      	asrs	r3, r3, #7
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	f003 0306 	and.w	r3, r3, #6
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	f063 030f 	orn	r3, r3, #15
 8002c30:	b2da      	uxtb	r2, r3
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	490e      	ldr	r1, [pc, #56]	; (8002c78 <I2C_MasterRequestWrite+0xfc>)
 8002c3e:	68f8      	ldr	r0, [r7, #12]
 8002c40:	f000 f943 	bl	8002eca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e010      	b.n	8002c70 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002c4e:	897b      	ldrh	r3, [r7, #10]
 8002c50:	b2da      	uxtb	r2, r3
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	4907      	ldr	r1, [pc, #28]	; (8002c7c <I2C_MasterRequestWrite+0x100>)
 8002c5e:	68f8      	ldr	r0, [r7, #12]
 8002c60:	f000 f933 	bl	8002eca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d001      	beq.n	8002c6e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e000      	b.n	8002c70 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002c6e:	2300      	movs	r3, #0
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3718      	adds	r7, #24
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	00010008 	.word	0x00010008
 8002c7c:	00010002 	.word	0x00010002

08002c80 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b088      	sub	sp, #32
 8002c84:	af02      	add	r7, sp, #8
 8002c86:	60f8      	str	r0, [r7, #12]
 8002c88:	607a      	str	r2, [r7, #4]
 8002c8a:	603b      	str	r3, [r7, #0]
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c94:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002ca4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	2b08      	cmp	r3, #8
 8002caa:	d006      	beq.n	8002cba <I2C_MasterRequestRead+0x3a>
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d003      	beq.n	8002cba <I2C_MasterRequestRead+0x3a>
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002cb8:	d108      	bne.n	8002ccc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002cc8:	601a      	str	r2, [r3, #0]
 8002cca:	e00b      	b.n	8002ce4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd0:	2b11      	cmp	r3, #17
 8002cd2:	d107      	bne.n	8002ce4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ce2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	9300      	str	r3, [sp, #0]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002cf0:	68f8      	ldr	r0, [r7, #12]
 8002cf2:	f000 f893 	bl	8002e1c <I2C_WaitOnFlagUntilTimeout>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d00d      	beq.n	8002d18 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d0a:	d103      	bne.n	8002d14 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d12:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002d14:	2303      	movs	r3, #3
 8002d16:	e079      	b.n	8002e0c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	691b      	ldr	r3, [r3, #16]
 8002d1c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d20:	d108      	bne.n	8002d34 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002d22:	897b      	ldrh	r3, [r7, #10]
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	f043 0301 	orr.w	r3, r3, #1
 8002d2a:	b2da      	uxtb	r2, r3
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	611a      	str	r2, [r3, #16]
 8002d32:	e05f      	b.n	8002df4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002d34:	897b      	ldrh	r3, [r7, #10]
 8002d36:	11db      	asrs	r3, r3, #7
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	f003 0306 	and.w	r3, r3, #6
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	f063 030f 	orn	r3, r3, #15
 8002d44:	b2da      	uxtb	r2, r3
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	4930      	ldr	r1, [pc, #192]	; (8002e14 <I2C_MasterRequestRead+0x194>)
 8002d52:	68f8      	ldr	r0, [r7, #12]
 8002d54:	f000 f8b9 	bl	8002eca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d001      	beq.n	8002d62 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e054      	b.n	8002e0c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002d62:	897b      	ldrh	r3, [r7, #10]
 8002d64:	b2da      	uxtb	r2, r3
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	687a      	ldr	r2, [r7, #4]
 8002d70:	4929      	ldr	r1, [pc, #164]	; (8002e18 <I2C_MasterRequestRead+0x198>)
 8002d72:	68f8      	ldr	r0, [r7, #12]
 8002d74:	f000 f8a9 	bl	8002eca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d001      	beq.n	8002d82 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e044      	b.n	8002e0c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d82:	2300      	movs	r3, #0
 8002d84:	613b      	str	r3, [r7, #16]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	695b      	ldr	r3, [r3, #20]
 8002d8c:	613b      	str	r3, [r7, #16]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	699b      	ldr	r3, [r3, #24]
 8002d94:	613b      	str	r3, [r7, #16]
 8002d96:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002da6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	9300      	str	r3, [sp, #0]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002db4:	68f8      	ldr	r0, [r7, #12]
 8002db6:	f000 f831 	bl	8002e1c <I2C_WaitOnFlagUntilTimeout>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d00d      	beq.n	8002ddc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dce:	d103      	bne.n	8002dd8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002dd6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e017      	b.n	8002e0c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002ddc:	897b      	ldrh	r3, [r7, #10]
 8002dde:	11db      	asrs	r3, r3, #7
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	f003 0306 	and.w	r3, r3, #6
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	f063 030e 	orn	r3, r3, #14
 8002dec:	b2da      	uxtb	r2, r3
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	4907      	ldr	r1, [pc, #28]	; (8002e18 <I2C_MasterRequestRead+0x198>)
 8002dfa:	68f8      	ldr	r0, [r7, #12]
 8002dfc:	f000 f865 	bl	8002eca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e000      	b.n	8002e0c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002e0a:	2300      	movs	r3, #0
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3718      	adds	r7, #24
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	00010008 	.word	0x00010008
 8002e18:	00010002 	.word	0x00010002

08002e1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	60b9      	str	r1, [r7, #8]
 8002e26:	603b      	str	r3, [r7, #0]
 8002e28:	4613      	mov	r3, r2
 8002e2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e2c:	e025      	b.n	8002e7a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e34:	d021      	beq.n	8002e7a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e36:	f7fe ff75 	bl	8001d24 <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	69bb      	ldr	r3, [r7, #24]
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	683a      	ldr	r2, [r7, #0]
 8002e42:	429a      	cmp	r2, r3
 8002e44:	d302      	bcc.n	8002e4c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d116      	bne.n	8002e7a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2220      	movs	r2, #32
 8002e56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e66:	f043 0220 	orr.w	r2, r3, #32
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2200      	movs	r2, #0
 8002e72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e023      	b.n	8002ec2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	0c1b      	lsrs	r3, r3, #16
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d10d      	bne.n	8002ea0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	695b      	ldr	r3, [r3, #20]
 8002e8a:	43da      	mvns	r2, r3
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	4013      	ands	r3, r2
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	bf0c      	ite	eq
 8002e96:	2301      	moveq	r3, #1
 8002e98:	2300      	movne	r3, #0
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	e00c      	b.n	8002eba <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	699b      	ldr	r3, [r3, #24]
 8002ea6:	43da      	mvns	r2, r3
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	4013      	ands	r3, r2
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	bf0c      	ite	eq
 8002eb2:	2301      	moveq	r3, #1
 8002eb4:	2300      	movne	r3, #0
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	461a      	mov	r2, r3
 8002eba:	79fb      	ldrb	r3, [r7, #7]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d0b6      	beq.n	8002e2e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3710      	adds	r7, #16
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}

08002eca <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002eca:	b580      	push	{r7, lr}
 8002ecc:	b084      	sub	sp, #16
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	60f8      	str	r0, [r7, #12]
 8002ed2:	60b9      	str	r1, [r7, #8]
 8002ed4:	607a      	str	r2, [r7, #4]
 8002ed6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002ed8:	e051      	b.n	8002f7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	695b      	ldr	r3, [r3, #20]
 8002ee0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ee4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ee8:	d123      	bne.n	8002f32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ef8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f02:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2200      	movs	r2, #0
 8002f08:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2220      	movs	r2, #32
 8002f0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1e:	f043 0204 	orr.w	r2, r3, #4
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e046      	b.n	8002fc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f38:	d021      	beq.n	8002f7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f3a:	f7fe fef3 	bl	8001d24 <HAL_GetTick>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	1ad3      	subs	r3, r2, r3
 8002f44:	687a      	ldr	r2, [r7, #4]
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d302      	bcc.n	8002f50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d116      	bne.n	8002f7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2200      	movs	r2, #0
 8002f54:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2220      	movs	r2, #32
 8002f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6a:	f043 0220 	orr.w	r2, r3, #32
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2200      	movs	r2, #0
 8002f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e020      	b.n	8002fc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	0c1b      	lsrs	r3, r3, #16
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d10c      	bne.n	8002fa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	695b      	ldr	r3, [r3, #20]
 8002f8e:	43da      	mvns	r2, r3
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	4013      	ands	r3, r2
 8002f94:	b29b      	uxth	r3, r3
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	bf14      	ite	ne
 8002f9a:	2301      	movne	r3, #1
 8002f9c:	2300      	moveq	r3, #0
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	e00b      	b.n	8002fba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	699b      	ldr	r3, [r3, #24]
 8002fa8:	43da      	mvns	r2, r3
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	4013      	ands	r3, r2
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	bf14      	ite	ne
 8002fb4:	2301      	movne	r3, #1
 8002fb6:	2300      	moveq	r3, #0
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d18d      	bne.n	8002eda <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002fbe:	2300      	movs	r3, #0
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3710      	adds	r7, #16
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}

08002fc8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	60b9      	str	r1, [r7, #8]
 8002fd2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002fd4:	e02d      	b.n	8003032 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002fd6:	68f8      	ldr	r0, [r7, #12]
 8002fd8:	f000 f8ce 	bl	8003178 <I2C_IsAcknowledgeFailed>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d001      	beq.n	8002fe6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e02d      	b.n	8003042 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fec:	d021      	beq.n	8003032 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fee:	f7fe fe99 	bl	8001d24 <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	68ba      	ldr	r2, [r7, #8]
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d302      	bcc.n	8003004 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d116      	bne.n	8003032 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2200      	movs	r2, #0
 8003008:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2220      	movs	r2, #32
 800300e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2200      	movs	r2, #0
 8003016:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301e:	f043 0220 	orr.w	r2, r3, #32
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2200      	movs	r2, #0
 800302a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e007      	b.n	8003042 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	695b      	ldr	r3, [r3, #20]
 8003038:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800303c:	2b80      	cmp	r3, #128	; 0x80
 800303e:	d1ca      	bne.n	8002fd6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003040:	2300      	movs	r3, #0
}
 8003042:	4618      	mov	r0, r3
 8003044:	3710      	adds	r7, #16
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}

0800304a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800304a:	b580      	push	{r7, lr}
 800304c:	b084      	sub	sp, #16
 800304e:	af00      	add	r7, sp, #0
 8003050:	60f8      	str	r0, [r7, #12]
 8003052:	60b9      	str	r1, [r7, #8]
 8003054:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003056:	e02d      	b.n	80030b4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003058:	68f8      	ldr	r0, [r7, #12]
 800305a:	f000 f88d 	bl	8003178 <I2C_IsAcknowledgeFailed>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d001      	beq.n	8003068 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	e02d      	b.n	80030c4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800306e:	d021      	beq.n	80030b4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003070:	f7fe fe58 	bl	8001d24 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	68ba      	ldr	r2, [r7, #8]
 800307c:	429a      	cmp	r2, r3
 800307e:	d302      	bcc.n	8003086 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d116      	bne.n	80030b4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2200      	movs	r2, #0
 800308a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2220      	movs	r2, #32
 8003090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a0:	f043 0220 	orr.w	r2, r3, #32
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2200      	movs	r2, #0
 80030ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e007      	b.n	80030c4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	695b      	ldr	r3, [r3, #20]
 80030ba:	f003 0304 	and.w	r3, r3, #4
 80030be:	2b04      	cmp	r3, #4
 80030c0:	d1ca      	bne.n	8003058 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3710      	adds	r7, #16
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}

080030cc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b084      	sub	sp, #16
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	60f8      	str	r0, [r7, #12]
 80030d4:	60b9      	str	r1, [r7, #8]
 80030d6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80030d8:	e042      	b.n	8003160 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	695b      	ldr	r3, [r3, #20]
 80030e0:	f003 0310 	and.w	r3, r3, #16
 80030e4:	2b10      	cmp	r3, #16
 80030e6:	d119      	bne.n	800311c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f06f 0210 	mvn.w	r2, #16
 80030f0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2200      	movs	r2, #0
 80030f6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2220      	movs	r2, #32
 80030fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2200      	movs	r2, #0
 8003104:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2200      	movs	r2, #0
 8003114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e029      	b.n	8003170 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800311c:	f7fe fe02 	bl	8001d24 <HAL_GetTick>
 8003120:	4602      	mov	r2, r0
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	68ba      	ldr	r2, [r7, #8]
 8003128:	429a      	cmp	r2, r3
 800312a:	d302      	bcc.n	8003132 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d116      	bne.n	8003160 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2200      	movs	r2, #0
 8003136:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2220      	movs	r2, #32
 800313c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2200      	movs	r2, #0
 8003144:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314c:	f043 0220 	orr.w	r2, r3, #32
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2200      	movs	r2, #0
 8003158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e007      	b.n	8003170 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	695b      	ldr	r3, [r3, #20]
 8003166:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800316a:	2b40      	cmp	r3, #64	; 0x40
 800316c:	d1b5      	bne.n	80030da <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800316e:	2300      	movs	r3, #0
}
 8003170:	4618      	mov	r0, r3
 8003172:	3710      	adds	r7, #16
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}

08003178 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800318a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800318e:	d11b      	bne.n	80031c8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003198:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2220      	movs	r2, #32
 80031a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b4:	f043 0204 	orr.w	r2, r3, #4
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2200      	movs	r2, #0
 80031c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e000      	b.n	80031ca <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80031c8:	2300      	movs	r3, #0
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	370c      	adds	r7, #12
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
	...

080031d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d101      	bne.n	80031ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e0cc      	b.n	8003386 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031ec:	4b68      	ldr	r3, [pc, #416]	; (8003390 <HAL_RCC_ClockConfig+0x1b8>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 030f 	and.w	r3, r3, #15
 80031f4:	683a      	ldr	r2, [r7, #0]
 80031f6:	429a      	cmp	r2, r3
 80031f8:	d90c      	bls.n	8003214 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031fa:	4b65      	ldr	r3, [pc, #404]	; (8003390 <HAL_RCC_ClockConfig+0x1b8>)
 80031fc:	683a      	ldr	r2, [r7, #0]
 80031fe:	b2d2      	uxtb	r2, r2
 8003200:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003202:	4b63      	ldr	r3, [pc, #396]	; (8003390 <HAL_RCC_ClockConfig+0x1b8>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 030f 	and.w	r3, r3, #15
 800320a:	683a      	ldr	r2, [r7, #0]
 800320c:	429a      	cmp	r2, r3
 800320e:	d001      	beq.n	8003214 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	e0b8      	b.n	8003386 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 0302 	and.w	r3, r3, #2
 800321c:	2b00      	cmp	r3, #0
 800321e:	d020      	beq.n	8003262 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0304 	and.w	r3, r3, #4
 8003228:	2b00      	cmp	r3, #0
 800322a:	d005      	beq.n	8003238 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800322c:	4b59      	ldr	r3, [pc, #356]	; (8003394 <HAL_RCC_ClockConfig+0x1bc>)
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	4a58      	ldr	r2, [pc, #352]	; (8003394 <HAL_RCC_ClockConfig+0x1bc>)
 8003232:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003236:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0308 	and.w	r3, r3, #8
 8003240:	2b00      	cmp	r3, #0
 8003242:	d005      	beq.n	8003250 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003244:	4b53      	ldr	r3, [pc, #332]	; (8003394 <HAL_RCC_ClockConfig+0x1bc>)
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	4a52      	ldr	r2, [pc, #328]	; (8003394 <HAL_RCC_ClockConfig+0x1bc>)
 800324a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800324e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003250:	4b50      	ldr	r3, [pc, #320]	; (8003394 <HAL_RCC_ClockConfig+0x1bc>)
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	494d      	ldr	r1, [pc, #308]	; (8003394 <HAL_RCC_ClockConfig+0x1bc>)
 800325e:	4313      	orrs	r3, r2
 8003260:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 0301 	and.w	r3, r3, #1
 800326a:	2b00      	cmp	r3, #0
 800326c:	d044      	beq.n	80032f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	2b01      	cmp	r3, #1
 8003274:	d107      	bne.n	8003286 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003276:	4b47      	ldr	r3, [pc, #284]	; (8003394 <HAL_RCC_ClockConfig+0x1bc>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d119      	bne.n	80032b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e07f      	b.n	8003386 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	2b02      	cmp	r3, #2
 800328c:	d003      	beq.n	8003296 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003292:	2b03      	cmp	r3, #3
 8003294:	d107      	bne.n	80032a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003296:	4b3f      	ldr	r3, [pc, #252]	; (8003394 <HAL_RCC_ClockConfig+0x1bc>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d109      	bne.n	80032b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e06f      	b.n	8003386 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032a6:	4b3b      	ldr	r3, [pc, #236]	; (8003394 <HAL_RCC_ClockConfig+0x1bc>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 0302 	and.w	r3, r3, #2
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d101      	bne.n	80032b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e067      	b.n	8003386 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032b6:	4b37      	ldr	r3, [pc, #220]	; (8003394 <HAL_RCC_ClockConfig+0x1bc>)
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	f023 0203 	bic.w	r2, r3, #3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	4934      	ldr	r1, [pc, #208]	; (8003394 <HAL_RCC_ClockConfig+0x1bc>)
 80032c4:	4313      	orrs	r3, r2
 80032c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032c8:	f7fe fd2c 	bl	8001d24 <HAL_GetTick>
 80032cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032ce:	e00a      	b.n	80032e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032d0:	f7fe fd28 	bl	8001d24 <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	f241 3288 	movw	r2, #5000	; 0x1388
 80032de:	4293      	cmp	r3, r2
 80032e0:	d901      	bls.n	80032e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e04f      	b.n	8003386 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032e6:	4b2b      	ldr	r3, [pc, #172]	; (8003394 <HAL_RCC_ClockConfig+0x1bc>)
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	f003 020c 	and.w	r2, r3, #12
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d1eb      	bne.n	80032d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032f8:	4b25      	ldr	r3, [pc, #148]	; (8003390 <HAL_RCC_ClockConfig+0x1b8>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 030f 	and.w	r3, r3, #15
 8003300:	683a      	ldr	r2, [r7, #0]
 8003302:	429a      	cmp	r2, r3
 8003304:	d20c      	bcs.n	8003320 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003306:	4b22      	ldr	r3, [pc, #136]	; (8003390 <HAL_RCC_ClockConfig+0x1b8>)
 8003308:	683a      	ldr	r2, [r7, #0]
 800330a:	b2d2      	uxtb	r2, r2
 800330c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800330e:	4b20      	ldr	r3, [pc, #128]	; (8003390 <HAL_RCC_ClockConfig+0x1b8>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 030f 	and.w	r3, r3, #15
 8003316:	683a      	ldr	r2, [r7, #0]
 8003318:	429a      	cmp	r2, r3
 800331a:	d001      	beq.n	8003320 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	e032      	b.n	8003386 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0304 	and.w	r3, r3, #4
 8003328:	2b00      	cmp	r3, #0
 800332a:	d008      	beq.n	800333e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800332c:	4b19      	ldr	r3, [pc, #100]	; (8003394 <HAL_RCC_ClockConfig+0x1bc>)
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	4916      	ldr	r1, [pc, #88]	; (8003394 <HAL_RCC_ClockConfig+0x1bc>)
 800333a:	4313      	orrs	r3, r2
 800333c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0308 	and.w	r3, r3, #8
 8003346:	2b00      	cmp	r3, #0
 8003348:	d009      	beq.n	800335e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800334a:	4b12      	ldr	r3, [pc, #72]	; (8003394 <HAL_RCC_ClockConfig+0x1bc>)
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	691b      	ldr	r3, [r3, #16]
 8003356:	00db      	lsls	r3, r3, #3
 8003358:	490e      	ldr	r1, [pc, #56]	; (8003394 <HAL_RCC_ClockConfig+0x1bc>)
 800335a:	4313      	orrs	r3, r2
 800335c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800335e:	f000 f855 	bl	800340c <HAL_RCC_GetSysClockFreq>
 8003362:	4602      	mov	r2, r0
 8003364:	4b0b      	ldr	r3, [pc, #44]	; (8003394 <HAL_RCC_ClockConfig+0x1bc>)
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	091b      	lsrs	r3, r3, #4
 800336a:	f003 030f 	and.w	r3, r3, #15
 800336e:	490a      	ldr	r1, [pc, #40]	; (8003398 <HAL_RCC_ClockConfig+0x1c0>)
 8003370:	5ccb      	ldrb	r3, [r1, r3]
 8003372:	fa22 f303 	lsr.w	r3, r2, r3
 8003376:	4a09      	ldr	r2, [pc, #36]	; (800339c <HAL_RCC_ClockConfig+0x1c4>)
 8003378:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800337a:	4b09      	ldr	r3, [pc, #36]	; (80033a0 <HAL_RCC_ClockConfig+0x1c8>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4618      	mov	r0, r3
 8003380:	f7fe fc8c 	bl	8001c9c <HAL_InitTick>

  return HAL_OK;
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3710      	adds	r7, #16
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	40023c00 	.word	0x40023c00
 8003394:	40023800 	.word	0x40023800
 8003398:	080081e8 	.word	0x080081e8
 800339c:	20000000 	.word	0x20000000
 80033a0:	20000004 	.word	0x20000004

080033a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033a8:	4b03      	ldr	r3, [pc, #12]	; (80033b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80033aa:	681b      	ldr	r3, [r3, #0]
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop
 80033b8:	20000000 	.word	0x20000000

080033bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80033c0:	f7ff fff0 	bl	80033a4 <HAL_RCC_GetHCLKFreq>
 80033c4:	4602      	mov	r2, r0
 80033c6:	4b05      	ldr	r3, [pc, #20]	; (80033dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	0a9b      	lsrs	r3, r3, #10
 80033cc:	f003 0307 	and.w	r3, r3, #7
 80033d0:	4903      	ldr	r1, [pc, #12]	; (80033e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033d2:	5ccb      	ldrb	r3, [r1, r3]
 80033d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033d8:	4618      	mov	r0, r3
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	40023800 	.word	0x40023800
 80033e0:	080081f8 	.word	0x080081f8

080033e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80033e8:	f7ff ffdc 	bl	80033a4 <HAL_RCC_GetHCLKFreq>
 80033ec:	4602      	mov	r2, r0
 80033ee:	4b05      	ldr	r3, [pc, #20]	; (8003404 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	0b5b      	lsrs	r3, r3, #13
 80033f4:	f003 0307 	and.w	r3, r3, #7
 80033f8:	4903      	ldr	r1, [pc, #12]	; (8003408 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033fa:	5ccb      	ldrb	r3, [r1, r3]
 80033fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003400:	4618      	mov	r0, r3
 8003402:	bd80      	pop	{r7, pc}
 8003404:	40023800 	.word	0x40023800
 8003408:	080081f8 	.word	0x080081f8

0800340c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800340c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003410:	b0ae      	sub	sp, #184	; 0xb8
 8003412:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003414:	2300      	movs	r3, #0
 8003416:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800341a:	2300      	movs	r3, #0
 800341c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003420:	2300      	movs	r3, #0
 8003422:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8003426:	2300      	movs	r3, #0
 8003428:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800342c:	2300      	movs	r3, #0
 800342e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003432:	4bcb      	ldr	r3, [pc, #812]	; (8003760 <HAL_RCC_GetSysClockFreq+0x354>)
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	f003 030c 	and.w	r3, r3, #12
 800343a:	2b0c      	cmp	r3, #12
 800343c:	f200 8206 	bhi.w	800384c <HAL_RCC_GetSysClockFreq+0x440>
 8003440:	a201      	add	r2, pc, #4	; (adr r2, 8003448 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003446:	bf00      	nop
 8003448:	0800347d 	.word	0x0800347d
 800344c:	0800384d 	.word	0x0800384d
 8003450:	0800384d 	.word	0x0800384d
 8003454:	0800384d 	.word	0x0800384d
 8003458:	08003485 	.word	0x08003485
 800345c:	0800384d 	.word	0x0800384d
 8003460:	0800384d 	.word	0x0800384d
 8003464:	0800384d 	.word	0x0800384d
 8003468:	0800348d 	.word	0x0800348d
 800346c:	0800384d 	.word	0x0800384d
 8003470:	0800384d 	.word	0x0800384d
 8003474:	0800384d 	.word	0x0800384d
 8003478:	0800367d 	.word	0x0800367d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800347c:	4bb9      	ldr	r3, [pc, #740]	; (8003764 <HAL_RCC_GetSysClockFreq+0x358>)
 800347e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003482:	e1e7      	b.n	8003854 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003484:	4bb8      	ldr	r3, [pc, #736]	; (8003768 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003486:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800348a:	e1e3      	b.n	8003854 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800348c:	4bb4      	ldr	r3, [pc, #720]	; (8003760 <HAL_RCC_GetSysClockFreq+0x354>)
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003494:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003498:	4bb1      	ldr	r3, [pc, #708]	; (8003760 <HAL_RCC_GetSysClockFreq+0x354>)
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d071      	beq.n	8003588 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034a4:	4bae      	ldr	r3, [pc, #696]	; (8003760 <HAL_RCC_GetSysClockFreq+0x354>)
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	099b      	lsrs	r3, r3, #6
 80034aa:	2200      	movs	r2, #0
 80034ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80034b0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80034b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80034b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034bc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80034c0:	2300      	movs	r3, #0
 80034c2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80034c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80034ca:	4622      	mov	r2, r4
 80034cc:	462b      	mov	r3, r5
 80034ce:	f04f 0000 	mov.w	r0, #0
 80034d2:	f04f 0100 	mov.w	r1, #0
 80034d6:	0159      	lsls	r1, r3, #5
 80034d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034dc:	0150      	lsls	r0, r2, #5
 80034de:	4602      	mov	r2, r0
 80034e0:	460b      	mov	r3, r1
 80034e2:	4621      	mov	r1, r4
 80034e4:	1a51      	subs	r1, r2, r1
 80034e6:	6439      	str	r1, [r7, #64]	; 0x40
 80034e8:	4629      	mov	r1, r5
 80034ea:	eb63 0301 	sbc.w	r3, r3, r1
 80034ee:	647b      	str	r3, [r7, #68]	; 0x44
 80034f0:	f04f 0200 	mov.w	r2, #0
 80034f4:	f04f 0300 	mov.w	r3, #0
 80034f8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80034fc:	4649      	mov	r1, r9
 80034fe:	018b      	lsls	r3, r1, #6
 8003500:	4641      	mov	r1, r8
 8003502:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003506:	4641      	mov	r1, r8
 8003508:	018a      	lsls	r2, r1, #6
 800350a:	4641      	mov	r1, r8
 800350c:	1a51      	subs	r1, r2, r1
 800350e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003510:	4649      	mov	r1, r9
 8003512:	eb63 0301 	sbc.w	r3, r3, r1
 8003516:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003518:	f04f 0200 	mov.w	r2, #0
 800351c:	f04f 0300 	mov.w	r3, #0
 8003520:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003524:	4649      	mov	r1, r9
 8003526:	00cb      	lsls	r3, r1, #3
 8003528:	4641      	mov	r1, r8
 800352a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800352e:	4641      	mov	r1, r8
 8003530:	00ca      	lsls	r2, r1, #3
 8003532:	4610      	mov	r0, r2
 8003534:	4619      	mov	r1, r3
 8003536:	4603      	mov	r3, r0
 8003538:	4622      	mov	r2, r4
 800353a:	189b      	adds	r3, r3, r2
 800353c:	633b      	str	r3, [r7, #48]	; 0x30
 800353e:	462b      	mov	r3, r5
 8003540:	460a      	mov	r2, r1
 8003542:	eb42 0303 	adc.w	r3, r2, r3
 8003546:	637b      	str	r3, [r7, #52]	; 0x34
 8003548:	f04f 0200 	mov.w	r2, #0
 800354c:	f04f 0300 	mov.w	r3, #0
 8003550:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003554:	4629      	mov	r1, r5
 8003556:	024b      	lsls	r3, r1, #9
 8003558:	4621      	mov	r1, r4
 800355a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800355e:	4621      	mov	r1, r4
 8003560:	024a      	lsls	r2, r1, #9
 8003562:	4610      	mov	r0, r2
 8003564:	4619      	mov	r1, r3
 8003566:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800356a:	2200      	movs	r2, #0
 800356c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003570:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003574:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003578:	f7fd fb86 	bl	8000c88 <__aeabi_uldivmod>
 800357c:	4602      	mov	r2, r0
 800357e:	460b      	mov	r3, r1
 8003580:	4613      	mov	r3, r2
 8003582:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003586:	e067      	b.n	8003658 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003588:	4b75      	ldr	r3, [pc, #468]	; (8003760 <HAL_RCC_GetSysClockFreq+0x354>)
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	099b      	lsrs	r3, r3, #6
 800358e:	2200      	movs	r2, #0
 8003590:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003594:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003598:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800359c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035a0:	67bb      	str	r3, [r7, #120]	; 0x78
 80035a2:	2300      	movs	r3, #0
 80035a4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80035a6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80035aa:	4622      	mov	r2, r4
 80035ac:	462b      	mov	r3, r5
 80035ae:	f04f 0000 	mov.w	r0, #0
 80035b2:	f04f 0100 	mov.w	r1, #0
 80035b6:	0159      	lsls	r1, r3, #5
 80035b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035bc:	0150      	lsls	r0, r2, #5
 80035be:	4602      	mov	r2, r0
 80035c0:	460b      	mov	r3, r1
 80035c2:	4621      	mov	r1, r4
 80035c4:	1a51      	subs	r1, r2, r1
 80035c6:	62b9      	str	r1, [r7, #40]	; 0x28
 80035c8:	4629      	mov	r1, r5
 80035ca:	eb63 0301 	sbc.w	r3, r3, r1
 80035ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035d0:	f04f 0200 	mov.w	r2, #0
 80035d4:	f04f 0300 	mov.w	r3, #0
 80035d8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80035dc:	4649      	mov	r1, r9
 80035de:	018b      	lsls	r3, r1, #6
 80035e0:	4641      	mov	r1, r8
 80035e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80035e6:	4641      	mov	r1, r8
 80035e8:	018a      	lsls	r2, r1, #6
 80035ea:	4641      	mov	r1, r8
 80035ec:	ebb2 0a01 	subs.w	sl, r2, r1
 80035f0:	4649      	mov	r1, r9
 80035f2:	eb63 0b01 	sbc.w	fp, r3, r1
 80035f6:	f04f 0200 	mov.w	r2, #0
 80035fa:	f04f 0300 	mov.w	r3, #0
 80035fe:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003602:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003606:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800360a:	4692      	mov	sl, r2
 800360c:	469b      	mov	fp, r3
 800360e:	4623      	mov	r3, r4
 8003610:	eb1a 0303 	adds.w	r3, sl, r3
 8003614:	623b      	str	r3, [r7, #32]
 8003616:	462b      	mov	r3, r5
 8003618:	eb4b 0303 	adc.w	r3, fp, r3
 800361c:	627b      	str	r3, [r7, #36]	; 0x24
 800361e:	f04f 0200 	mov.w	r2, #0
 8003622:	f04f 0300 	mov.w	r3, #0
 8003626:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800362a:	4629      	mov	r1, r5
 800362c:	028b      	lsls	r3, r1, #10
 800362e:	4621      	mov	r1, r4
 8003630:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003634:	4621      	mov	r1, r4
 8003636:	028a      	lsls	r2, r1, #10
 8003638:	4610      	mov	r0, r2
 800363a:	4619      	mov	r1, r3
 800363c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003640:	2200      	movs	r2, #0
 8003642:	673b      	str	r3, [r7, #112]	; 0x70
 8003644:	677a      	str	r2, [r7, #116]	; 0x74
 8003646:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800364a:	f7fd fb1d 	bl	8000c88 <__aeabi_uldivmod>
 800364e:	4602      	mov	r2, r0
 8003650:	460b      	mov	r3, r1
 8003652:	4613      	mov	r3, r2
 8003654:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003658:	4b41      	ldr	r3, [pc, #260]	; (8003760 <HAL_RCC_GetSysClockFreq+0x354>)
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	0c1b      	lsrs	r3, r3, #16
 800365e:	f003 0303 	and.w	r3, r3, #3
 8003662:	3301      	adds	r3, #1
 8003664:	005b      	lsls	r3, r3, #1
 8003666:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800366a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800366e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003672:	fbb2 f3f3 	udiv	r3, r2, r3
 8003676:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800367a:	e0eb      	b.n	8003854 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800367c:	4b38      	ldr	r3, [pc, #224]	; (8003760 <HAL_RCC_GetSysClockFreq+0x354>)
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003684:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003688:	4b35      	ldr	r3, [pc, #212]	; (8003760 <HAL_RCC_GetSysClockFreq+0x354>)
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003690:	2b00      	cmp	r3, #0
 8003692:	d06b      	beq.n	800376c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003694:	4b32      	ldr	r3, [pc, #200]	; (8003760 <HAL_RCC_GetSysClockFreq+0x354>)
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	099b      	lsrs	r3, r3, #6
 800369a:	2200      	movs	r2, #0
 800369c:	66bb      	str	r3, [r7, #104]	; 0x68
 800369e:	66fa      	str	r2, [r7, #108]	; 0x6c
 80036a0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80036a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036a6:	663b      	str	r3, [r7, #96]	; 0x60
 80036a8:	2300      	movs	r3, #0
 80036aa:	667b      	str	r3, [r7, #100]	; 0x64
 80036ac:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80036b0:	4622      	mov	r2, r4
 80036b2:	462b      	mov	r3, r5
 80036b4:	f04f 0000 	mov.w	r0, #0
 80036b8:	f04f 0100 	mov.w	r1, #0
 80036bc:	0159      	lsls	r1, r3, #5
 80036be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036c2:	0150      	lsls	r0, r2, #5
 80036c4:	4602      	mov	r2, r0
 80036c6:	460b      	mov	r3, r1
 80036c8:	4621      	mov	r1, r4
 80036ca:	1a51      	subs	r1, r2, r1
 80036cc:	61b9      	str	r1, [r7, #24]
 80036ce:	4629      	mov	r1, r5
 80036d0:	eb63 0301 	sbc.w	r3, r3, r1
 80036d4:	61fb      	str	r3, [r7, #28]
 80036d6:	f04f 0200 	mov.w	r2, #0
 80036da:	f04f 0300 	mov.w	r3, #0
 80036de:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80036e2:	4659      	mov	r1, fp
 80036e4:	018b      	lsls	r3, r1, #6
 80036e6:	4651      	mov	r1, sl
 80036e8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80036ec:	4651      	mov	r1, sl
 80036ee:	018a      	lsls	r2, r1, #6
 80036f0:	4651      	mov	r1, sl
 80036f2:	ebb2 0801 	subs.w	r8, r2, r1
 80036f6:	4659      	mov	r1, fp
 80036f8:	eb63 0901 	sbc.w	r9, r3, r1
 80036fc:	f04f 0200 	mov.w	r2, #0
 8003700:	f04f 0300 	mov.w	r3, #0
 8003704:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003708:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800370c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003710:	4690      	mov	r8, r2
 8003712:	4699      	mov	r9, r3
 8003714:	4623      	mov	r3, r4
 8003716:	eb18 0303 	adds.w	r3, r8, r3
 800371a:	613b      	str	r3, [r7, #16]
 800371c:	462b      	mov	r3, r5
 800371e:	eb49 0303 	adc.w	r3, r9, r3
 8003722:	617b      	str	r3, [r7, #20]
 8003724:	f04f 0200 	mov.w	r2, #0
 8003728:	f04f 0300 	mov.w	r3, #0
 800372c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003730:	4629      	mov	r1, r5
 8003732:	024b      	lsls	r3, r1, #9
 8003734:	4621      	mov	r1, r4
 8003736:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800373a:	4621      	mov	r1, r4
 800373c:	024a      	lsls	r2, r1, #9
 800373e:	4610      	mov	r0, r2
 8003740:	4619      	mov	r1, r3
 8003742:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003746:	2200      	movs	r2, #0
 8003748:	65bb      	str	r3, [r7, #88]	; 0x58
 800374a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800374c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003750:	f7fd fa9a 	bl	8000c88 <__aeabi_uldivmod>
 8003754:	4602      	mov	r2, r0
 8003756:	460b      	mov	r3, r1
 8003758:	4613      	mov	r3, r2
 800375a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800375e:	e065      	b.n	800382c <HAL_RCC_GetSysClockFreq+0x420>
 8003760:	40023800 	.word	0x40023800
 8003764:	00f42400 	.word	0x00f42400
 8003768:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800376c:	4b3d      	ldr	r3, [pc, #244]	; (8003864 <HAL_RCC_GetSysClockFreq+0x458>)
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	099b      	lsrs	r3, r3, #6
 8003772:	2200      	movs	r2, #0
 8003774:	4618      	mov	r0, r3
 8003776:	4611      	mov	r1, r2
 8003778:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800377c:	653b      	str	r3, [r7, #80]	; 0x50
 800377e:	2300      	movs	r3, #0
 8003780:	657b      	str	r3, [r7, #84]	; 0x54
 8003782:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003786:	4642      	mov	r2, r8
 8003788:	464b      	mov	r3, r9
 800378a:	f04f 0000 	mov.w	r0, #0
 800378e:	f04f 0100 	mov.w	r1, #0
 8003792:	0159      	lsls	r1, r3, #5
 8003794:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003798:	0150      	lsls	r0, r2, #5
 800379a:	4602      	mov	r2, r0
 800379c:	460b      	mov	r3, r1
 800379e:	4641      	mov	r1, r8
 80037a0:	1a51      	subs	r1, r2, r1
 80037a2:	60b9      	str	r1, [r7, #8]
 80037a4:	4649      	mov	r1, r9
 80037a6:	eb63 0301 	sbc.w	r3, r3, r1
 80037aa:	60fb      	str	r3, [r7, #12]
 80037ac:	f04f 0200 	mov.w	r2, #0
 80037b0:	f04f 0300 	mov.w	r3, #0
 80037b4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80037b8:	4659      	mov	r1, fp
 80037ba:	018b      	lsls	r3, r1, #6
 80037bc:	4651      	mov	r1, sl
 80037be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80037c2:	4651      	mov	r1, sl
 80037c4:	018a      	lsls	r2, r1, #6
 80037c6:	4651      	mov	r1, sl
 80037c8:	1a54      	subs	r4, r2, r1
 80037ca:	4659      	mov	r1, fp
 80037cc:	eb63 0501 	sbc.w	r5, r3, r1
 80037d0:	f04f 0200 	mov.w	r2, #0
 80037d4:	f04f 0300 	mov.w	r3, #0
 80037d8:	00eb      	lsls	r3, r5, #3
 80037da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037de:	00e2      	lsls	r2, r4, #3
 80037e0:	4614      	mov	r4, r2
 80037e2:	461d      	mov	r5, r3
 80037e4:	4643      	mov	r3, r8
 80037e6:	18e3      	adds	r3, r4, r3
 80037e8:	603b      	str	r3, [r7, #0]
 80037ea:	464b      	mov	r3, r9
 80037ec:	eb45 0303 	adc.w	r3, r5, r3
 80037f0:	607b      	str	r3, [r7, #4]
 80037f2:	f04f 0200 	mov.w	r2, #0
 80037f6:	f04f 0300 	mov.w	r3, #0
 80037fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80037fe:	4629      	mov	r1, r5
 8003800:	028b      	lsls	r3, r1, #10
 8003802:	4621      	mov	r1, r4
 8003804:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003808:	4621      	mov	r1, r4
 800380a:	028a      	lsls	r2, r1, #10
 800380c:	4610      	mov	r0, r2
 800380e:	4619      	mov	r1, r3
 8003810:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003814:	2200      	movs	r2, #0
 8003816:	64bb      	str	r3, [r7, #72]	; 0x48
 8003818:	64fa      	str	r2, [r7, #76]	; 0x4c
 800381a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800381e:	f7fd fa33 	bl	8000c88 <__aeabi_uldivmod>
 8003822:	4602      	mov	r2, r0
 8003824:	460b      	mov	r3, r1
 8003826:	4613      	mov	r3, r2
 8003828:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800382c:	4b0d      	ldr	r3, [pc, #52]	; (8003864 <HAL_RCC_GetSysClockFreq+0x458>)
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	0f1b      	lsrs	r3, r3, #28
 8003832:	f003 0307 	and.w	r3, r3, #7
 8003836:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800383a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800383e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003842:	fbb2 f3f3 	udiv	r3, r2, r3
 8003846:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800384a:	e003      	b.n	8003854 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800384c:	4b06      	ldr	r3, [pc, #24]	; (8003868 <HAL_RCC_GetSysClockFreq+0x45c>)
 800384e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003852:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003854:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003858:	4618      	mov	r0, r3
 800385a:	37b8      	adds	r7, #184	; 0xb8
 800385c:	46bd      	mov	sp, r7
 800385e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003862:	bf00      	nop
 8003864:	40023800 	.word	0x40023800
 8003868:	00f42400 	.word	0x00f42400

0800386c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b086      	sub	sp, #24
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d101      	bne.n	800387e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e28d      	b.n	8003d9a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0301 	and.w	r3, r3, #1
 8003886:	2b00      	cmp	r3, #0
 8003888:	f000 8083 	beq.w	8003992 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800388c:	4b94      	ldr	r3, [pc, #592]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	f003 030c 	and.w	r3, r3, #12
 8003894:	2b04      	cmp	r3, #4
 8003896:	d019      	beq.n	80038cc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003898:	4b91      	ldr	r3, [pc, #580]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80038a0:	2b08      	cmp	r3, #8
 80038a2:	d106      	bne.n	80038b2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80038a4:	4b8e      	ldr	r3, [pc, #568]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038b0:	d00c      	beq.n	80038cc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038b2:	4b8b      	ldr	r3, [pc, #556]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80038ba:	2b0c      	cmp	r3, #12
 80038bc:	d112      	bne.n	80038e4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038be:	4b88      	ldr	r3, [pc, #544]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038ca:	d10b      	bne.n	80038e4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038cc:	4b84      	ldr	r3, [pc, #528]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d05b      	beq.n	8003990 <HAL_RCC_OscConfig+0x124>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d157      	bne.n	8003990 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e25a      	b.n	8003d9a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038ec:	d106      	bne.n	80038fc <HAL_RCC_OscConfig+0x90>
 80038ee:	4b7c      	ldr	r3, [pc, #496]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a7b      	ldr	r2, [pc, #492]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 80038f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038f8:	6013      	str	r3, [r2, #0]
 80038fa:	e01d      	b.n	8003938 <HAL_RCC_OscConfig+0xcc>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003904:	d10c      	bne.n	8003920 <HAL_RCC_OscConfig+0xb4>
 8003906:	4b76      	ldr	r3, [pc, #472]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a75      	ldr	r2, [pc, #468]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 800390c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003910:	6013      	str	r3, [r2, #0]
 8003912:	4b73      	ldr	r3, [pc, #460]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a72      	ldr	r2, [pc, #456]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 8003918:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800391c:	6013      	str	r3, [r2, #0]
 800391e:	e00b      	b.n	8003938 <HAL_RCC_OscConfig+0xcc>
 8003920:	4b6f      	ldr	r3, [pc, #444]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a6e      	ldr	r2, [pc, #440]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 8003926:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800392a:	6013      	str	r3, [r2, #0]
 800392c:	4b6c      	ldr	r3, [pc, #432]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a6b      	ldr	r2, [pc, #428]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 8003932:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003936:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d013      	beq.n	8003968 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003940:	f7fe f9f0 	bl	8001d24 <HAL_GetTick>
 8003944:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003946:	e008      	b.n	800395a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003948:	f7fe f9ec 	bl	8001d24 <HAL_GetTick>
 800394c:	4602      	mov	r2, r0
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	2b64      	cmp	r3, #100	; 0x64
 8003954:	d901      	bls.n	800395a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	e21f      	b.n	8003d9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800395a:	4b61      	ldr	r3, [pc, #388]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d0f0      	beq.n	8003948 <HAL_RCC_OscConfig+0xdc>
 8003966:	e014      	b.n	8003992 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003968:	f7fe f9dc 	bl	8001d24 <HAL_GetTick>
 800396c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800396e:	e008      	b.n	8003982 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003970:	f7fe f9d8 	bl	8001d24 <HAL_GetTick>
 8003974:	4602      	mov	r2, r0
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	2b64      	cmp	r3, #100	; 0x64
 800397c:	d901      	bls.n	8003982 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800397e:	2303      	movs	r3, #3
 8003980:	e20b      	b.n	8003d9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003982:	4b57      	ldr	r3, [pc, #348]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d1f0      	bne.n	8003970 <HAL_RCC_OscConfig+0x104>
 800398e:	e000      	b.n	8003992 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003990:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 0302 	and.w	r3, r3, #2
 800399a:	2b00      	cmp	r3, #0
 800399c:	d06f      	beq.n	8003a7e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800399e:	4b50      	ldr	r3, [pc, #320]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	f003 030c 	and.w	r3, r3, #12
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d017      	beq.n	80039da <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80039aa:	4b4d      	ldr	r3, [pc, #308]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80039b2:	2b08      	cmp	r3, #8
 80039b4:	d105      	bne.n	80039c2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80039b6:	4b4a      	ldr	r3, [pc, #296]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d00b      	beq.n	80039da <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039c2:	4b47      	ldr	r3, [pc, #284]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80039ca:	2b0c      	cmp	r3, #12
 80039cc:	d11c      	bne.n	8003a08 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039ce:	4b44      	ldr	r3, [pc, #272]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d116      	bne.n	8003a08 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039da:	4b41      	ldr	r3, [pc, #260]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d005      	beq.n	80039f2 <HAL_RCC_OscConfig+0x186>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	68db      	ldr	r3, [r3, #12]
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d001      	beq.n	80039f2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e1d3      	b.n	8003d9a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039f2:	4b3b      	ldr	r3, [pc, #236]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	691b      	ldr	r3, [r3, #16]
 80039fe:	00db      	lsls	r3, r3, #3
 8003a00:	4937      	ldr	r1, [pc, #220]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 8003a02:	4313      	orrs	r3, r2
 8003a04:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a06:	e03a      	b.n	8003a7e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d020      	beq.n	8003a52 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a10:	4b34      	ldr	r3, [pc, #208]	; (8003ae4 <HAL_RCC_OscConfig+0x278>)
 8003a12:	2201      	movs	r2, #1
 8003a14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a16:	f7fe f985 	bl	8001d24 <HAL_GetTick>
 8003a1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a1c:	e008      	b.n	8003a30 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a1e:	f7fe f981 	bl	8001d24 <HAL_GetTick>
 8003a22:	4602      	mov	r2, r0
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	1ad3      	subs	r3, r2, r3
 8003a28:	2b02      	cmp	r3, #2
 8003a2a:	d901      	bls.n	8003a30 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003a2c:	2303      	movs	r3, #3
 8003a2e:	e1b4      	b.n	8003d9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a30:	4b2b      	ldr	r3, [pc, #172]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0302 	and.w	r3, r3, #2
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d0f0      	beq.n	8003a1e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a3c:	4b28      	ldr	r3, [pc, #160]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	691b      	ldr	r3, [r3, #16]
 8003a48:	00db      	lsls	r3, r3, #3
 8003a4a:	4925      	ldr	r1, [pc, #148]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	600b      	str	r3, [r1, #0]
 8003a50:	e015      	b.n	8003a7e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a52:	4b24      	ldr	r3, [pc, #144]	; (8003ae4 <HAL_RCC_OscConfig+0x278>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a58:	f7fe f964 	bl	8001d24 <HAL_GetTick>
 8003a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a5e:	e008      	b.n	8003a72 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a60:	f7fe f960 	bl	8001d24 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	2b02      	cmp	r3, #2
 8003a6c:	d901      	bls.n	8003a72 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e193      	b.n	8003d9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a72:	4b1b      	ldr	r3, [pc, #108]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0302 	and.w	r3, r3, #2
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d1f0      	bne.n	8003a60 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0308 	and.w	r3, r3, #8
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d036      	beq.n	8003af8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d016      	beq.n	8003ac0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a92:	4b15      	ldr	r3, [pc, #84]	; (8003ae8 <HAL_RCC_OscConfig+0x27c>)
 8003a94:	2201      	movs	r2, #1
 8003a96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a98:	f7fe f944 	bl	8001d24 <HAL_GetTick>
 8003a9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a9e:	e008      	b.n	8003ab2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003aa0:	f7fe f940 	bl	8001d24 <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d901      	bls.n	8003ab2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	e173      	b.n	8003d9a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ab2:	4b0b      	ldr	r3, [pc, #44]	; (8003ae0 <HAL_RCC_OscConfig+0x274>)
 8003ab4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ab6:	f003 0302 	and.w	r3, r3, #2
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d0f0      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x234>
 8003abe:	e01b      	b.n	8003af8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ac0:	4b09      	ldr	r3, [pc, #36]	; (8003ae8 <HAL_RCC_OscConfig+0x27c>)
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ac6:	f7fe f92d 	bl	8001d24 <HAL_GetTick>
 8003aca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003acc:	e00e      	b.n	8003aec <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ace:	f7fe f929 	bl	8001d24 <HAL_GetTick>
 8003ad2:	4602      	mov	r2, r0
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	2b02      	cmp	r3, #2
 8003ada:	d907      	bls.n	8003aec <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003adc:	2303      	movs	r3, #3
 8003ade:	e15c      	b.n	8003d9a <HAL_RCC_OscConfig+0x52e>
 8003ae0:	40023800 	.word	0x40023800
 8003ae4:	42470000 	.word	0x42470000
 8003ae8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003aec:	4b8a      	ldr	r3, [pc, #552]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003aee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003af0:	f003 0302 	and.w	r3, r3, #2
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d1ea      	bne.n	8003ace <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0304 	and.w	r3, r3, #4
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	f000 8097 	beq.w	8003c34 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b06:	2300      	movs	r3, #0
 8003b08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b0a:	4b83      	ldr	r3, [pc, #524]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d10f      	bne.n	8003b36 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b16:	2300      	movs	r3, #0
 8003b18:	60bb      	str	r3, [r7, #8]
 8003b1a:	4b7f      	ldr	r3, [pc, #508]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1e:	4a7e      	ldr	r2, [pc, #504]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003b20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b24:	6413      	str	r3, [r2, #64]	; 0x40
 8003b26:	4b7c      	ldr	r3, [pc, #496]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b2e:	60bb      	str	r3, [r7, #8]
 8003b30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b32:	2301      	movs	r3, #1
 8003b34:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b36:	4b79      	ldr	r3, [pc, #484]	; (8003d1c <HAL_RCC_OscConfig+0x4b0>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d118      	bne.n	8003b74 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b42:	4b76      	ldr	r3, [pc, #472]	; (8003d1c <HAL_RCC_OscConfig+0x4b0>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a75      	ldr	r2, [pc, #468]	; (8003d1c <HAL_RCC_OscConfig+0x4b0>)
 8003b48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b4e:	f7fe f8e9 	bl	8001d24 <HAL_GetTick>
 8003b52:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b54:	e008      	b.n	8003b68 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b56:	f7fe f8e5 	bl	8001d24 <HAL_GetTick>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	2b02      	cmp	r3, #2
 8003b62:	d901      	bls.n	8003b68 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e118      	b.n	8003d9a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b68:	4b6c      	ldr	r3, [pc, #432]	; (8003d1c <HAL_RCC_OscConfig+0x4b0>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d0f0      	beq.n	8003b56 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d106      	bne.n	8003b8a <HAL_RCC_OscConfig+0x31e>
 8003b7c:	4b66      	ldr	r3, [pc, #408]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003b7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b80:	4a65      	ldr	r2, [pc, #404]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003b82:	f043 0301 	orr.w	r3, r3, #1
 8003b86:	6713      	str	r3, [r2, #112]	; 0x70
 8003b88:	e01c      	b.n	8003bc4 <HAL_RCC_OscConfig+0x358>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	2b05      	cmp	r3, #5
 8003b90:	d10c      	bne.n	8003bac <HAL_RCC_OscConfig+0x340>
 8003b92:	4b61      	ldr	r3, [pc, #388]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b96:	4a60      	ldr	r2, [pc, #384]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003b98:	f043 0304 	orr.w	r3, r3, #4
 8003b9c:	6713      	str	r3, [r2, #112]	; 0x70
 8003b9e:	4b5e      	ldr	r3, [pc, #376]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ba2:	4a5d      	ldr	r2, [pc, #372]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003ba4:	f043 0301 	orr.w	r3, r3, #1
 8003ba8:	6713      	str	r3, [r2, #112]	; 0x70
 8003baa:	e00b      	b.n	8003bc4 <HAL_RCC_OscConfig+0x358>
 8003bac:	4b5a      	ldr	r3, [pc, #360]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003bae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bb0:	4a59      	ldr	r2, [pc, #356]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003bb2:	f023 0301 	bic.w	r3, r3, #1
 8003bb6:	6713      	str	r3, [r2, #112]	; 0x70
 8003bb8:	4b57      	ldr	r3, [pc, #348]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003bba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bbc:	4a56      	ldr	r2, [pc, #344]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003bbe:	f023 0304 	bic.w	r3, r3, #4
 8003bc2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d015      	beq.n	8003bf8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bcc:	f7fe f8aa 	bl	8001d24 <HAL_GetTick>
 8003bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bd2:	e00a      	b.n	8003bea <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bd4:	f7fe f8a6 	bl	8001d24 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	f241 3288 	movw	r2, #5000	; 0x1388
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d901      	bls.n	8003bea <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e0d7      	b.n	8003d9a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bea:	4b4b      	ldr	r3, [pc, #300]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003bec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bee:	f003 0302 	and.w	r3, r3, #2
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d0ee      	beq.n	8003bd4 <HAL_RCC_OscConfig+0x368>
 8003bf6:	e014      	b.n	8003c22 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bf8:	f7fe f894 	bl	8001d24 <HAL_GetTick>
 8003bfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bfe:	e00a      	b.n	8003c16 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c00:	f7fe f890 	bl	8001d24 <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d901      	bls.n	8003c16 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e0c1      	b.n	8003d9a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c16:	4b40      	ldr	r3, [pc, #256]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003c18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c1a:	f003 0302 	and.w	r3, r3, #2
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d1ee      	bne.n	8003c00 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c22:	7dfb      	ldrb	r3, [r7, #23]
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d105      	bne.n	8003c34 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c28:	4b3b      	ldr	r3, [pc, #236]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2c:	4a3a      	ldr	r2, [pc, #232]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003c2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c32:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	699b      	ldr	r3, [r3, #24]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	f000 80ad 	beq.w	8003d98 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c3e:	4b36      	ldr	r3, [pc, #216]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	f003 030c 	and.w	r3, r3, #12
 8003c46:	2b08      	cmp	r3, #8
 8003c48:	d060      	beq.n	8003d0c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	699b      	ldr	r3, [r3, #24]
 8003c4e:	2b02      	cmp	r3, #2
 8003c50:	d145      	bne.n	8003cde <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c52:	4b33      	ldr	r3, [pc, #204]	; (8003d20 <HAL_RCC_OscConfig+0x4b4>)
 8003c54:	2200      	movs	r2, #0
 8003c56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c58:	f7fe f864 	bl	8001d24 <HAL_GetTick>
 8003c5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c5e:	e008      	b.n	8003c72 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c60:	f7fe f860 	bl	8001d24 <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	2b02      	cmp	r3, #2
 8003c6c:	d901      	bls.n	8003c72 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e093      	b.n	8003d9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c72:	4b29      	ldr	r3, [pc, #164]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d1f0      	bne.n	8003c60 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	69da      	ldr	r2, [r3, #28]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6a1b      	ldr	r3, [r3, #32]
 8003c86:	431a      	orrs	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c8c:	019b      	lsls	r3, r3, #6
 8003c8e:	431a      	orrs	r2, r3
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c94:	085b      	lsrs	r3, r3, #1
 8003c96:	3b01      	subs	r3, #1
 8003c98:	041b      	lsls	r3, r3, #16
 8003c9a:	431a      	orrs	r2, r3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ca0:	061b      	lsls	r3, r3, #24
 8003ca2:	431a      	orrs	r2, r3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca8:	071b      	lsls	r3, r3, #28
 8003caa:	491b      	ldr	r1, [pc, #108]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cb0:	4b1b      	ldr	r3, [pc, #108]	; (8003d20 <HAL_RCC_OscConfig+0x4b4>)
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cb6:	f7fe f835 	bl	8001d24 <HAL_GetTick>
 8003cba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cbc:	e008      	b.n	8003cd0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cbe:	f7fe f831 	bl	8001d24 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d901      	bls.n	8003cd0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e064      	b.n	8003d9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cd0:	4b11      	ldr	r3, [pc, #68]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d0f0      	beq.n	8003cbe <HAL_RCC_OscConfig+0x452>
 8003cdc:	e05c      	b.n	8003d98 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cde:	4b10      	ldr	r3, [pc, #64]	; (8003d20 <HAL_RCC_OscConfig+0x4b4>)
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce4:	f7fe f81e 	bl	8001d24 <HAL_GetTick>
 8003ce8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cea:	e008      	b.n	8003cfe <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cec:	f7fe f81a 	bl	8001d24 <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d901      	bls.n	8003cfe <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e04d      	b.n	8003d9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cfe:	4b06      	ldr	r3, [pc, #24]	; (8003d18 <HAL_RCC_OscConfig+0x4ac>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d1f0      	bne.n	8003cec <HAL_RCC_OscConfig+0x480>
 8003d0a:	e045      	b.n	8003d98 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	699b      	ldr	r3, [r3, #24]
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d107      	bne.n	8003d24 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e040      	b.n	8003d9a <HAL_RCC_OscConfig+0x52e>
 8003d18:	40023800 	.word	0x40023800
 8003d1c:	40007000 	.word	0x40007000
 8003d20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d24:	4b1f      	ldr	r3, [pc, #124]	; (8003da4 <HAL_RCC_OscConfig+0x538>)
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	699b      	ldr	r3, [r3, #24]
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d030      	beq.n	8003d94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d129      	bne.n	8003d94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d122      	bne.n	8003d94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003d54:	4013      	ands	r3, r2
 8003d56:	687a      	ldr	r2, [r7, #4]
 8003d58:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d119      	bne.n	8003d94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d6a:	085b      	lsrs	r3, r3, #1
 8003d6c:	3b01      	subs	r3, #1
 8003d6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d10f      	bne.n	8003d94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d107      	bne.n	8003d94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d8e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d001      	beq.n	8003d98 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e000      	b.n	8003d9a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003d98:	2300      	movs	r3, #0
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3718      	adds	r7, #24
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	40023800 	.word	0x40023800

08003da8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d101      	bne.n	8003dba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e03f      	b.n	8003e3a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d106      	bne.n	8003dd4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7fd fdce 	bl	8001970 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2224      	movs	r2, #36	; 0x24
 8003dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	68da      	ldr	r2, [r3, #12]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003dea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003dec:	6878      	ldr	r0, [r7, #4]
 8003dee:	f000 f929 	bl	8004044 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	691a      	ldr	r2, [r3, #16]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e00:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	695a      	ldr	r2, [r3, #20]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e10:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68da      	ldr	r2, [r3, #12]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e20:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2200      	movs	r2, #0
 8003e26:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2220      	movs	r2, #32
 8003e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2220      	movs	r2, #32
 8003e34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3708      	adds	r7, #8
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}

08003e42 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e42:	b580      	push	{r7, lr}
 8003e44:	b08a      	sub	sp, #40	; 0x28
 8003e46:	af02      	add	r7, sp, #8
 8003e48:	60f8      	str	r0, [r7, #12]
 8003e4a:	60b9      	str	r1, [r7, #8]
 8003e4c:	603b      	str	r3, [r7, #0]
 8003e4e:	4613      	mov	r3, r2
 8003e50:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003e52:	2300      	movs	r3, #0
 8003e54:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	2b20      	cmp	r3, #32
 8003e60:	d17c      	bne.n	8003f5c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d002      	beq.n	8003e6e <HAL_UART_Transmit+0x2c>
 8003e68:	88fb      	ldrh	r3, [r7, #6]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d101      	bne.n	8003e72 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e075      	b.n	8003f5e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d101      	bne.n	8003e80 <HAL_UART_Transmit+0x3e>
 8003e7c:	2302      	movs	r3, #2
 8003e7e:	e06e      	b.n	8003f5e <HAL_UART_Transmit+0x11c>
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2201      	movs	r2, #1
 8003e84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2221      	movs	r2, #33	; 0x21
 8003e92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e96:	f7fd ff45 	bl	8001d24 <HAL_GetTick>
 8003e9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	88fa      	ldrh	r2, [r7, #6]
 8003ea0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	88fa      	ldrh	r2, [r7, #6]
 8003ea6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003eb0:	d108      	bne.n	8003ec4 <HAL_UART_Transmit+0x82>
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d104      	bne.n	8003ec4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	61bb      	str	r3, [r7, #24]
 8003ec2:	e003      	b.n	8003ecc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003ed4:	e02a      	b.n	8003f2c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	9300      	str	r3, [sp, #0]
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	2200      	movs	r2, #0
 8003ede:	2180      	movs	r1, #128	; 0x80
 8003ee0:	68f8      	ldr	r0, [r7, #12]
 8003ee2:	f000 f840 	bl	8003f66 <UART_WaitOnFlagUntilTimeout>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d001      	beq.n	8003ef0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003eec:	2303      	movs	r3, #3
 8003eee:	e036      	b.n	8003f5e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003ef0:	69fb      	ldr	r3, [r7, #28]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d10b      	bne.n	8003f0e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ef6:	69bb      	ldr	r3, [r7, #24]
 8003ef8:	881b      	ldrh	r3, [r3, #0]
 8003efa:	461a      	mov	r2, r3
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f04:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003f06:	69bb      	ldr	r3, [r7, #24]
 8003f08:	3302      	adds	r3, #2
 8003f0a:	61bb      	str	r3, [r7, #24]
 8003f0c:	e007      	b.n	8003f1e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f0e:	69fb      	ldr	r3, [r7, #28]
 8003f10:	781a      	ldrb	r2, [r3, #0]
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	3301      	adds	r3, #1
 8003f1c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	3b01      	subs	r3, #1
 8003f26:	b29a      	uxth	r2, r3
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1cf      	bne.n	8003ed6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	9300      	str	r3, [sp, #0]
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	2140      	movs	r1, #64	; 0x40
 8003f40:	68f8      	ldr	r0, [r7, #12]
 8003f42:	f000 f810 	bl	8003f66 <UART_WaitOnFlagUntilTimeout>
 8003f46:	4603      	mov	r3, r0
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d001      	beq.n	8003f50 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	e006      	b.n	8003f5e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2220      	movs	r2, #32
 8003f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	e000      	b.n	8003f5e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003f5c:	2302      	movs	r3, #2
  }
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3720      	adds	r7, #32
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}

08003f66 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003f66:	b580      	push	{r7, lr}
 8003f68:	b090      	sub	sp, #64	; 0x40
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	60f8      	str	r0, [r7, #12]
 8003f6e:	60b9      	str	r1, [r7, #8]
 8003f70:	603b      	str	r3, [r7, #0]
 8003f72:	4613      	mov	r3, r2
 8003f74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f76:	e050      	b.n	800401a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f7e:	d04c      	beq.n	800401a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003f80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d007      	beq.n	8003f96 <UART_WaitOnFlagUntilTimeout+0x30>
 8003f86:	f7fd fecd 	bl	8001d24 <HAL_GetTick>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	1ad3      	subs	r3, r2, r3
 8003f90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d241      	bcs.n	800401a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	330c      	adds	r3, #12
 8003f9c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa0:	e853 3f00 	ldrex	r3, [r3]
 8003fa4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003fac:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	330c      	adds	r3, #12
 8003fb4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003fb6:	637a      	str	r2, [r7, #52]	; 0x34
 8003fb8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003fbc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003fbe:	e841 2300 	strex	r3, r2, [r1]
 8003fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003fc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1e5      	bne.n	8003f96 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	3314      	adds	r3, #20
 8003fd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	e853 3f00 	ldrex	r3, [r3]
 8003fd8:	613b      	str	r3, [r7, #16]
   return(result);
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	f023 0301 	bic.w	r3, r3, #1
 8003fe0:	63bb      	str	r3, [r7, #56]	; 0x38
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	3314      	adds	r3, #20
 8003fe8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003fea:	623a      	str	r2, [r7, #32]
 8003fec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fee:	69f9      	ldr	r1, [r7, #28]
 8003ff0:	6a3a      	ldr	r2, [r7, #32]
 8003ff2:	e841 2300 	strex	r3, r2, [r1]
 8003ff6:	61bb      	str	r3, [r7, #24]
   return(result);
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d1e5      	bne.n	8003fca <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2220      	movs	r2, #32
 8004002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2220      	movs	r2, #32
 800400a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2200      	movs	r2, #0
 8004012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e00f      	b.n	800403a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	4013      	ands	r3, r2
 8004024:	68ba      	ldr	r2, [r7, #8]
 8004026:	429a      	cmp	r2, r3
 8004028:	bf0c      	ite	eq
 800402a:	2301      	moveq	r3, #1
 800402c:	2300      	movne	r3, #0
 800402e:	b2db      	uxtb	r3, r3
 8004030:	461a      	mov	r2, r3
 8004032:	79fb      	ldrb	r3, [r7, #7]
 8004034:	429a      	cmp	r2, r3
 8004036:	d09f      	beq.n	8003f78 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004038:	2300      	movs	r3, #0
}
 800403a:	4618      	mov	r0, r3
 800403c:	3740      	adds	r7, #64	; 0x40
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
	...

08004044 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004044:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004048:	b0c0      	sub	sp, #256	; 0x100
 800404a:	af00      	add	r7, sp, #0
 800404c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	691b      	ldr	r3, [r3, #16]
 8004058:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800405c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004060:	68d9      	ldr	r1, [r3, #12]
 8004062:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	ea40 0301 	orr.w	r3, r0, r1
 800406c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800406e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004072:	689a      	ldr	r2, [r3, #8]
 8004074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004078:	691b      	ldr	r3, [r3, #16]
 800407a:	431a      	orrs	r2, r3
 800407c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	431a      	orrs	r2, r3
 8004084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004088:	69db      	ldr	r3, [r3, #28]
 800408a:	4313      	orrs	r3, r2
 800408c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800409c:	f021 010c 	bic.w	r1, r1, #12
 80040a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80040aa:	430b      	orrs	r3, r1
 80040ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80040ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040be:	6999      	ldr	r1, [r3, #24]
 80040c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	ea40 0301 	orr.w	r3, r0, r1
 80040ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80040cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	4b8f      	ldr	r3, [pc, #572]	; (8004310 <UART_SetConfig+0x2cc>)
 80040d4:	429a      	cmp	r2, r3
 80040d6:	d005      	beq.n	80040e4 <UART_SetConfig+0xa0>
 80040d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	4b8d      	ldr	r3, [pc, #564]	; (8004314 <UART_SetConfig+0x2d0>)
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d104      	bne.n	80040ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80040e4:	f7ff f97e 	bl	80033e4 <HAL_RCC_GetPCLK2Freq>
 80040e8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80040ec:	e003      	b.n	80040f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80040ee:	f7ff f965 	bl	80033bc <HAL_RCC_GetPCLK1Freq>
 80040f2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040fa:	69db      	ldr	r3, [r3, #28]
 80040fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004100:	f040 810c 	bne.w	800431c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004104:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004108:	2200      	movs	r2, #0
 800410a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800410e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004112:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004116:	4622      	mov	r2, r4
 8004118:	462b      	mov	r3, r5
 800411a:	1891      	adds	r1, r2, r2
 800411c:	65b9      	str	r1, [r7, #88]	; 0x58
 800411e:	415b      	adcs	r3, r3
 8004120:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004122:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004126:	4621      	mov	r1, r4
 8004128:	eb12 0801 	adds.w	r8, r2, r1
 800412c:	4629      	mov	r1, r5
 800412e:	eb43 0901 	adc.w	r9, r3, r1
 8004132:	f04f 0200 	mov.w	r2, #0
 8004136:	f04f 0300 	mov.w	r3, #0
 800413a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800413e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004142:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004146:	4690      	mov	r8, r2
 8004148:	4699      	mov	r9, r3
 800414a:	4623      	mov	r3, r4
 800414c:	eb18 0303 	adds.w	r3, r8, r3
 8004150:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004154:	462b      	mov	r3, r5
 8004156:	eb49 0303 	adc.w	r3, r9, r3
 800415a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800415e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800416a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800416e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004172:	460b      	mov	r3, r1
 8004174:	18db      	adds	r3, r3, r3
 8004176:	653b      	str	r3, [r7, #80]	; 0x50
 8004178:	4613      	mov	r3, r2
 800417a:	eb42 0303 	adc.w	r3, r2, r3
 800417e:	657b      	str	r3, [r7, #84]	; 0x54
 8004180:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004184:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004188:	f7fc fd7e 	bl	8000c88 <__aeabi_uldivmod>
 800418c:	4602      	mov	r2, r0
 800418e:	460b      	mov	r3, r1
 8004190:	4b61      	ldr	r3, [pc, #388]	; (8004318 <UART_SetConfig+0x2d4>)
 8004192:	fba3 2302 	umull	r2, r3, r3, r2
 8004196:	095b      	lsrs	r3, r3, #5
 8004198:	011c      	lsls	r4, r3, #4
 800419a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800419e:	2200      	movs	r2, #0
 80041a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80041a4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80041a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80041ac:	4642      	mov	r2, r8
 80041ae:	464b      	mov	r3, r9
 80041b0:	1891      	adds	r1, r2, r2
 80041b2:	64b9      	str	r1, [r7, #72]	; 0x48
 80041b4:	415b      	adcs	r3, r3
 80041b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80041bc:	4641      	mov	r1, r8
 80041be:	eb12 0a01 	adds.w	sl, r2, r1
 80041c2:	4649      	mov	r1, r9
 80041c4:	eb43 0b01 	adc.w	fp, r3, r1
 80041c8:	f04f 0200 	mov.w	r2, #0
 80041cc:	f04f 0300 	mov.w	r3, #0
 80041d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80041d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80041d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80041dc:	4692      	mov	sl, r2
 80041de:	469b      	mov	fp, r3
 80041e0:	4643      	mov	r3, r8
 80041e2:	eb1a 0303 	adds.w	r3, sl, r3
 80041e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80041ea:	464b      	mov	r3, r9
 80041ec:	eb4b 0303 	adc.w	r3, fp, r3
 80041f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80041f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004200:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004204:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004208:	460b      	mov	r3, r1
 800420a:	18db      	adds	r3, r3, r3
 800420c:	643b      	str	r3, [r7, #64]	; 0x40
 800420e:	4613      	mov	r3, r2
 8004210:	eb42 0303 	adc.w	r3, r2, r3
 8004214:	647b      	str	r3, [r7, #68]	; 0x44
 8004216:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800421a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800421e:	f7fc fd33 	bl	8000c88 <__aeabi_uldivmod>
 8004222:	4602      	mov	r2, r0
 8004224:	460b      	mov	r3, r1
 8004226:	4611      	mov	r1, r2
 8004228:	4b3b      	ldr	r3, [pc, #236]	; (8004318 <UART_SetConfig+0x2d4>)
 800422a:	fba3 2301 	umull	r2, r3, r3, r1
 800422e:	095b      	lsrs	r3, r3, #5
 8004230:	2264      	movs	r2, #100	; 0x64
 8004232:	fb02 f303 	mul.w	r3, r2, r3
 8004236:	1acb      	subs	r3, r1, r3
 8004238:	00db      	lsls	r3, r3, #3
 800423a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800423e:	4b36      	ldr	r3, [pc, #216]	; (8004318 <UART_SetConfig+0x2d4>)
 8004240:	fba3 2302 	umull	r2, r3, r3, r2
 8004244:	095b      	lsrs	r3, r3, #5
 8004246:	005b      	lsls	r3, r3, #1
 8004248:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800424c:	441c      	add	r4, r3
 800424e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004252:	2200      	movs	r2, #0
 8004254:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004258:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800425c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004260:	4642      	mov	r2, r8
 8004262:	464b      	mov	r3, r9
 8004264:	1891      	adds	r1, r2, r2
 8004266:	63b9      	str	r1, [r7, #56]	; 0x38
 8004268:	415b      	adcs	r3, r3
 800426a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800426c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004270:	4641      	mov	r1, r8
 8004272:	1851      	adds	r1, r2, r1
 8004274:	6339      	str	r1, [r7, #48]	; 0x30
 8004276:	4649      	mov	r1, r9
 8004278:	414b      	adcs	r3, r1
 800427a:	637b      	str	r3, [r7, #52]	; 0x34
 800427c:	f04f 0200 	mov.w	r2, #0
 8004280:	f04f 0300 	mov.w	r3, #0
 8004284:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004288:	4659      	mov	r1, fp
 800428a:	00cb      	lsls	r3, r1, #3
 800428c:	4651      	mov	r1, sl
 800428e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004292:	4651      	mov	r1, sl
 8004294:	00ca      	lsls	r2, r1, #3
 8004296:	4610      	mov	r0, r2
 8004298:	4619      	mov	r1, r3
 800429a:	4603      	mov	r3, r0
 800429c:	4642      	mov	r2, r8
 800429e:	189b      	adds	r3, r3, r2
 80042a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80042a4:	464b      	mov	r3, r9
 80042a6:	460a      	mov	r2, r1
 80042a8:	eb42 0303 	adc.w	r3, r2, r3
 80042ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80042b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	2200      	movs	r2, #0
 80042b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80042bc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80042c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80042c4:	460b      	mov	r3, r1
 80042c6:	18db      	adds	r3, r3, r3
 80042c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80042ca:	4613      	mov	r3, r2
 80042cc:	eb42 0303 	adc.w	r3, r2, r3
 80042d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80042d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80042d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80042da:	f7fc fcd5 	bl	8000c88 <__aeabi_uldivmod>
 80042de:	4602      	mov	r2, r0
 80042e0:	460b      	mov	r3, r1
 80042e2:	4b0d      	ldr	r3, [pc, #52]	; (8004318 <UART_SetConfig+0x2d4>)
 80042e4:	fba3 1302 	umull	r1, r3, r3, r2
 80042e8:	095b      	lsrs	r3, r3, #5
 80042ea:	2164      	movs	r1, #100	; 0x64
 80042ec:	fb01 f303 	mul.w	r3, r1, r3
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	00db      	lsls	r3, r3, #3
 80042f4:	3332      	adds	r3, #50	; 0x32
 80042f6:	4a08      	ldr	r2, [pc, #32]	; (8004318 <UART_SetConfig+0x2d4>)
 80042f8:	fba2 2303 	umull	r2, r3, r2, r3
 80042fc:	095b      	lsrs	r3, r3, #5
 80042fe:	f003 0207 	and.w	r2, r3, #7
 8004302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4422      	add	r2, r4
 800430a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800430c:	e105      	b.n	800451a <UART_SetConfig+0x4d6>
 800430e:	bf00      	nop
 8004310:	40011000 	.word	0x40011000
 8004314:	40011400 	.word	0x40011400
 8004318:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800431c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004320:	2200      	movs	r2, #0
 8004322:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004326:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800432a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800432e:	4642      	mov	r2, r8
 8004330:	464b      	mov	r3, r9
 8004332:	1891      	adds	r1, r2, r2
 8004334:	6239      	str	r1, [r7, #32]
 8004336:	415b      	adcs	r3, r3
 8004338:	627b      	str	r3, [r7, #36]	; 0x24
 800433a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800433e:	4641      	mov	r1, r8
 8004340:	1854      	adds	r4, r2, r1
 8004342:	4649      	mov	r1, r9
 8004344:	eb43 0501 	adc.w	r5, r3, r1
 8004348:	f04f 0200 	mov.w	r2, #0
 800434c:	f04f 0300 	mov.w	r3, #0
 8004350:	00eb      	lsls	r3, r5, #3
 8004352:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004356:	00e2      	lsls	r2, r4, #3
 8004358:	4614      	mov	r4, r2
 800435a:	461d      	mov	r5, r3
 800435c:	4643      	mov	r3, r8
 800435e:	18e3      	adds	r3, r4, r3
 8004360:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004364:	464b      	mov	r3, r9
 8004366:	eb45 0303 	adc.w	r3, r5, r3
 800436a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800436e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	2200      	movs	r2, #0
 8004376:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800437a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800437e:	f04f 0200 	mov.w	r2, #0
 8004382:	f04f 0300 	mov.w	r3, #0
 8004386:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800438a:	4629      	mov	r1, r5
 800438c:	008b      	lsls	r3, r1, #2
 800438e:	4621      	mov	r1, r4
 8004390:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004394:	4621      	mov	r1, r4
 8004396:	008a      	lsls	r2, r1, #2
 8004398:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800439c:	f7fc fc74 	bl	8000c88 <__aeabi_uldivmod>
 80043a0:	4602      	mov	r2, r0
 80043a2:	460b      	mov	r3, r1
 80043a4:	4b60      	ldr	r3, [pc, #384]	; (8004528 <UART_SetConfig+0x4e4>)
 80043a6:	fba3 2302 	umull	r2, r3, r3, r2
 80043aa:	095b      	lsrs	r3, r3, #5
 80043ac:	011c      	lsls	r4, r3, #4
 80043ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80043b2:	2200      	movs	r2, #0
 80043b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80043b8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80043bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80043c0:	4642      	mov	r2, r8
 80043c2:	464b      	mov	r3, r9
 80043c4:	1891      	adds	r1, r2, r2
 80043c6:	61b9      	str	r1, [r7, #24]
 80043c8:	415b      	adcs	r3, r3
 80043ca:	61fb      	str	r3, [r7, #28]
 80043cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043d0:	4641      	mov	r1, r8
 80043d2:	1851      	adds	r1, r2, r1
 80043d4:	6139      	str	r1, [r7, #16]
 80043d6:	4649      	mov	r1, r9
 80043d8:	414b      	adcs	r3, r1
 80043da:	617b      	str	r3, [r7, #20]
 80043dc:	f04f 0200 	mov.w	r2, #0
 80043e0:	f04f 0300 	mov.w	r3, #0
 80043e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80043e8:	4659      	mov	r1, fp
 80043ea:	00cb      	lsls	r3, r1, #3
 80043ec:	4651      	mov	r1, sl
 80043ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043f2:	4651      	mov	r1, sl
 80043f4:	00ca      	lsls	r2, r1, #3
 80043f6:	4610      	mov	r0, r2
 80043f8:	4619      	mov	r1, r3
 80043fa:	4603      	mov	r3, r0
 80043fc:	4642      	mov	r2, r8
 80043fe:	189b      	adds	r3, r3, r2
 8004400:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004404:	464b      	mov	r3, r9
 8004406:	460a      	mov	r2, r1
 8004408:	eb42 0303 	adc.w	r3, r2, r3
 800440c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	67bb      	str	r3, [r7, #120]	; 0x78
 800441a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800441c:	f04f 0200 	mov.w	r2, #0
 8004420:	f04f 0300 	mov.w	r3, #0
 8004424:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004428:	4649      	mov	r1, r9
 800442a:	008b      	lsls	r3, r1, #2
 800442c:	4641      	mov	r1, r8
 800442e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004432:	4641      	mov	r1, r8
 8004434:	008a      	lsls	r2, r1, #2
 8004436:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800443a:	f7fc fc25 	bl	8000c88 <__aeabi_uldivmod>
 800443e:	4602      	mov	r2, r0
 8004440:	460b      	mov	r3, r1
 8004442:	4b39      	ldr	r3, [pc, #228]	; (8004528 <UART_SetConfig+0x4e4>)
 8004444:	fba3 1302 	umull	r1, r3, r3, r2
 8004448:	095b      	lsrs	r3, r3, #5
 800444a:	2164      	movs	r1, #100	; 0x64
 800444c:	fb01 f303 	mul.w	r3, r1, r3
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	011b      	lsls	r3, r3, #4
 8004454:	3332      	adds	r3, #50	; 0x32
 8004456:	4a34      	ldr	r2, [pc, #208]	; (8004528 <UART_SetConfig+0x4e4>)
 8004458:	fba2 2303 	umull	r2, r3, r2, r3
 800445c:	095b      	lsrs	r3, r3, #5
 800445e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004462:	441c      	add	r4, r3
 8004464:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004468:	2200      	movs	r2, #0
 800446a:	673b      	str	r3, [r7, #112]	; 0x70
 800446c:	677a      	str	r2, [r7, #116]	; 0x74
 800446e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004472:	4642      	mov	r2, r8
 8004474:	464b      	mov	r3, r9
 8004476:	1891      	adds	r1, r2, r2
 8004478:	60b9      	str	r1, [r7, #8]
 800447a:	415b      	adcs	r3, r3
 800447c:	60fb      	str	r3, [r7, #12]
 800447e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004482:	4641      	mov	r1, r8
 8004484:	1851      	adds	r1, r2, r1
 8004486:	6039      	str	r1, [r7, #0]
 8004488:	4649      	mov	r1, r9
 800448a:	414b      	adcs	r3, r1
 800448c:	607b      	str	r3, [r7, #4]
 800448e:	f04f 0200 	mov.w	r2, #0
 8004492:	f04f 0300 	mov.w	r3, #0
 8004496:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800449a:	4659      	mov	r1, fp
 800449c:	00cb      	lsls	r3, r1, #3
 800449e:	4651      	mov	r1, sl
 80044a0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044a4:	4651      	mov	r1, sl
 80044a6:	00ca      	lsls	r2, r1, #3
 80044a8:	4610      	mov	r0, r2
 80044aa:	4619      	mov	r1, r3
 80044ac:	4603      	mov	r3, r0
 80044ae:	4642      	mov	r2, r8
 80044b0:	189b      	adds	r3, r3, r2
 80044b2:	66bb      	str	r3, [r7, #104]	; 0x68
 80044b4:	464b      	mov	r3, r9
 80044b6:	460a      	mov	r2, r1
 80044b8:	eb42 0303 	adc.w	r3, r2, r3
 80044bc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80044be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	663b      	str	r3, [r7, #96]	; 0x60
 80044c8:	667a      	str	r2, [r7, #100]	; 0x64
 80044ca:	f04f 0200 	mov.w	r2, #0
 80044ce:	f04f 0300 	mov.w	r3, #0
 80044d2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80044d6:	4649      	mov	r1, r9
 80044d8:	008b      	lsls	r3, r1, #2
 80044da:	4641      	mov	r1, r8
 80044dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80044e0:	4641      	mov	r1, r8
 80044e2:	008a      	lsls	r2, r1, #2
 80044e4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80044e8:	f7fc fbce 	bl	8000c88 <__aeabi_uldivmod>
 80044ec:	4602      	mov	r2, r0
 80044ee:	460b      	mov	r3, r1
 80044f0:	4b0d      	ldr	r3, [pc, #52]	; (8004528 <UART_SetConfig+0x4e4>)
 80044f2:	fba3 1302 	umull	r1, r3, r3, r2
 80044f6:	095b      	lsrs	r3, r3, #5
 80044f8:	2164      	movs	r1, #100	; 0x64
 80044fa:	fb01 f303 	mul.w	r3, r1, r3
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	011b      	lsls	r3, r3, #4
 8004502:	3332      	adds	r3, #50	; 0x32
 8004504:	4a08      	ldr	r2, [pc, #32]	; (8004528 <UART_SetConfig+0x4e4>)
 8004506:	fba2 2303 	umull	r2, r3, r2, r3
 800450a:	095b      	lsrs	r3, r3, #5
 800450c:	f003 020f 	and.w	r2, r3, #15
 8004510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4422      	add	r2, r4
 8004518:	609a      	str	r2, [r3, #8]
}
 800451a:	bf00      	nop
 800451c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004520:	46bd      	mov	sp, r7
 8004522:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004526:	bf00      	nop
 8004528:	51eb851f 	.word	0x51eb851f

0800452c <__errno>:
 800452c:	4b01      	ldr	r3, [pc, #4]	; (8004534 <__errno+0x8>)
 800452e:	6818      	ldr	r0, [r3, #0]
 8004530:	4770      	bx	lr
 8004532:	bf00      	nop
 8004534:	2000000c 	.word	0x2000000c

08004538 <__libc_init_array>:
 8004538:	b570      	push	{r4, r5, r6, lr}
 800453a:	4d0d      	ldr	r5, [pc, #52]	; (8004570 <__libc_init_array+0x38>)
 800453c:	4c0d      	ldr	r4, [pc, #52]	; (8004574 <__libc_init_array+0x3c>)
 800453e:	1b64      	subs	r4, r4, r5
 8004540:	10a4      	asrs	r4, r4, #2
 8004542:	2600      	movs	r6, #0
 8004544:	42a6      	cmp	r6, r4
 8004546:	d109      	bne.n	800455c <__libc_init_array+0x24>
 8004548:	4d0b      	ldr	r5, [pc, #44]	; (8004578 <__libc_init_array+0x40>)
 800454a:	4c0c      	ldr	r4, [pc, #48]	; (800457c <__libc_init_array+0x44>)
 800454c:	f003 fe1e 	bl	800818c <_init>
 8004550:	1b64      	subs	r4, r4, r5
 8004552:	10a4      	asrs	r4, r4, #2
 8004554:	2600      	movs	r6, #0
 8004556:	42a6      	cmp	r6, r4
 8004558:	d105      	bne.n	8004566 <__libc_init_array+0x2e>
 800455a:	bd70      	pop	{r4, r5, r6, pc}
 800455c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004560:	4798      	blx	r3
 8004562:	3601      	adds	r6, #1
 8004564:	e7ee      	b.n	8004544 <__libc_init_array+0xc>
 8004566:	f855 3b04 	ldr.w	r3, [r5], #4
 800456a:	4798      	blx	r3
 800456c:	3601      	adds	r6, #1
 800456e:	e7f2      	b.n	8004556 <__libc_init_array+0x1e>
 8004570:	08008618 	.word	0x08008618
 8004574:	08008618 	.word	0x08008618
 8004578:	08008618 	.word	0x08008618
 800457c:	0800861c 	.word	0x0800861c

08004580 <memset>:
 8004580:	4402      	add	r2, r0
 8004582:	4603      	mov	r3, r0
 8004584:	4293      	cmp	r3, r2
 8004586:	d100      	bne.n	800458a <memset+0xa>
 8004588:	4770      	bx	lr
 800458a:	f803 1b01 	strb.w	r1, [r3], #1
 800458e:	e7f9      	b.n	8004584 <memset+0x4>

08004590 <__cvt>:
 8004590:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004594:	ec55 4b10 	vmov	r4, r5, d0
 8004598:	2d00      	cmp	r5, #0
 800459a:	460e      	mov	r6, r1
 800459c:	4619      	mov	r1, r3
 800459e:	462b      	mov	r3, r5
 80045a0:	bfbb      	ittet	lt
 80045a2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80045a6:	461d      	movlt	r5, r3
 80045a8:	2300      	movge	r3, #0
 80045aa:	232d      	movlt	r3, #45	; 0x2d
 80045ac:	700b      	strb	r3, [r1, #0]
 80045ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80045b0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80045b4:	4691      	mov	r9, r2
 80045b6:	f023 0820 	bic.w	r8, r3, #32
 80045ba:	bfbc      	itt	lt
 80045bc:	4622      	movlt	r2, r4
 80045be:	4614      	movlt	r4, r2
 80045c0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80045c4:	d005      	beq.n	80045d2 <__cvt+0x42>
 80045c6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80045ca:	d100      	bne.n	80045ce <__cvt+0x3e>
 80045cc:	3601      	adds	r6, #1
 80045ce:	2102      	movs	r1, #2
 80045d0:	e000      	b.n	80045d4 <__cvt+0x44>
 80045d2:	2103      	movs	r1, #3
 80045d4:	ab03      	add	r3, sp, #12
 80045d6:	9301      	str	r3, [sp, #4]
 80045d8:	ab02      	add	r3, sp, #8
 80045da:	9300      	str	r3, [sp, #0]
 80045dc:	ec45 4b10 	vmov	d0, r4, r5
 80045e0:	4653      	mov	r3, sl
 80045e2:	4632      	mov	r2, r6
 80045e4:	f000 fcec 	bl	8004fc0 <_dtoa_r>
 80045e8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80045ec:	4607      	mov	r7, r0
 80045ee:	d102      	bne.n	80045f6 <__cvt+0x66>
 80045f0:	f019 0f01 	tst.w	r9, #1
 80045f4:	d022      	beq.n	800463c <__cvt+0xac>
 80045f6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80045fa:	eb07 0906 	add.w	r9, r7, r6
 80045fe:	d110      	bne.n	8004622 <__cvt+0x92>
 8004600:	783b      	ldrb	r3, [r7, #0]
 8004602:	2b30      	cmp	r3, #48	; 0x30
 8004604:	d10a      	bne.n	800461c <__cvt+0x8c>
 8004606:	2200      	movs	r2, #0
 8004608:	2300      	movs	r3, #0
 800460a:	4620      	mov	r0, r4
 800460c:	4629      	mov	r1, r5
 800460e:	f7fc fa7b 	bl	8000b08 <__aeabi_dcmpeq>
 8004612:	b918      	cbnz	r0, 800461c <__cvt+0x8c>
 8004614:	f1c6 0601 	rsb	r6, r6, #1
 8004618:	f8ca 6000 	str.w	r6, [sl]
 800461c:	f8da 3000 	ldr.w	r3, [sl]
 8004620:	4499      	add	r9, r3
 8004622:	2200      	movs	r2, #0
 8004624:	2300      	movs	r3, #0
 8004626:	4620      	mov	r0, r4
 8004628:	4629      	mov	r1, r5
 800462a:	f7fc fa6d 	bl	8000b08 <__aeabi_dcmpeq>
 800462e:	b108      	cbz	r0, 8004634 <__cvt+0xa4>
 8004630:	f8cd 900c 	str.w	r9, [sp, #12]
 8004634:	2230      	movs	r2, #48	; 0x30
 8004636:	9b03      	ldr	r3, [sp, #12]
 8004638:	454b      	cmp	r3, r9
 800463a:	d307      	bcc.n	800464c <__cvt+0xbc>
 800463c:	9b03      	ldr	r3, [sp, #12]
 800463e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004640:	1bdb      	subs	r3, r3, r7
 8004642:	4638      	mov	r0, r7
 8004644:	6013      	str	r3, [r2, #0]
 8004646:	b004      	add	sp, #16
 8004648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800464c:	1c59      	adds	r1, r3, #1
 800464e:	9103      	str	r1, [sp, #12]
 8004650:	701a      	strb	r2, [r3, #0]
 8004652:	e7f0      	b.n	8004636 <__cvt+0xa6>

08004654 <__exponent>:
 8004654:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004656:	4603      	mov	r3, r0
 8004658:	2900      	cmp	r1, #0
 800465a:	bfb8      	it	lt
 800465c:	4249      	neglt	r1, r1
 800465e:	f803 2b02 	strb.w	r2, [r3], #2
 8004662:	bfb4      	ite	lt
 8004664:	222d      	movlt	r2, #45	; 0x2d
 8004666:	222b      	movge	r2, #43	; 0x2b
 8004668:	2909      	cmp	r1, #9
 800466a:	7042      	strb	r2, [r0, #1]
 800466c:	dd2a      	ble.n	80046c4 <__exponent+0x70>
 800466e:	f10d 0407 	add.w	r4, sp, #7
 8004672:	46a4      	mov	ip, r4
 8004674:	270a      	movs	r7, #10
 8004676:	46a6      	mov	lr, r4
 8004678:	460a      	mov	r2, r1
 800467a:	fb91 f6f7 	sdiv	r6, r1, r7
 800467e:	fb07 1516 	mls	r5, r7, r6, r1
 8004682:	3530      	adds	r5, #48	; 0x30
 8004684:	2a63      	cmp	r2, #99	; 0x63
 8004686:	f104 34ff 	add.w	r4, r4, #4294967295
 800468a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800468e:	4631      	mov	r1, r6
 8004690:	dcf1      	bgt.n	8004676 <__exponent+0x22>
 8004692:	3130      	adds	r1, #48	; 0x30
 8004694:	f1ae 0502 	sub.w	r5, lr, #2
 8004698:	f804 1c01 	strb.w	r1, [r4, #-1]
 800469c:	1c44      	adds	r4, r0, #1
 800469e:	4629      	mov	r1, r5
 80046a0:	4561      	cmp	r1, ip
 80046a2:	d30a      	bcc.n	80046ba <__exponent+0x66>
 80046a4:	f10d 0209 	add.w	r2, sp, #9
 80046a8:	eba2 020e 	sub.w	r2, r2, lr
 80046ac:	4565      	cmp	r5, ip
 80046ae:	bf88      	it	hi
 80046b0:	2200      	movhi	r2, #0
 80046b2:	4413      	add	r3, r2
 80046b4:	1a18      	subs	r0, r3, r0
 80046b6:	b003      	add	sp, #12
 80046b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80046be:	f804 2f01 	strb.w	r2, [r4, #1]!
 80046c2:	e7ed      	b.n	80046a0 <__exponent+0x4c>
 80046c4:	2330      	movs	r3, #48	; 0x30
 80046c6:	3130      	adds	r1, #48	; 0x30
 80046c8:	7083      	strb	r3, [r0, #2]
 80046ca:	70c1      	strb	r1, [r0, #3]
 80046cc:	1d03      	adds	r3, r0, #4
 80046ce:	e7f1      	b.n	80046b4 <__exponent+0x60>

080046d0 <_printf_float>:
 80046d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046d4:	ed2d 8b02 	vpush	{d8}
 80046d8:	b08d      	sub	sp, #52	; 0x34
 80046da:	460c      	mov	r4, r1
 80046dc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80046e0:	4616      	mov	r6, r2
 80046e2:	461f      	mov	r7, r3
 80046e4:	4605      	mov	r5, r0
 80046e6:	f001 fa59 	bl	8005b9c <_localeconv_r>
 80046ea:	f8d0 a000 	ldr.w	sl, [r0]
 80046ee:	4650      	mov	r0, sl
 80046f0:	f7fb fd8e 	bl	8000210 <strlen>
 80046f4:	2300      	movs	r3, #0
 80046f6:	930a      	str	r3, [sp, #40]	; 0x28
 80046f8:	6823      	ldr	r3, [r4, #0]
 80046fa:	9305      	str	r3, [sp, #20]
 80046fc:	f8d8 3000 	ldr.w	r3, [r8]
 8004700:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004704:	3307      	adds	r3, #7
 8004706:	f023 0307 	bic.w	r3, r3, #7
 800470a:	f103 0208 	add.w	r2, r3, #8
 800470e:	f8c8 2000 	str.w	r2, [r8]
 8004712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004716:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800471a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800471e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004722:	9307      	str	r3, [sp, #28]
 8004724:	f8cd 8018 	str.w	r8, [sp, #24]
 8004728:	ee08 0a10 	vmov	s16, r0
 800472c:	4b9f      	ldr	r3, [pc, #636]	; (80049ac <_printf_float+0x2dc>)
 800472e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004732:	f04f 32ff 	mov.w	r2, #4294967295
 8004736:	f7fc fa19 	bl	8000b6c <__aeabi_dcmpun>
 800473a:	bb88      	cbnz	r0, 80047a0 <_printf_float+0xd0>
 800473c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004740:	4b9a      	ldr	r3, [pc, #616]	; (80049ac <_printf_float+0x2dc>)
 8004742:	f04f 32ff 	mov.w	r2, #4294967295
 8004746:	f7fc f9f3 	bl	8000b30 <__aeabi_dcmple>
 800474a:	bb48      	cbnz	r0, 80047a0 <_printf_float+0xd0>
 800474c:	2200      	movs	r2, #0
 800474e:	2300      	movs	r3, #0
 8004750:	4640      	mov	r0, r8
 8004752:	4649      	mov	r1, r9
 8004754:	f7fc f9e2 	bl	8000b1c <__aeabi_dcmplt>
 8004758:	b110      	cbz	r0, 8004760 <_printf_float+0x90>
 800475a:	232d      	movs	r3, #45	; 0x2d
 800475c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004760:	4b93      	ldr	r3, [pc, #588]	; (80049b0 <_printf_float+0x2e0>)
 8004762:	4894      	ldr	r0, [pc, #592]	; (80049b4 <_printf_float+0x2e4>)
 8004764:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004768:	bf94      	ite	ls
 800476a:	4698      	movls	r8, r3
 800476c:	4680      	movhi	r8, r0
 800476e:	2303      	movs	r3, #3
 8004770:	6123      	str	r3, [r4, #16]
 8004772:	9b05      	ldr	r3, [sp, #20]
 8004774:	f023 0204 	bic.w	r2, r3, #4
 8004778:	6022      	str	r2, [r4, #0]
 800477a:	f04f 0900 	mov.w	r9, #0
 800477e:	9700      	str	r7, [sp, #0]
 8004780:	4633      	mov	r3, r6
 8004782:	aa0b      	add	r2, sp, #44	; 0x2c
 8004784:	4621      	mov	r1, r4
 8004786:	4628      	mov	r0, r5
 8004788:	f000 f9d8 	bl	8004b3c <_printf_common>
 800478c:	3001      	adds	r0, #1
 800478e:	f040 8090 	bne.w	80048b2 <_printf_float+0x1e2>
 8004792:	f04f 30ff 	mov.w	r0, #4294967295
 8004796:	b00d      	add	sp, #52	; 0x34
 8004798:	ecbd 8b02 	vpop	{d8}
 800479c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047a0:	4642      	mov	r2, r8
 80047a2:	464b      	mov	r3, r9
 80047a4:	4640      	mov	r0, r8
 80047a6:	4649      	mov	r1, r9
 80047a8:	f7fc f9e0 	bl	8000b6c <__aeabi_dcmpun>
 80047ac:	b140      	cbz	r0, 80047c0 <_printf_float+0xf0>
 80047ae:	464b      	mov	r3, r9
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	bfbc      	itt	lt
 80047b4:	232d      	movlt	r3, #45	; 0x2d
 80047b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80047ba:	487f      	ldr	r0, [pc, #508]	; (80049b8 <_printf_float+0x2e8>)
 80047bc:	4b7f      	ldr	r3, [pc, #508]	; (80049bc <_printf_float+0x2ec>)
 80047be:	e7d1      	b.n	8004764 <_printf_float+0x94>
 80047c0:	6863      	ldr	r3, [r4, #4]
 80047c2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80047c6:	9206      	str	r2, [sp, #24]
 80047c8:	1c5a      	adds	r2, r3, #1
 80047ca:	d13f      	bne.n	800484c <_printf_float+0x17c>
 80047cc:	2306      	movs	r3, #6
 80047ce:	6063      	str	r3, [r4, #4]
 80047d0:	9b05      	ldr	r3, [sp, #20]
 80047d2:	6861      	ldr	r1, [r4, #4]
 80047d4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80047d8:	2300      	movs	r3, #0
 80047da:	9303      	str	r3, [sp, #12]
 80047dc:	ab0a      	add	r3, sp, #40	; 0x28
 80047de:	e9cd b301 	strd	fp, r3, [sp, #4]
 80047e2:	ab09      	add	r3, sp, #36	; 0x24
 80047e4:	ec49 8b10 	vmov	d0, r8, r9
 80047e8:	9300      	str	r3, [sp, #0]
 80047ea:	6022      	str	r2, [r4, #0]
 80047ec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80047f0:	4628      	mov	r0, r5
 80047f2:	f7ff fecd 	bl	8004590 <__cvt>
 80047f6:	9b06      	ldr	r3, [sp, #24]
 80047f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80047fa:	2b47      	cmp	r3, #71	; 0x47
 80047fc:	4680      	mov	r8, r0
 80047fe:	d108      	bne.n	8004812 <_printf_float+0x142>
 8004800:	1cc8      	adds	r0, r1, #3
 8004802:	db02      	blt.n	800480a <_printf_float+0x13a>
 8004804:	6863      	ldr	r3, [r4, #4]
 8004806:	4299      	cmp	r1, r3
 8004808:	dd41      	ble.n	800488e <_printf_float+0x1be>
 800480a:	f1ab 0b02 	sub.w	fp, fp, #2
 800480e:	fa5f fb8b 	uxtb.w	fp, fp
 8004812:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004816:	d820      	bhi.n	800485a <_printf_float+0x18a>
 8004818:	3901      	subs	r1, #1
 800481a:	465a      	mov	r2, fp
 800481c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004820:	9109      	str	r1, [sp, #36]	; 0x24
 8004822:	f7ff ff17 	bl	8004654 <__exponent>
 8004826:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004828:	1813      	adds	r3, r2, r0
 800482a:	2a01      	cmp	r2, #1
 800482c:	4681      	mov	r9, r0
 800482e:	6123      	str	r3, [r4, #16]
 8004830:	dc02      	bgt.n	8004838 <_printf_float+0x168>
 8004832:	6822      	ldr	r2, [r4, #0]
 8004834:	07d2      	lsls	r2, r2, #31
 8004836:	d501      	bpl.n	800483c <_printf_float+0x16c>
 8004838:	3301      	adds	r3, #1
 800483a:	6123      	str	r3, [r4, #16]
 800483c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004840:	2b00      	cmp	r3, #0
 8004842:	d09c      	beq.n	800477e <_printf_float+0xae>
 8004844:	232d      	movs	r3, #45	; 0x2d
 8004846:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800484a:	e798      	b.n	800477e <_printf_float+0xae>
 800484c:	9a06      	ldr	r2, [sp, #24]
 800484e:	2a47      	cmp	r2, #71	; 0x47
 8004850:	d1be      	bne.n	80047d0 <_printf_float+0x100>
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1bc      	bne.n	80047d0 <_printf_float+0x100>
 8004856:	2301      	movs	r3, #1
 8004858:	e7b9      	b.n	80047ce <_printf_float+0xfe>
 800485a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800485e:	d118      	bne.n	8004892 <_printf_float+0x1c2>
 8004860:	2900      	cmp	r1, #0
 8004862:	6863      	ldr	r3, [r4, #4]
 8004864:	dd0b      	ble.n	800487e <_printf_float+0x1ae>
 8004866:	6121      	str	r1, [r4, #16]
 8004868:	b913      	cbnz	r3, 8004870 <_printf_float+0x1a0>
 800486a:	6822      	ldr	r2, [r4, #0]
 800486c:	07d0      	lsls	r0, r2, #31
 800486e:	d502      	bpl.n	8004876 <_printf_float+0x1a6>
 8004870:	3301      	adds	r3, #1
 8004872:	440b      	add	r3, r1
 8004874:	6123      	str	r3, [r4, #16]
 8004876:	65a1      	str	r1, [r4, #88]	; 0x58
 8004878:	f04f 0900 	mov.w	r9, #0
 800487c:	e7de      	b.n	800483c <_printf_float+0x16c>
 800487e:	b913      	cbnz	r3, 8004886 <_printf_float+0x1b6>
 8004880:	6822      	ldr	r2, [r4, #0]
 8004882:	07d2      	lsls	r2, r2, #31
 8004884:	d501      	bpl.n	800488a <_printf_float+0x1ba>
 8004886:	3302      	adds	r3, #2
 8004888:	e7f4      	b.n	8004874 <_printf_float+0x1a4>
 800488a:	2301      	movs	r3, #1
 800488c:	e7f2      	b.n	8004874 <_printf_float+0x1a4>
 800488e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004892:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004894:	4299      	cmp	r1, r3
 8004896:	db05      	blt.n	80048a4 <_printf_float+0x1d4>
 8004898:	6823      	ldr	r3, [r4, #0]
 800489a:	6121      	str	r1, [r4, #16]
 800489c:	07d8      	lsls	r0, r3, #31
 800489e:	d5ea      	bpl.n	8004876 <_printf_float+0x1a6>
 80048a0:	1c4b      	adds	r3, r1, #1
 80048a2:	e7e7      	b.n	8004874 <_printf_float+0x1a4>
 80048a4:	2900      	cmp	r1, #0
 80048a6:	bfd4      	ite	le
 80048a8:	f1c1 0202 	rsble	r2, r1, #2
 80048ac:	2201      	movgt	r2, #1
 80048ae:	4413      	add	r3, r2
 80048b0:	e7e0      	b.n	8004874 <_printf_float+0x1a4>
 80048b2:	6823      	ldr	r3, [r4, #0]
 80048b4:	055a      	lsls	r2, r3, #21
 80048b6:	d407      	bmi.n	80048c8 <_printf_float+0x1f8>
 80048b8:	6923      	ldr	r3, [r4, #16]
 80048ba:	4642      	mov	r2, r8
 80048bc:	4631      	mov	r1, r6
 80048be:	4628      	mov	r0, r5
 80048c0:	47b8      	blx	r7
 80048c2:	3001      	adds	r0, #1
 80048c4:	d12c      	bne.n	8004920 <_printf_float+0x250>
 80048c6:	e764      	b.n	8004792 <_printf_float+0xc2>
 80048c8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80048cc:	f240 80e0 	bls.w	8004a90 <_printf_float+0x3c0>
 80048d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80048d4:	2200      	movs	r2, #0
 80048d6:	2300      	movs	r3, #0
 80048d8:	f7fc f916 	bl	8000b08 <__aeabi_dcmpeq>
 80048dc:	2800      	cmp	r0, #0
 80048de:	d034      	beq.n	800494a <_printf_float+0x27a>
 80048e0:	4a37      	ldr	r2, [pc, #220]	; (80049c0 <_printf_float+0x2f0>)
 80048e2:	2301      	movs	r3, #1
 80048e4:	4631      	mov	r1, r6
 80048e6:	4628      	mov	r0, r5
 80048e8:	47b8      	blx	r7
 80048ea:	3001      	adds	r0, #1
 80048ec:	f43f af51 	beq.w	8004792 <_printf_float+0xc2>
 80048f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80048f4:	429a      	cmp	r2, r3
 80048f6:	db02      	blt.n	80048fe <_printf_float+0x22e>
 80048f8:	6823      	ldr	r3, [r4, #0]
 80048fa:	07d8      	lsls	r0, r3, #31
 80048fc:	d510      	bpl.n	8004920 <_printf_float+0x250>
 80048fe:	ee18 3a10 	vmov	r3, s16
 8004902:	4652      	mov	r2, sl
 8004904:	4631      	mov	r1, r6
 8004906:	4628      	mov	r0, r5
 8004908:	47b8      	blx	r7
 800490a:	3001      	adds	r0, #1
 800490c:	f43f af41 	beq.w	8004792 <_printf_float+0xc2>
 8004910:	f04f 0800 	mov.w	r8, #0
 8004914:	f104 091a 	add.w	r9, r4, #26
 8004918:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800491a:	3b01      	subs	r3, #1
 800491c:	4543      	cmp	r3, r8
 800491e:	dc09      	bgt.n	8004934 <_printf_float+0x264>
 8004920:	6823      	ldr	r3, [r4, #0]
 8004922:	079b      	lsls	r3, r3, #30
 8004924:	f100 8105 	bmi.w	8004b32 <_printf_float+0x462>
 8004928:	68e0      	ldr	r0, [r4, #12]
 800492a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800492c:	4298      	cmp	r0, r3
 800492e:	bfb8      	it	lt
 8004930:	4618      	movlt	r0, r3
 8004932:	e730      	b.n	8004796 <_printf_float+0xc6>
 8004934:	2301      	movs	r3, #1
 8004936:	464a      	mov	r2, r9
 8004938:	4631      	mov	r1, r6
 800493a:	4628      	mov	r0, r5
 800493c:	47b8      	blx	r7
 800493e:	3001      	adds	r0, #1
 8004940:	f43f af27 	beq.w	8004792 <_printf_float+0xc2>
 8004944:	f108 0801 	add.w	r8, r8, #1
 8004948:	e7e6      	b.n	8004918 <_printf_float+0x248>
 800494a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800494c:	2b00      	cmp	r3, #0
 800494e:	dc39      	bgt.n	80049c4 <_printf_float+0x2f4>
 8004950:	4a1b      	ldr	r2, [pc, #108]	; (80049c0 <_printf_float+0x2f0>)
 8004952:	2301      	movs	r3, #1
 8004954:	4631      	mov	r1, r6
 8004956:	4628      	mov	r0, r5
 8004958:	47b8      	blx	r7
 800495a:	3001      	adds	r0, #1
 800495c:	f43f af19 	beq.w	8004792 <_printf_float+0xc2>
 8004960:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004964:	4313      	orrs	r3, r2
 8004966:	d102      	bne.n	800496e <_printf_float+0x29e>
 8004968:	6823      	ldr	r3, [r4, #0]
 800496a:	07d9      	lsls	r1, r3, #31
 800496c:	d5d8      	bpl.n	8004920 <_printf_float+0x250>
 800496e:	ee18 3a10 	vmov	r3, s16
 8004972:	4652      	mov	r2, sl
 8004974:	4631      	mov	r1, r6
 8004976:	4628      	mov	r0, r5
 8004978:	47b8      	blx	r7
 800497a:	3001      	adds	r0, #1
 800497c:	f43f af09 	beq.w	8004792 <_printf_float+0xc2>
 8004980:	f04f 0900 	mov.w	r9, #0
 8004984:	f104 0a1a 	add.w	sl, r4, #26
 8004988:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800498a:	425b      	negs	r3, r3
 800498c:	454b      	cmp	r3, r9
 800498e:	dc01      	bgt.n	8004994 <_printf_float+0x2c4>
 8004990:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004992:	e792      	b.n	80048ba <_printf_float+0x1ea>
 8004994:	2301      	movs	r3, #1
 8004996:	4652      	mov	r2, sl
 8004998:	4631      	mov	r1, r6
 800499a:	4628      	mov	r0, r5
 800499c:	47b8      	blx	r7
 800499e:	3001      	adds	r0, #1
 80049a0:	f43f aef7 	beq.w	8004792 <_printf_float+0xc2>
 80049a4:	f109 0901 	add.w	r9, r9, #1
 80049a8:	e7ee      	b.n	8004988 <_printf_float+0x2b8>
 80049aa:	bf00      	nop
 80049ac:	7fefffff 	.word	0x7fefffff
 80049b0:	08008204 	.word	0x08008204
 80049b4:	08008208 	.word	0x08008208
 80049b8:	08008210 	.word	0x08008210
 80049bc:	0800820c 	.word	0x0800820c
 80049c0:	08008214 	.word	0x08008214
 80049c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80049c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80049c8:	429a      	cmp	r2, r3
 80049ca:	bfa8      	it	ge
 80049cc:	461a      	movge	r2, r3
 80049ce:	2a00      	cmp	r2, #0
 80049d0:	4691      	mov	r9, r2
 80049d2:	dc37      	bgt.n	8004a44 <_printf_float+0x374>
 80049d4:	f04f 0b00 	mov.w	fp, #0
 80049d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80049dc:	f104 021a 	add.w	r2, r4, #26
 80049e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80049e2:	9305      	str	r3, [sp, #20]
 80049e4:	eba3 0309 	sub.w	r3, r3, r9
 80049e8:	455b      	cmp	r3, fp
 80049ea:	dc33      	bgt.n	8004a54 <_printf_float+0x384>
 80049ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80049f0:	429a      	cmp	r2, r3
 80049f2:	db3b      	blt.n	8004a6c <_printf_float+0x39c>
 80049f4:	6823      	ldr	r3, [r4, #0]
 80049f6:	07da      	lsls	r2, r3, #31
 80049f8:	d438      	bmi.n	8004a6c <_printf_float+0x39c>
 80049fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049fc:	9a05      	ldr	r2, [sp, #20]
 80049fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004a00:	1a9a      	subs	r2, r3, r2
 8004a02:	eba3 0901 	sub.w	r9, r3, r1
 8004a06:	4591      	cmp	r9, r2
 8004a08:	bfa8      	it	ge
 8004a0a:	4691      	movge	r9, r2
 8004a0c:	f1b9 0f00 	cmp.w	r9, #0
 8004a10:	dc35      	bgt.n	8004a7e <_printf_float+0x3ae>
 8004a12:	f04f 0800 	mov.w	r8, #0
 8004a16:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a1a:	f104 0a1a 	add.w	sl, r4, #26
 8004a1e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a22:	1a9b      	subs	r3, r3, r2
 8004a24:	eba3 0309 	sub.w	r3, r3, r9
 8004a28:	4543      	cmp	r3, r8
 8004a2a:	f77f af79 	ble.w	8004920 <_printf_float+0x250>
 8004a2e:	2301      	movs	r3, #1
 8004a30:	4652      	mov	r2, sl
 8004a32:	4631      	mov	r1, r6
 8004a34:	4628      	mov	r0, r5
 8004a36:	47b8      	blx	r7
 8004a38:	3001      	adds	r0, #1
 8004a3a:	f43f aeaa 	beq.w	8004792 <_printf_float+0xc2>
 8004a3e:	f108 0801 	add.w	r8, r8, #1
 8004a42:	e7ec      	b.n	8004a1e <_printf_float+0x34e>
 8004a44:	4613      	mov	r3, r2
 8004a46:	4631      	mov	r1, r6
 8004a48:	4642      	mov	r2, r8
 8004a4a:	4628      	mov	r0, r5
 8004a4c:	47b8      	blx	r7
 8004a4e:	3001      	adds	r0, #1
 8004a50:	d1c0      	bne.n	80049d4 <_printf_float+0x304>
 8004a52:	e69e      	b.n	8004792 <_printf_float+0xc2>
 8004a54:	2301      	movs	r3, #1
 8004a56:	4631      	mov	r1, r6
 8004a58:	4628      	mov	r0, r5
 8004a5a:	9205      	str	r2, [sp, #20]
 8004a5c:	47b8      	blx	r7
 8004a5e:	3001      	adds	r0, #1
 8004a60:	f43f ae97 	beq.w	8004792 <_printf_float+0xc2>
 8004a64:	9a05      	ldr	r2, [sp, #20]
 8004a66:	f10b 0b01 	add.w	fp, fp, #1
 8004a6a:	e7b9      	b.n	80049e0 <_printf_float+0x310>
 8004a6c:	ee18 3a10 	vmov	r3, s16
 8004a70:	4652      	mov	r2, sl
 8004a72:	4631      	mov	r1, r6
 8004a74:	4628      	mov	r0, r5
 8004a76:	47b8      	blx	r7
 8004a78:	3001      	adds	r0, #1
 8004a7a:	d1be      	bne.n	80049fa <_printf_float+0x32a>
 8004a7c:	e689      	b.n	8004792 <_printf_float+0xc2>
 8004a7e:	9a05      	ldr	r2, [sp, #20]
 8004a80:	464b      	mov	r3, r9
 8004a82:	4442      	add	r2, r8
 8004a84:	4631      	mov	r1, r6
 8004a86:	4628      	mov	r0, r5
 8004a88:	47b8      	blx	r7
 8004a8a:	3001      	adds	r0, #1
 8004a8c:	d1c1      	bne.n	8004a12 <_printf_float+0x342>
 8004a8e:	e680      	b.n	8004792 <_printf_float+0xc2>
 8004a90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a92:	2a01      	cmp	r2, #1
 8004a94:	dc01      	bgt.n	8004a9a <_printf_float+0x3ca>
 8004a96:	07db      	lsls	r3, r3, #31
 8004a98:	d538      	bpl.n	8004b0c <_printf_float+0x43c>
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	4642      	mov	r2, r8
 8004a9e:	4631      	mov	r1, r6
 8004aa0:	4628      	mov	r0, r5
 8004aa2:	47b8      	blx	r7
 8004aa4:	3001      	adds	r0, #1
 8004aa6:	f43f ae74 	beq.w	8004792 <_printf_float+0xc2>
 8004aaa:	ee18 3a10 	vmov	r3, s16
 8004aae:	4652      	mov	r2, sl
 8004ab0:	4631      	mov	r1, r6
 8004ab2:	4628      	mov	r0, r5
 8004ab4:	47b8      	blx	r7
 8004ab6:	3001      	adds	r0, #1
 8004ab8:	f43f ae6b 	beq.w	8004792 <_printf_float+0xc2>
 8004abc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	f7fc f820 	bl	8000b08 <__aeabi_dcmpeq>
 8004ac8:	b9d8      	cbnz	r0, 8004b02 <_printf_float+0x432>
 8004aca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004acc:	f108 0201 	add.w	r2, r8, #1
 8004ad0:	3b01      	subs	r3, #1
 8004ad2:	4631      	mov	r1, r6
 8004ad4:	4628      	mov	r0, r5
 8004ad6:	47b8      	blx	r7
 8004ad8:	3001      	adds	r0, #1
 8004ada:	d10e      	bne.n	8004afa <_printf_float+0x42a>
 8004adc:	e659      	b.n	8004792 <_printf_float+0xc2>
 8004ade:	2301      	movs	r3, #1
 8004ae0:	4652      	mov	r2, sl
 8004ae2:	4631      	mov	r1, r6
 8004ae4:	4628      	mov	r0, r5
 8004ae6:	47b8      	blx	r7
 8004ae8:	3001      	adds	r0, #1
 8004aea:	f43f ae52 	beq.w	8004792 <_printf_float+0xc2>
 8004aee:	f108 0801 	add.w	r8, r8, #1
 8004af2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004af4:	3b01      	subs	r3, #1
 8004af6:	4543      	cmp	r3, r8
 8004af8:	dcf1      	bgt.n	8004ade <_printf_float+0x40e>
 8004afa:	464b      	mov	r3, r9
 8004afc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004b00:	e6dc      	b.n	80048bc <_printf_float+0x1ec>
 8004b02:	f04f 0800 	mov.w	r8, #0
 8004b06:	f104 0a1a 	add.w	sl, r4, #26
 8004b0a:	e7f2      	b.n	8004af2 <_printf_float+0x422>
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	4642      	mov	r2, r8
 8004b10:	e7df      	b.n	8004ad2 <_printf_float+0x402>
 8004b12:	2301      	movs	r3, #1
 8004b14:	464a      	mov	r2, r9
 8004b16:	4631      	mov	r1, r6
 8004b18:	4628      	mov	r0, r5
 8004b1a:	47b8      	blx	r7
 8004b1c:	3001      	adds	r0, #1
 8004b1e:	f43f ae38 	beq.w	8004792 <_printf_float+0xc2>
 8004b22:	f108 0801 	add.w	r8, r8, #1
 8004b26:	68e3      	ldr	r3, [r4, #12]
 8004b28:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004b2a:	1a5b      	subs	r3, r3, r1
 8004b2c:	4543      	cmp	r3, r8
 8004b2e:	dcf0      	bgt.n	8004b12 <_printf_float+0x442>
 8004b30:	e6fa      	b.n	8004928 <_printf_float+0x258>
 8004b32:	f04f 0800 	mov.w	r8, #0
 8004b36:	f104 0919 	add.w	r9, r4, #25
 8004b3a:	e7f4      	b.n	8004b26 <_printf_float+0x456>

08004b3c <_printf_common>:
 8004b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b40:	4616      	mov	r6, r2
 8004b42:	4699      	mov	r9, r3
 8004b44:	688a      	ldr	r2, [r1, #8]
 8004b46:	690b      	ldr	r3, [r1, #16]
 8004b48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	bfb8      	it	lt
 8004b50:	4613      	movlt	r3, r2
 8004b52:	6033      	str	r3, [r6, #0]
 8004b54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b58:	4607      	mov	r7, r0
 8004b5a:	460c      	mov	r4, r1
 8004b5c:	b10a      	cbz	r2, 8004b62 <_printf_common+0x26>
 8004b5e:	3301      	adds	r3, #1
 8004b60:	6033      	str	r3, [r6, #0]
 8004b62:	6823      	ldr	r3, [r4, #0]
 8004b64:	0699      	lsls	r1, r3, #26
 8004b66:	bf42      	ittt	mi
 8004b68:	6833      	ldrmi	r3, [r6, #0]
 8004b6a:	3302      	addmi	r3, #2
 8004b6c:	6033      	strmi	r3, [r6, #0]
 8004b6e:	6825      	ldr	r5, [r4, #0]
 8004b70:	f015 0506 	ands.w	r5, r5, #6
 8004b74:	d106      	bne.n	8004b84 <_printf_common+0x48>
 8004b76:	f104 0a19 	add.w	sl, r4, #25
 8004b7a:	68e3      	ldr	r3, [r4, #12]
 8004b7c:	6832      	ldr	r2, [r6, #0]
 8004b7e:	1a9b      	subs	r3, r3, r2
 8004b80:	42ab      	cmp	r3, r5
 8004b82:	dc26      	bgt.n	8004bd2 <_printf_common+0x96>
 8004b84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004b88:	1e13      	subs	r3, r2, #0
 8004b8a:	6822      	ldr	r2, [r4, #0]
 8004b8c:	bf18      	it	ne
 8004b8e:	2301      	movne	r3, #1
 8004b90:	0692      	lsls	r2, r2, #26
 8004b92:	d42b      	bmi.n	8004bec <_printf_common+0xb0>
 8004b94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004b98:	4649      	mov	r1, r9
 8004b9a:	4638      	mov	r0, r7
 8004b9c:	47c0      	blx	r8
 8004b9e:	3001      	adds	r0, #1
 8004ba0:	d01e      	beq.n	8004be0 <_printf_common+0xa4>
 8004ba2:	6823      	ldr	r3, [r4, #0]
 8004ba4:	68e5      	ldr	r5, [r4, #12]
 8004ba6:	6832      	ldr	r2, [r6, #0]
 8004ba8:	f003 0306 	and.w	r3, r3, #6
 8004bac:	2b04      	cmp	r3, #4
 8004bae:	bf08      	it	eq
 8004bb0:	1aad      	subeq	r5, r5, r2
 8004bb2:	68a3      	ldr	r3, [r4, #8]
 8004bb4:	6922      	ldr	r2, [r4, #16]
 8004bb6:	bf0c      	ite	eq
 8004bb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004bbc:	2500      	movne	r5, #0
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	bfc4      	itt	gt
 8004bc2:	1a9b      	subgt	r3, r3, r2
 8004bc4:	18ed      	addgt	r5, r5, r3
 8004bc6:	2600      	movs	r6, #0
 8004bc8:	341a      	adds	r4, #26
 8004bca:	42b5      	cmp	r5, r6
 8004bcc:	d11a      	bne.n	8004c04 <_printf_common+0xc8>
 8004bce:	2000      	movs	r0, #0
 8004bd0:	e008      	b.n	8004be4 <_printf_common+0xa8>
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	4652      	mov	r2, sl
 8004bd6:	4649      	mov	r1, r9
 8004bd8:	4638      	mov	r0, r7
 8004bda:	47c0      	blx	r8
 8004bdc:	3001      	adds	r0, #1
 8004bde:	d103      	bne.n	8004be8 <_printf_common+0xac>
 8004be0:	f04f 30ff 	mov.w	r0, #4294967295
 8004be4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004be8:	3501      	adds	r5, #1
 8004bea:	e7c6      	b.n	8004b7a <_printf_common+0x3e>
 8004bec:	18e1      	adds	r1, r4, r3
 8004bee:	1c5a      	adds	r2, r3, #1
 8004bf0:	2030      	movs	r0, #48	; 0x30
 8004bf2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004bf6:	4422      	add	r2, r4
 8004bf8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004bfc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c00:	3302      	adds	r3, #2
 8004c02:	e7c7      	b.n	8004b94 <_printf_common+0x58>
 8004c04:	2301      	movs	r3, #1
 8004c06:	4622      	mov	r2, r4
 8004c08:	4649      	mov	r1, r9
 8004c0a:	4638      	mov	r0, r7
 8004c0c:	47c0      	blx	r8
 8004c0e:	3001      	adds	r0, #1
 8004c10:	d0e6      	beq.n	8004be0 <_printf_common+0xa4>
 8004c12:	3601      	adds	r6, #1
 8004c14:	e7d9      	b.n	8004bca <_printf_common+0x8e>
	...

08004c18 <_printf_i>:
 8004c18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c1c:	7e0f      	ldrb	r7, [r1, #24]
 8004c1e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004c20:	2f78      	cmp	r7, #120	; 0x78
 8004c22:	4691      	mov	r9, r2
 8004c24:	4680      	mov	r8, r0
 8004c26:	460c      	mov	r4, r1
 8004c28:	469a      	mov	sl, r3
 8004c2a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004c2e:	d807      	bhi.n	8004c40 <_printf_i+0x28>
 8004c30:	2f62      	cmp	r7, #98	; 0x62
 8004c32:	d80a      	bhi.n	8004c4a <_printf_i+0x32>
 8004c34:	2f00      	cmp	r7, #0
 8004c36:	f000 80d8 	beq.w	8004dea <_printf_i+0x1d2>
 8004c3a:	2f58      	cmp	r7, #88	; 0x58
 8004c3c:	f000 80a3 	beq.w	8004d86 <_printf_i+0x16e>
 8004c40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c44:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004c48:	e03a      	b.n	8004cc0 <_printf_i+0xa8>
 8004c4a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004c4e:	2b15      	cmp	r3, #21
 8004c50:	d8f6      	bhi.n	8004c40 <_printf_i+0x28>
 8004c52:	a101      	add	r1, pc, #4	; (adr r1, 8004c58 <_printf_i+0x40>)
 8004c54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c58:	08004cb1 	.word	0x08004cb1
 8004c5c:	08004cc5 	.word	0x08004cc5
 8004c60:	08004c41 	.word	0x08004c41
 8004c64:	08004c41 	.word	0x08004c41
 8004c68:	08004c41 	.word	0x08004c41
 8004c6c:	08004c41 	.word	0x08004c41
 8004c70:	08004cc5 	.word	0x08004cc5
 8004c74:	08004c41 	.word	0x08004c41
 8004c78:	08004c41 	.word	0x08004c41
 8004c7c:	08004c41 	.word	0x08004c41
 8004c80:	08004c41 	.word	0x08004c41
 8004c84:	08004dd1 	.word	0x08004dd1
 8004c88:	08004cf5 	.word	0x08004cf5
 8004c8c:	08004db3 	.word	0x08004db3
 8004c90:	08004c41 	.word	0x08004c41
 8004c94:	08004c41 	.word	0x08004c41
 8004c98:	08004df3 	.word	0x08004df3
 8004c9c:	08004c41 	.word	0x08004c41
 8004ca0:	08004cf5 	.word	0x08004cf5
 8004ca4:	08004c41 	.word	0x08004c41
 8004ca8:	08004c41 	.word	0x08004c41
 8004cac:	08004dbb 	.word	0x08004dbb
 8004cb0:	682b      	ldr	r3, [r5, #0]
 8004cb2:	1d1a      	adds	r2, r3, #4
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	602a      	str	r2, [r5, #0]
 8004cb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004cbc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	e0a3      	b.n	8004e0c <_printf_i+0x1f4>
 8004cc4:	6820      	ldr	r0, [r4, #0]
 8004cc6:	6829      	ldr	r1, [r5, #0]
 8004cc8:	0606      	lsls	r6, r0, #24
 8004cca:	f101 0304 	add.w	r3, r1, #4
 8004cce:	d50a      	bpl.n	8004ce6 <_printf_i+0xce>
 8004cd0:	680e      	ldr	r6, [r1, #0]
 8004cd2:	602b      	str	r3, [r5, #0]
 8004cd4:	2e00      	cmp	r6, #0
 8004cd6:	da03      	bge.n	8004ce0 <_printf_i+0xc8>
 8004cd8:	232d      	movs	r3, #45	; 0x2d
 8004cda:	4276      	negs	r6, r6
 8004cdc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ce0:	485e      	ldr	r0, [pc, #376]	; (8004e5c <_printf_i+0x244>)
 8004ce2:	230a      	movs	r3, #10
 8004ce4:	e019      	b.n	8004d1a <_printf_i+0x102>
 8004ce6:	680e      	ldr	r6, [r1, #0]
 8004ce8:	602b      	str	r3, [r5, #0]
 8004cea:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004cee:	bf18      	it	ne
 8004cf0:	b236      	sxthne	r6, r6
 8004cf2:	e7ef      	b.n	8004cd4 <_printf_i+0xbc>
 8004cf4:	682b      	ldr	r3, [r5, #0]
 8004cf6:	6820      	ldr	r0, [r4, #0]
 8004cf8:	1d19      	adds	r1, r3, #4
 8004cfa:	6029      	str	r1, [r5, #0]
 8004cfc:	0601      	lsls	r1, r0, #24
 8004cfe:	d501      	bpl.n	8004d04 <_printf_i+0xec>
 8004d00:	681e      	ldr	r6, [r3, #0]
 8004d02:	e002      	b.n	8004d0a <_printf_i+0xf2>
 8004d04:	0646      	lsls	r6, r0, #25
 8004d06:	d5fb      	bpl.n	8004d00 <_printf_i+0xe8>
 8004d08:	881e      	ldrh	r6, [r3, #0]
 8004d0a:	4854      	ldr	r0, [pc, #336]	; (8004e5c <_printf_i+0x244>)
 8004d0c:	2f6f      	cmp	r7, #111	; 0x6f
 8004d0e:	bf0c      	ite	eq
 8004d10:	2308      	moveq	r3, #8
 8004d12:	230a      	movne	r3, #10
 8004d14:	2100      	movs	r1, #0
 8004d16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d1a:	6865      	ldr	r5, [r4, #4]
 8004d1c:	60a5      	str	r5, [r4, #8]
 8004d1e:	2d00      	cmp	r5, #0
 8004d20:	bfa2      	ittt	ge
 8004d22:	6821      	ldrge	r1, [r4, #0]
 8004d24:	f021 0104 	bicge.w	r1, r1, #4
 8004d28:	6021      	strge	r1, [r4, #0]
 8004d2a:	b90e      	cbnz	r6, 8004d30 <_printf_i+0x118>
 8004d2c:	2d00      	cmp	r5, #0
 8004d2e:	d04d      	beq.n	8004dcc <_printf_i+0x1b4>
 8004d30:	4615      	mov	r5, r2
 8004d32:	fbb6 f1f3 	udiv	r1, r6, r3
 8004d36:	fb03 6711 	mls	r7, r3, r1, r6
 8004d3a:	5dc7      	ldrb	r7, [r0, r7]
 8004d3c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004d40:	4637      	mov	r7, r6
 8004d42:	42bb      	cmp	r3, r7
 8004d44:	460e      	mov	r6, r1
 8004d46:	d9f4      	bls.n	8004d32 <_printf_i+0x11a>
 8004d48:	2b08      	cmp	r3, #8
 8004d4a:	d10b      	bne.n	8004d64 <_printf_i+0x14c>
 8004d4c:	6823      	ldr	r3, [r4, #0]
 8004d4e:	07de      	lsls	r6, r3, #31
 8004d50:	d508      	bpl.n	8004d64 <_printf_i+0x14c>
 8004d52:	6923      	ldr	r3, [r4, #16]
 8004d54:	6861      	ldr	r1, [r4, #4]
 8004d56:	4299      	cmp	r1, r3
 8004d58:	bfde      	ittt	le
 8004d5a:	2330      	movle	r3, #48	; 0x30
 8004d5c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004d60:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004d64:	1b52      	subs	r2, r2, r5
 8004d66:	6122      	str	r2, [r4, #16]
 8004d68:	f8cd a000 	str.w	sl, [sp]
 8004d6c:	464b      	mov	r3, r9
 8004d6e:	aa03      	add	r2, sp, #12
 8004d70:	4621      	mov	r1, r4
 8004d72:	4640      	mov	r0, r8
 8004d74:	f7ff fee2 	bl	8004b3c <_printf_common>
 8004d78:	3001      	adds	r0, #1
 8004d7a:	d14c      	bne.n	8004e16 <_printf_i+0x1fe>
 8004d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8004d80:	b004      	add	sp, #16
 8004d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d86:	4835      	ldr	r0, [pc, #212]	; (8004e5c <_printf_i+0x244>)
 8004d88:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004d8c:	6829      	ldr	r1, [r5, #0]
 8004d8e:	6823      	ldr	r3, [r4, #0]
 8004d90:	f851 6b04 	ldr.w	r6, [r1], #4
 8004d94:	6029      	str	r1, [r5, #0]
 8004d96:	061d      	lsls	r5, r3, #24
 8004d98:	d514      	bpl.n	8004dc4 <_printf_i+0x1ac>
 8004d9a:	07df      	lsls	r7, r3, #31
 8004d9c:	bf44      	itt	mi
 8004d9e:	f043 0320 	orrmi.w	r3, r3, #32
 8004da2:	6023      	strmi	r3, [r4, #0]
 8004da4:	b91e      	cbnz	r6, 8004dae <_printf_i+0x196>
 8004da6:	6823      	ldr	r3, [r4, #0]
 8004da8:	f023 0320 	bic.w	r3, r3, #32
 8004dac:	6023      	str	r3, [r4, #0]
 8004dae:	2310      	movs	r3, #16
 8004db0:	e7b0      	b.n	8004d14 <_printf_i+0xfc>
 8004db2:	6823      	ldr	r3, [r4, #0]
 8004db4:	f043 0320 	orr.w	r3, r3, #32
 8004db8:	6023      	str	r3, [r4, #0]
 8004dba:	2378      	movs	r3, #120	; 0x78
 8004dbc:	4828      	ldr	r0, [pc, #160]	; (8004e60 <_printf_i+0x248>)
 8004dbe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004dc2:	e7e3      	b.n	8004d8c <_printf_i+0x174>
 8004dc4:	0659      	lsls	r1, r3, #25
 8004dc6:	bf48      	it	mi
 8004dc8:	b2b6      	uxthmi	r6, r6
 8004dca:	e7e6      	b.n	8004d9a <_printf_i+0x182>
 8004dcc:	4615      	mov	r5, r2
 8004dce:	e7bb      	b.n	8004d48 <_printf_i+0x130>
 8004dd0:	682b      	ldr	r3, [r5, #0]
 8004dd2:	6826      	ldr	r6, [r4, #0]
 8004dd4:	6961      	ldr	r1, [r4, #20]
 8004dd6:	1d18      	adds	r0, r3, #4
 8004dd8:	6028      	str	r0, [r5, #0]
 8004dda:	0635      	lsls	r5, r6, #24
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	d501      	bpl.n	8004de4 <_printf_i+0x1cc>
 8004de0:	6019      	str	r1, [r3, #0]
 8004de2:	e002      	b.n	8004dea <_printf_i+0x1d2>
 8004de4:	0670      	lsls	r0, r6, #25
 8004de6:	d5fb      	bpl.n	8004de0 <_printf_i+0x1c8>
 8004de8:	8019      	strh	r1, [r3, #0]
 8004dea:	2300      	movs	r3, #0
 8004dec:	6123      	str	r3, [r4, #16]
 8004dee:	4615      	mov	r5, r2
 8004df0:	e7ba      	b.n	8004d68 <_printf_i+0x150>
 8004df2:	682b      	ldr	r3, [r5, #0]
 8004df4:	1d1a      	adds	r2, r3, #4
 8004df6:	602a      	str	r2, [r5, #0]
 8004df8:	681d      	ldr	r5, [r3, #0]
 8004dfa:	6862      	ldr	r2, [r4, #4]
 8004dfc:	2100      	movs	r1, #0
 8004dfe:	4628      	mov	r0, r5
 8004e00:	f7fb fa0e 	bl	8000220 <memchr>
 8004e04:	b108      	cbz	r0, 8004e0a <_printf_i+0x1f2>
 8004e06:	1b40      	subs	r0, r0, r5
 8004e08:	6060      	str	r0, [r4, #4]
 8004e0a:	6863      	ldr	r3, [r4, #4]
 8004e0c:	6123      	str	r3, [r4, #16]
 8004e0e:	2300      	movs	r3, #0
 8004e10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e14:	e7a8      	b.n	8004d68 <_printf_i+0x150>
 8004e16:	6923      	ldr	r3, [r4, #16]
 8004e18:	462a      	mov	r2, r5
 8004e1a:	4649      	mov	r1, r9
 8004e1c:	4640      	mov	r0, r8
 8004e1e:	47d0      	blx	sl
 8004e20:	3001      	adds	r0, #1
 8004e22:	d0ab      	beq.n	8004d7c <_printf_i+0x164>
 8004e24:	6823      	ldr	r3, [r4, #0]
 8004e26:	079b      	lsls	r3, r3, #30
 8004e28:	d413      	bmi.n	8004e52 <_printf_i+0x23a>
 8004e2a:	68e0      	ldr	r0, [r4, #12]
 8004e2c:	9b03      	ldr	r3, [sp, #12]
 8004e2e:	4298      	cmp	r0, r3
 8004e30:	bfb8      	it	lt
 8004e32:	4618      	movlt	r0, r3
 8004e34:	e7a4      	b.n	8004d80 <_printf_i+0x168>
 8004e36:	2301      	movs	r3, #1
 8004e38:	4632      	mov	r2, r6
 8004e3a:	4649      	mov	r1, r9
 8004e3c:	4640      	mov	r0, r8
 8004e3e:	47d0      	blx	sl
 8004e40:	3001      	adds	r0, #1
 8004e42:	d09b      	beq.n	8004d7c <_printf_i+0x164>
 8004e44:	3501      	adds	r5, #1
 8004e46:	68e3      	ldr	r3, [r4, #12]
 8004e48:	9903      	ldr	r1, [sp, #12]
 8004e4a:	1a5b      	subs	r3, r3, r1
 8004e4c:	42ab      	cmp	r3, r5
 8004e4e:	dcf2      	bgt.n	8004e36 <_printf_i+0x21e>
 8004e50:	e7eb      	b.n	8004e2a <_printf_i+0x212>
 8004e52:	2500      	movs	r5, #0
 8004e54:	f104 0619 	add.w	r6, r4, #25
 8004e58:	e7f5      	b.n	8004e46 <_printf_i+0x22e>
 8004e5a:	bf00      	nop
 8004e5c:	08008216 	.word	0x08008216
 8004e60:	08008227 	.word	0x08008227

08004e64 <siprintf>:
 8004e64:	b40e      	push	{r1, r2, r3}
 8004e66:	b500      	push	{lr}
 8004e68:	b09c      	sub	sp, #112	; 0x70
 8004e6a:	ab1d      	add	r3, sp, #116	; 0x74
 8004e6c:	9002      	str	r0, [sp, #8]
 8004e6e:	9006      	str	r0, [sp, #24]
 8004e70:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004e74:	4809      	ldr	r0, [pc, #36]	; (8004e9c <siprintf+0x38>)
 8004e76:	9107      	str	r1, [sp, #28]
 8004e78:	9104      	str	r1, [sp, #16]
 8004e7a:	4909      	ldr	r1, [pc, #36]	; (8004ea0 <siprintf+0x3c>)
 8004e7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e80:	9105      	str	r1, [sp, #20]
 8004e82:	6800      	ldr	r0, [r0, #0]
 8004e84:	9301      	str	r3, [sp, #4]
 8004e86:	a902      	add	r1, sp, #8
 8004e88:	f001 fb78 	bl	800657c <_svfiprintf_r>
 8004e8c:	9b02      	ldr	r3, [sp, #8]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	701a      	strb	r2, [r3, #0]
 8004e92:	b01c      	add	sp, #112	; 0x70
 8004e94:	f85d eb04 	ldr.w	lr, [sp], #4
 8004e98:	b003      	add	sp, #12
 8004e9a:	4770      	bx	lr
 8004e9c:	2000000c 	.word	0x2000000c
 8004ea0:	ffff0208 	.word	0xffff0208

08004ea4 <quorem>:
 8004ea4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ea8:	6903      	ldr	r3, [r0, #16]
 8004eaa:	690c      	ldr	r4, [r1, #16]
 8004eac:	42a3      	cmp	r3, r4
 8004eae:	4607      	mov	r7, r0
 8004eb0:	f2c0 8081 	blt.w	8004fb6 <quorem+0x112>
 8004eb4:	3c01      	subs	r4, #1
 8004eb6:	f101 0814 	add.w	r8, r1, #20
 8004eba:	f100 0514 	add.w	r5, r0, #20
 8004ebe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004ec2:	9301      	str	r3, [sp, #4]
 8004ec4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004ec8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004ecc:	3301      	adds	r3, #1
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004ed4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004ed8:	fbb2 f6f3 	udiv	r6, r2, r3
 8004edc:	d331      	bcc.n	8004f42 <quorem+0x9e>
 8004ede:	f04f 0e00 	mov.w	lr, #0
 8004ee2:	4640      	mov	r0, r8
 8004ee4:	46ac      	mov	ip, r5
 8004ee6:	46f2      	mov	sl, lr
 8004ee8:	f850 2b04 	ldr.w	r2, [r0], #4
 8004eec:	b293      	uxth	r3, r2
 8004eee:	fb06 e303 	mla	r3, r6, r3, lr
 8004ef2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	ebaa 0303 	sub.w	r3, sl, r3
 8004efc:	f8dc a000 	ldr.w	sl, [ip]
 8004f00:	0c12      	lsrs	r2, r2, #16
 8004f02:	fa13 f38a 	uxtah	r3, r3, sl
 8004f06:	fb06 e202 	mla	r2, r6, r2, lr
 8004f0a:	9300      	str	r3, [sp, #0]
 8004f0c:	9b00      	ldr	r3, [sp, #0]
 8004f0e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004f12:	b292      	uxth	r2, r2
 8004f14:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004f18:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004f1c:	f8bd 3000 	ldrh.w	r3, [sp]
 8004f20:	4581      	cmp	r9, r0
 8004f22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f26:	f84c 3b04 	str.w	r3, [ip], #4
 8004f2a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004f2e:	d2db      	bcs.n	8004ee8 <quorem+0x44>
 8004f30:	f855 300b 	ldr.w	r3, [r5, fp]
 8004f34:	b92b      	cbnz	r3, 8004f42 <quorem+0x9e>
 8004f36:	9b01      	ldr	r3, [sp, #4]
 8004f38:	3b04      	subs	r3, #4
 8004f3a:	429d      	cmp	r5, r3
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	d32e      	bcc.n	8004f9e <quorem+0xfa>
 8004f40:	613c      	str	r4, [r7, #16]
 8004f42:	4638      	mov	r0, r7
 8004f44:	f001 f8c6 	bl	80060d4 <__mcmp>
 8004f48:	2800      	cmp	r0, #0
 8004f4a:	db24      	blt.n	8004f96 <quorem+0xf2>
 8004f4c:	3601      	adds	r6, #1
 8004f4e:	4628      	mov	r0, r5
 8004f50:	f04f 0c00 	mov.w	ip, #0
 8004f54:	f858 2b04 	ldr.w	r2, [r8], #4
 8004f58:	f8d0 e000 	ldr.w	lr, [r0]
 8004f5c:	b293      	uxth	r3, r2
 8004f5e:	ebac 0303 	sub.w	r3, ip, r3
 8004f62:	0c12      	lsrs	r2, r2, #16
 8004f64:	fa13 f38e 	uxtah	r3, r3, lr
 8004f68:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004f6c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f76:	45c1      	cmp	r9, r8
 8004f78:	f840 3b04 	str.w	r3, [r0], #4
 8004f7c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004f80:	d2e8      	bcs.n	8004f54 <quorem+0xb0>
 8004f82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f8a:	b922      	cbnz	r2, 8004f96 <quorem+0xf2>
 8004f8c:	3b04      	subs	r3, #4
 8004f8e:	429d      	cmp	r5, r3
 8004f90:	461a      	mov	r2, r3
 8004f92:	d30a      	bcc.n	8004faa <quorem+0x106>
 8004f94:	613c      	str	r4, [r7, #16]
 8004f96:	4630      	mov	r0, r6
 8004f98:	b003      	add	sp, #12
 8004f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f9e:	6812      	ldr	r2, [r2, #0]
 8004fa0:	3b04      	subs	r3, #4
 8004fa2:	2a00      	cmp	r2, #0
 8004fa4:	d1cc      	bne.n	8004f40 <quorem+0x9c>
 8004fa6:	3c01      	subs	r4, #1
 8004fa8:	e7c7      	b.n	8004f3a <quorem+0x96>
 8004faa:	6812      	ldr	r2, [r2, #0]
 8004fac:	3b04      	subs	r3, #4
 8004fae:	2a00      	cmp	r2, #0
 8004fb0:	d1f0      	bne.n	8004f94 <quorem+0xf0>
 8004fb2:	3c01      	subs	r4, #1
 8004fb4:	e7eb      	b.n	8004f8e <quorem+0xea>
 8004fb6:	2000      	movs	r0, #0
 8004fb8:	e7ee      	b.n	8004f98 <quorem+0xf4>
 8004fba:	0000      	movs	r0, r0
 8004fbc:	0000      	movs	r0, r0
	...

08004fc0 <_dtoa_r>:
 8004fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fc4:	ed2d 8b04 	vpush	{d8-d9}
 8004fc8:	ec57 6b10 	vmov	r6, r7, d0
 8004fcc:	b093      	sub	sp, #76	; 0x4c
 8004fce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004fd0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004fd4:	9106      	str	r1, [sp, #24]
 8004fd6:	ee10 aa10 	vmov	sl, s0
 8004fda:	4604      	mov	r4, r0
 8004fdc:	9209      	str	r2, [sp, #36]	; 0x24
 8004fde:	930c      	str	r3, [sp, #48]	; 0x30
 8004fe0:	46bb      	mov	fp, r7
 8004fe2:	b975      	cbnz	r5, 8005002 <_dtoa_r+0x42>
 8004fe4:	2010      	movs	r0, #16
 8004fe6:	f000 fddd 	bl	8005ba4 <malloc>
 8004fea:	4602      	mov	r2, r0
 8004fec:	6260      	str	r0, [r4, #36]	; 0x24
 8004fee:	b920      	cbnz	r0, 8004ffa <_dtoa_r+0x3a>
 8004ff0:	4ba7      	ldr	r3, [pc, #668]	; (8005290 <_dtoa_r+0x2d0>)
 8004ff2:	21ea      	movs	r1, #234	; 0xea
 8004ff4:	48a7      	ldr	r0, [pc, #668]	; (8005294 <_dtoa_r+0x2d4>)
 8004ff6:	f001 fbd1 	bl	800679c <__assert_func>
 8004ffa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004ffe:	6005      	str	r5, [r0, #0]
 8005000:	60c5      	str	r5, [r0, #12]
 8005002:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005004:	6819      	ldr	r1, [r3, #0]
 8005006:	b151      	cbz	r1, 800501e <_dtoa_r+0x5e>
 8005008:	685a      	ldr	r2, [r3, #4]
 800500a:	604a      	str	r2, [r1, #4]
 800500c:	2301      	movs	r3, #1
 800500e:	4093      	lsls	r3, r2
 8005010:	608b      	str	r3, [r1, #8]
 8005012:	4620      	mov	r0, r4
 8005014:	f000 fe1c 	bl	8005c50 <_Bfree>
 8005018:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800501a:	2200      	movs	r2, #0
 800501c:	601a      	str	r2, [r3, #0]
 800501e:	1e3b      	subs	r3, r7, #0
 8005020:	bfaa      	itet	ge
 8005022:	2300      	movge	r3, #0
 8005024:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005028:	f8c8 3000 	strge.w	r3, [r8]
 800502c:	4b9a      	ldr	r3, [pc, #616]	; (8005298 <_dtoa_r+0x2d8>)
 800502e:	bfbc      	itt	lt
 8005030:	2201      	movlt	r2, #1
 8005032:	f8c8 2000 	strlt.w	r2, [r8]
 8005036:	ea33 030b 	bics.w	r3, r3, fp
 800503a:	d11b      	bne.n	8005074 <_dtoa_r+0xb4>
 800503c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800503e:	f242 730f 	movw	r3, #9999	; 0x270f
 8005042:	6013      	str	r3, [r2, #0]
 8005044:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005048:	4333      	orrs	r3, r6
 800504a:	f000 8592 	beq.w	8005b72 <_dtoa_r+0xbb2>
 800504e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005050:	b963      	cbnz	r3, 800506c <_dtoa_r+0xac>
 8005052:	4b92      	ldr	r3, [pc, #584]	; (800529c <_dtoa_r+0x2dc>)
 8005054:	e022      	b.n	800509c <_dtoa_r+0xdc>
 8005056:	4b92      	ldr	r3, [pc, #584]	; (80052a0 <_dtoa_r+0x2e0>)
 8005058:	9301      	str	r3, [sp, #4]
 800505a:	3308      	adds	r3, #8
 800505c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800505e:	6013      	str	r3, [r2, #0]
 8005060:	9801      	ldr	r0, [sp, #4]
 8005062:	b013      	add	sp, #76	; 0x4c
 8005064:	ecbd 8b04 	vpop	{d8-d9}
 8005068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800506c:	4b8b      	ldr	r3, [pc, #556]	; (800529c <_dtoa_r+0x2dc>)
 800506e:	9301      	str	r3, [sp, #4]
 8005070:	3303      	adds	r3, #3
 8005072:	e7f3      	b.n	800505c <_dtoa_r+0x9c>
 8005074:	2200      	movs	r2, #0
 8005076:	2300      	movs	r3, #0
 8005078:	4650      	mov	r0, sl
 800507a:	4659      	mov	r1, fp
 800507c:	f7fb fd44 	bl	8000b08 <__aeabi_dcmpeq>
 8005080:	ec4b ab19 	vmov	d9, sl, fp
 8005084:	4680      	mov	r8, r0
 8005086:	b158      	cbz	r0, 80050a0 <_dtoa_r+0xe0>
 8005088:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800508a:	2301      	movs	r3, #1
 800508c:	6013      	str	r3, [r2, #0]
 800508e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005090:	2b00      	cmp	r3, #0
 8005092:	f000 856b 	beq.w	8005b6c <_dtoa_r+0xbac>
 8005096:	4883      	ldr	r0, [pc, #524]	; (80052a4 <_dtoa_r+0x2e4>)
 8005098:	6018      	str	r0, [r3, #0]
 800509a:	1e43      	subs	r3, r0, #1
 800509c:	9301      	str	r3, [sp, #4]
 800509e:	e7df      	b.n	8005060 <_dtoa_r+0xa0>
 80050a0:	ec4b ab10 	vmov	d0, sl, fp
 80050a4:	aa10      	add	r2, sp, #64	; 0x40
 80050a6:	a911      	add	r1, sp, #68	; 0x44
 80050a8:	4620      	mov	r0, r4
 80050aa:	f001 f8b9 	bl	8006220 <__d2b>
 80050ae:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80050b2:	ee08 0a10 	vmov	s16, r0
 80050b6:	2d00      	cmp	r5, #0
 80050b8:	f000 8084 	beq.w	80051c4 <_dtoa_r+0x204>
 80050bc:	ee19 3a90 	vmov	r3, s19
 80050c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80050c4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80050c8:	4656      	mov	r6, sl
 80050ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80050ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80050d2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80050d6:	4b74      	ldr	r3, [pc, #464]	; (80052a8 <_dtoa_r+0x2e8>)
 80050d8:	2200      	movs	r2, #0
 80050da:	4630      	mov	r0, r6
 80050dc:	4639      	mov	r1, r7
 80050de:	f7fb f8f3 	bl	80002c8 <__aeabi_dsub>
 80050e2:	a365      	add	r3, pc, #404	; (adr r3, 8005278 <_dtoa_r+0x2b8>)
 80050e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e8:	f7fb faa6 	bl	8000638 <__aeabi_dmul>
 80050ec:	a364      	add	r3, pc, #400	; (adr r3, 8005280 <_dtoa_r+0x2c0>)
 80050ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f2:	f7fb f8eb 	bl	80002cc <__adddf3>
 80050f6:	4606      	mov	r6, r0
 80050f8:	4628      	mov	r0, r5
 80050fa:	460f      	mov	r7, r1
 80050fc:	f7fb fa32 	bl	8000564 <__aeabi_i2d>
 8005100:	a361      	add	r3, pc, #388	; (adr r3, 8005288 <_dtoa_r+0x2c8>)
 8005102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005106:	f7fb fa97 	bl	8000638 <__aeabi_dmul>
 800510a:	4602      	mov	r2, r0
 800510c:	460b      	mov	r3, r1
 800510e:	4630      	mov	r0, r6
 8005110:	4639      	mov	r1, r7
 8005112:	f7fb f8db 	bl	80002cc <__adddf3>
 8005116:	4606      	mov	r6, r0
 8005118:	460f      	mov	r7, r1
 800511a:	f7fb fd3d 	bl	8000b98 <__aeabi_d2iz>
 800511e:	2200      	movs	r2, #0
 8005120:	9000      	str	r0, [sp, #0]
 8005122:	2300      	movs	r3, #0
 8005124:	4630      	mov	r0, r6
 8005126:	4639      	mov	r1, r7
 8005128:	f7fb fcf8 	bl	8000b1c <__aeabi_dcmplt>
 800512c:	b150      	cbz	r0, 8005144 <_dtoa_r+0x184>
 800512e:	9800      	ldr	r0, [sp, #0]
 8005130:	f7fb fa18 	bl	8000564 <__aeabi_i2d>
 8005134:	4632      	mov	r2, r6
 8005136:	463b      	mov	r3, r7
 8005138:	f7fb fce6 	bl	8000b08 <__aeabi_dcmpeq>
 800513c:	b910      	cbnz	r0, 8005144 <_dtoa_r+0x184>
 800513e:	9b00      	ldr	r3, [sp, #0]
 8005140:	3b01      	subs	r3, #1
 8005142:	9300      	str	r3, [sp, #0]
 8005144:	9b00      	ldr	r3, [sp, #0]
 8005146:	2b16      	cmp	r3, #22
 8005148:	d85a      	bhi.n	8005200 <_dtoa_r+0x240>
 800514a:	9a00      	ldr	r2, [sp, #0]
 800514c:	4b57      	ldr	r3, [pc, #348]	; (80052ac <_dtoa_r+0x2ec>)
 800514e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005156:	ec51 0b19 	vmov	r0, r1, d9
 800515a:	f7fb fcdf 	bl	8000b1c <__aeabi_dcmplt>
 800515e:	2800      	cmp	r0, #0
 8005160:	d050      	beq.n	8005204 <_dtoa_r+0x244>
 8005162:	9b00      	ldr	r3, [sp, #0]
 8005164:	3b01      	subs	r3, #1
 8005166:	9300      	str	r3, [sp, #0]
 8005168:	2300      	movs	r3, #0
 800516a:	930b      	str	r3, [sp, #44]	; 0x2c
 800516c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800516e:	1b5d      	subs	r5, r3, r5
 8005170:	1e6b      	subs	r3, r5, #1
 8005172:	9305      	str	r3, [sp, #20]
 8005174:	bf45      	ittet	mi
 8005176:	f1c5 0301 	rsbmi	r3, r5, #1
 800517a:	9304      	strmi	r3, [sp, #16]
 800517c:	2300      	movpl	r3, #0
 800517e:	2300      	movmi	r3, #0
 8005180:	bf4c      	ite	mi
 8005182:	9305      	strmi	r3, [sp, #20]
 8005184:	9304      	strpl	r3, [sp, #16]
 8005186:	9b00      	ldr	r3, [sp, #0]
 8005188:	2b00      	cmp	r3, #0
 800518a:	db3d      	blt.n	8005208 <_dtoa_r+0x248>
 800518c:	9b05      	ldr	r3, [sp, #20]
 800518e:	9a00      	ldr	r2, [sp, #0]
 8005190:	920a      	str	r2, [sp, #40]	; 0x28
 8005192:	4413      	add	r3, r2
 8005194:	9305      	str	r3, [sp, #20]
 8005196:	2300      	movs	r3, #0
 8005198:	9307      	str	r3, [sp, #28]
 800519a:	9b06      	ldr	r3, [sp, #24]
 800519c:	2b09      	cmp	r3, #9
 800519e:	f200 8089 	bhi.w	80052b4 <_dtoa_r+0x2f4>
 80051a2:	2b05      	cmp	r3, #5
 80051a4:	bfc4      	itt	gt
 80051a6:	3b04      	subgt	r3, #4
 80051a8:	9306      	strgt	r3, [sp, #24]
 80051aa:	9b06      	ldr	r3, [sp, #24]
 80051ac:	f1a3 0302 	sub.w	r3, r3, #2
 80051b0:	bfcc      	ite	gt
 80051b2:	2500      	movgt	r5, #0
 80051b4:	2501      	movle	r5, #1
 80051b6:	2b03      	cmp	r3, #3
 80051b8:	f200 8087 	bhi.w	80052ca <_dtoa_r+0x30a>
 80051bc:	e8df f003 	tbb	[pc, r3]
 80051c0:	59383a2d 	.word	0x59383a2d
 80051c4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80051c8:	441d      	add	r5, r3
 80051ca:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80051ce:	2b20      	cmp	r3, #32
 80051d0:	bfc1      	itttt	gt
 80051d2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80051d6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80051da:	fa0b f303 	lslgt.w	r3, fp, r3
 80051de:	fa26 f000 	lsrgt.w	r0, r6, r0
 80051e2:	bfda      	itte	le
 80051e4:	f1c3 0320 	rsble	r3, r3, #32
 80051e8:	fa06 f003 	lslle.w	r0, r6, r3
 80051ec:	4318      	orrgt	r0, r3
 80051ee:	f7fb f9a9 	bl	8000544 <__aeabi_ui2d>
 80051f2:	2301      	movs	r3, #1
 80051f4:	4606      	mov	r6, r0
 80051f6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80051fa:	3d01      	subs	r5, #1
 80051fc:	930e      	str	r3, [sp, #56]	; 0x38
 80051fe:	e76a      	b.n	80050d6 <_dtoa_r+0x116>
 8005200:	2301      	movs	r3, #1
 8005202:	e7b2      	b.n	800516a <_dtoa_r+0x1aa>
 8005204:	900b      	str	r0, [sp, #44]	; 0x2c
 8005206:	e7b1      	b.n	800516c <_dtoa_r+0x1ac>
 8005208:	9b04      	ldr	r3, [sp, #16]
 800520a:	9a00      	ldr	r2, [sp, #0]
 800520c:	1a9b      	subs	r3, r3, r2
 800520e:	9304      	str	r3, [sp, #16]
 8005210:	4253      	negs	r3, r2
 8005212:	9307      	str	r3, [sp, #28]
 8005214:	2300      	movs	r3, #0
 8005216:	930a      	str	r3, [sp, #40]	; 0x28
 8005218:	e7bf      	b.n	800519a <_dtoa_r+0x1da>
 800521a:	2300      	movs	r3, #0
 800521c:	9308      	str	r3, [sp, #32]
 800521e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005220:	2b00      	cmp	r3, #0
 8005222:	dc55      	bgt.n	80052d0 <_dtoa_r+0x310>
 8005224:	2301      	movs	r3, #1
 8005226:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800522a:	461a      	mov	r2, r3
 800522c:	9209      	str	r2, [sp, #36]	; 0x24
 800522e:	e00c      	b.n	800524a <_dtoa_r+0x28a>
 8005230:	2301      	movs	r3, #1
 8005232:	e7f3      	b.n	800521c <_dtoa_r+0x25c>
 8005234:	2300      	movs	r3, #0
 8005236:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005238:	9308      	str	r3, [sp, #32]
 800523a:	9b00      	ldr	r3, [sp, #0]
 800523c:	4413      	add	r3, r2
 800523e:	9302      	str	r3, [sp, #8]
 8005240:	3301      	adds	r3, #1
 8005242:	2b01      	cmp	r3, #1
 8005244:	9303      	str	r3, [sp, #12]
 8005246:	bfb8      	it	lt
 8005248:	2301      	movlt	r3, #1
 800524a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800524c:	2200      	movs	r2, #0
 800524e:	6042      	str	r2, [r0, #4]
 8005250:	2204      	movs	r2, #4
 8005252:	f102 0614 	add.w	r6, r2, #20
 8005256:	429e      	cmp	r6, r3
 8005258:	6841      	ldr	r1, [r0, #4]
 800525a:	d93d      	bls.n	80052d8 <_dtoa_r+0x318>
 800525c:	4620      	mov	r0, r4
 800525e:	f000 fcb7 	bl	8005bd0 <_Balloc>
 8005262:	9001      	str	r0, [sp, #4]
 8005264:	2800      	cmp	r0, #0
 8005266:	d13b      	bne.n	80052e0 <_dtoa_r+0x320>
 8005268:	4b11      	ldr	r3, [pc, #68]	; (80052b0 <_dtoa_r+0x2f0>)
 800526a:	4602      	mov	r2, r0
 800526c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005270:	e6c0      	b.n	8004ff4 <_dtoa_r+0x34>
 8005272:	2301      	movs	r3, #1
 8005274:	e7df      	b.n	8005236 <_dtoa_r+0x276>
 8005276:	bf00      	nop
 8005278:	636f4361 	.word	0x636f4361
 800527c:	3fd287a7 	.word	0x3fd287a7
 8005280:	8b60c8b3 	.word	0x8b60c8b3
 8005284:	3fc68a28 	.word	0x3fc68a28
 8005288:	509f79fb 	.word	0x509f79fb
 800528c:	3fd34413 	.word	0x3fd34413
 8005290:	08008245 	.word	0x08008245
 8005294:	0800825c 	.word	0x0800825c
 8005298:	7ff00000 	.word	0x7ff00000
 800529c:	08008241 	.word	0x08008241
 80052a0:	08008238 	.word	0x08008238
 80052a4:	08008215 	.word	0x08008215
 80052a8:	3ff80000 	.word	0x3ff80000
 80052ac:	08008350 	.word	0x08008350
 80052b0:	080082b7 	.word	0x080082b7
 80052b4:	2501      	movs	r5, #1
 80052b6:	2300      	movs	r3, #0
 80052b8:	9306      	str	r3, [sp, #24]
 80052ba:	9508      	str	r5, [sp, #32]
 80052bc:	f04f 33ff 	mov.w	r3, #4294967295
 80052c0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80052c4:	2200      	movs	r2, #0
 80052c6:	2312      	movs	r3, #18
 80052c8:	e7b0      	b.n	800522c <_dtoa_r+0x26c>
 80052ca:	2301      	movs	r3, #1
 80052cc:	9308      	str	r3, [sp, #32]
 80052ce:	e7f5      	b.n	80052bc <_dtoa_r+0x2fc>
 80052d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052d2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80052d6:	e7b8      	b.n	800524a <_dtoa_r+0x28a>
 80052d8:	3101      	adds	r1, #1
 80052da:	6041      	str	r1, [r0, #4]
 80052dc:	0052      	lsls	r2, r2, #1
 80052de:	e7b8      	b.n	8005252 <_dtoa_r+0x292>
 80052e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052e2:	9a01      	ldr	r2, [sp, #4]
 80052e4:	601a      	str	r2, [r3, #0]
 80052e6:	9b03      	ldr	r3, [sp, #12]
 80052e8:	2b0e      	cmp	r3, #14
 80052ea:	f200 809d 	bhi.w	8005428 <_dtoa_r+0x468>
 80052ee:	2d00      	cmp	r5, #0
 80052f0:	f000 809a 	beq.w	8005428 <_dtoa_r+0x468>
 80052f4:	9b00      	ldr	r3, [sp, #0]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	dd32      	ble.n	8005360 <_dtoa_r+0x3a0>
 80052fa:	4ab7      	ldr	r2, [pc, #732]	; (80055d8 <_dtoa_r+0x618>)
 80052fc:	f003 030f 	and.w	r3, r3, #15
 8005300:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005304:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005308:	9b00      	ldr	r3, [sp, #0]
 800530a:	05d8      	lsls	r0, r3, #23
 800530c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005310:	d516      	bpl.n	8005340 <_dtoa_r+0x380>
 8005312:	4bb2      	ldr	r3, [pc, #712]	; (80055dc <_dtoa_r+0x61c>)
 8005314:	ec51 0b19 	vmov	r0, r1, d9
 8005318:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800531c:	f7fb fab6 	bl	800088c <__aeabi_ddiv>
 8005320:	f007 070f 	and.w	r7, r7, #15
 8005324:	4682      	mov	sl, r0
 8005326:	468b      	mov	fp, r1
 8005328:	2503      	movs	r5, #3
 800532a:	4eac      	ldr	r6, [pc, #688]	; (80055dc <_dtoa_r+0x61c>)
 800532c:	b957      	cbnz	r7, 8005344 <_dtoa_r+0x384>
 800532e:	4642      	mov	r2, r8
 8005330:	464b      	mov	r3, r9
 8005332:	4650      	mov	r0, sl
 8005334:	4659      	mov	r1, fp
 8005336:	f7fb faa9 	bl	800088c <__aeabi_ddiv>
 800533a:	4682      	mov	sl, r0
 800533c:	468b      	mov	fp, r1
 800533e:	e028      	b.n	8005392 <_dtoa_r+0x3d2>
 8005340:	2502      	movs	r5, #2
 8005342:	e7f2      	b.n	800532a <_dtoa_r+0x36a>
 8005344:	07f9      	lsls	r1, r7, #31
 8005346:	d508      	bpl.n	800535a <_dtoa_r+0x39a>
 8005348:	4640      	mov	r0, r8
 800534a:	4649      	mov	r1, r9
 800534c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005350:	f7fb f972 	bl	8000638 <__aeabi_dmul>
 8005354:	3501      	adds	r5, #1
 8005356:	4680      	mov	r8, r0
 8005358:	4689      	mov	r9, r1
 800535a:	107f      	asrs	r7, r7, #1
 800535c:	3608      	adds	r6, #8
 800535e:	e7e5      	b.n	800532c <_dtoa_r+0x36c>
 8005360:	f000 809b 	beq.w	800549a <_dtoa_r+0x4da>
 8005364:	9b00      	ldr	r3, [sp, #0]
 8005366:	4f9d      	ldr	r7, [pc, #628]	; (80055dc <_dtoa_r+0x61c>)
 8005368:	425e      	negs	r6, r3
 800536a:	4b9b      	ldr	r3, [pc, #620]	; (80055d8 <_dtoa_r+0x618>)
 800536c:	f006 020f 	and.w	r2, r6, #15
 8005370:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005378:	ec51 0b19 	vmov	r0, r1, d9
 800537c:	f7fb f95c 	bl	8000638 <__aeabi_dmul>
 8005380:	1136      	asrs	r6, r6, #4
 8005382:	4682      	mov	sl, r0
 8005384:	468b      	mov	fp, r1
 8005386:	2300      	movs	r3, #0
 8005388:	2502      	movs	r5, #2
 800538a:	2e00      	cmp	r6, #0
 800538c:	d17a      	bne.n	8005484 <_dtoa_r+0x4c4>
 800538e:	2b00      	cmp	r3, #0
 8005390:	d1d3      	bne.n	800533a <_dtoa_r+0x37a>
 8005392:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005394:	2b00      	cmp	r3, #0
 8005396:	f000 8082 	beq.w	800549e <_dtoa_r+0x4de>
 800539a:	4b91      	ldr	r3, [pc, #580]	; (80055e0 <_dtoa_r+0x620>)
 800539c:	2200      	movs	r2, #0
 800539e:	4650      	mov	r0, sl
 80053a0:	4659      	mov	r1, fp
 80053a2:	f7fb fbbb 	bl	8000b1c <__aeabi_dcmplt>
 80053a6:	2800      	cmp	r0, #0
 80053a8:	d079      	beq.n	800549e <_dtoa_r+0x4de>
 80053aa:	9b03      	ldr	r3, [sp, #12]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d076      	beq.n	800549e <_dtoa_r+0x4de>
 80053b0:	9b02      	ldr	r3, [sp, #8]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	dd36      	ble.n	8005424 <_dtoa_r+0x464>
 80053b6:	9b00      	ldr	r3, [sp, #0]
 80053b8:	4650      	mov	r0, sl
 80053ba:	4659      	mov	r1, fp
 80053bc:	1e5f      	subs	r7, r3, #1
 80053be:	2200      	movs	r2, #0
 80053c0:	4b88      	ldr	r3, [pc, #544]	; (80055e4 <_dtoa_r+0x624>)
 80053c2:	f7fb f939 	bl	8000638 <__aeabi_dmul>
 80053c6:	9e02      	ldr	r6, [sp, #8]
 80053c8:	4682      	mov	sl, r0
 80053ca:	468b      	mov	fp, r1
 80053cc:	3501      	adds	r5, #1
 80053ce:	4628      	mov	r0, r5
 80053d0:	f7fb f8c8 	bl	8000564 <__aeabi_i2d>
 80053d4:	4652      	mov	r2, sl
 80053d6:	465b      	mov	r3, fp
 80053d8:	f7fb f92e 	bl	8000638 <__aeabi_dmul>
 80053dc:	4b82      	ldr	r3, [pc, #520]	; (80055e8 <_dtoa_r+0x628>)
 80053de:	2200      	movs	r2, #0
 80053e0:	f7fa ff74 	bl	80002cc <__adddf3>
 80053e4:	46d0      	mov	r8, sl
 80053e6:	46d9      	mov	r9, fp
 80053e8:	4682      	mov	sl, r0
 80053ea:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80053ee:	2e00      	cmp	r6, #0
 80053f0:	d158      	bne.n	80054a4 <_dtoa_r+0x4e4>
 80053f2:	4b7e      	ldr	r3, [pc, #504]	; (80055ec <_dtoa_r+0x62c>)
 80053f4:	2200      	movs	r2, #0
 80053f6:	4640      	mov	r0, r8
 80053f8:	4649      	mov	r1, r9
 80053fa:	f7fa ff65 	bl	80002c8 <__aeabi_dsub>
 80053fe:	4652      	mov	r2, sl
 8005400:	465b      	mov	r3, fp
 8005402:	4680      	mov	r8, r0
 8005404:	4689      	mov	r9, r1
 8005406:	f7fb fba7 	bl	8000b58 <__aeabi_dcmpgt>
 800540a:	2800      	cmp	r0, #0
 800540c:	f040 8295 	bne.w	800593a <_dtoa_r+0x97a>
 8005410:	4652      	mov	r2, sl
 8005412:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005416:	4640      	mov	r0, r8
 8005418:	4649      	mov	r1, r9
 800541a:	f7fb fb7f 	bl	8000b1c <__aeabi_dcmplt>
 800541e:	2800      	cmp	r0, #0
 8005420:	f040 8289 	bne.w	8005936 <_dtoa_r+0x976>
 8005424:	ec5b ab19 	vmov	sl, fp, d9
 8005428:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800542a:	2b00      	cmp	r3, #0
 800542c:	f2c0 8148 	blt.w	80056c0 <_dtoa_r+0x700>
 8005430:	9a00      	ldr	r2, [sp, #0]
 8005432:	2a0e      	cmp	r2, #14
 8005434:	f300 8144 	bgt.w	80056c0 <_dtoa_r+0x700>
 8005438:	4b67      	ldr	r3, [pc, #412]	; (80055d8 <_dtoa_r+0x618>)
 800543a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800543e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005442:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005444:	2b00      	cmp	r3, #0
 8005446:	f280 80d5 	bge.w	80055f4 <_dtoa_r+0x634>
 800544a:	9b03      	ldr	r3, [sp, #12]
 800544c:	2b00      	cmp	r3, #0
 800544e:	f300 80d1 	bgt.w	80055f4 <_dtoa_r+0x634>
 8005452:	f040 826f 	bne.w	8005934 <_dtoa_r+0x974>
 8005456:	4b65      	ldr	r3, [pc, #404]	; (80055ec <_dtoa_r+0x62c>)
 8005458:	2200      	movs	r2, #0
 800545a:	4640      	mov	r0, r8
 800545c:	4649      	mov	r1, r9
 800545e:	f7fb f8eb 	bl	8000638 <__aeabi_dmul>
 8005462:	4652      	mov	r2, sl
 8005464:	465b      	mov	r3, fp
 8005466:	f7fb fb6d 	bl	8000b44 <__aeabi_dcmpge>
 800546a:	9e03      	ldr	r6, [sp, #12]
 800546c:	4637      	mov	r7, r6
 800546e:	2800      	cmp	r0, #0
 8005470:	f040 8245 	bne.w	80058fe <_dtoa_r+0x93e>
 8005474:	9d01      	ldr	r5, [sp, #4]
 8005476:	2331      	movs	r3, #49	; 0x31
 8005478:	f805 3b01 	strb.w	r3, [r5], #1
 800547c:	9b00      	ldr	r3, [sp, #0]
 800547e:	3301      	adds	r3, #1
 8005480:	9300      	str	r3, [sp, #0]
 8005482:	e240      	b.n	8005906 <_dtoa_r+0x946>
 8005484:	07f2      	lsls	r2, r6, #31
 8005486:	d505      	bpl.n	8005494 <_dtoa_r+0x4d4>
 8005488:	e9d7 2300 	ldrd	r2, r3, [r7]
 800548c:	f7fb f8d4 	bl	8000638 <__aeabi_dmul>
 8005490:	3501      	adds	r5, #1
 8005492:	2301      	movs	r3, #1
 8005494:	1076      	asrs	r6, r6, #1
 8005496:	3708      	adds	r7, #8
 8005498:	e777      	b.n	800538a <_dtoa_r+0x3ca>
 800549a:	2502      	movs	r5, #2
 800549c:	e779      	b.n	8005392 <_dtoa_r+0x3d2>
 800549e:	9f00      	ldr	r7, [sp, #0]
 80054a0:	9e03      	ldr	r6, [sp, #12]
 80054a2:	e794      	b.n	80053ce <_dtoa_r+0x40e>
 80054a4:	9901      	ldr	r1, [sp, #4]
 80054a6:	4b4c      	ldr	r3, [pc, #304]	; (80055d8 <_dtoa_r+0x618>)
 80054a8:	4431      	add	r1, r6
 80054aa:	910d      	str	r1, [sp, #52]	; 0x34
 80054ac:	9908      	ldr	r1, [sp, #32]
 80054ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80054b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80054b6:	2900      	cmp	r1, #0
 80054b8:	d043      	beq.n	8005542 <_dtoa_r+0x582>
 80054ba:	494d      	ldr	r1, [pc, #308]	; (80055f0 <_dtoa_r+0x630>)
 80054bc:	2000      	movs	r0, #0
 80054be:	f7fb f9e5 	bl	800088c <__aeabi_ddiv>
 80054c2:	4652      	mov	r2, sl
 80054c4:	465b      	mov	r3, fp
 80054c6:	f7fa feff 	bl	80002c8 <__aeabi_dsub>
 80054ca:	9d01      	ldr	r5, [sp, #4]
 80054cc:	4682      	mov	sl, r0
 80054ce:	468b      	mov	fp, r1
 80054d0:	4649      	mov	r1, r9
 80054d2:	4640      	mov	r0, r8
 80054d4:	f7fb fb60 	bl	8000b98 <__aeabi_d2iz>
 80054d8:	4606      	mov	r6, r0
 80054da:	f7fb f843 	bl	8000564 <__aeabi_i2d>
 80054de:	4602      	mov	r2, r0
 80054e0:	460b      	mov	r3, r1
 80054e2:	4640      	mov	r0, r8
 80054e4:	4649      	mov	r1, r9
 80054e6:	f7fa feef 	bl	80002c8 <__aeabi_dsub>
 80054ea:	3630      	adds	r6, #48	; 0x30
 80054ec:	f805 6b01 	strb.w	r6, [r5], #1
 80054f0:	4652      	mov	r2, sl
 80054f2:	465b      	mov	r3, fp
 80054f4:	4680      	mov	r8, r0
 80054f6:	4689      	mov	r9, r1
 80054f8:	f7fb fb10 	bl	8000b1c <__aeabi_dcmplt>
 80054fc:	2800      	cmp	r0, #0
 80054fe:	d163      	bne.n	80055c8 <_dtoa_r+0x608>
 8005500:	4642      	mov	r2, r8
 8005502:	464b      	mov	r3, r9
 8005504:	4936      	ldr	r1, [pc, #216]	; (80055e0 <_dtoa_r+0x620>)
 8005506:	2000      	movs	r0, #0
 8005508:	f7fa fede 	bl	80002c8 <__aeabi_dsub>
 800550c:	4652      	mov	r2, sl
 800550e:	465b      	mov	r3, fp
 8005510:	f7fb fb04 	bl	8000b1c <__aeabi_dcmplt>
 8005514:	2800      	cmp	r0, #0
 8005516:	f040 80b5 	bne.w	8005684 <_dtoa_r+0x6c4>
 800551a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800551c:	429d      	cmp	r5, r3
 800551e:	d081      	beq.n	8005424 <_dtoa_r+0x464>
 8005520:	4b30      	ldr	r3, [pc, #192]	; (80055e4 <_dtoa_r+0x624>)
 8005522:	2200      	movs	r2, #0
 8005524:	4650      	mov	r0, sl
 8005526:	4659      	mov	r1, fp
 8005528:	f7fb f886 	bl	8000638 <__aeabi_dmul>
 800552c:	4b2d      	ldr	r3, [pc, #180]	; (80055e4 <_dtoa_r+0x624>)
 800552e:	4682      	mov	sl, r0
 8005530:	468b      	mov	fp, r1
 8005532:	4640      	mov	r0, r8
 8005534:	4649      	mov	r1, r9
 8005536:	2200      	movs	r2, #0
 8005538:	f7fb f87e 	bl	8000638 <__aeabi_dmul>
 800553c:	4680      	mov	r8, r0
 800553e:	4689      	mov	r9, r1
 8005540:	e7c6      	b.n	80054d0 <_dtoa_r+0x510>
 8005542:	4650      	mov	r0, sl
 8005544:	4659      	mov	r1, fp
 8005546:	f7fb f877 	bl	8000638 <__aeabi_dmul>
 800554a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800554c:	9d01      	ldr	r5, [sp, #4]
 800554e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005550:	4682      	mov	sl, r0
 8005552:	468b      	mov	fp, r1
 8005554:	4649      	mov	r1, r9
 8005556:	4640      	mov	r0, r8
 8005558:	f7fb fb1e 	bl	8000b98 <__aeabi_d2iz>
 800555c:	4606      	mov	r6, r0
 800555e:	f7fb f801 	bl	8000564 <__aeabi_i2d>
 8005562:	3630      	adds	r6, #48	; 0x30
 8005564:	4602      	mov	r2, r0
 8005566:	460b      	mov	r3, r1
 8005568:	4640      	mov	r0, r8
 800556a:	4649      	mov	r1, r9
 800556c:	f7fa feac 	bl	80002c8 <__aeabi_dsub>
 8005570:	f805 6b01 	strb.w	r6, [r5], #1
 8005574:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005576:	429d      	cmp	r5, r3
 8005578:	4680      	mov	r8, r0
 800557a:	4689      	mov	r9, r1
 800557c:	f04f 0200 	mov.w	r2, #0
 8005580:	d124      	bne.n	80055cc <_dtoa_r+0x60c>
 8005582:	4b1b      	ldr	r3, [pc, #108]	; (80055f0 <_dtoa_r+0x630>)
 8005584:	4650      	mov	r0, sl
 8005586:	4659      	mov	r1, fp
 8005588:	f7fa fea0 	bl	80002cc <__adddf3>
 800558c:	4602      	mov	r2, r0
 800558e:	460b      	mov	r3, r1
 8005590:	4640      	mov	r0, r8
 8005592:	4649      	mov	r1, r9
 8005594:	f7fb fae0 	bl	8000b58 <__aeabi_dcmpgt>
 8005598:	2800      	cmp	r0, #0
 800559a:	d173      	bne.n	8005684 <_dtoa_r+0x6c4>
 800559c:	4652      	mov	r2, sl
 800559e:	465b      	mov	r3, fp
 80055a0:	4913      	ldr	r1, [pc, #76]	; (80055f0 <_dtoa_r+0x630>)
 80055a2:	2000      	movs	r0, #0
 80055a4:	f7fa fe90 	bl	80002c8 <__aeabi_dsub>
 80055a8:	4602      	mov	r2, r0
 80055aa:	460b      	mov	r3, r1
 80055ac:	4640      	mov	r0, r8
 80055ae:	4649      	mov	r1, r9
 80055b0:	f7fb fab4 	bl	8000b1c <__aeabi_dcmplt>
 80055b4:	2800      	cmp	r0, #0
 80055b6:	f43f af35 	beq.w	8005424 <_dtoa_r+0x464>
 80055ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80055bc:	1e6b      	subs	r3, r5, #1
 80055be:	930f      	str	r3, [sp, #60]	; 0x3c
 80055c0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80055c4:	2b30      	cmp	r3, #48	; 0x30
 80055c6:	d0f8      	beq.n	80055ba <_dtoa_r+0x5fa>
 80055c8:	9700      	str	r7, [sp, #0]
 80055ca:	e049      	b.n	8005660 <_dtoa_r+0x6a0>
 80055cc:	4b05      	ldr	r3, [pc, #20]	; (80055e4 <_dtoa_r+0x624>)
 80055ce:	f7fb f833 	bl	8000638 <__aeabi_dmul>
 80055d2:	4680      	mov	r8, r0
 80055d4:	4689      	mov	r9, r1
 80055d6:	e7bd      	b.n	8005554 <_dtoa_r+0x594>
 80055d8:	08008350 	.word	0x08008350
 80055dc:	08008328 	.word	0x08008328
 80055e0:	3ff00000 	.word	0x3ff00000
 80055e4:	40240000 	.word	0x40240000
 80055e8:	401c0000 	.word	0x401c0000
 80055ec:	40140000 	.word	0x40140000
 80055f0:	3fe00000 	.word	0x3fe00000
 80055f4:	9d01      	ldr	r5, [sp, #4]
 80055f6:	4656      	mov	r6, sl
 80055f8:	465f      	mov	r7, fp
 80055fa:	4642      	mov	r2, r8
 80055fc:	464b      	mov	r3, r9
 80055fe:	4630      	mov	r0, r6
 8005600:	4639      	mov	r1, r7
 8005602:	f7fb f943 	bl	800088c <__aeabi_ddiv>
 8005606:	f7fb fac7 	bl	8000b98 <__aeabi_d2iz>
 800560a:	4682      	mov	sl, r0
 800560c:	f7fa ffaa 	bl	8000564 <__aeabi_i2d>
 8005610:	4642      	mov	r2, r8
 8005612:	464b      	mov	r3, r9
 8005614:	f7fb f810 	bl	8000638 <__aeabi_dmul>
 8005618:	4602      	mov	r2, r0
 800561a:	460b      	mov	r3, r1
 800561c:	4630      	mov	r0, r6
 800561e:	4639      	mov	r1, r7
 8005620:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8005624:	f7fa fe50 	bl	80002c8 <__aeabi_dsub>
 8005628:	f805 6b01 	strb.w	r6, [r5], #1
 800562c:	9e01      	ldr	r6, [sp, #4]
 800562e:	9f03      	ldr	r7, [sp, #12]
 8005630:	1bae      	subs	r6, r5, r6
 8005632:	42b7      	cmp	r7, r6
 8005634:	4602      	mov	r2, r0
 8005636:	460b      	mov	r3, r1
 8005638:	d135      	bne.n	80056a6 <_dtoa_r+0x6e6>
 800563a:	f7fa fe47 	bl	80002cc <__adddf3>
 800563e:	4642      	mov	r2, r8
 8005640:	464b      	mov	r3, r9
 8005642:	4606      	mov	r6, r0
 8005644:	460f      	mov	r7, r1
 8005646:	f7fb fa87 	bl	8000b58 <__aeabi_dcmpgt>
 800564a:	b9d0      	cbnz	r0, 8005682 <_dtoa_r+0x6c2>
 800564c:	4642      	mov	r2, r8
 800564e:	464b      	mov	r3, r9
 8005650:	4630      	mov	r0, r6
 8005652:	4639      	mov	r1, r7
 8005654:	f7fb fa58 	bl	8000b08 <__aeabi_dcmpeq>
 8005658:	b110      	cbz	r0, 8005660 <_dtoa_r+0x6a0>
 800565a:	f01a 0f01 	tst.w	sl, #1
 800565e:	d110      	bne.n	8005682 <_dtoa_r+0x6c2>
 8005660:	4620      	mov	r0, r4
 8005662:	ee18 1a10 	vmov	r1, s16
 8005666:	f000 faf3 	bl	8005c50 <_Bfree>
 800566a:	2300      	movs	r3, #0
 800566c:	9800      	ldr	r0, [sp, #0]
 800566e:	702b      	strb	r3, [r5, #0]
 8005670:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005672:	3001      	adds	r0, #1
 8005674:	6018      	str	r0, [r3, #0]
 8005676:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005678:	2b00      	cmp	r3, #0
 800567a:	f43f acf1 	beq.w	8005060 <_dtoa_r+0xa0>
 800567e:	601d      	str	r5, [r3, #0]
 8005680:	e4ee      	b.n	8005060 <_dtoa_r+0xa0>
 8005682:	9f00      	ldr	r7, [sp, #0]
 8005684:	462b      	mov	r3, r5
 8005686:	461d      	mov	r5, r3
 8005688:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800568c:	2a39      	cmp	r2, #57	; 0x39
 800568e:	d106      	bne.n	800569e <_dtoa_r+0x6de>
 8005690:	9a01      	ldr	r2, [sp, #4]
 8005692:	429a      	cmp	r2, r3
 8005694:	d1f7      	bne.n	8005686 <_dtoa_r+0x6c6>
 8005696:	9901      	ldr	r1, [sp, #4]
 8005698:	2230      	movs	r2, #48	; 0x30
 800569a:	3701      	adds	r7, #1
 800569c:	700a      	strb	r2, [r1, #0]
 800569e:	781a      	ldrb	r2, [r3, #0]
 80056a0:	3201      	adds	r2, #1
 80056a2:	701a      	strb	r2, [r3, #0]
 80056a4:	e790      	b.n	80055c8 <_dtoa_r+0x608>
 80056a6:	4ba6      	ldr	r3, [pc, #664]	; (8005940 <_dtoa_r+0x980>)
 80056a8:	2200      	movs	r2, #0
 80056aa:	f7fa ffc5 	bl	8000638 <__aeabi_dmul>
 80056ae:	2200      	movs	r2, #0
 80056b0:	2300      	movs	r3, #0
 80056b2:	4606      	mov	r6, r0
 80056b4:	460f      	mov	r7, r1
 80056b6:	f7fb fa27 	bl	8000b08 <__aeabi_dcmpeq>
 80056ba:	2800      	cmp	r0, #0
 80056bc:	d09d      	beq.n	80055fa <_dtoa_r+0x63a>
 80056be:	e7cf      	b.n	8005660 <_dtoa_r+0x6a0>
 80056c0:	9a08      	ldr	r2, [sp, #32]
 80056c2:	2a00      	cmp	r2, #0
 80056c4:	f000 80d7 	beq.w	8005876 <_dtoa_r+0x8b6>
 80056c8:	9a06      	ldr	r2, [sp, #24]
 80056ca:	2a01      	cmp	r2, #1
 80056cc:	f300 80ba 	bgt.w	8005844 <_dtoa_r+0x884>
 80056d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80056d2:	2a00      	cmp	r2, #0
 80056d4:	f000 80b2 	beq.w	800583c <_dtoa_r+0x87c>
 80056d8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80056dc:	9e07      	ldr	r6, [sp, #28]
 80056de:	9d04      	ldr	r5, [sp, #16]
 80056e0:	9a04      	ldr	r2, [sp, #16]
 80056e2:	441a      	add	r2, r3
 80056e4:	9204      	str	r2, [sp, #16]
 80056e6:	9a05      	ldr	r2, [sp, #20]
 80056e8:	2101      	movs	r1, #1
 80056ea:	441a      	add	r2, r3
 80056ec:	4620      	mov	r0, r4
 80056ee:	9205      	str	r2, [sp, #20]
 80056f0:	f000 fb66 	bl	8005dc0 <__i2b>
 80056f4:	4607      	mov	r7, r0
 80056f6:	2d00      	cmp	r5, #0
 80056f8:	dd0c      	ble.n	8005714 <_dtoa_r+0x754>
 80056fa:	9b05      	ldr	r3, [sp, #20]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	dd09      	ble.n	8005714 <_dtoa_r+0x754>
 8005700:	42ab      	cmp	r3, r5
 8005702:	9a04      	ldr	r2, [sp, #16]
 8005704:	bfa8      	it	ge
 8005706:	462b      	movge	r3, r5
 8005708:	1ad2      	subs	r2, r2, r3
 800570a:	9204      	str	r2, [sp, #16]
 800570c:	9a05      	ldr	r2, [sp, #20]
 800570e:	1aed      	subs	r5, r5, r3
 8005710:	1ad3      	subs	r3, r2, r3
 8005712:	9305      	str	r3, [sp, #20]
 8005714:	9b07      	ldr	r3, [sp, #28]
 8005716:	b31b      	cbz	r3, 8005760 <_dtoa_r+0x7a0>
 8005718:	9b08      	ldr	r3, [sp, #32]
 800571a:	2b00      	cmp	r3, #0
 800571c:	f000 80af 	beq.w	800587e <_dtoa_r+0x8be>
 8005720:	2e00      	cmp	r6, #0
 8005722:	dd13      	ble.n	800574c <_dtoa_r+0x78c>
 8005724:	4639      	mov	r1, r7
 8005726:	4632      	mov	r2, r6
 8005728:	4620      	mov	r0, r4
 800572a:	f000 fc09 	bl	8005f40 <__pow5mult>
 800572e:	ee18 2a10 	vmov	r2, s16
 8005732:	4601      	mov	r1, r0
 8005734:	4607      	mov	r7, r0
 8005736:	4620      	mov	r0, r4
 8005738:	f000 fb58 	bl	8005dec <__multiply>
 800573c:	ee18 1a10 	vmov	r1, s16
 8005740:	4680      	mov	r8, r0
 8005742:	4620      	mov	r0, r4
 8005744:	f000 fa84 	bl	8005c50 <_Bfree>
 8005748:	ee08 8a10 	vmov	s16, r8
 800574c:	9b07      	ldr	r3, [sp, #28]
 800574e:	1b9a      	subs	r2, r3, r6
 8005750:	d006      	beq.n	8005760 <_dtoa_r+0x7a0>
 8005752:	ee18 1a10 	vmov	r1, s16
 8005756:	4620      	mov	r0, r4
 8005758:	f000 fbf2 	bl	8005f40 <__pow5mult>
 800575c:	ee08 0a10 	vmov	s16, r0
 8005760:	2101      	movs	r1, #1
 8005762:	4620      	mov	r0, r4
 8005764:	f000 fb2c 	bl	8005dc0 <__i2b>
 8005768:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800576a:	2b00      	cmp	r3, #0
 800576c:	4606      	mov	r6, r0
 800576e:	f340 8088 	ble.w	8005882 <_dtoa_r+0x8c2>
 8005772:	461a      	mov	r2, r3
 8005774:	4601      	mov	r1, r0
 8005776:	4620      	mov	r0, r4
 8005778:	f000 fbe2 	bl	8005f40 <__pow5mult>
 800577c:	9b06      	ldr	r3, [sp, #24]
 800577e:	2b01      	cmp	r3, #1
 8005780:	4606      	mov	r6, r0
 8005782:	f340 8081 	ble.w	8005888 <_dtoa_r+0x8c8>
 8005786:	f04f 0800 	mov.w	r8, #0
 800578a:	6933      	ldr	r3, [r6, #16]
 800578c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005790:	6918      	ldr	r0, [r3, #16]
 8005792:	f000 fac5 	bl	8005d20 <__hi0bits>
 8005796:	f1c0 0020 	rsb	r0, r0, #32
 800579a:	9b05      	ldr	r3, [sp, #20]
 800579c:	4418      	add	r0, r3
 800579e:	f010 001f 	ands.w	r0, r0, #31
 80057a2:	f000 8092 	beq.w	80058ca <_dtoa_r+0x90a>
 80057a6:	f1c0 0320 	rsb	r3, r0, #32
 80057aa:	2b04      	cmp	r3, #4
 80057ac:	f340 808a 	ble.w	80058c4 <_dtoa_r+0x904>
 80057b0:	f1c0 001c 	rsb	r0, r0, #28
 80057b4:	9b04      	ldr	r3, [sp, #16]
 80057b6:	4403      	add	r3, r0
 80057b8:	9304      	str	r3, [sp, #16]
 80057ba:	9b05      	ldr	r3, [sp, #20]
 80057bc:	4403      	add	r3, r0
 80057be:	4405      	add	r5, r0
 80057c0:	9305      	str	r3, [sp, #20]
 80057c2:	9b04      	ldr	r3, [sp, #16]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	dd07      	ble.n	80057d8 <_dtoa_r+0x818>
 80057c8:	ee18 1a10 	vmov	r1, s16
 80057cc:	461a      	mov	r2, r3
 80057ce:	4620      	mov	r0, r4
 80057d0:	f000 fc10 	bl	8005ff4 <__lshift>
 80057d4:	ee08 0a10 	vmov	s16, r0
 80057d8:	9b05      	ldr	r3, [sp, #20]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	dd05      	ble.n	80057ea <_dtoa_r+0x82a>
 80057de:	4631      	mov	r1, r6
 80057e0:	461a      	mov	r2, r3
 80057e2:	4620      	mov	r0, r4
 80057e4:	f000 fc06 	bl	8005ff4 <__lshift>
 80057e8:	4606      	mov	r6, r0
 80057ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d06e      	beq.n	80058ce <_dtoa_r+0x90e>
 80057f0:	ee18 0a10 	vmov	r0, s16
 80057f4:	4631      	mov	r1, r6
 80057f6:	f000 fc6d 	bl	80060d4 <__mcmp>
 80057fa:	2800      	cmp	r0, #0
 80057fc:	da67      	bge.n	80058ce <_dtoa_r+0x90e>
 80057fe:	9b00      	ldr	r3, [sp, #0]
 8005800:	3b01      	subs	r3, #1
 8005802:	ee18 1a10 	vmov	r1, s16
 8005806:	9300      	str	r3, [sp, #0]
 8005808:	220a      	movs	r2, #10
 800580a:	2300      	movs	r3, #0
 800580c:	4620      	mov	r0, r4
 800580e:	f000 fa41 	bl	8005c94 <__multadd>
 8005812:	9b08      	ldr	r3, [sp, #32]
 8005814:	ee08 0a10 	vmov	s16, r0
 8005818:	2b00      	cmp	r3, #0
 800581a:	f000 81b1 	beq.w	8005b80 <_dtoa_r+0xbc0>
 800581e:	2300      	movs	r3, #0
 8005820:	4639      	mov	r1, r7
 8005822:	220a      	movs	r2, #10
 8005824:	4620      	mov	r0, r4
 8005826:	f000 fa35 	bl	8005c94 <__multadd>
 800582a:	9b02      	ldr	r3, [sp, #8]
 800582c:	2b00      	cmp	r3, #0
 800582e:	4607      	mov	r7, r0
 8005830:	f300 808e 	bgt.w	8005950 <_dtoa_r+0x990>
 8005834:	9b06      	ldr	r3, [sp, #24]
 8005836:	2b02      	cmp	r3, #2
 8005838:	dc51      	bgt.n	80058de <_dtoa_r+0x91e>
 800583a:	e089      	b.n	8005950 <_dtoa_r+0x990>
 800583c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800583e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005842:	e74b      	b.n	80056dc <_dtoa_r+0x71c>
 8005844:	9b03      	ldr	r3, [sp, #12]
 8005846:	1e5e      	subs	r6, r3, #1
 8005848:	9b07      	ldr	r3, [sp, #28]
 800584a:	42b3      	cmp	r3, r6
 800584c:	bfbf      	itttt	lt
 800584e:	9b07      	ldrlt	r3, [sp, #28]
 8005850:	9607      	strlt	r6, [sp, #28]
 8005852:	1af2      	sublt	r2, r6, r3
 8005854:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005856:	bfb6      	itet	lt
 8005858:	189b      	addlt	r3, r3, r2
 800585a:	1b9e      	subge	r6, r3, r6
 800585c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800585e:	9b03      	ldr	r3, [sp, #12]
 8005860:	bfb8      	it	lt
 8005862:	2600      	movlt	r6, #0
 8005864:	2b00      	cmp	r3, #0
 8005866:	bfb7      	itett	lt
 8005868:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800586c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005870:	1a9d      	sublt	r5, r3, r2
 8005872:	2300      	movlt	r3, #0
 8005874:	e734      	b.n	80056e0 <_dtoa_r+0x720>
 8005876:	9e07      	ldr	r6, [sp, #28]
 8005878:	9d04      	ldr	r5, [sp, #16]
 800587a:	9f08      	ldr	r7, [sp, #32]
 800587c:	e73b      	b.n	80056f6 <_dtoa_r+0x736>
 800587e:	9a07      	ldr	r2, [sp, #28]
 8005880:	e767      	b.n	8005752 <_dtoa_r+0x792>
 8005882:	9b06      	ldr	r3, [sp, #24]
 8005884:	2b01      	cmp	r3, #1
 8005886:	dc18      	bgt.n	80058ba <_dtoa_r+0x8fa>
 8005888:	f1ba 0f00 	cmp.w	sl, #0
 800588c:	d115      	bne.n	80058ba <_dtoa_r+0x8fa>
 800588e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005892:	b993      	cbnz	r3, 80058ba <_dtoa_r+0x8fa>
 8005894:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005898:	0d1b      	lsrs	r3, r3, #20
 800589a:	051b      	lsls	r3, r3, #20
 800589c:	b183      	cbz	r3, 80058c0 <_dtoa_r+0x900>
 800589e:	9b04      	ldr	r3, [sp, #16]
 80058a0:	3301      	adds	r3, #1
 80058a2:	9304      	str	r3, [sp, #16]
 80058a4:	9b05      	ldr	r3, [sp, #20]
 80058a6:	3301      	adds	r3, #1
 80058a8:	9305      	str	r3, [sp, #20]
 80058aa:	f04f 0801 	mov.w	r8, #1
 80058ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	f47f af6a 	bne.w	800578a <_dtoa_r+0x7ca>
 80058b6:	2001      	movs	r0, #1
 80058b8:	e76f      	b.n	800579a <_dtoa_r+0x7da>
 80058ba:	f04f 0800 	mov.w	r8, #0
 80058be:	e7f6      	b.n	80058ae <_dtoa_r+0x8ee>
 80058c0:	4698      	mov	r8, r3
 80058c2:	e7f4      	b.n	80058ae <_dtoa_r+0x8ee>
 80058c4:	f43f af7d 	beq.w	80057c2 <_dtoa_r+0x802>
 80058c8:	4618      	mov	r0, r3
 80058ca:	301c      	adds	r0, #28
 80058cc:	e772      	b.n	80057b4 <_dtoa_r+0x7f4>
 80058ce:	9b03      	ldr	r3, [sp, #12]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	dc37      	bgt.n	8005944 <_dtoa_r+0x984>
 80058d4:	9b06      	ldr	r3, [sp, #24]
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	dd34      	ble.n	8005944 <_dtoa_r+0x984>
 80058da:	9b03      	ldr	r3, [sp, #12]
 80058dc:	9302      	str	r3, [sp, #8]
 80058de:	9b02      	ldr	r3, [sp, #8]
 80058e0:	b96b      	cbnz	r3, 80058fe <_dtoa_r+0x93e>
 80058e2:	4631      	mov	r1, r6
 80058e4:	2205      	movs	r2, #5
 80058e6:	4620      	mov	r0, r4
 80058e8:	f000 f9d4 	bl	8005c94 <__multadd>
 80058ec:	4601      	mov	r1, r0
 80058ee:	4606      	mov	r6, r0
 80058f0:	ee18 0a10 	vmov	r0, s16
 80058f4:	f000 fbee 	bl	80060d4 <__mcmp>
 80058f8:	2800      	cmp	r0, #0
 80058fa:	f73f adbb 	bgt.w	8005474 <_dtoa_r+0x4b4>
 80058fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005900:	9d01      	ldr	r5, [sp, #4]
 8005902:	43db      	mvns	r3, r3
 8005904:	9300      	str	r3, [sp, #0]
 8005906:	f04f 0800 	mov.w	r8, #0
 800590a:	4631      	mov	r1, r6
 800590c:	4620      	mov	r0, r4
 800590e:	f000 f99f 	bl	8005c50 <_Bfree>
 8005912:	2f00      	cmp	r7, #0
 8005914:	f43f aea4 	beq.w	8005660 <_dtoa_r+0x6a0>
 8005918:	f1b8 0f00 	cmp.w	r8, #0
 800591c:	d005      	beq.n	800592a <_dtoa_r+0x96a>
 800591e:	45b8      	cmp	r8, r7
 8005920:	d003      	beq.n	800592a <_dtoa_r+0x96a>
 8005922:	4641      	mov	r1, r8
 8005924:	4620      	mov	r0, r4
 8005926:	f000 f993 	bl	8005c50 <_Bfree>
 800592a:	4639      	mov	r1, r7
 800592c:	4620      	mov	r0, r4
 800592e:	f000 f98f 	bl	8005c50 <_Bfree>
 8005932:	e695      	b.n	8005660 <_dtoa_r+0x6a0>
 8005934:	2600      	movs	r6, #0
 8005936:	4637      	mov	r7, r6
 8005938:	e7e1      	b.n	80058fe <_dtoa_r+0x93e>
 800593a:	9700      	str	r7, [sp, #0]
 800593c:	4637      	mov	r7, r6
 800593e:	e599      	b.n	8005474 <_dtoa_r+0x4b4>
 8005940:	40240000 	.word	0x40240000
 8005944:	9b08      	ldr	r3, [sp, #32]
 8005946:	2b00      	cmp	r3, #0
 8005948:	f000 80ca 	beq.w	8005ae0 <_dtoa_r+0xb20>
 800594c:	9b03      	ldr	r3, [sp, #12]
 800594e:	9302      	str	r3, [sp, #8]
 8005950:	2d00      	cmp	r5, #0
 8005952:	dd05      	ble.n	8005960 <_dtoa_r+0x9a0>
 8005954:	4639      	mov	r1, r7
 8005956:	462a      	mov	r2, r5
 8005958:	4620      	mov	r0, r4
 800595a:	f000 fb4b 	bl	8005ff4 <__lshift>
 800595e:	4607      	mov	r7, r0
 8005960:	f1b8 0f00 	cmp.w	r8, #0
 8005964:	d05b      	beq.n	8005a1e <_dtoa_r+0xa5e>
 8005966:	6879      	ldr	r1, [r7, #4]
 8005968:	4620      	mov	r0, r4
 800596a:	f000 f931 	bl	8005bd0 <_Balloc>
 800596e:	4605      	mov	r5, r0
 8005970:	b928      	cbnz	r0, 800597e <_dtoa_r+0x9be>
 8005972:	4b87      	ldr	r3, [pc, #540]	; (8005b90 <_dtoa_r+0xbd0>)
 8005974:	4602      	mov	r2, r0
 8005976:	f240 21ea 	movw	r1, #746	; 0x2ea
 800597a:	f7ff bb3b 	b.w	8004ff4 <_dtoa_r+0x34>
 800597e:	693a      	ldr	r2, [r7, #16]
 8005980:	3202      	adds	r2, #2
 8005982:	0092      	lsls	r2, r2, #2
 8005984:	f107 010c 	add.w	r1, r7, #12
 8005988:	300c      	adds	r0, #12
 800598a:	f000 f913 	bl	8005bb4 <memcpy>
 800598e:	2201      	movs	r2, #1
 8005990:	4629      	mov	r1, r5
 8005992:	4620      	mov	r0, r4
 8005994:	f000 fb2e 	bl	8005ff4 <__lshift>
 8005998:	9b01      	ldr	r3, [sp, #4]
 800599a:	f103 0901 	add.w	r9, r3, #1
 800599e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80059a2:	4413      	add	r3, r2
 80059a4:	9305      	str	r3, [sp, #20]
 80059a6:	f00a 0301 	and.w	r3, sl, #1
 80059aa:	46b8      	mov	r8, r7
 80059ac:	9304      	str	r3, [sp, #16]
 80059ae:	4607      	mov	r7, r0
 80059b0:	4631      	mov	r1, r6
 80059b2:	ee18 0a10 	vmov	r0, s16
 80059b6:	f7ff fa75 	bl	8004ea4 <quorem>
 80059ba:	4641      	mov	r1, r8
 80059bc:	9002      	str	r0, [sp, #8]
 80059be:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80059c2:	ee18 0a10 	vmov	r0, s16
 80059c6:	f000 fb85 	bl	80060d4 <__mcmp>
 80059ca:	463a      	mov	r2, r7
 80059cc:	9003      	str	r0, [sp, #12]
 80059ce:	4631      	mov	r1, r6
 80059d0:	4620      	mov	r0, r4
 80059d2:	f000 fb9b 	bl	800610c <__mdiff>
 80059d6:	68c2      	ldr	r2, [r0, #12]
 80059d8:	f109 3bff 	add.w	fp, r9, #4294967295
 80059dc:	4605      	mov	r5, r0
 80059de:	bb02      	cbnz	r2, 8005a22 <_dtoa_r+0xa62>
 80059e0:	4601      	mov	r1, r0
 80059e2:	ee18 0a10 	vmov	r0, s16
 80059e6:	f000 fb75 	bl	80060d4 <__mcmp>
 80059ea:	4602      	mov	r2, r0
 80059ec:	4629      	mov	r1, r5
 80059ee:	4620      	mov	r0, r4
 80059f0:	9207      	str	r2, [sp, #28]
 80059f2:	f000 f92d 	bl	8005c50 <_Bfree>
 80059f6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80059fa:	ea43 0102 	orr.w	r1, r3, r2
 80059fe:	9b04      	ldr	r3, [sp, #16]
 8005a00:	430b      	orrs	r3, r1
 8005a02:	464d      	mov	r5, r9
 8005a04:	d10f      	bne.n	8005a26 <_dtoa_r+0xa66>
 8005a06:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005a0a:	d02a      	beq.n	8005a62 <_dtoa_r+0xaa2>
 8005a0c:	9b03      	ldr	r3, [sp, #12]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	dd02      	ble.n	8005a18 <_dtoa_r+0xa58>
 8005a12:	9b02      	ldr	r3, [sp, #8]
 8005a14:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8005a18:	f88b a000 	strb.w	sl, [fp]
 8005a1c:	e775      	b.n	800590a <_dtoa_r+0x94a>
 8005a1e:	4638      	mov	r0, r7
 8005a20:	e7ba      	b.n	8005998 <_dtoa_r+0x9d8>
 8005a22:	2201      	movs	r2, #1
 8005a24:	e7e2      	b.n	80059ec <_dtoa_r+0xa2c>
 8005a26:	9b03      	ldr	r3, [sp, #12]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	db04      	blt.n	8005a36 <_dtoa_r+0xa76>
 8005a2c:	9906      	ldr	r1, [sp, #24]
 8005a2e:	430b      	orrs	r3, r1
 8005a30:	9904      	ldr	r1, [sp, #16]
 8005a32:	430b      	orrs	r3, r1
 8005a34:	d122      	bne.n	8005a7c <_dtoa_r+0xabc>
 8005a36:	2a00      	cmp	r2, #0
 8005a38:	ddee      	ble.n	8005a18 <_dtoa_r+0xa58>
 8005a3a:	ee18 1a10 	vmov	r1, s16
 8005a3e:	2201      	movs	r2, #1
 8005a40:	4620      	mov	r0, r4
 8005a42:	f000 fad7 	bl	8005ff4 <__lshift>
 8005a46:	4631      	mov	r1, r6
 8005a48:	ee08 0a10 	vmov	s16, r0
 8005a4c:	f000 fb42 	bl	80060d4 <__mcmp>
 8005a50:	2800      	cmp	r0, #0
 8005a52:	dc03      	bgt.n	8005a5c <_dtoa_r+0xa9c>
 8005a54:	d1e0      	bne.n	8005a18 <_dtoa_r+0xa58>
 8005a56:	f01a 0f01 	tst.w	sl, #1
 8005a5a:	d0dd      	beq.n	8005a18 <_dtoa_r+0xa58>
 8005a5c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005a60:	d1d7      	bne.n	8005a12 <_dtoa_r+0xa52>
 8005a62:	2339      	movs	r3, #57	; 0x39
 8005a64:	f88b 3000 	strb.w	r3, [fp]
 8005a68:	462b      	mov	r3, r5
 8005a6a:	461d      	mov	r5, r3
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005a72:	2a39      	cmp	r2, #57	; 0x39
 8005a74:	d071      	beq.n	8005b5a <_dtoa_r+0xb9a>
 8005a76:	3201      	adds	r2, #1
 8005a78:	701a      	strb	r2, [r3, #0]
 8005a7a:	e746      	b.n	800590a <_dtoa_r+0x94a>
 8005a7c:	2a00      	cmp	r2, #0
 8005a7e:	dd07      	ble.n	8005a90 <_dtoa_r+0xad0>
 8005a80:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005a84:	d0ed      	beq.n	8005a62 <_dtoa_r+0xaa2>
 8005a86:	f10a 0301 	add.w	r3, sl, #1
 8005a8a:	f88b 3000 	strb.w	r3, [fp]
 8005a8e:	e73c      	b.n	800590a <_dtoa_r+0x94a>
 8005a90:	9b05      	ldr	r3, [sp, #20]
 8005a92:	f809 ac01 	strb.w	sl, [r9, #-1]
 8005a96:	4599      	cmp	r9, r3
 8005a98:	d047      	beq.n	8005b2a <_dtoa_r+0xb6a>
 8005a9a:	ee18 1a10 	vmov	r1, s16
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	220a      	movs	r2, #10
 8005aa2:	4620      	mov	r0, r4
 8005aa4:	f000 f8f6 	bl	8005c94 <__multadd>
 8005aa8:	45b8      	cmp	r8, r7
 8005aaa:	ee08 0a10 	vmov	s16, r0
 8005aae:	f04f 0300 	mov.w	r3, #0
 8005ab2:	f04f 020a 	mov.w	r2, #10
 8005ab6:	4641      	mov	r1, r8
 8005ab8:	4620      	mov	r0, r4
 8005aba:	d106      	bne.n	8005aca <_dtoa_r+0xb0a>
 8005abc:	f000 f8ea 	bl	8005c94 <__multadd>
 8005ac0:	4680      	mov	r8, r0
 8005ac2:	4607      	mov	r7, r0
 8005ac4:	f109 0901 	add.w	r9, r9, #1
 8005ac8:	e772      	b.n	80059b0 <_dtoa_r+0x9f0>
 8005aca:	f000 f8e3 	bl	8005c94 <__multadd>
 8005ace:	4639      	mov	r1, r7
 8005ad0:	4680      	mov	r8, r0
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	220a      	movs	r2, #10
 8005ad6:	4620      	mov	r0, r4
 8005ad8:	f000 f8dc 	bl	8005c94 <__multadd>
 8005adc:	4607      	mov	r7, r0
 8005ade:	e7f1      	b.n	8005ac4 <_dtoa_r+0xb04>
 8005ae0:	9b03      	ldr	r3, [sp, #12]
 8005ae2:	9302      	str	r3, [sp, #8]
 8005ae4:	9d01      	ldr	r5, [sp, #4]
 8005ae6:	ee18 0a10 	vmov	r0, s16
 8005aea:	4631      	mov	r1, r6
 8005aec:	f7ff f9da 	bl	8004ea4 <quorem>
 8005af0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005af4:	9b01      	ldr	r3, [sp, #4]
 8005af6:	f805 ab01 	strb.w	sl, [r5], #1
 8005afa:	1aea      	subs	r2, r5, r3
 8005afc:	9b02      	ldr	r3, [sp, #8]
 8005afe:	4293      	cmp	r3, r2
 8005b00:	dd09      	ble.n	8005b16 <_dtoa_r+0xb56>
 8005b02:	ee18 1a10 	vmov	r1, s16
 8005b06:	2300      	movs	r3, #0
 8005b08:	220a      	movs	r2, #10
 8005b0a:	4620      	mov	r0, r4
 8005b0c:	f000 f8c2 	bl	8005c94 <__multadd>
 8005b10:	ee08 0a10 	vmov	s16, r0
 8005b14:	e7e7      	b.n	8005ae6 <_dtoa_r+0xb26>
 8005b16:	9b02      	ldr	r3, [sp, #8]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	bfc8      	it	gt
 8005b1c:	461d      	movgt	r5, r3
 8005b1e:	9b01      	ldr	r3, [sp, #4]
 8005b20:	bfd8      	it	le
 8005b22:	2501      	movle	r5, #1
 8005b24:	441d      	add	r5, r3
 8005b26:	f04f 0800 	mov.w	r8, #0
 8005b2a:	ee18 1a10 	vmov	r1, s16
 8005b2e:	2201      	movs	r2, #1
 8005b30:	4620      	mov	r0, r4
 8005b32:	f000 fa5f 	bl	8005ff4 <__lshift>
 8005b36:	4631      	mov	r1, r6
 8005b38:	ee08 0a10 	vmov	s16, r0
 8005b3c:	f000 faca 	bl	80060d4 <__mcmp>
 8005b40:	2800      	cmp	r0, #0
 8005b42:	dc91      	bgt.n	8005a68 <_dtoa_r+0xaa8>
 8005b44:	d102      	bne.n	8005b4c <_dtoa_r+0xb8c>
 8005b46:	f01a 0f01 	tst.w	sl, #1
 8005b4a:	d18d      	bne.n	8005a68 <_dtoa_r+0xaa8>
 8005b4c:	462b      	mov	r3, r5
 8005b4e:	461d      	mov	r5, r3
 8005b50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005b54:	2a30      	cmp	r2, #48	; 0x30
 8005b56:	d0fa      	beq.n	8005b4e <_dtoa_r+0xb8e>
 8005b58:	e6d7      	b.n	800590a <_dtoa_r+0x94a>
 8005b5a:	9a01      	ldr	r2, [sp, #4]
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d184      	bne.n	8005a6a <_dtoa_r+0xaaa>
 8005b60:	9b00      	ldr	r3, [sp, #0]
 8005b62:	3301      	adds	r3, #1
 8005b64:	9300      	str	r3, [sp, #0]
 8005b66:	2331      	movs	r3, #49	; 0x31
 8005b68:	7013      	strb	r3, [r2, #0]
 8005b6a:	e6ce      	b.n	800590a <_dtoa_r+0x94a>
 8005b6c:	4b09      	ldr	r3, [pc, #36]	; (8005b94 <_dtoa_r+0xbd4>)
 8005b6e:	f7ff ba95 	b.w	800509c <_dtoa_r+0xdc>
 8005b72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	f47f aa6e 	bne.w	8005056 <_dtoa_r+0x96>
 8005b7a:	4b07      	ldr	r3, [pc, #28]	; (8005b98 <_dtoa_r+0xbd8>)
 8005b7c:	f7ff ba8e 	b.w	800509c <_dtoa_r+0xdc>
 8005b80:	9b02      	ldr	r3, [sp, #8]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	dcae      	bgt.n	8005ae4 <_dtoa_r+0xb24>
 8005b86:	9b06      	ldr	r3, [sp, #24]
 8005b88:	2b02      	cmp	r3, #2
 8005b8a:	f73f aea8 	bgt.w	80058de <_dtoa_r+0x91e>
 8005b8e:	e7a9      	b.n	8005ae4 <_dtoa_r+0xb24>
 8005b90:	080082b7 	.word	0x080082b7
 8005b94:	08008214 	.word	0x08008214
 8005b98:	08008238 	.word	0x08008238

08005b9c <_localeconv_r>:
 8005b9c:	4800      	ldr	r0, [pc, #0]	; (8005ba0 <_localeconv_r+0x4>)
 8005b9e:	4770      	bx	lr
 8005ba0:	20000160 	.word	0x20000160

08005ba4 <malloc>:
 8005ba4:	4b02      	ldr	r3, [pc, #8]	; (8005bb0 <malloc+0xc>)
 8005ba6:	4601      	mov	r1, r0
 8005ba8:	6818      	ldr	r0, [r3, #0]
 8005baa:	f000 bc17 	b.w	80063dc <_malloc_r>
 8005bae:	bf00      	nop
 8005bb0:	2000000c 	.word	0x2000000c

08005bb4 <memcpy>:
 8005bb4:	440a      	add	r2, r1
 8005bb6:	4291      	cmp	r1, r2
 8005bb8:	f100 33ff 	add.w	r3, r0, #4294967295
 8005bbc:	d100      	bne.n	8005bc0 <memcpy+0xc>
 8005bbe:	4770      	bx	lr
 8005bc0:	b510      	push	{r4, lr}
 8005bc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005bc6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005bca:	4291      	cmp	r1, r2
 8005bcc:	d1f9      	bne.n	8005bc2 <memcpy+0xe>
 8005bce:	bd10      	pop	{r4, pc}

08005bd0 <_Balloc>:
 8005bd0:	b570      	push	{r4, r5, r6, lr}
 8005bd2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005bd4:	4604      	mov	r4, r0
 8005bd6:	460d      	mov	r5, r1
 8005bd8:	b976      	cbnz	r6, 8005bf8 <_Balloc+0x28>
 8005bda:	2010      	movs	r0, #16
 8005bdc:	f7ff ffe2 	bl	8005ba4 <malloc>
 8005be0:	4602      	mov	r2, r0
 8005be2:	6260      	str	r0, [r4, #36]	; 0x24
 8005be4:	b920      	cbnz	r0, 8005bf0 <_Balloc+0x20>
 8005be6:	4b18      	ldr	r3, [pc, #96]	; (8005c48 <_Balloc+0x78>)
 8005be8:	4818      	ldr	r0, [pc, #96]	; (8005c4c <_Balloc+0x7c>)
 8005bea:	2166      	movs	r1, #102	; 0x66
 8005bec:	f000 fdd6 	bl	800679c <__assert_func>
 8005bf0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005bf4:	6006      	str	r6, [r0, #0]
 8005bf6:	60c6      	str	r6, [r0, #12]
 8005bf8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005bfa:	68f3      	ldr	r3, [r6, #12]
 8005bfc:	b183      	cbz	r3, 8005c20 <_Balloc+0x50>
 8005bfe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c00:	68db      	ldr	r3, [r3, #12]
 8005c02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005c06:	b9b8      	cbnz	r0, 8005c38 <_Balloc+0x68>
 8005c08:	2101      	movs	r1, #1
 8005c0a:	fa01 f605 	lsl.w	r6, r1, r5
 8005c0e:	1d72      	adds	r2, r6, #5
 8005c10:	0092      	lsls	r2, r2, #2
 8005c12:	4620      	mov	r0, r4
 8005c14:	f000 fb60 	bl	80062d8 <_calloc_r>
 8005c18:	b160      	cbz	r0, 8005c34 <_Balloc+0x64>
 8005c1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005c1e:	e00e      	b.n	8005c3e <_Balloc+0x6e>
 8005c20:	2221      	movs	r2, #33	; 0x21
 8005c22:	2104      	movs	r1, #4
 8005c24:	4620      	mov	r0, r4
 8005c26:	f000 fb57 	bl	80062d8 <_calloc_r>
 8005c2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c2c:	60f0      	str	r0, [r6, #12]
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d1e4      	bne.n	8005bfe <_Balloc+0x2e>
 8005c34:	2000      	movs	r0, #0
 8005c36:	bd70      	pop	{r4, r5, r6, pc}
 8005c38:	6802      	ldr	r2, [r0, #0]
 8005c3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005c3e:	2300      	movs	r3, #0
 8005c40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005c44:	e7f7      	b.n	8005c36 <_Balloc+0x66>
 8005c46:	bf00      	nop
 8005c48:	08008245 	.word	0x08008245
 8005c4c:	080082c8 	.word	0x080082c8

08005c50 <_Bfree>:
 8005c50:	b570      	push	{r4, r5, r6, lr}
 8005c52:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005c54:	4605      	mov	r5, r0
 8005c56:	460c      	mov	r4, r1
 8005c58:	b976      	cbnz	r6, 8005c78 <_Bfree+0x28>
 8005c5a:	2010      	movs	r0, #16
 8005c5c:	f7ff ffa2 	bl	8005ba4 <malloc>
 8005c60:	4602      	mov	r2, r0
 8005c62:	6268      	str	r0, [r5, #36]	; 0x24
 8005c64:	b920      	cbnz	r0, 8005c70 <_Bfree+0x20>
 8005c66:	4b09      	ldr	r3, [pc, #36]	; (8005c8c <_Bfree+0x3c>)
 8005c68:	4809      	ldr	r0, [pc, #36]	; (8005c90 <_Bfree+0x40>)
 8005c6a:	218a      	movs	r1, #138	; 0x8a
 8005c6c:	f000 fd96 	bl	800679c <__assert_func>
 8005c70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005c74:	6006      	str	r6, [r0, #0]
 8005c76:	60c6      	str	r6, [r0, #12]
 8005c78:	b13c      	cbz	r4, 8005c8a <_Bfree+0x3a>
 8005c7a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005c7c:	6862      	ldr	r2, [r4, #4]
 8005c7e:	68db      	ldr	r3, [r3, #12]
 8005c80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005c84:	6021      	str	r1, [r4, #0]
 8005c86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005c8a:	bd70      	pop	{r4, r5, r6, pc}
 8005c8c:	08008245 	.word	0x08008245
 8005c90:	080082c8 	.word	0x080082c8

08005c94 <__multadd>:
 8005c94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c98:	690d      	ldr	r5, [r1, #16]
 8005c9a:	4607      	mov	r7, r0
 8005c9c:	460c      	mov	r4, r1
 8005c9e:	461e      	mov	r6, r3
 8005ca0:	f101 0c14 	add.w	ip, r1, #20
 8005ca4:	2000      	movs	r0, #0
 8005ca6:	f8dc 3000 	ldr.w	r3, [ip]
 8005caa:	b299      	uxth	r1, r3
 8005cac:	fb02 6101 	mla	r1, r2, r1, r6
 8005cb0:	0c1e      	lsrs	r6, r3, #16
 8005cb2:	0c0b      	lsrs	r3, r1, #16
 8005cb4:	fb02 3306 	mla	r3, r2, r6, r3
 8005cb8:	b289      	uxth	r1, r1
 8005cba:	3001      	adds	r0, #1
 8005cbc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005cc0:	4285      	cmp	r5, r0
 8005cc2:	f84c 1b04 	str.w	r1, [ip], #4
 8005cc6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005cca:	dcec      	bgt.n	8005ca6 <__multadd+0x12>
 8005ccc:	b30e      	cbz	r6, 8005d12 <__multadd+0x7e>
 8005cce:	68a3      	ldr	r3, [r4, #8]
 8005cd0:	42ab      	cmp	r3, r5
 8005cd2:	dc19      	bgt.n	8005d08 <__multadd+0x74>
 8005cd4:	6861      	ldr	r1, [r4, #4]
 8005cd6:	4638      	mov	r0, r7
 8005cd8:	3101      	adds	r1, #1
 8005cda:	f7ff ff79 	bl	8005bd0 <_Balloc>
 8005cde:	4680      	mov	r8, r0
 8005ce0:	b928      	cbnz	r0, 8005cee <__multadd+0x5a>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	4b0c      	ldr	r3, [pc, #48]	; (8005d18 <__multadd+0x84>)
 8005ce6:	480d      	ldr	r0, [pc, #52]	; (8005d1c <__multadd+0x88>)
 8005ce8:	21b5      	movs	r1, #181	; 0xb5
 8005cea:	f000 fd57 	bl	800679c <__assert_func>
 8005cee:	6922      	ldr	r2, [r4, #16]
 8005cf0:	3202      	adds	r2, #2
 8005cf2:	f104 010c 	add.w	r1, r4, #12
 8005cf6:	0092      	lsls	r2, r2, #2
 8005cf8:	300c      	adds	r0, #12
 8005cfa:	f7ff ff5b 	bl	8005bb4 <memcpy>
 8005cfe:	4621      	mov	r1, r4
 8005d00:	4638      	mov	r0, r7
 8005d02:	f7ff ffa5 	bl	8005c50 <_Bfree>
 8005d06:	4644      	mov	r4, r8
 8005d08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005d0c:	3501      	adds	r5, #1
 8005d0e:	615e      	str	r6, [r3, #20]
 8005d10:	6125      	str	r5, [r4, #16]
 8005d12:	4620      	mov	r0, r4
 8005d14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d18:	080082b7 	.word	0x080082b7
 8005d1c:	080082c8 	.word	0x080082c8

08005d20 <__hi0bits>:
 8005d20:	0c03      	lsrs	r3, r0, #16
 8005d22:	041b      	lsls	r3, r3, #16
 8005d24:	b9d3      	cbnz	r3, 8005d5c <__hi0bits+0x3c>
 8005d26:	0400      	lsls	r0, r0, #16
 8005d28:	2310      	movs	r3, #16
 8005d2a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005d2e:	bf04      	itt	eq
 8005d30:	0200      	lsleq	r0, r0, #8
 8005d32:	3308      	addeq	r3, #8
 8005d34:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005d38:	bf04      	itt	eq
 8005d3a:	0100      	lsleq	r0, r0, #4
 8005d3c:	3304      	addeq	r3, #4
 8005d3e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005d42:	bf04      	itt	eq
 8005d44:	0080      	lsleq	r0, r0, #2
 8005d46:	3302      	addeq	r3, #2
 8005d48:	2800      	cmp	r0, #0
 8005d4a:	db05      	blt.n	8005d58 <__hi0bits+0x38>
 8005d4c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005d50:	f103 0301 	add.w	r3, r3, #1
 8005d54:	bf08      	it	eq
 8005d56:	2320      	moveq	r3, #32
 8005d58:	4618      	mov	r0, r3
 8005d5a:	4770      	bx	lr
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	e7e4      	b.n	8005d2a <__hi0bits+0xa>

08005d60 <__lo0bits>:
 8005d60:	6803      	ldr	r3, [r0, #0]
 8005d62:	f013 0207 	ands.w	r2, r3, #7
 8005d66:	4601      	mov	r1, r0
 8005d68:	d00b      	beq.n	8005d82 <__lo0bits+0x22>
 8005d6a:	07da      	lsls	r2, r3, #31
 8005d6c:	d423      	bmi.n	8005db6 <__lo0bits+0x56>
 8005d6e:	0798      	lsls	r0, r3, #30
 8005d70:	bf49      	itett	mi
 8005d72:	085b      	lsrmi	r3, r3, #1
 8005d74:	089b      	lsrpl	r3, r3, #2
 8005d76:	2001      	movmi	r0, #1
 8005d78:	600b      	strmi	r3, [r1, #0]
 8005d7a:	bf5c      	itt	pl
 8005d7c:	600b      	strpl	r3, [r1, #0]
 8005d7e:	2002      	movpl	r0, #2
 8005d80:	4770      	bx	lr
 8005d82:	b298      	uxth	r0, r3
 8005d84:	b9a8      	cbnz	r0, 8005db2 <__lo0bits+0x52>
 8005d86:	0c1b      	lsrs	r3, r3, #16
 8005d88:	2010      	movs	r0, #16
 8005d8a:	b2da      	uxtb	r2, r3
 8005d8c:	b90a      	cbnz	r2, 8005d92 <__lo0bits+0x32>
 8005d8e:	3008      	adds	r0, #8
 8005d90:	0a1b      	lsrs	r3, r3, #8
 8005d92:	071a      	lsls	r2, r3, #28
 8005d94:	bf04      	itt	eq
 8005d96:	091b      	lsreq	r3, r3, #4
 8005d98:	3004      	addeq	r0, #4
 8005d9a:	079a      	lsls	r2, r3, #30
 8005d9c:	bf04      	itt	eq
 8005d9e:	089b      	lsreq	r3, r3, #2
 8005da0:	3002      	addeq	r0, #2
 8005da2:	07da      	lsls	r2, r3, #31
 8005da4:	d403      	bmi.n	8005dae <__lo0bits+0x4e>
 8005da6:	085b      	lsrs	r3, r3, #1
 8005da8:	f100 0001 	add.w	r0, r0, #1
 8005dac:	d005      	beq.n	8005dba <__lo0bits+0x5a>
 8005dae:	600b      	str	r3, [r1, #0]
 8005db0:	4770      	bx	lr
 8005db2:	4610      	mov	r0, r2
 8005db4:	e7e9      	b.n	8005d8a <__lo0bits+0x2a>
 8005db6:	2000      	movs	r0, #0
 8005db8:	4770      	bx	lr
 8005dba:	2020      	movs	r0, #32
 8005dbc:	4770      	bx	lr
	...

08005dc0 <__i2b>:
 8005dc0:	b510      	push	{r4, lr}
 8005dc2:	460c      	mov	r4, r1
 8005dc4:	2101      	movs	r1, #1
 8005dc6:	f7ff ff03 	bl	8005bd0 <_Balloc>
 8005dca:	4602      	mov	r2, r0
 8005dcc:	b928      	cbnz	r0, 8005dda <__i2b+0x1a>
 8005dce:	4b05      	ldr	r3, [pc, #20]	; (8005de4 <__i2b+0x24>)
 8005dd0:	4805      	ldr	r0, [pc, #20]	; (8005de8 <__i2b+0x28>)
 8005dd2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005dd6:	f000 fce1 	bl	800679c <__assert_func>
 8005dda:	2301      	movs	r3, #1
 8005ddc:	6144      	str	r4, [r0, #20]
 8005dde:	6103      	str	r3, [r0, #16]
 8005de0:	bd10      	pop	{r4, pc}
 8005de2:	bf00      	nop
 8005de4:	080082b7 	.word	0x080082b7
 8005de8:	080082c8 	.word	0x080082c8

08005dec <__multiply>:
 8005dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005df0:	4691      	mov	r9, r2
 8005df2:	690a      	ldr	r2, [r1, #16]
 8005df4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	bfb8      	it	lt
 8005dfc:	460b      	movlt	r3, r1
 8005dfe:	460c      	mov	r4, r1
 8005e00:	bfbc      	itt	lt
 8005e02:	464c      	movlt	r4, r9
 8005e04:	4699      	movlt	r9, r3
 8005e06:	6927      	ldr	r7, [r4, #16]
 8005e08:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005e0c:	68a3      	ldr	r3, [r4, #8]
 8005e0e:	6861      	ldr	r1, [r4, #4]
 8005e10:	eb07 060a 	add.w	r6, r7, sl
 8005e14:	42b3      	cmp	r3, r6
 8005e16:	b085      	sub	sp, #20
 8005e18:	bfb8      	it	lt
 8005e1a:	3101      	addlt	r1, #1
 8005e1c:	f7ff fed8 	bl	8005bd0 <_Balloc>
 8005e20:	b930      	cbnz	r0, 8005e30 <__multiply+0x44>
 8005e22:	4602      	mov	r2, r0
 8005e24:	4b44      	ldr	r3, [pc, #272]	; (8005f38 <__multiply+0x14c>)
 8005e26:	4845      	ldr	r0, [pc, #276]	; (8005f3c <__multiply+0x150>)
 8005e28:	f240 115d 	movw	r1, #349	; 0x15d
 8005e2c:	f000 fcb6 	bl	800679c <__assert_func>
 8005e30:	f100 0514 	add.w	r5, r0, #20
 8005e34:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005e38:	462b      	mov	r3, r5
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	4543      	cmp	r3, r8
 8005e3e:	d321      	bcc.n	8005e84 <__multiply+0x98>
 8005e40:	f104 0314 	add.w	r3, r4, #20
 8005e44:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005e48:	f109 0314 	add.w	r3, r9, #20
 8005e4c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005e50:	9202      	str	r2, [sp, #8]
 8005e52:	1b3a      	subs	r2, r7, r4
 8005e54:	3a15      	subs	r2, #21
 8005e56:	f022 0203 	bic.w	r2, r2, #3
 8005e5a:	3204      	adds	r2, #4
 8005e5c:	f104 0115 	add.w	r1, r4, #21
 8005e60:	428f      	cmp	r7, r1
 8005e62:	bf38      	it	cc
 8005e64:	2204      	movcc	r2, #4
 8005e66:	9201      	str	r2, [sp, #4]
 8005e68:	9a02      	ldr	r2, [sp, #8]
 8005e6a:	9303      	str	r3, [sp, #12]
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d80c      	bhi.n	8005e8a <__multiply+0x9e>
 8005e70:	2e00      	cmp	r6, #0
 8005e72:	dd03      	ble.n	8005e7c <__multiply+0x90>
 8005e74:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d05a      	beq.n	8005f32 <__multiply+0x146>
 8005e7c:	6106      	str	r6, [r0, #16]
 8005e7e:	b005      	add	sp, #20
 8005e80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e84:	f843 2b04 	str.w	r2, [r3], #4
 8005e88:	e7d8      	b.n	8005e3c <__multiply+0x50>
 8005e8a:	f8b3 a000 	ldrh.w	sl, [r3]
 8005e8e:	f1ba 0f00 	cmp.w	sl, #0
 8005e92:	d024      	beq.n	8005ede <__multiply+0xf2>
 8005e94:	f104 0e14 	add.w	lr, r4, #20
 8005e98:	46a9      	mov	r9, r5
 8005e9a:	f04f 0c00 	mov.w	ip, #0
 8005e9e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005ea2:	f8d9 1000 	ldr.w	r1, [r9]
 8005ea6:	fa1f fb82 	uxth.w	fp, r2
 8005eaa:	b289      	uxth	r1, r1
 8005eac:	fb0a 110b 	mla	r1, sl, fp, r1
 8005eb0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005eb4:	f8d9 2000 	ldr.w	r2, [r9]
 8005eb8:	4461      	add	r1, ip
 8005eba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005ebe:	fb0a c20b 	mla	r2, sl, fp, ip
 8005ec2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005ec6:	b289      	uxth	r1, r1
 8005ec8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005ecc:	4577      	cmp	r7, lr
 8005ece:	f849 1b04 	str.w	r1, [r9], #4
 8005ed2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005ed6:	d8e2      	bhi.n	8005e9e <__multiply+0xb2>
 8005ed8:	9a01      	ldr	r2, [sp, #4]
 8005eda:	f845 c002 	str.w	ip, [r5, r2]
 8005ede:	9a03      	ldr	r2, [sp, #12]
 8005ee0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005ee4:	3304      	adds	r3, #4
 8005ee6:	f1b9 0f00 	cmp.w	r9, #0
 8005eea:	d020      	beq.n	8005f2e <__multiply+0x142>
 8005eec:	6829      	ldr	r1, [r5, #0]
 8005eee:	f104 0c14 	add.w	ip, r4, #20
 8005ef2:	46ae      	mov	lr, r5
 8005ef4:	f04f 0a00 	mov.w	sl, #0
 8005ef8:	f8bc b000 	ldrh.w	fp, [ip]
 8005efc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005f00:	fb09 220b 	mla	r2, r9, fp, r2
 8005f04:	4492      	add	sl, r2
 8005f06:	b289      	uxth	r1, r1
 8005f08:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005f0c:	f84e 1b04 	str.w	r1, [lr], #4
 8005f10:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005f14:	f8be 1000 	ldrh.w	r1, [lr]
 8005f18:	0c12      	lsrs	r2, r2, #16
 8005f1a:	fb09 1102 	mla	r1, r9, r2, r1
 8005f1e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005f22:	4567      	cmp	r7, ip
 8005f24:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005f28:	d8e6      	bhi.n	8005ef8 <__multiply+0x10c>
 8005f2a:	9a01      	ldr	r2, [sp, #4]
 8005f2c:	50a9      	str	r1, [r5, r2]
 8005f2e:	3504      	adds	r5, #4
 8005f30:	e79a      	b.n	8005e68 <__multiply+0x7c>
 8005f32:	3e01      	subs	r6, #1
 8005f34:	e79c      	b.n	8005e70 <__multiply+0x84>
 8005f36:	bf00      	nop
 8005f38:	080082b7 	.word	0x080082b7
 8005f3c:	080082c8 	.word	0x080082c8

08005f40 <__pow5mult>:
 8005f40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f44:	4615      	mov	r5, r2
 8005f46:	f012 0203 	ands.w	r2, r2, #3
 8005f4a:	4606      	mov	r6, r0
 8005f4c:	460f      	mov	r7, r1
 8005f4e:	d007      	beq.n	8005f60 <__pow5mult+0x20>
 8005f50:	4c25      	ldr	r4, [pc, #148]	; (8005fe8 <__pow5mult+0xa8>)
 8005f52:	3a01      	subs	r2, #1
 8005f54:	2300      	movs	r3, #0
 8005f56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005f5a:	f7ff fe9b 	bl	8005c94 <__multadd>
 8005f5e:	4607      	mov	r7, r0
 8005f60:	10ad      	asrs	r5, r5, #2
 8005f62:	d03d      	beq.n	8005fe0 <__pow5mult+0xa0>
 8005f64:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005f66:	b97c      	cbnz	r4, 8005f88 <__pow5mult+0x48>
 8005f68:	2010      	movs	r0, #16
 8005f6a:	f7ff fe1b 	bl	8005ba4 <malloc>
 8005f6e:	4602      	mov	r2, r0
 8005f70:	6270      	str	r0, [r6, #36]	; 0x24
 8005f72:	b928      	cbnz	r0, 8005f80 <__pow5mult+0x40>
 8005f74:	4b1d      	ldr	r3, [pc, #116]	; (8005fec <__pow5mult+0xac>)
 8005f76:	481e      	ldr	r0, [pc, #120]	; (8005ff0 <__pow5mult+0xb0>)
 8005f78:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005f7c:	f000 fc0e 	bl	800679c <__assert_func>
 8005f80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005f84:	6004      	str	r4, [r0, #0]
 8005f86:	60c4      	str	r4, [r0, #12]
 8005f88:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005f8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005f90:	b94c      	cbnz	r4, 8005fa6 <__pow5mult+0x66>
 8005f92:	f240 2171 	movw	r1, #625	; 0x271
 8005f96:	4630      	mov	r0, r6
 8005f98:	f7ff ff12 	bl	8005dc0 <__i2b>
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	f8c8 0008 	str.w	r0, [r8, #8]
 8005fa2:	4604      	mov	r4, r0
 8005fa4:	6003      	str	r3, [r0, #0]
 8005fa6:	f04f 0900 	mov.w	r9, #0
 8005faa:	07eb      	lsls	r3, r5, #31
 8005fac:	d50a      	bpl.n	8005fc4 <__pow5mult+0x84>
 8005fae:	4639      	mov	r1, r7
 8005fb0:	4622      	mov	r2, r4
 8005fb2:	4630      	mov	r0, r6
 8005fb4:	f7ff ff1a 	bl	8005dec <__multiply>
 8005fb8:	4639      	mov	r1, r7
 8005fba:	4680      	mov	r8, r0
 8005fbc:	4630      	mov	r0, r6
 8005fbe:	f7ff fe47 	bl	8005c50 <_Bfree>
 8005fc2:	4647      	mov	r7, r8
 8005fc4:	106d      	asrs	r5, r5, #1
 8005fc6:	d00b      	beq.n	8005fe0 <__pow5mult+0xa0>
 8005fc8:	6820      	ldr	r0, [r4, #0]
 8005fca:	b938      	cbnz	r0, 8005fdc <__pow5mult+0x9c>
 8005fcc:	4622      	mov	r2, r4
 8005fce:	4621      	mov	r1, r4
 8005fd0:	4630      	mov	r0, r6
 8005fd2:	f7ff ff0b 	bl	8005dec <__multiply>
 8005fd6:	6020      	str	r0, [r4, #0]
 8005fd8:	f8c0 9000 	str.w	r9, [r0]
 8005fdc:	4604      	mov	r4, r0
 8005fde:	e7e4      	b.n	8005faa <__pow5mult+0x6a>
 8005fe0:	4638      	mov	r0, r7
 8005fe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fe6:	bf00      	nop
 8005fe8:	08008418 	.word	0x08008418
 8005fec:	08008245 	.word	0x08008245
 8005ff0:	080082c8 	.word	0x080082c8

08005ff4 <__lshift>:
 8005ff4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ff8:	460c      	mov	r4, r1
 8005ffa:	6849      	ldr	r1, [r1, #4]
 8005ffc:	6923      	ldr	r3, [r4, #16]
 8005ffe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006002:	68a3      	ldr	r3, [r4, #8]
 8006004:	4607      	mov	r7, r0
 8006006:	4691      	mov	r9, r2
 8006008:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800600c:	f108 0601 	add.w	r6, r8, #1
 8006010:	42b3      	cmp	r3, r6
 8006012:	db0b      	blt.n	800602c <__lshift+0x38>
 8006014:	4638      	mov	r0, r7
 8006016:	f7ff fddb 	bl	8005bd0 <_Balloc>
 800601a:	4605      	mov	r5, r0
 800601c:	b948      	cbnz	r0, 8006032 <__lshift+0x3e>
 800601e:	4602      	mov	r2, r0
 8006020:	4b2a      	ldr	r3, [pc, #168]	; (80060cc <__lshift+0xd8>)
 8006022:	482b      	ldr	r0, [pc, #172]	; (80060d0 <__lshift+0xdc>)
 8006024:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006028:	f000 fbb8 	bl	800679c <__assert_func>
 800602c:	3101      	adds	r1, #1
 800602e:	005b      	lsls	r3, r3, #1
 8006030:	e7ee      	b.n	8006010 <__lshift+0x1c>
 8006032:	2300      	movs	r3, #0
 8006034:	f100 0114 	add.w	r1, r0, #20
 8006038:	f100 0210 	add.w	r2, r0, #16
 800603c:	4618      	mov	r0, r3
 800603e:	4553      	cmp	r3, sl
 8006040:	db37      	blt.n	80060b2 <__lshift+0xbe>
 8006042:	6920      	ldr	r0, [r4, #16]
 8006044:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006048:	f104 0314 	add.w	r3, r4, #20
 800604c:	f019 091f 	ands.w	r9, r9, #31
 8006050:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006054:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006058:	d02f      	beq.n	80060ba <__lshift+0xc6>
 800605a:	f1c9 0e20 	rsb	lr, r9, #32
 800605e:	468a      	mov	sl, r1
 8006060:	f04f 0c00 	mov.w	ip, #0
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	fa02 f209 	lsl.w	r2, r2, r9
 800606a:	ea42 020c 	orr.w	r2, r2, ip
 800606e:	f84a 2b04 	str.w	r2, [sl], #4
 8006072:	f853 2b04 	ldr.w	r2, [r3], #4
 8006076:	4298      	cmp	r0, r3
 8006078:	fa22 fc0e 	lsr.w	ip, r2, lr
 800607c:	d8f2      	bhi.n	8006064 <__lshift+0x70>
 800607e:	1b03      	subs	r3, r0, r4
 8006080:	3b15      	subs	r3, #21
 8006082:	f023 0303 	bic.w	r3, r3, #3
 8006086:	3304      	adds	r3, #4
 8006088:	f104 0215 	add.w	r2, r4, #21
 800608c:	4290      	cmp	r0, r2
 800608e:	bf38      	it	cc
 8006090:	2304      	movcc	r3, #4
 8006092:	f841 c003 	str.w	ip, [r1, r3]
 8006096:	f1bc 0f00 	cmp.w	ip, #0
 800609a:	d001      	beq.n	80060a0 <__lshift+0xac>
 800609c:	f108 0602 	add.w	r6, r8, #2
 80060a0:	3e01      	subs	r6, #1
 80060a2:	4638      	mov	r0, r7
 80060a4:	612e      	str	r6, [r5, #16]
 80060a6:	4621      	mov	r1, r4
 80060a8:	f7ff fdd2 	bl	8005c50 <_Bfree>
 80060ac:	4628      	mov	r0, r5
 80060ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060b2:	f842 0f04 	str.w	r0, [r2, #4]!
 80060b6:	3301      	adds	r3, #1
 80060b8:	e7c1      	b.n	800603e <__lshift+0x4a>
 80060ba:	3904      	subs	r1, #4
 80060bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80060c0:	f841 2f04 	str.w	r2, [r1, #4]!
 80060c4:	4298      	cmp	r0, r3
 80060c6:	d8f9      	bhi.n	80060bc <__lshift+0xc8>
 80060c8:	e7ea      	b.n	80060a0 <__lshift+0xac>
 80060ca:	bf00      	nop
 80060cc:	080082b7 	.word	0x080082b7
 80060d0:	080082c8 	.word	0x080082c8

080060d4 <__mcmp>:
 80060d4:	b530      	push	{r4, r5, lr}
 80060d6:	6902      	ldr	r2, [r0, #16]
 80060d8:	690c      	ldr	r4, [r1, #16]
 80060da:	1b12      	subs	r2, r2, r4
 80060dc:	d10e      	bne.n	80060fc <__mcmp+0x28>
 80060de:	f100 0314 	add.w	r3, r0, #20
 80060e2:	3114      	adds	r1, #20
 80060e4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80060e8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80060ec:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80060f0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80060f4:	42a5      	cmp	r5, r4
 80060f6:	d003      	beq.n	8006100 <__mcmp+0x2c>
 80060f8:	d305      	bcc.n	8006106 <__mcmp+0x32>
 80060fa:	2201      	movs	r2, #1
 80060fc:	4610      	mov	r0, r2
 80060fe:	bd30      	pop	{r4, r5, pc}
 8006100:	4283      	cmp	r3, r0
 8006102:	d3f3      	bcc.n	80060ec <__mcmp+0x18>
 8006104:	e7fa      	b.n	80060fc <__mcmp+0x28>
 8006106:	f04f 32ff 	mov.w	r2, #4294967295
 800610a:	e7f7      	b.n	80060fc <__mcmp+0x28>

0800610c <__mdiff>:
 800610c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006110:	460c      	mov	r4, r1
 8006112:	4606      	mov	r6, r0
 8006114:	4611      	mov	r1, r2
 8006116:	4620      	mov	r0, r4
 8006118:	4690      	mov	r8, r2
 800611a:	f7ff ffdb 	bl	80060d4 <__mcmp>
 800611e:	1e05      	subs	r5, r0, #0
 8006120:	d110      	bne.n	8006144 <__mdiff+0x38>
 8006122:	4629      	mov	r1, r5
 8006124:	4630      	mov	r0, r6
 8006126:	f7ff fd53 	bl	8005bd0 <_Balloc>
 800612a:	b930      	cbnz	r0, 800613a <__mdiff+0x2e>
 800612c:	4b3a      	ldr	r3, [pc, #232]	; (8006218 <__mdiff+0x10c>)
 800612e:	4602      	mov	r2, r0
 8006130:	f240 2132 	movw	r1, #562	; 0x232
 8006134:	4839      	ldr	r0, [pc, #228]	; (800621c <__mdiff+0x110>)
 8006136:	f000 fb31 	bl	800679c <__assert_func>
 800613a:	2301      	movs	r3, #1
 800613c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006140:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006144:	bfa4      	itt	ge
 8006146:	4643      	movge	r3, r8
 8006148:	46a0      	movge	r8, r4
 800614a:	4630      	mov	r0, r6
 800614c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006150:	bfa6      	itte	ge
 8006152:	461c      	movge	r4, r3
 8006154:	2500      	movge	r5, #0
 8006156:	2501      	movlt	r5, #1
 8006158:	f7ff fd3a 	bl	8005bd0 <_Balloc>
 800615c:	b920      	cbnz	r0, 8006168 <__mdiff+0x5c>
 800615e:	4b2e      	ldr	r3, [pc, #184]	; (8006218 <__mdiff+0x10c>)
 8006160:	4602      	mov	r2, r0
 8006162:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006166:	e7e5      	b.n	8006134 <__mdiff+0x28>
 8006168:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800616c:	6926      	ldr	r6, [r4, #16]
 800616e:	60c5      	str	r5, [r0, #12]
 8006170:	f104 0914 	add.w	r9, r4, #20
 8006174:	f108 0514 	add.w	r5, r8, #20
 8006178:	f100 0e14 	add.w	lr, r0, #20
 800617c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006180:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006184:	f108 0210 	add.w	r2, r8, #16
 8006188:	46f2      	mov	sl, lr
 800618a:	2100      	movs	r1, #0
 800618c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006190:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006194:	fa1f f883 	uxth.w	r8, r3
 8006198:	fa11 f18b 	uxtah	r1, r1, fp
 800619c:	0c1b      	lsrs	r3, r3, #16
 800619e:	eba1 0808 	sub.w	r8, r1, r8
 80061a2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80061a6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80061aa:	fa1f f888 	uxth.w	r8, r8
 80061ae:	1419      	asrs	r1, r3, #16
 80061b0:	454e      	cmp	r6, r9
 80061b2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80061b6:	f84a 3b04 	str.w	r3, [sl], #4
 80061ba:	d8e7      	bhi.n	800618c <__mdiff+0x80>
 80061bc:	1b33      	subs	r3, r6, r4
 80061be:	3b15      	subs	r3, #21
 80061c0:	f023 0303 	bic.w	r3, r3, #3
 80061c4:	3304      	adds	r3, #4
 80061c6:	3415      	adds	r4, #21
 80061c8:	42a6      	cmp	r6, r4
 80061ca:	bf38      	it	cc
 80061cc:	2304      	movcc	r3, #4
 80061ce:	441d      	add	r5, r3
 80061d0:	4473      	add	r3, lr
 80061d2:	469e      	mov	lr, r3
 80061d4:	462e      	mov	r6, r5
 80061d6:	4566      	cmp	r6, ip
 80061d8:	d30e      	bcc.n	80061f8 <__mdiff+0xec>
 80061da:	f10c 0203 	add.w	r2, ip, #3
 80061de:	1b52      	subs	r2, r2, r5
 80061e0:	f022 0203 	bic.w	r2, r2, #3
 80061e4:	3d03      	subs	r5, #3
 80061e6:	45ac      	cmp	ip, r5
 80061e8:	bf38      	it	cc
 80061ea:	2200      	movcc	r2, #0
 80061ec:	441a      	add	r2, r3
 80061ee:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80061f2:	b17b      	cbz	r3, 8006214 <__mdiff+0x108>
 80061f4:	6107      	str	r7, [r0, #16]
 80061f6:	e7a3      	b.n	8006140 <__mdiff+0x34>
 80061f8:	f856 8b04 	ldr.w	r8, [r6], #4
 80061fc:	fa11 f288 	uxtah	r2, r1, r8
 8006200:	1414      	asrs	r4, r2, #16
 8006202:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006206:	b292      	uxth	r2, r2
 8006208:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800620c:	f84e 2b04 	str.w	r2, [lr], #4
 8006210:	1421      	asrs	r1, r4, #16
 8006212:	e7e0      	b.n	80061d6 <__mdiff+0xca>
 8006214:	3f01      	subs	r7, #1
 8006216:	e7ea      	b.n	80061ee <__mdiff+0xe2>
 8006218:	080082b7 	.word	0x080082b7
 800621c:	080082c8 	.word	0x080082c8

08006220 <__d2b>:
 8006220:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006224:	4689      	mov	r9, r1
 8006226:	2101      	movs	r1, #1
 8006228:	ec57 6b10 	vmov	r6, r7, d0
 800622c:	4690      	mov	r8, r2
 800622e:	f7ff fccf 	bl	8005bd0 <_Balloc>
 8006232:	4604      	mov	r4, r0
 8006234:	b930      	cbnz	r0, 8006244 <__d2b+0x24>
 8006236:	4602      	mov	r2, r0
 8006238:	4b25      	ldr	r3, [pc, #148]	; (80062d0 <__d2b+0xb0>)
 800623a:	4826      	ldr	r0, [pc, #152]	; (80062d4 <__d2b+0xb4>)
 800623c:	f240 310a 	movw	r1, #778	; 0x30a
 8006240:	f000 faac 	bl	800679c <__assert_func>
 8006244:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006248:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800624c:	bb35      	cbnz	r5, 800629c <__d2b+0x7c>
 800624e:	2e00      	cmp	r6, #0
 8006250:	9301      	str	r3, [sp, #4]
 8006252:	d028      	beq.n	80062a6 <__d2b+0x86>
 8006254:	4668      	mov	r0, sp
 8006256:	9600      	str	r6, [sp, #0]
 8006258:	f7ff fd82 	bl	8005d60 <__lo0bits>
 800625c:	9900      	ldr	r1, [sp, #0]
 800625e:	b300      	cbz	r0, 80062a2 <__d2b+0x82>
 8006260:	9a01      	ldr	r2, [sp, #4]
 8006262:	f1c0 0320 	rsb	r3, r0, #32
 8006266:	fa02 f303 	lsl.w	r3, r2, r3
 800626a:	430b      	orrs	r3, r1
 800626c:	40c2      	lsrs	r2, r0
 800626e:	6163      	str	r3, [r4, #20]
 8006270:	9201      	str	r2, [sp, #4]
 8006272:	9b01      	ldr	r3, [sp, #4]
 8006274:	61a3      	str	r3, [r4, #24]
 8006276:	2b00      	cmp	r3, #0
 8006278:	bf14      	ite	ne
 800627a:	2202      	movne	r2, #2
 800627c:	2201      	moveq	r2, #1
 800627e:	6122      	str	r2, [r4, #16]
 8006280:	b1d5      	cbz	r5, 80062b8 <__d2b+0x98>
 8006282:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006286:	4405      	add	r5, r0
 8006288:	f8c9 5000 	str.w	r5, [r9]
 800628c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006290:	f8c8 0000 	str.w	r0, [r8]
 8006294:	4620      	mov	r0, r4
 8006296:	b003      	add	sp, #12
 8006298:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800629c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80062a0:	e7d5      	b.n	800624e <__d2b+0x2e>
 80062a2:	6161      	str	r1, [r4, #20]
 80062a4:	e7e5      	b.n	8006272 <__d2b+0x52>
 80062a6:	a801      	add	r0, sp, #4
 80062a8:	f7ff fd5a 	bl	8005d60 <__lo0bits>
 80062ac:	9b01      	ldr	r3, [sp, #4]
 80062ae:	6163      	str	r3, [r4, #20]
 80062b0:	2201      	movs	r2, #1
 80062b2:	6122      	str	r2, [r4, #16]
 80062b4:	3020      	adds	r0, #32
 80062b6:	e7e3      	b.n	8006280 <__d2b+0x60>
 80062b8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80062bc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80062c0:	f8c9 0000 	str.w	r0, [r9]
 80062c4:	6918      	ldr	r0, [r3, #16]
 80062c6:	f7ff fd2b 	bl	8005d20 <__hi0bits>
 80062ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80062ce:	e7df      	b.n	8006290 <__d2b+0x70>
 80062d0:	080082b7 	.word	0x080082b7
 80062d4:	080082c8 	.word	0x080082c8

080062d8 <_calloc_r>:
 80062d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80062da:	fba1 2402 	umull	r2, r4, r1, r2
 80062de:	b94c      	cbnz	r4, 80062f4 <_calloc_r+0x1c>
 80062e0:	4611      	mov	r1, r2
 80062e2:	9201      	str	r2, [sp, #4]
 80062e4:	f000 f87a 	bl	80063dc <_malloc_r>
 80062e8:	9a01      	ldr	r2, [sp, #4]
 80062ea:	4605      	mov	r5, r0
 80062ec:	b930      	cbnz	r0, 80062fc <_calloc_r+0x24>
 80062ee:	4628      	mov	r0, r5
 80062f0:	b003      	add	sp, #12
 80062f2:	bd30      	pop	{r4, r5, pc}
 80062f4:	220c      	movs	r2, #12
 80062f6:	6002      	str	r2, [r0, #0]
 80062f8:	2500      	movs	r5, #0
 80062fa:	e7f8      	b.n	80062ee <_calloc_r+0x16>
 80062fc:	4621      	mov	r1, r4
 80062fe:	f7fe f93f 	bl	8004580 <memset>
 8006302:	e7f4      	b.n	80062ee <_calloc_r+0x16>

08006304 <_free_r>:
 8006304:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006306:	2900      	cmp	r1, #0
 8006308:	d044      	beq.n	8006394 <_free_r+0x90>
 800630a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800630e:	9001      	str	r0, [sp, #4]
 8006310:	2b00      	cmp	r3, #0
 8006312:	f1a1 0404 	sub.w	r4, r1, #4
 8006316:	bfb8      	it	lt
 8006318:	18e4      	addlt	r4, r4, r3
 800631a:	f000 fa9b 	bl	8006854 <__malloc_lock>
 800631e:	4a1e      	ldr	r2, [pc, #120]	; (8006398 <_free_r+0x94>)
 8006320:	9801      	ldr	r0, [sp, #4]
 8006322:	6813      	ldr	r3, [r2, #0]
 8006324:	b933      	cbnz	r3, 8006334 <_free_r+0x30>
 8006326:	6063      	str	r3, [r4, #4]
 8006328:	6014      	str	r4, [r2, #0]
 800632a:	b003      	add	sp, #12
 800632c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006330:	f000 ba96 	b.w	8006860 <__malloc_unlock>
 8006334:	42a3      	cmp	r3, r4
 8006336:	d908      	bls.n	800634a <_free_r+0x46>
 8006338:	6825      	ldr	r5, [r4, #0]
 800633a:	1961      	adds	r1, r4, r5
 800633c:	428b      	cmp	r3, r1
 800633e:	bf01      	itttt	eq
 8006340:	6819      	ldreq	r1, [r3, #0]
 8006342:	685b      	ldreq	r3, [r3, #4]
 8006344:	1949      	addeq	r1, r1, r5
 8006346:	6021      	streq	r1, [r4, #0]
 8006348:	e7ed      	b.n	8006326 <_free_r+0x22>
 800634a:	461a      	mov	r2, r3
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	b10b      	cbz	r3, 8006354 <_free_r+0x50>
 8006350:	42a3      	cmp	r3, r4
 8006352:	d9fa      	bls.n	800634a <_free_r+0x46>
 8006354:	6811      	ldr	r1, [r2, #0]
 8006356:	1855      	adds	r5, r2, r1
 8006358:	42a5      	cmp	r5, r4
 800635a:	d10b      	bne.n	8006374 <_free_r+0x70>
 800635c:	6824      	ldr	r4, [r4, #0]
 800635e:	4421      	add	r1, r4
 8006360:	1854      	adds	r4, r2, r1
 8006362:	42a3      	cmp	r3, r4
 8006364:	6011      	str	r1, [r2, #0]
 8006366:	d1e0      	bne.n	800632a <_free_r+0x26>
 8006368:	681c      	ldr	r4, [r3, #0]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	6053      	str	r3, [r2, #4]
 800636e:	4421      	add	r1, r4
 8006370:	6011      	str	r1, [r2, #0]
 8006372:	e7da      	b.n	800632a <_free_r+0x26>
 8006374:	d902      	bls.n	800637c <_free_r+0x78>
 8006376:	230c      	movs	r3, #12
 8006378:	6003      	str	r3, [r0, #0]
 800637a:	e7d6      	b.n	800632a <_free_r+0x26>
 800637c:	6825      	ldr	r5, [r4, #0]
 800637e:	1961      	adds	r1, r4, r5
 8006380:	428b      	cmp	r3, r1
 8006382:	bf04      	itt	eq
 8006384:	6819      	ldreq	r1, [r3, #0]
 8006386:	685b      	ldreq	r3, [r3, #4]
 8006388:	6063      	str	r3, [r4, #4]
 800638a:	bf04      	itt	eq
 800638c:	1949      	addeq	r1, r1, r5
 800638e:	6021      	streq	r1, [r4, #0]
 8006390:	6054      	str	r4, [r2, #4]
 8006392:	e7ca      	b.n	800632a <_free_r+0x26>
 8006394:	b003      	add	sp, #12
 8006396:	bd30      	pop	{r4, r5, pc}
 8006398:	200002b4 	.word	0x200002b4

0800639c <sbrk_aligned>:
 800639c:	b570      	push	{r4, r5, r6, lr}
 800639e:	4e0e      	ldr	r6, [pc, #56]	; (80063d8 <sbrk_aligned+0x3c>)
 80063a0:	460c      	mov	r4, r1
 80063a2:	6831      	ldr	r1, [r6, #0]
 80063a4:	4605      	mov	r5, r0
 80063a6:	b911      	cbnz	r1, 80063ae <sbrk_aligned+0x12>
 80063a8:	f000 f9e8 	bl	800677c <_sbrk_r>
 80063ac:	6030      	str	r0, [r6, #0]
 80063ae:	4621      	mov	r1, r4
 80063b0:	4628      	mov	r0, r5
 80063b2:	f000 f9e3 	bl	800677c <_sbrk_r>
 80063b6:	1c43      	adds	r3, r0, #1
 80063b8:	d00a      	beq.n	80063d0 <sbrk_aligned+0x34>
 80063ba:	1cc4      	adds	r4, r0, #3
 80063bc:	f024 0403 	bic.w	r4, r4, #3
 80063c0:	42a0      	cmp	r0, r4
 80063c2:	d007      	beq.n	80063d4 <sbrk_aligned+0x38>
 80063c4:	1a21      	subs	r1, r4, r0
 80063c6:	4628      	mov	r0, r5
 80063c8:	f000 f9d8 	bl	800677c <_sbrk_r>
 80063cc:	3001      	adds	r0, #1
 80063ce:	d101      	bne.n	80063d4 <sbrk_aligned+0x38>
 80063d0:	f04f 34ff 	mov.w	r4, #4294967295
 80063d4:	4620      	mov	r0, r4
 80063d6:	bd70      	pop	{r4, r5, r6, pc}
 80063d8:	200002b8 	.word	0x200002b8

080063dc <_malloc_r>:
 80063dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063e0:	1ccd      	adds	r5, r1, #3
 80063e2:	f025 0503 	bic.w	r5, r5, #3
 80063e6:	3508      	adds	r5, #8
 80063e8:	2d0c      	cmp	r5, #12
 80063ea:	bf38      	it	cc
 80063ec:	250c      	movcc	r5, #12
 80063ee:	2d00      	cmp	r5, #0
 80063f0:	4607      	mov	r7, r0
 80063f2:	db01      	blt.n	80063f8 <_malloc_r+0x1c>
 80063f4:	42a9      	cmp	r1, r5
 80063f6:	d905      	bls.n	8006404 <_malloc_r+0x28>
 80063f8:	230c      	movs	r3, #12
 80063fa:	603b      	str	r3, [r7, #0]
 80063fc:	2600      	movs	r6, #0
 80063fe:	4630      	mov	r0, r6
 8006400:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006404:	4e2e      	ldr	r6, [pc, #184]	; (80064c0 <_malloc_r+0xe4>)
 8006406:	f000 fa25 	bl	8006854 <__malloc_lock>
 800640a:	6833      	ldr	r3, [r6, #0]
 800640c:	461c      	mov	r4, r3
 800640e:	bb34      	cbnz	r4, 800645e <_malloc_r+0x82>
 8006410:	4629      	mov	r1, r5
 8006412:	4638      	mov	r0, r7
 8006414:	f7ff ffc2 	bl	800639c <sbrk_aligned>
 8006418:	1c43      	adds	r3, r0, #1
 800641a:	4604      	mov	r4, r0
 800641c:	d14d      	bne.n	80064ba <_malloc_r+0xde>
 800641e:	6834      	ldr	r4, [r6, #0]
 8006420:	4626      	mov	r6, r4
 8006422:	2e00      	cmp	r6, #0
 8006424:	d140      	bne.n	80064a8 <_malloc_r+0xcc>
 8006426:	6823      	ldr	r3, [r4, #0]
 8006428:	4631      	mov	r1, r6
 800642a:	4638      	mov	r0, r7
 800642c:	eb04 0803 	add.w	r8, r4, r3
 8006430:	f000 f9a4 	bl	800677c <_sbrk_r>
 8006434:	4580      	cmp	r8, r0
 8006436:	d13a      	bne.n	80064ae <_malloc_r+0xd2>
 8006438:	6821      	ldr	r1, [r4, #0]
 800643a:	3503      	adds	r5, #3
 800643c:	1a6d      	subs	r5, r5, r1
 800643e:	f025 0503 	bic.w	r5, r5, #3
 8006442:	3508      	adds	r5, #8
 8006444:	2d0c      	cmp	r5, #12
 8006446:	bf38      	it	cc
 8006448:	250c      	movcc	r5, #12
 800644a:	4629      	mov	r1, r5
 800644c:	4638      	mov	r0, r7
 800644e:	f7ff ffa5 	bl	800639c <sbrk_aligned>
 8006452:	3001      	adds	r0, #1
 8006454:	d02b      	beq.n	80064ae <_malloc_r+0xd2>
 8006456:	6823      	ldr	r3, [r4, #0]
 8006458:	442b      	add	r3, r5
 800645a:	6023      	str	r3, [r4, #0]
 800645c:	e00e      	b.n	800647c <_malloc_r+0xa0>
 800645e:	6822      	ldr	r2, [r4, #0]
 8006460:	1b52      	subs	r2, r2, r5
 8006462:	d41e      	bmi.n	80064a2 <_malloc_r+0xc6>
 8006464:	2a0b      	cmp	r2, #11
 8006466:	d916      	bls.n	8006496 <_malloc_r+0xba>
 8006468:	1961      	adds	r1, r4, r5
 800646a:	42a3      	cmp	r3, r4
 800646c:	6025      	str	r5, [r4, #0]
 800646e:	bf18      	it	ne
 8006470:	6059      	strne	r1, [r3, #4]
 8006472:	6863      	ldr	r3, [r4, #4]
 8006474:	bf08      	it	eq
 8006476:	6031      	streq	r1, [r6, #0]
 8006478:	5162      	str	r2, [r4, r5]
 800647a:	604b      	str	r3, [r1, #4]
 800647c:	4638      	mov	r0, r7
 800647e:	f104 060b 	add.w	r6, r4, #11
 8006482:	f000 f9ed 	bl	8006860 <__malloc_unlock>
 8006486:	f026 0607 	bic.w	r6, r6, #7
 800648a:	1d23      	adds	r3, r4, #4
 800648c:	1af2      	subs	r2, r6, r3
 800648e:	d0b6      	beq.n	80063fe <_malloc_r+0x22>
 8006490:	1b9b      	subs	r3, r3, r6
 8006492:	50a3      	str	r3, [r4, r2]
 8006494:	e7b3      	b.n	80063fe <_malloc_r+0x22>
 8006496:	6862      	ldr	r2, [r4, #4]
 8006498:	42a3      	cmp	r3, r4
 800649a:	bf0c      	ite	eq
 800649c:	6032      	streq	r2, [r6, #0]
 800649e:	605a      	strne	r2, [r3, #4]
 80064a0:	e7ec      	b.n	800647c <_malloc_r+0xa0>
 80064a2:	4623      	mov	r3, r4
 80064a4:	6864      	ldr	r4, [r4, #4]
 80064a6:	e7b2      	b.n	800640e <_malloc_r+0x32>
 80064a8:	4634      	mov	r4, r6
 80064aa:	6876      	ldr	r6, [r6, #4]
 80064ac:	e7b9      	b.n	8006422 <_malloc_r+0x46>
 80064ae:	230c      	movs	r3, #12
 80064b0:	603b      	str	r3, [r7, #0]
 80064b2:	4638      	mov	r0, r7
 80064b4:	f000 f9d4 	bl	8006860 <__malloc_unlock>
 80064b8:	e7a1      	b.n	80063fe <_malloc_r+0x22>
 80064ba:	6025      	str	r5, [r4, #0]
 80064bc:	e7de      	b.n	800647c <_malloc_r+0xa0>
 80064be:	bf00      	nop
 80064c0:	200002b4 	.word	0x200002b4

080064c4 <__ssputs_r>:
 80064c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064c8:	688e      	ldr	r6, [r1, #8]
 80064ca:	429e      	cmp	r6, r3
 80064cc:	4682      	mov	sl, r0
 80064ce:	460c      	mov	r4, r1
 80064d0:	4690      	mov	r8, r2
 80064d2:	461f      	mov	r7, r3
 80064d4:	d838      	bhi.n	8006548 <__ssputs_r+0x84>
 80064d6:	898a      	ldrh	r2, [r1, #12]
 80064d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80064dc:	d032      	beq.n	8006544 <__ssputs_r+0x80>
 80064de:	6825      	ldr	r5, [r4, #0]
 80064e0:	6909      	ldr	r1, [r1, #16]
 80064e2:	eba5 0901 	sub.w	r9, r5, r1
 80064e6:	6965      	ldr	r5, [r4, #20]
 80064e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80064ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80064f0:	3301      	adds	r3, #1
 80064f2:	444b      	add	r3, r9
 80064f4:	106d      	asrs	r5, r5, #1
 80064f6:	429d      	cmp	r5, r3
 80064f8:	bf38      	it	cc
 80064fa:	461d      	movcc	r5, r3
 80064fc:	0553      	lsls	r3, r2, #21
 80064fe:	d531      	bpl.n	8006564 <__ssputs_r+0xa0>
 8006500:	4629      	mov	r1, r5
 8006502:	f7ff ff6b 	bl	80063dc <_malloc_r>
 8006506:	4606      	mov	r6, r0
 8006508:	b950      	cbnz	r0, 8006520 <__ssputs_r+0x5c>
 800650a:	230c      	movs	r3, #12
 800650c:	f8ca 3000 	str.w	r3, [sl]
 8006510:	89a3      	ldrh	r3, [r4, #12]
 8006512:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006516:	81a3      	strh	r3, [r4, #12]
 8006518:	f04f 30ff 	mov.w	r0, #4294967295
 800651c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006520:	6921      	ldr	r1, [r4, #16]
 8006522:	464a      	mov	r2, r9
 8006524:	f7ff fb46 	bl	8005bb4 <memcpy>
 8006528:	89a3      	ldrh	r3, [r4, #12]
 800652a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800652e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006532:	81a3      	strh	r3, [r4, #12]
 8006534:	6126      	str	r6, [r4, #16]
 8006536:	6165      	str	r5, [r4, #20]
 8006538:	444e      	add	r6, r9
 800653a:	eba5 0509 	sub.w	r5, r5, r9
 800653e:	6026      	str	r6, [r4, #0]
 8006540:	60a5      	str	r5, [r4, #8]
 8006542:	463e      	mov	r6, r7
 8006544:	42be      	cmp	r6, r7
 8006546:	d900      	bls.n	800654a <__ssputs_r+0x86>
 8006548:	463e      	mov	r6, r7
 800654a:	6820      	ldr	r0, [r4, #0]
 800654c:	4632      	mov	r2, r6
 800654e:	4641      	mov	r1, r8
 8006550:	f000 f966 	bl	8006820 <memmove>
 8006554:	68a3      	ldr	r3, [r4, #8]
 8006556:	1b9b      	subs	r3, r3, r6
 8006558:	60a3      	str	r3, [r4, #8]
 800655a:	6823      	ldr	r3, [r4, #0]
 800655c:	4433      	add	r3, r6
 800655e:	6023      	str	r3, [r4, #0]
 8006560:	2000      	movs	r0, #0
 8006562:	e7db      	b.n	800651c <__ssputs_r+0x58>
 8006564:	462a      	mov	r2, r5
 8006566:	f000 f981 	bl	800686c <_realloc_r>
 800656a:	4606      	mov	r6, r0
 800656c:	2800      	cmp	r0, #0
 800656e:	d1e1      	bne.n	8006534 <__ssputs_r+0x70>
 8006570:	6921      	ldr	r1, [r4, #16]
 8006572:	4650      	mov	r0, sl
 8006574:	f7ff fec6 	bl	8006304 <_free_r>
 8006578:	e7c7      	b.n	800650a <__ssputs_r+0x46>
	...

0800657c <_svfiprintf_r>:
 800657c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006580:	4698      	mov	r8, r3
 8006582:	898b      	ldrh	r3, [r1, #12]
 8006584:	061b      	lsls	r3, r3, #24
 8006586:	b09d      	sub	sp, #116	; 0x74
 8006588:	4607      	mov	r7, r0
 800658a:	460d      	mov	r5, r1
 800658c:	4614      	mov	r4, r2
 800658e:	d50e      	bpl.n	80065ae <_svfiprintf_r+0x32>
 8006590:	690b      	ldr	r3, [r1, #16]
 8006592:	b963      	cbnz	r3, 80065ae <_svfiprintf_r+0x32>
 8006594:	2140      	movs	r1, #64	; 0x40
 8006596:	f7ff ff21 	bl	80063dc <_malloc_r>
 800659a:	6028      	str	r0, [r5, #0]
 800659c:	6128      	str	r0, [r5, #16]
 800659e:	b920      	cbnz	r0, 80065aa <_svfiprintf_r+0x2e>
 80065a0:	230c      	movs	r3, #12
 80065a2:	603b      	str	r3, [r7, #0]
 80065a4:	f04f 30ff 	mov.w	r0, #4294967295
 80065a8:	e0d1      	b.n	800674e <_svfiprintf_r+0x1d2>
 80065aa:	2340      	movs	r3, #64	; 0x40
 80065ac:	616b      	str	r3, [r5, #20]
 80065ae:	2300      	movs	r3, #0
 80065b0:	9309      	str	r3, [sp, #36]	; 0x24
 80065b2:	2320      	movs	r3, #32
 80065b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80065b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80065bc:	2330      	movs	r3, #48	; 0x30
 80065be:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006768 <_svfiprintf_r+0x1ec>
 80065c2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80065c6:	f04f 0901 	mov.w	r9, #1
 80065ca:	4623      	mov	r3, r4
 80065cc:	469a      	mov	sl, r3
 80065ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065d2:	b10a      	cbz	r2, 80065d8 <_svfiprintf_r+0x5c>
 80065d4:	2a25      	cmp	r2, #37	; 0x25
 80065d6:	d1f9      	bne.n	80065cc <_svfiprintf_r+0x50>
 80065d8:	ebba 0b04 	subs.w	fp, sl, r4
 80065dc:	d00b      	beq.n	80065f6 <_svfiprintf_r+0x7a>
 80065de:	465b      	mov	r3, fp
 80065e0:	4622      	mov	r2, r4
 80065e2:	4629      	mov	r1, r5
 80065e4:	4638      	mov	r0, r7
 80065e6:	f7ff ff6d 	bl	80064c4 <__ssputs_r>
 80065ea:	3001      	adds	r0, #1
 80065ec:	f000 80aa 	beq.w	8006744 <_svfiprintf_r+0x1c8>
 80065f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065f2:	445a      	add	r2, fp
 80065f4:	9209      	str	r2, [sp, #36]	; 0x24
 80065f6:	f89a 3000 	ldrb.w	r3, [sl]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	f000 80a2 	beq.w	8006744 <_svfiprintf_r+0x1c8>
 8006600:	2300      	movs	r3, #0
 8006602:	f04f 32ff 	mov.w	r2, #4294967295
 8006606:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800660a:	f10a 0a01 	add.w	sl, sl, #1
 800660e:	9304      	str	r3, [sp, #16]
 8006610:	9307      	str	r3, [sp, #28]
 8006612:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006616:	931a      	str	r3, [sp, #104]	; 0x68
 8006618:	4654      	mov	r4, sl
 800661a:	2205      	movs	r2, #5
 800661c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006620:	4851      	ldr	r0, [pc, #324]	; (8006768 <_svfiprintf_r+0x1ec>)
 8006622:	f7f9 fdfd 	bl	8000220 <memchr>
 8006626:	9a04      	ldr	r2, [sp, #16]
 8006628:	b9d8      	cbnz	r0, 8006662 <_svfiprintf_r+0xe6>
 800662a:	06d0      	lsls	r0, r2, #27
 800662c:	bf44      	itt	mi
 800662e:	2320      	movmi	r3, #32
 8006630:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006634:	0711      	lsls	r1, r2, #28
 8006636:	bf44      	itt	mi
 8006638:	232b      	movmi	r3, #43	; 0x2b
 800663a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800663e:	f89a 3000 	ldrb.w	r3, [sl]
 8006642:	2b2a      	cmp	r3, #42	; 0x2a
 8006644:	d015      	beq.n	8006672 <_svfiprintf_r+0xf6>
 8006646:	9a07      	ldr	r2, [sp, #28]
 8006648:	4654      	mov	r4, sl
 800664a:	2000      	movs	r0, #0
 800664c:	f04f 0c0a 	mov.w	ip, #10
 8006650:	4621      	mov	r1, r4
 8006652:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006656:	3b30      	subs	r3, #48	; 0x30
 8006658:	2b09      	cmp	r3, #9
 800665a:	d94e      	bls.n	80066fa <_svfiprintf_r+0x17e>
 800665c:	b1b0      	cbz	r0, 800668c <_svfiprintf_r+0x110>
 800665e:	9207      	str	r2, [sp, #28]
 8006660:	e014      	b.n	800668c <_svfiprintf_r+0x110>
 8006662:	eba0 0308 	sub.w	r3, r0, r8
 8006666:	fa09 f303 	lsl.w	r3, r9, r3
 800666a:	4313      	orrs	r3, r2
 800666c:	9304      	str	r3, [sp, #16]
 800666e:	46a2      	mov	sl, r4
 8006670:	e7d2      	b.n	8006618 <_svfiprintf_r+0x9c>
 8006672:	9b03      	ldr	r3, [sp, #12]
 8006674:	1d19      	adds	r1, r3, #4
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	9103      	str	r1, [sp, #12]
 800667a:	2b00      	cmp	r3, #0
 800667c:	bfbb      	ittet	lt
 800667e:	425b      	neglt	r3, r3
 8006680:	f042 0202 	orrlt.w	r2, r2, #2
 8006684:	9307      	strge	r3, [sp, #28]
 8006686:	9307      	strlt	r3, [sp, #28]
 8006688:	bfb8      	it	lt
 800668a:	9204      	strlt	r2, [sp, #16]
 800668c:	7823      	ldrb	r3, [r4, #0]
 800668e:	2b2e      	cmp	r3, #46	; 0x2e
 8006690:	d10c      	bne.n	80066ac <_svfiprintf_r+0x130>
 8006692:	7863      	ldrb	r3, [r4, #1]
 8006694:	2b2a      	cmp	r3, #42	; 0x2a
 8006696:	d135      	bne.n	8006704 <_svfiprintf_r+0x188>
 8006698:	9b03      	ldr	r3, [sp, #12]
 800669a:	1d1a      	adds	r2, r3, #4
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	9203      	str	r2, [sp, #12]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	bfb8      	it	lt
 80066a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80066a8:	3402      	adds	r4, #2
 80066aa:	9305      	str	r3, [sp, #20]
 80066ac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006778 <_svfiprintf_r+0x1fc>
 80066b0:	7821      	ldrb	r1, [r4, #0]
 80066b2:	2203      	movs	r2, #3
 80066b4:	4650      	mov	r0, sl
 80066b6:	f7f9 fdb3 	bl	8000220 <memchr>
 80066ba:	b140      	cbz	r0, 80066ce <_svfiprintf_r+0x152>
 80066bc:	2340      	movs	r3, #64	; 0x40
 80066be:	eba0 000a 	sub.w	r0, r0, sl
 80066c2:	fa03 f000 	lsl.w	r0, r3, r0
 80066c6:	9b04      	ldr	r3, [sp, #16]
 80066c8:	4303      	orrs	r3, r0
 80066ca:	3401      	adds	r4, #1
 80066cc:	9304      	str	r3, [sp, #16]
 80066ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066d2:	4826      	ldr	r0, [pc, #152]	; (800676c <_svfiprintf_r+0x1f0>)
 80066d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80066d8:	2206      	movs	r2, #6
 80066da:	f7f9 fda1 	bl	8000220 <memchr>
 80066de:	2800      	cmp	r0, #0
 80066e0:	d038      	beq.n	8006754 <_svfiprintf_r+0x1d8>
 80066e2:	4b23      	ldr	r3, [pc, #140]	; (8006770 <_svfiprintf_r+0x1f4>)
 80066e4:	bb1b      	cbnz	r3, 800672e <_svfiprintf_r+0x1b2>
 80066e6:	9b03      	ldr	r3, [sp, #12]
 80066e8:	3307      	adds	r3, #7
 80066ea:	f023 0307 	bic.w	r3, r3, #7
 80066ee:	3308      	adds	r3, #8
 80066f0:	9303      	str	r3, [sp, #12]
 80066f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066f4:	4433      	add	r3, r6
 80066f6:	9309      	str	r3, [sp, #36]	; 0x24
 80066f8:	e767      	b.n	80065ca <_svfiprintf_r+0x4e>
 80066fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80066fe:	460c      	mov	r4, r1
 8006700:	2001      	movs	r0, #1
 8006702:	e7a5      	b.n	8006650 <_svfiprintf_r+0xd4>
 8006704:	2300      	movs	r3, #0
 8006706:	3401      	adds	r4, #1
 8006708:	9305      	str	r3, [sp, #20]
 800670a:	4619      	mov	r1, r3
 800670c:	f04f 0c0a 	mov.w	ip, #10
 8006710:	4620      	mov	r0, r4
 8006712:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006716:	3a30      	subs	r2, #48	; 0x30
 8006718:	2a09      	cmp	r2, #9
 800671a:	d903      	bls.n	8006724 <_svfiprintf_r+0x1a8>
 800671c:	2b00      	cmp	r3, #0
 800671e:	d0c5      	beq.n	80066ac <_svfiprintf_r+0x130>
 8006720:	9105      	str	r1, [sp, #20]
 8006722:	e7c3      	b.n	80066ac <_svfiprintf_r+0x130>
 8006724:	fb0c 2101 	mla	r1, ip, r1, r2
 8006728:	4604      	mov	r4, r0
 800672a:	2301      	movs	r3, #1
 800672c:	e7f0      	b.n	8006710 <_svfiprintf_r+0x194>
 800672e:	ab03      	add	r3, sp, #12
 8006730:	9300      	str	r3, [sp, #0]
 8006732:	462a      	mov	r2, r5
 8006734:	4b0f      	ldr	r3, [pc, #60]	; (8006774 <_svfiprintf_r+0x1f8>)
 8006736:	a904      	add	r1, sp, #16
 8006738:	4638      	mov	r0, r7
 800673a:	f7fd ffc9 	bl	80046d0 <_printf_float>
 800673e:	1c42      	adds	r2, r0, #1
 8006740:	4606      	mov	r6, r0
 8006742:	d1d6      	bne.n	80066f2 <_svfiprintf_r+0x176>
 8006744:	89ab      	ldrh	r3, [r5, #12]
 8006746:	065b      	lsls	r3, r3, #25
 8006748:	f53f af2c 	bmi.w	80065a4 <_svfiprintf_r+0x28>
 800674c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800674e:	b01d      	add	sp, #116	; 0x74
 8006750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006754:	ab03      	add	r3, sp, #12
 8006756:	9300      	str	r3, [sp, #0]
 8006758:	462a      	mov	r2, r5
 800675a:	4b06      	ldr	r3, [pc, #24]	; (8006774 <_svfiprintf_r+0x1f8>)
 800675c:	a904      	add	r1, sp, #16
 800675e:	4638      	mov	r0, r7
 8006760:	f7fe fa5a 	bl	8004c18 <_printf_i>
 8006764:	e7eb      	b.n	800673e <_svfiprintf_r+0x1c2>
 8006766:	bf00      	nop
 8006768:	08008424 	.word	0x08008424
 800676c:	0800842e 	.word	0x0800842e
 8006770:	080046d1 	.word	0x080046d1
 8006774:	080064c5 	.word	0x080064c5
 8006778:	0800842a 	.word	0x0800842a

0800677c <_sbrk_r>:
 800677c:	b538      	push	{r3, r4, r5, lr}
 800677e:	4d06      	ldr	r5, [pc, #24]	; (8006798 <_sbrk_r+0x1c>)
 8006780:	2300      	movs	r3, #0
 8006782:	4604      	mov	r4, r0
 8006784:	4608      	mov	r0, r1
 8006786:	602b      	str	r3, [r5, #0]
 8006788:	f7fb f9f4 	bl	8001b74 <_sbrk>
 800678c:	1c43      	adds	r3, r0, #1
 800678e:	d102      	bne.n	8006796 <_sbrk_r+0x1a>
 8006790:	682b      	ldr	r3, [r5, #0]
 8006792:	b103      	cbz	r3, 8006796 <_sbrk_r+0x1a>
 8006794:	6023      	str	r3, [r4, #0]
 8006796:	bd38      	pop	{r3, r4, r5, pc}
 8006798:	200002bc 	.word	0x200002bc

0800679c <__assert_func>:
 800679c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800679e:	4614      	mov	r4, r2
 80067a0:	461a      	mov	r2, r3
 80067a2:	4b09      	ldr	r3, [pc, #36]	; (80067c8 <__assert_func+0x2c>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4605      	mov	r5, r0
 80067a8:	68d8      	ldr	r0, [r3, #12]
 80067aa:	b14c      	cbz	r4, 80067c0 <__assert_func+0x24>
 80067ac:	4b07      	ldr	r3, [pc, #28]	; (80067cc <__assert_func+0x30>)
 80067ae:	9100      	str	r1, [sp, #0]
 80067b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80067b4:	4906      	ldr	r1, [pc, #24]	; (80067d0 <__assert_func+0x34>)
 80067b6:	462b      	mov	r3, r5
 80067b8:	f000 f80e 	bl	80067d8 <fiprintf>
 80067bc:	f000 faac 	bl	8006d18 <abort>
 80067c0:	4b04      	ldr	r3, [pc, #16]	; (80067d4 <__assert_func+0x38>)
 80067c2:	461c      	mov	r4, r3
 80067c4:	e7f3      	b.n	80067ae <__assert_func+0x12>
 80067c6:	bf00      	nop
 80067c8:	2000000c 	.word	0x2000000c
 80067cc:	08008435 	.word	0x08008435
 80067d0:	08008442 	.word	0x08008442
 80067d4:	08008470 	.word	0x08008470

080067d8 <fiprintf>:
 80067d8:	b40e      	push	{r1, r2, r3}
 80067da:	b503      	push	{r0, r1, lr}
 80067dc:	4601      	mov	r1, r0
 80067de:	ab03      	add	r3, sp, #12
 80067e0:	4805      	ldr	r0, [pc, #20]	; (80067f8 <fiprintf+0x20>)
 80067e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80067e6:	6800      	ldr	r0, [r0, #0]
 80067e8:	9301      	str	r3, [sp, #4]
 80067ea:	f000 f897 	bl	800691c <_vfiprintf_r>
 80067ee:	b002      	add	sp, #8
 80067f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80067f4:	b003      	add	sp, #12
 80067f6:	4770      	bx	lr
 80067f8:	2000000c 	.word	0x2000000c

080067fc <__ascii_mbtowc>:
 80067fc:	b082      	sub	sp, #8
 80067fe:	b901      	cbnz	r1, 8006802 <__ascii_mbtowc+0x6>
 8006800:	a901      	add	r1, sp, #4
 8006802:	b142      	cbz	r2, 8006816 <__ascii_mbtowc+0x1a>
 8006804:	b14b      	cbz	r3, 800681a <__ascii_mbtowc+0x1e>
 8006806:	7813      	ldrb	r3, [r2, #0]
 8006808:	600b      	str	r3, [r1, #0]
 800680a:	7812      	ldrb	r2, [r2, #0]
 800680c:	1e10      	subs	r0, r2, #0
 800680e:	bf18      	it	ne
 8006810:	2001      	movne	r0, #1
 8006812:	b002      	add	sp, #8
 8006814:	4770      	bx	lr
 8006816:	4610      	mov	r0, r2
 8006818:	e7fb      	b.n	8006812 <__ascii_mbtowc+0x16>
 800681a:	f06f 0001 	mvn.w	r0, #1
 800681e:	e7f8      	b.n	8006812 <__ascii_mbtowc+0x16>

08006820 <memmove>:
 8006820:	4288      	cmp	r0, r1
 8006822:	b510      	push	{r4, lr}
 8006824:	eb01 0402 	add.w	r4, r1, r2
 8006828:	d902      	bls.n	8006830 <memmove+0x10>
 800682a:	4284      	cmp	r4, r0
 800682c:	4623      	mov	r3, r4
 800682e:	d807      	bhi.n	8006840 <memmove+0x20>
 8006830:	1e43      	subs	r3, r0, #1
 8006832:	42a1      	cmp	r1, r4
 8006834:	d008      	beq.n	8006848 <memmove+0x28>
 8006836:	f811 2b01 	ldrb.w	r2, [r1], #1
 800683a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800683e:	e7f8      	b.n	8006832 <memmove+0x12>
 8006840:	4402      	add	r2, r0
 8006842:	4601      	mov	r1, r0
 8006844:	428a      	cmp	r2, r1
 8006846:	d100      	bne.n	800684a <memmove+0x2a>
 8006848:	bd10      	pop	{r4, pc}
 800684a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800684e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006852:	e7f7      	b.n	8006844 <memmove+0x24>

08006854 <__malloc_lock>:
 8006854:	4801      	ldr	r0, [pc, #4]	; (800685c <__malloc_lock+0x8>)
 8006856:	f000 bc1f 	b.w	8007098 <__retarget_lock_acquire_recursive>
 800685a:	bf00      	nop
 800685c:	200002c0 	.word	0x200002c0

08006860 <__malloc_unlock>:
 8006860:	4801      	ldr	r0, [pc, #4]	; (8006868 <__malloc_unlock+0x8>)
 8006862:	f000 bc1a 	b.w	800709a <__retarget_lock_release_recursive>
 8006866:	bf00      	nop
 8006868:	200002c0 	.word	0x200002c0

0800686c <_realloc_r>:
 800686c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006870:	4680      	mov	r8, r0
 8006872:	4614      	mov	r4, r2
 8006874:	460e      	mov	r6, r1
 8006876:	b921      	cbnz	r1, 8006882 <_realloc_r+0x16>
 8006878:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800687c:	4611      	mov	r1, r2
 800687e:	f7ff bdad 	b.w	80063dc <_malloc_r>
 8006882:	b92a      	cbnz	r2, 8006890 <_realloc_r+0x24>
 8006884:	f7ff fd3e 	bl	8006304 <_free_r>
 8006888:	4625      	mov	r5, r4
 800688a:	4628      	mov	r0, r5
 800688c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006890:	f000 fc6a 	bl	8007168 <_malloc_usable_size_r>
 8006894:	4284      	cmp	r4, r0
 8006896:	4607      	mov	r7, r0
 8006898:	d802      	bhi.n	80068a0 <_realloc_r+0x34>
 800689a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800689e:	d812      	bhi.n	80068c6 <_realloc_r+0x5a>
 80068a0:	4621      	mov	r1, r4
 80068a2:	4640      	mov	r0, r8
 80068a4:	f7ff fd9a 	bl	80063dc <_malloc_r>
 80068a8:	4605      	mov	r5, r0
 80068aa:	2800      	cmp	r0, #0
 80068ac:	d0ed      	beq.n	800688a <_realloc_r+0x1e>
 80068ae:	42bc      	cmp	r4, r7
 80068b0:	4622      	mov	r2, r4
 80068b2:	4631      	mov	r1, r6
 80068b4:	bf28      	it	cs
 80068b6:	463a      	movcs	r2, r7
 80068b8:	f7ff f97c 	bl	8005bb4 <memcpy>
 80068bc:	4631      	mov	r1, r6
 80068be:	4640      	mov	r0, r8
 80068c0:	f7ff fd20 	bl	8006304 <_free_r>
 80068c4:	e7e1      	b.n	800688a <_realloc_r+0x1e>
 80068c6:	4635      	mov	r5, r6
 80068c8:	e7df      	b.n	800688a <_realloc_r+0x1e>

080068ca <__sfputc_r>:
 80068ca:	6893      	ldr	r3, [r2, #8]
 80068cc:	3b01      	subs	r3, #1
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	b410      	push	{r4}
 80068d2:	6093      	str	r3, [r2, #8]
 80068d4:	da08      	bge.n	80068e8 <__sfputc_r+0x1e>
 80068d6:	6994      	ldr	r4, [r2, #24]
 80068d8:	42a3      	cmp	r3, r4
 80068da:	db01      	blt.n	80068e0 <__sfputc_r+0x16>
 80068dc:	290a      	cmp	r1, #10
 80068de:	d103      	bne.n	80068e8 <__sfputc_r+0x1e>
 80068e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80068e4:	f000 b94a 	b.w	8006b7c <__swbuf_r>
 80068e8:	6813      	ldr	r3, [r2, #0]
 80068ea:	1c58      	adds	r0, r3, #1
 80068ec:	6010      	str	r0, [r2, #0]
 80068ee:	7019      	strb	r1, [r3, #0]
 80068f0:	4608      	mov	r0, r1
 80068f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80068f6:	4770      	bx	lr

080068f8 <__sfputs_r>:
 80068f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068fa:	4606      	mov	r6, r0
 80068fc:	460f      	mov	r7, r1
 80068fe:	4614      	mov	r4, r2
 8006900:	18d5      	adds	r5, r2, r3
 8006902:	42ac      	cmp	r4, r5
 8006904:	d101      	bne.n	800690a <__sfputs_r+0x12>
 8006906:	2000      	movs	r0, #0
 8006908:	e007      	b.n	800691a <__sfputs_r+0x22>
 800690a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800690e:	463a      	mov	r2, r7
 8006910:	4630      	mov	r0, r6
 8006912:	f7ff ffda 	bl	80068ca <__sfputc_r>
 8006916:	1c43      	adds	r3, r0, #1
 8006918:	d1f3      	bne.n	8006902 <__sfputs_r+0xa>
 800691a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800691c <_vfiprintf_r>:
 800691c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006920:	460d      	mov	r5, r1
 8006922:	b09d      	sub	sp, #116	; 0x74
 8006924:	4614      	mov	r4, r2
 8006926:	4698      	mov	r8, r3
 8006928:	4606      	mov	r6, r0
 800692a:	b118      	cbz	r0, 8006934 <_vfiprintf_r+0x18>
 800692c:	6983      	ldr	r3, [r0, #24]
 800692e:	b90b      	cbnz	r3, 8006934 <_vfiprintf_r+0x18>
 8006930:	f000 fb14 	bl	8006f5c <__sinit>
 8006934:	4b89      	ldr	r3, [pc, #548]	; (8006b5c <_vfiprintf_r+0x240>)
 8006936:	429d      	cmp	r5, r3
 8006938:	d11b      	bne.n	8006972 <_vfiprintf_r+0x56>
 800693a:	6875      	ldr	r5, [r6, #4]
 800693c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800693e:	07d9      	lsls	r1, r3, #31
 8006940:	d405      	bmi.n	800694e <_vfiprintf_r+0x32>
 8006942:	89ab      	ldrh	r3, [r5, #12]
 8006944:	059a      	lsls	r2, r3, #22
 8006946:	d402      	bmi.n	800694e <_vfiprintf_r+0x32>
 8006948:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800694a:	f000 fba5 	bl	8007098 <__retarget_lock_acquire_recursive>
 800694e:	89ab      	ldrh	r3, [r5, #12]
 8006950:	071b      	lsls	r3, r3, #28
 8006952:	d501      	bpl.n	8006958 <_vfiprintf_r+0x3c>
 8006954:	692b      	ldr	r3, [r5, #16]
 8006956:	b9eb      	cbnz	r3, 8006994 <_vfiprintf_r+0x78>
 8006958:	4629      	mov	r1, r5
 800695a:	4630      	mov	r0, r6
 800695c:	f000 f96e 	bl	8006c3c <__swsetup_r>
 8006960:	b1c0      	cbz	r0, 8006994 <_vfiprintf_r+0x78>
 8006962:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006964:	07dc      	lsls	r4, r3, #31
 8006966:	d50e      	bpl.n	8006986 <_vfiprintf_r+0x6a>
 8006968:	f04f 30ff 	mov.w	r0, #4294967295
 800696c:	b01d      	add	sp, #116	; 0x74
 800696e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006972:	4b7b      	ldr	r3, [pc, #492]	; (8006b60 <_vfiprintf_r+0x244>)
 8006974:	429d      	cmp	r5, r3
 8006976:	d101      	bne.n	800697c <_vfiprintf_r+0x60>
 8006978:	68b5      	ldr	r5, [r6, #8]
 800697a:	e7df      	b.n	800693c <_vfiprintf_r+0x20>
 800697c:	4b79      	ldr	r3, [pc, #484]	; (8006b64 <_vfiprintf_r+0x248>)
 800697e:	429d      	cmp	r5, r3
 8006980:	bf08      	it	eq
 8006982:	68f5      	ldreq	r5, [r6, #12]
 8006984:	e7da      	b.n	800693c <_vfiprintf_r+0x20>
 8006986:	89ab      	ldrh	r3, [r5, #12]
 8006988:	0598      	lsls	r0, r3, #22
 800698a:	d4ed      	bmi.n	8006968 <_vfiprintf_r+0x4c>
 800698c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800698e:	f000 fb84 	bl	800709a <__retarget_lock_release_recursive>
 8006992:	e7e9      	b.n	8006968 <_vfiprintf_r+0x4c>
 8006994:	2300      	movs	r3, #0
 8006996:	9309      	str	r3, [sp, #36]	; 0x24
 8006998:	2320      	movs	r3, #32
 800699a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800699e:	f8cd 800c 	str.w	r8, [sp, #12]
 80069a2:	2330      	movs	r3, #48	; 0x30
 80069a4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006b68 <_vfiprintf_r+0x24c>
 80069a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80069ac:	f04f 0901 	mov.w	r9, #1
 80069b0:	4623      	mov	r3, r4
 80069b2:	469a      	mov	sl, r3
 80069b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80069b8:	b10a      	cbz	r2, 80069be <_vfiprintf_r+0xa2>
 80069ba:	2a25      	cmp	r2, #37	; 0x25
 80069bc:	d1f9      	bne.n	80069b2 <_vfiprintf_r+0x96>
 80069be:	ebba 0b04 	subs.w	fp, sl, r4
 80069c2:	d00b      	beq.n	80069dc <_vfiprintf_r+0xc0>
 80069c4:	465b      	mov	r3, fp
 80069c6:	4622      	mov	r2, r4
 80069c8:	4629      	mov	r1, r5
 80069ca:	4630      	mov	r0, r6
 80069cc:	f7ff ff94 	bl	80068f8 <__sfputs_r>
 80069d0:	3001      	adds	r0, #1
 80069d2:	f000 80aa 	beq.w	8006b2a <_vfiprintf_r+0x20e>
 80069d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069d8:	445a      	add	r2, fp
 80069da:	9209      	str	r2, [sp, #36]	; 0x24
 80069dc:	f89a 3000 	ldrb.w	r3, [sl]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	f000 80a2 	beq.w	8006b2a <_vfiprintf_r+0x20e>
 80069e6:	2300      	movs	r3, #0
 80069e8:	f04f 32ff 	mov.w	r2, #4294967295
 80069ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80069f0:	f10a 0a01 	add.w	sl, sl, #1
 80069f4:	9304      	str	r3, [sp, #16]
 80069f6:	9307      	str	r3, [sp, #28]
 80069f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80069fc:	931a      	str	r3, [sp, #104]	; 0x68
 80069fe:	4654      	mov	r4, sl
 8006a00:	2205      	movs	r2, #5
 8006a02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a06:	4858      	ldr	r0, [pc, #352]	; (8006b68 <_vfiprintf_r+0x24c>)
 8006a08:	f7f9 fc0a 	bl	8000220 <memchr>
 8006a0c:	9a04      	ldr	r2, [sp, #16]
 8006a0e:	b9d8      	cbnz	r0, 8006a48 <_vfiprintf_r+0x12c>
 8006a10:	06d1      	lsls	r1, r2, #27
 8006a12:	bf44      	itt	mi
 8006a14:	2320      	movmi	r3, #32
 8006a16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a1a:	0713      	lsls	r3, r2, #28
 8006a1c:	bf44      	itt	mi
 8006a1e:	232b      	movmi	r3, #43	; 0x2b
 8006a20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a24:	f89a 3000 	ldrb.w	r3, [sl]
 8006a28:	2b2a      	cmp	r3, #42	; 0x2a
 8006a2a:	d015      	beq.n	8006a58 <_vfiprintf_r+0x13c>
 8006a2c:	9a07      	ldr	r2, [sp, #28]
 8006a2e:	4654      	mov	r4, sl
 8006a30:	2000      	movs	r0, #0
 8006a32:	f04f 0c0a 	mov.w	ip, #10
 8006a36:	4621      	mov	r1, r4
 8006a38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a3c:	3b30      	subs	r3, #48	; 0x30
 8006a3e:	2b09      	cmp	r3, #9
 8006a40:	d94e      	bls.n	8006ae0 <_vfiprintf_r+0x1c4>
 8006a42:	b1b0      	cbz	r0, 8006a72 <_vfiprintf_r+0x156>
 8006a44:	9207      	str	r2, [sp, #28]
 8006a46:	e014      	b.n	8006a72 <_vfiprintf_r+0x156>
 8006a48:	eba0 0308 	sub.w	r3, r0, r8
 8006a4c:	fa09 f303 	lsl.w	r3, r9, r3
 8006a50:	4313      	orrs	r3, r2
 8006a52:	9304      	str	r3, [sp, #16]
 8006a54:	46a2      	mov	sl, r4
 8006a56:	e7d2      	b.n	80069fe <_vfiprintf_r+0xe2>
 8006a58:	9b03      	ldr	r3, [sp, #12]
 8006a5a:	1d19      	adds	r1, r3, #4
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	9103      	str	r1, [sp, #12]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	bfbb      	ittet	lt
 8006a64:	425b      	neglt	r3, r3
 8006a66:	f042 0202 	orrlt.w	r2, r2, #2
 8006a6a:	9307      	strge	r3, [sp, #28]
 8006a6c:	9307      	strlt	r3, [sp, #28]
 8006a6e:	bfb8      	it	lt
 8006a70:	9204      	strlt	r2, [sp, #16]
 8006a72:	7823      	ldrb	r3, [r4, #0]
 8006a74:	2b2e      	cmp	r3, #46	; 0x2e
 8006a76:	d10c      	bne.n	8006a92 <_vfiprintf_r+0x176>
 8006a78:	7863      	ldrb	r3, [r4, #1]
 8006a7a:	2b2a      	cmp	r3, #42	; 0x2a
 8006a7c:	d135      	bne.n	8006aea <_vfiprintf_r+0x1ce>
 8006a7e:	9b03      	ldr	r3, [sp, #12]
 8006a80:	1d1a      	adds	r2, r3, #4
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	9203      	str	r2, [sp, #12]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	bfb8      	it	lt
 8006a8a:	f04f 33ff 	movlt.w	r3, #4294967295
 8006a8e:	3402      	adds	r4, #2
 8006a90:	9305      	str	r3, [sp, #20]
 8006a92:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006b78 <_vfiprintf_r+0x25c>
 8006a96:	7821      	ldrb	r1, [r4, #0]
 8006a98:	2203      	movs	r2, #3
 8006a9a:	4650      	mov	r0, sl
 8006a9c:	f7f9 fbc0 	bl	8000220 <memchr>
 8006aa0:	b140      	cbz	r0, 8006ab4 <_vfiprintf_r+0x198>
 8006aa2:	2340      	movs	r3, #64	; 0x40
 8006aa4:	eba0 000a 	sub.w	r0, r0, sl
 8006aa8:	fa03 f000 	lsl.w	r0, r3, r0
 8006aac:	9b04      	ldr	r3, [sp, #16]
 8006aae:	4303      	orrs	r3, r0
 8006ab0:	3401      	adds	r4, #1
 8006ab2:	9304      	str	r3, [sp, #16]
 8006ab4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ab8:	482c      	ldr	r0, [pc, #176]	; (8006b6c <_vfiprintf_r+0x250>)
 8006aba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006abe:	2206      	movs	r2, #6
 8006ac0:	f7f9 fbae 	bl	8000220 <memchr>
 8006ac4:	2800      	cmp	r0, #0
 8006ac6:	d03f      	beq.n	8006b48 <_vfiprintf_r+0x22c>
 8006ac8:	4b29      	ldr	r3, [pc, #164]	; (8006b70 <_vfiprintf_r+0x254>)
 8006aca:	bb1b      	cbnz	r3, 8006b14 <_vfiprintf_r+0x1f8>
 8006acc:	9b03      	ldr	r3, [sp, #12]
 8006ace:	3307      	adds	r3, #7
 8006ad0:	f023 0307 	bic.w	r3, r3, #7
 8006ad4:	3308      	adds	r3, #8
 8006ad6:	9303      	str	r3, [sp, #12]
 8006ad8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ada:	443b      	add	r3, r7
 8006adc:	9309      	str	r3, [sp, #36]	; 0x24
 8006ade:	e767      	b.n	80069b0 <_vfiprintf_r+0x94>
 8006ae0:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ae4:	460c      	mov	r4, r1
 8006ae6:	2001      	movs	r0, #1
 8006ae8:	e7a5      	b.n	8006a36 <_vfiprintf_r+0x11a>
 8006aea:	2300      	movs	r3, #0
 8006aec:	3401      	adds	r4, #1
 8006aee:	9305      	str	r3, [sp, #20]
 8006af0:	4619      	mov	r1, r3
 8006af2:	f04f 0c0a 	mov.w	ip, #10
 8006af6:	4620      	mov	r0, r4
 8006af8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006afc:	3a30      	subs	r2, #48	; 0x30
 8006afe:	2a09      	cmp	r2, #9
 8006b00:	d903      	bls.n	8006b0a <_vfiprintf_r+0x1ee>
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d0c5      	beq.n	8006a92 <_vfiprintf_r+0x176>
 8006b06:	9105      	str	r1, [sp, #20]
 8006b08:	e7c3      	b.n	8006a92 <_vfiprintf_r+0x176>
 8006b0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b0e:	4604      	mov	r4, r0
 8006b10:	2301      	movs	r3, #1
 8006b12:	e7f0      	b.n	8006af6 <_vfiprintf_r+0x1da>
 8006b14:	ab03      	add	r3, sp, #12
 8006b16:	9300      	str	r3, [sp, #0]
 8006b18:	462a      	mov	r2, r5
 8006b1a:	4b16      	ldr	r3, [pc, #88]	; (8006b74 <_vfiprintf_r+0x258>)
 8006b1c:	a904      	add	r1, sp, #16
 8006b1e:	4630      	mov	r0, r6
 8006b20:	f7fd fdd6 	bl	80046d0 <_printf_float>
 8006b24:	4607      	mov	r7, r0
 8006b26:	1c78      	adds	r0, r7, #1
 8006b28:	d1d6      	bne.n	8006ad8 <_vfiprintf_r+0x1bc>
 8006b2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b2c:	07d9      	lsls	r1, r3, #31
 8006b2e:	d405      	bmi.n	8006b3c <_vfiprintf_r+0x220>
 8006b30:	89ab      	ldrh	r3, [r5, #12]
 8006b32:	059a      	lsls	r2, r3, #22
 8006b34:	d402      	bmi.n	8006b3c <_vfiprintf_r+0x220>
 8006b36:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b38:	f000 faaf 	bl	800709a <__retarget_lock_release_recursive>
 8006b3c:	89ab      	ldrh	r3, [r5, #12]
 8006b3e:	065b      	lsls	r3, r3, #25
 8006b40:	f53f af12 	bmi.w	8006968 <_vfiprintf_r+0x4c>
 8006b44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006b46:	e711      	b.n	800696c <_vfiprintf_r+0x50>
 8006b48:	ab03      	add	r3, sp, #12
 8006b4a:	9300      	str	r3, [sp, #0]
 8006b4c:	462a      	mov	r2, r5
 8006b4e:	4b09      	ldr	r3, [pc, #36]	; (8006b74 <_vfiprintf_r+0x258>)
 8006b50:	a904      	add	r1, sp, #16
 8006b52:	4630      	mov	r0, r6
 8006b54:	f7fe f860 	bl	8004c18 <_printf_i>
 8006b58:	e7e4      	b.n	8006b24 <_vfiprintf_r+0x208>
 8006b5a:	bf00      	nop
 8006b5c:	0800859c 	.word	0x0800859c
 8006b60:	080085bc 	.word	0x080085bc
 8006b64:	0800857c 	.word	0x0800857c
 8006b68:	08008424 	.word	0x08008424
 8006b6c:	0800842e 	.word	0x0800842e
 8006b70:	080046d1 	.word	0x080046d1
 8006b74:	080068f9 	.word	0x080068f9
 8006b78:	0800842a 	.word	0x0800842a

08006b7c <__swbuf_r>:
 8006b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b7e:	460e      	mov	r6, r1
 8006b80:	4614      	mov	r4, r2
 8006b82:	4605      	mov	r5, r0
 8006b84:	b118      	cbz	r0, 8006b8e <__swbuf_r+0x12>
 8006b86:	6983      	ldr	r3, [r0, #24]
 8006b88:	b90b      	cbnz	r3, 8006b8e <__swbuf_r+0x12>
 8006b8a:	f000 f9e7 	bl	8006f5c <__sinit>
 8006b8e:	4b21      	ldr	r3, [pc, #132]	; (8006c14 <__swbuf_r+0x98>)
 8006b90:	429c      	cmp	r4, r3
 8006b92:	d12b      	bne.n	8006bec <__swbuf_r+0x70>
 8006b94:	686c      	ldr	r4, [r5, #4]
 8006b96:	69a3      	ldr	r3, [r4, #24]
 8006b98:	60a3      	str	r3, [r4, #8]
 8006b9a:	89a3      	ldrh	r3, [r4, #12]
 8006b9c:	071a      	lsls	r2, r3, #28
 8006b9e:	d52f      	bpl.n	8006c00 <__swbuf_r+0x84>
 8006ba0:	6923      	ldr	r3, [r4, #16]
 8006ba2:	b36b      	cbz	r3, 8006c00 <__swbuf_r+0x84>
 8006ba4:	6923      	ldr	r3, [r4, #16]
 8006ba6:	6820      	ldr	r0, [r4, #0]
 8006ba8:	1ac0      	subs	r0, r0, r3
 8006baa:	6963      	ldr	r3, [r4, #20]
 8006bac:	b2f6      	uxtb	r6, r6
 8006bae:	4283      	cmp	r3, r0
 8006bb0:	4637      	mov	r7, r6
 8006bb2:	dc04      	bgt.n	8006bbe <__swbuf_r+0x42>
 8006bb4:	4621      	mov	r1, r4
 8006bb6:	4628      	mov	r0, r5
 8006bb8:	f000 f93c 	bl	8006e34 <_fflush_r>
 8006bbc:	bb30      	cbnz	r0, 8006c0c <__swbuf_r+0x90>
 8006bbe:	68a3      	ldr	r3, [r4, #8]
 8006bc0:	3b01      	subs	r3, #1
 8006bc2:	60a3      	str	r3, [r4, #8]
 8006bc4:	6823      	ldr	r3, [r4, #0]
 8006bc6:	1c5a      	adds	r2, r3, #1
 8006bc8:	6022      	str	r2, [r4, #0]
 8006bca:	701e      	strb	r6, [r3, #0]
 8006bcc:	6963      	ldr	r3, [r4, #20]
 8006bce:	3001      	adds	r0, #1
 8006bd0:	4283      	cmp	r3, r0
 8006bd2:	d004      	beq.n	8006bde <__swbuf_r+0x62>
 8006bd4:	89a3      	ldrh	r3, [r4, #12]
 8006bd6:	07db      	lsls	r3, r3, #31
 8006bd8:	d506      	bpl.n	8006be8 <__swbuf_r+0x6c>
 8006bda:	2e0a      	cmp	r6, #10
 8006bdc:	d104      	bne.n	8006be8 <__swbuf_r+0x6c>
 8006bde:	4621      	mov	r1, r4
 8006be0:	4628      	mov	r0, r5
 8006be2:	f000 f927 	bl	8006e34 <_fflush_r>
 8006be6:	b988      	cbnz	r0, 8006c0c <__swbuf_r+0x90>
 8006be8:	4638      	mov	r0, r7
 8006bea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bec:	4b0a      	ldr	r3, [pc, #40]	; (8006c18 <__swbuf_r+0x9c>)
 8006bee:	429c      	cmp	r4, r3
 8006bf0:	d101      	bne.n	8006bf6 <__swbuf_r+0x7a>
 8006bf2:	68ac      	ldr	r4, [r5, #8]
 8006bf4:	e7cf      	b.n	8006b96 <__swbuf_r+0x1a>
 8006bf6:	4b09      	ldr	r3, [pc, #36]	; (8006c1c <__swbuf_r+0xa0>)
 8006bf8:	429c      	cmp	r4, r3
 8006bfa:	bf08      	it	eq
 8006bfc:	68ec      	ldreq	r4, [r5, #12]
 8006bfe:	e7ca      	b.n	8006b96 <__swbuf_r+0x1a>
 8006c00:	4621      	mov	r1, r4
 8006c02:	4628      	mov	r0, r5
 8006c04:	f000 f81a 	bl	8006c3c <__swsetup_r>
 8006c08:	2800      	cmp	r0, #0
 8006c0a:	d0cb      	beq.n	8006ba4 <__swbuf_r+0x28>
 8006c0c:	f04f 37ff 	mov.w	r7, #4294967295
 8006c10:	e7ea      	b.n	8006be8 <__swbuf_r+0x6c>
 8006c12:	bf00      	nop
 8006c14:	0800859c 	.word	0x0800859c
 8006c18:	080085bc 	.word	0x080085bc
 8006c1c:	0800857c 	.word	0x0800857c

08006c20 <__ascii_wctomb>:
 8006c20:	b149      	cbz	r1, 8006c36 <__ascii_wctomb+0x16>
 8006c22:	2aff      	cmp	r2, #255	; 0xff
 8006c24:	bf85      	ittet	hi
 8006c26:	238a      	movhi	r3, #138	; 0x8a
 8006c28:	6003      	strhi	r3, [r0, #0]
 8006c2a:	700a      	strbls	r2, [r1, #0]
 8006c2c:	f04f 30ff 	movhi.w	r0, #4294967295
 8006c30:	bf98      	it	ls
 8006c32:	2001      	movls	r0, #1
 8006c34:	4770      	bx	lr
 8006c36:	4608      	mov	r0, r1
 8006c38:	4770      	bx	lr
	...

08006c3c <__swsetup_r>:
 8006c3c:	4b32      	ldr	r3, [pc, #200]	; (8006d08 <__swsetup_r+0xcc>)
 8006c3e:	b570      	push	{r4, r5, r6, lr}
 8006c40:	681d      	ldr	r5, [r3, #0]
 8006c42:	4606      	mov	r6, r0
 8006c44:	460c      	mov	r4, r1
 8006c46:	b125      	cbz	r5, 8006c52 <__swsetup_r+0x16>
 8006c48:	69ab      	ldr	r3, [r5, #24]
 8006c4a:	b913      	cbnz	r3, 8006c52 <__swsetup_r+0x16>
 8006c4c:	4628      	mov	r0, r5
 8006c4e:	f000 f985 	bl	8006f5c <__sinit>
 8006c52:	4b2e      	ldr	r3, [pc, #184]	; (8006d0c <__swsetup_r+0xd0>)
 8006c54:	429c      	cmp	r4, r3
 8006c56:	d10f      	bne.n	8006c78 <__swsetup_r+0x3c>
 8006c58:	686c      	ldr	r4, [r5, #4]
 8006c5a:	89a3      	ldrh	r3, [r4, #12]
 8006c5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006c60:	0719      	lsls	r1, r3, #28
 8006c62:	d42c      	bmi.n	8006cbe <__swsetup_r+0x82>
 8006c64:	06dd      	lsls	r5, r3, #27
 8006c66:	d411      	bmi.n	8006c8c <__swsetup_r+0x50>
 8006c68:	2309      	movs	r3, #9
 8006c6a:	6033      	str	r3, [r6, #0]
 8006c6c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006c70:	81a3      	strh	r3, [r4, #12]
 8006c72:	f04f 30ff 	mov.w	r0, #4294967295
 8006c76:	e03e      	b.n	8006cf6 <__swsetup_r+0xba>
 8006c78:	4b25      	ldr	r3, [pc, #148]	; (8006d10 <__swsetup_r+0xd4>)
 8006c7a:	429c      	cmp	r4, r3
 8006c7c:	d101      	bne.n	8006c82 <__swsetup_r+0x46>
 8006c7e:	68ac      	ldr	r4, [r5, #8]
 8006c80:	e7eb      	b.n	8006c5a <__swsetup_r+0x1e>
 8006c82:	4b24      	ldr	r3, [pc, #144]	; (8006d14 <__swsetup_r+0xd8>)
 8006c84:	429c      	cmp	r4, r3
 8006c86:	bf08      	it	eq
 8006c88:	68ec      	ldreq	r4, [r5, #12]
 8006c8a:	e7e6      	b.n	8006c5a <__swsetup_r+0x1e>
 8006c8c:	0758      	lsls	r0, r3, #29
 8006c8e:	d512      	bpl.n	8006cb6 <__swsetup_r+0x7a>
 8006c90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c92:	b141      	cbz	r1, 8006ca6 <__swsetup_r+0x6a>
 8006c94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c98:	4299      	cmp	r1, r3
 8006c9a:	d002      	beq.n	8006ca2 <__swsetup_r+0x66>
 8006c9c:	4630      	mov	r0, r6
 8006c9e:	f7ff fb31 	bl	8006304 <_free_r>
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	6363      	str	r3, [r4, #52]	; 0x34
 8006ca6:	89a3      	ldrh	r3, [r4, #12]
 8006ca8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006cac:	81a3      	strh	r3, [r4, #12]
 8006cae:	2300      	movs	r3, #0
 8006cb0:	6063      	str	r3, [r4, #4]
 8006cb2:	6923      	ldr	r3, [r4, #16]
 8006cb4:	6023      	str	r3, [r4, #0]
 8006cb6:	89a3      	ldrh	r3, [r4, #12]
 8006cb8:	f043 0308 	orr.w	r3, r3, #8
 8006cbc:	81a3      	strh	r3, [r4, #12]
 8006cbe:	6923      	ldr	r3, [r4, #16]
 8006cc0:	b94b      	cbnz	r3, 8006cd6 <__swsetup_r+0x9a>
 8006cc2:	89a3      	ldrh	r3, [r4, #12]
 8006cc4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006cc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ccc:	d003      	beq.n	8006cd6 <__swsetup_r+0x9a>
 8006cce:	4621      	mov	r1, r4
 8006cd0:	4630      	mov	r0, r6
 8006cd2:	f000 fa09 	bl	80070e8 <__smakebuf_r>
 8006cd6:	89a0      	ldrh	r0, [r4, #12]
 8006cd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006cdc:	f010 0301 	ands.w	r3, r0, #1
 8006ce0:	d00a      	beq.n	8006cf8 <__swsetup_r+0xbc>
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	60a3      	str	r3, [r4, #8]
 8006ce6:	6963      	ldr	r3, [r4, #20]
 8006ce8:	425b      	negs	r3, r3
 8006cea:	61a3      	str	r3, [r4, #24]
 8006cec:	6923      	ldr	r3, [r4, #16]
 8006cee:	b943      	cbnz	r3, 8006d02 <__swsetup_r+0xc6>
 8006cf0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006cf4:	d1ba      	bne.n	8006c6c <__swsetup_r+0x30>
 8006cf6:	bd70      	pop	{r4, r5, r6, pc}
 8006cf8:	0781      	lsls	r1, r0, #30
 8006cfa:	bf58      	it	pl
 8006cfc:	6963      	ldrpl	r3, [r4, #20]
 8006cfe:	60a3      	str	r3, [r4, #8]
 8006d00:	e7f4      	b.n	8006cec <__swsetup_r+0xb0>
 8006d02:	2000      	movs	r0, #0
 8006d04:	e7f7      	b.n	8006cf6 <__swsetup_r+0xba>
 8006d06:	bf00      	nop
 8006d08:	2000000c 	.word	0x2000000c
 8006d0c:	0800859c 	.word	0x0800859c
 8006d10:	080085bc 	.word	0x080085bc
 8006d14:	0800857c 	.word	0x0800857c

08006d18 <abort>:
 8006d18:	b508      	push	{r3, lr}
 8006d1a:	2006      	movs	r0, #6
 8006d1c:	f000 fa54 	bl	80071c8 <raise>
 8006d20:	2001      	movs	r0, #1
 8006d22:	f7fa feaf 	bl	8001a84 <_exit>
	...

08006d28 <__sflush_r>:
 8006d28:	898a      	ldrh	r2, [r1, #12]
 8006d2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d2e:	4605      	mov	r5, r0
 8006d30:	0710      	lsls	r0, r2, #28
 8006d32:	460c      	mov	r4, r1
 8006d34:	d458      	bmi.n	8006de8 <__sflush_r+0xc0>
 8006d36:	684b      	ldr	r3, [r1, #4]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	dc05      	bgt.n	8006d48 <__sflush_r+0x20>
 8006d3c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	dc02      	bgt.n	8006d48 <__sflush_r+0x20>
 8006d42:	2000      	movs	r0, #0
 8006d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d48:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006d4a:	2e00      	cmp	r6, #0
 8006d4c:	d0f9      	beq.n	8006d42 <__sflush_r+0x1a>
 8006d4e:	2300      	movs	r3, #0
 8006d50:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006d54:	682f      	ldr	r7, [r5, #0]
 8006d56:	602b      	str	r3, [r5, #0]
 8006d58:	d032      	beq.n	8006dc0 <__sflush_r+0x98>
 8006d5a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006d5c:	89a3      	ldrh	r3, [r4, #12]
 8006d5e:	075a      	lsls	r2, r3, #29
 8006d60:	d505      	bpl.n	8006d6e <__sflush_r+0x46>
 8006d62:	6863      	ldr	r3, [r4, #4]
 8006d64:	1ac0      	subs	r0, r0, r3
 8006d66:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006d68:	b10b      	cbz	r3, 8006d6e <__sflush_r+0x46>
 8006d6a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006d6c:	1ac0      	subs	r0, r0, r3
 8006d6e:	2300      	movs	r3, #0
 8006d70:	4602      	mov	r2, r0
 8006d72:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006d74:	6a21      	ldr	r1, [r4, #32]
 8006d76:	4628      	mov	r0, r5
 8006d78:	47b0      	blx	r6
 8006d7a:	1c43      	adds	r3, r0, #1
 8006d7c:	89a3      	ldrh	r3, [r4, #12]
 8006d7e:	d106      	bne.n	8006d8e <__sflush_r+0x66>
 8006d80:	6829      	ldr	r1, [r5, #0]
 8006d82:	291d      	cmp	r1, #29
 8006d84:	d82c      	bhi.n	8006de0 <__sflush_r+0xb8>
 8006d86:	4a2a      	ldr	r2, [pc, #168]	; (8006e30 <__sflush_r+0x108>)
 8006d88:	40ca      	lsrs	r2, r1
 8006d8a:	07d6      	lsls	r6, r2, #31
 8006d8c:	d528      	bpl.n	8006de0 <__sflush_r+0xb8>
 8006d8e:	2200      	movs	r2, #0
 8006d90:	6062      	str	r2, [r4, #4]
 8006d92:	04d9      	lsls	r1, r3, #19
 8006d94:	6922      	ldr	r2, [r4, #16]
 8006d96:	6022      	str	r2, [r4, #0]
 8006d98:	d504      	bpl.n	8006da4 <__sflush_r+0x7c>
 8006d9a:	1c42      	adds	r2, r0, #1
 8006d9c:	d101      	bne.n	8006da2 <__sflush_r+0x7a>
 8006d9e:	682b      	ldr	r3, [r5, #0]
 8006da0:	b903      	cbnz	r3, 8006da4 <__sflush_r+0x7c>
 8006da2:	6560      	str	r0, [r4, #84]	; 0x54
 8006da4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006da6:	602f      	str	r7, [r5, #0]
 8006da8:	2900      	cmp	r1, #0
 8006daa:	d0ca      	beq.n	8006d42 <__sflush_r+0x1a>
 8006dac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006db0:	4299      	cmp	r1, r3
 8006db2:	d002      	beq.n	8006dba <__sflush_r+0x92>
 8006db4:	4628      	mov	r0, r5
 8006db6:	f7ff faa5 	bl	8006304 <_free_r>
 8006dba:	2000      	movs	r0, #0
 8006dbc:	6360      	str	r0, [r4, #52]	; 0x34
 8006dbe:	e7c1      	b.n	8006d44 <__sflush_r+0x1c>
 8006dc0:	6a21      	ldr	r1, [r4, #32]
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	4628      	mov	r0, r5
 8006dc6:	47b0      	blx	r6
 8006dc8:	1c41      	adds	r1, r0, #1
 8006dca:	d1c7      	bne.n	8006d5c <__sflush_r+0x34>
 8006dcc:	682b      	ldr	r3, [r5, #0]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d0c4      	beq.n	8006d5c <__sflush_r+0x34>
 8006dd2:	2b1d      	cmp	r3, #29
 8006dd4:	d001      	beq.n	8006dda <__sflush_r+0xb2>
 8006dd6:	2b16      	cmp	r3, #22
 8006dd8:	d101      	bne.n	8006dde <__sflush_r+0xb6>
 8006dda:	602f      	str	r7, [r5, #0]
 8006ddc:	e7b1      	b.n	8006d42 <__sflush_r+0x1a>
 8006dde:	89a3      	ldrh	r3, [r4, #12]
 8006de0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006de4:	81a3      	strh	r3, [r4, #12]
 8006de6:	e7ad      	b.n	8006d44 <__sflush_r+0x1c>
 8006de8:	690f      	ldr	r7, [r1, #16]
 8006dea:	2f00      	cmp	r7, #0
 8006dec:	d0a9      	beq.n	8006d42 <__sflush_r+0x1a>
 8006dee:	0793      	lsls	r3, r2, #30
 8006df0:	680e      	ldr	r6, [r1, #0]
 8006df2:	bf08      	it	eq
 8006df4:	694b      	ldreq	r3, [r1, #20]
 8006df6:	600f      	str	r7, [r1, #0]
 8006df8:	bf18      	it	ne
 8006dfa:	2300      	movne	r3, #0
 8006dfc:	eba6 0807 	sub.w	r8, r6, r7
 8006e00:	608b      	str	r3, [r1, #8]
 8006e02:	f1b8 0f00 	cmp.w	r8, #0
 8006e06:	dd9c      	ble.n	8006d42 <__sflush_r+0x1a>
 8006e08:	6a21      	ldr	r1, [r4, #32]
 8006e0a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006e0c:	4643      	mov	r3, r8
 8006e0e:	463a      	mov	r2, r7
 8006e10:	4628      	mov	r0, r5
 8006e12:	47b0      	blx	r6
 8006e14:	2800      	cmp	r0, #0
 8006e16:	dc06      	bgt.n	8006e26 <__sflush_r+0xfe>
 8006e18:	89a3      	ldrh	r3, [r4, #12]
 8006e1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e1e:	81a3      	strh	r3, [r4, #12]
 8006e20:	f04f 30ff 	mov.w	r0, #4294967295
 8006e24:	e78e      	b.n	8006d44 <__sflush_r+0x1c>
 8006e26:	4407      	add	r7, r0
 8006e28:	eba8 0800 	sub.w	r8, r8, r0
 8006e2c:	e7e9      	b.n	8006e02 <__sflush_r+0xda>
 8006e2e:	bf00      	nop
 8006e30:	20400001 	.word	0x20400001

08006e34 <_fflush_r>:
 8006e34:	b538      	push	{r3, r4, r5, lr}
 8006e36:	690b      	ldr	r3, [r1, #16]
 8006e38:	4605      	mov	r5, r0
 8006e3a:	460c      	mov	r4, r1
 8006e3c:	b913      	cbnz	r3, 8006e44 <_fflush_r+0x10>
 8006e3e:	2500      	movs	r5, #0
 8006e40:	4628      	mov	r0, r5
 8006e42:	bd38      	pop	{r3, r4, r5, pc}
 8006e44:	b118      	cbz	r0, 8006e4e <_fflush_r+0x1a>
 8006e46:	6983      	ldr	r3, [r0, #24]
 8006e48:	b90b      	cbnz	r3, 8006e4e <_fflush_r+0x1a>
 8006e4a:	f000 f887 	bl	8006f5c <__sinit>
 8006e4e:	4b14      	ldr	r3, [pc, #80]	; (8006ea0 <_fflush_r+0x6c>)
 8006e50:	429c      	cmp	r4, r3
 8006e52:	d11b      	bne.n	8006e8c <_fflush_r+0x58>
 8006e54:	686c      	ldr	r4, [r5, #4]
 8006e56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d0ef      	beq.n	8006e3e <_fflush_r+0xa>
 8006e5e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006e60:	07d0      	lsls	r0, r2, #31
 8006e62:	d404      	bmi.n	8006e6e <_fflush_r+0x3a>
 8006e64:	0599      	lsls	r1, r3, #22
 8006e66:	d402      	bmi.n	8006e6e <_fflush_r+0x3a>
 8006e68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e6a:	f000 f915 	bl	8007098 <__retarget_lock_acquire_recursive>
 8006e6e:	4628      	mov	r0, r5
 8006e70:	4621      	mov	r1, r4
 8006e72:	f7ff ff59 	bl	8006d28 <__sflush_r>
 8006e76:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e78:	07da      	lsls	r2, r3, #31
 8006e7a:	4605      	mov	r5, r0
 8006e7c:	d4e0      	bmi.n	8006e40 <_fflush_r+0xc>
 8006e7e:	89a3      	ldrh	r3, [r4, #12]
 8006e80:	059b      	lsls	r3, r3, #22
 8006e82:	d4dd      	bmi.n	8006e40 <_fflush_r+0xc>
 8006e84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e86:	f000 f908 	bl	800709a <__retarget_lock_release_recursive>
 8006e8a:	e7d9      	b.n	8006e40 <_fflush_r+0xc>
 8006e8c:	4b05      	ldr	r3, [pc, #20]	; (8006ea4 <_fflush_r+0x70>)
 8006e8e:	429c      	cmp	r4, r3
 8006e90:	d101      	bne.n	8006e96 <_fflush_r+0x62>
 8006e92:	68ac      	ldr	r4, [r5, #8]
 8006e94:	e7df      	b.n	8006e56 <_fflush_r+0x22>
 8006e96:	4b04      	ldr	r3, [pc, #16]	; (8006ea8 <_fflush_r+0x74>)
 8006e98:	429c      	cmp	r4, r3
 8006e9a:	bf08      	it	eq
 8006e9c:	68ec      	ldreq	r4, [r5, #12]
 8006e9e:	e7da      	b.n	8006e56 <_fflush_r+0x22>
 8006ea0:	0800859c 	.word	0x0800859c
 8006ea4:	080085bc 	.word	0x080085bc
 8006ea8:	0800857c 	.word	0x0800857c

08006eac <std>:
 8006eac:	2300      	movs	r3, #0
 8006eae:	b510      	push	{r4, lr}
 8006eb0:	4604      	mov	r4, r0
 8006eb2:	e9c0 3300 	strd	r3, r3, [r0]
 8006eb6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006eba:	6083      	str	r3, [r0, #8]
 8006ebc:	8181      	strh	r1, [r0, #12]
 8006ebe:	6643      	str	r3, [r0, #100]	; 0x64
 8006ec0:	81c2      	strh	r2, [r0, #14]
 8006ec2:	6183      	str	r3, [r0, #24]
 8006ec4:	4619      	mov	r1, r3
 8006ec6:	2208      	movs	r2, #8
 8006ec8:	305c      	adds	r0, #92	; 0x5c
 8006eca:	f7fd fb59 	bl	8004580 <memset>
 8006ece:	4b05      	ldr	r3, [pc, #20]	; (8006ee4 <std+0x38>)
 8006ed0:	6263      	str	r3, [r4, #36]	; 0x24
 8006ed2:	4b05      	ldr	r3, [pc, #20]	; (8006ee8 <std+0x3c>)
 8006ed4:	62a3      	str	r3, [r4, #40]	; 0x28
 8006ed6:	4b05      	ldr	r3, [pc, #20]	; (8006eec <std+0x40>)
 8006ed8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006eda:	4b05      	ldr	r3, [pc, #20]	; (8006ef0 <std+0x44>)
 8006edc:	6224      	str	r4, [r4, #32]
 8006ede:	6323      	str	r3, [r4, #48]	; 0x30
 8006ee0:	bd10      	pop	{r4, pc}
 8006ee2:	bf00      	nop
 8006ee4:	08007201 	.word	0x08007201
 8006ee8:	08007223 	.word	0x08007223
 8006eec:	0800725b 	.word	0x0800725b
 8006ef0:	0800727f 	.word	0x0800727f

08006ef4 <_cleanup_r>:
 8006ef4:	4901      	ldr	r1, [pc, #4]	; (8006efc <_cleanup_r+0x8>)
 8006ef6:	f000 b8af 	b.w	8007058 <_fwalk_reent>
 8006efa:	bf00      	nop
 8006efc:	08006e35 	.word	0x08006e35

08006f00 <__sfmoreglue>:
 8006f00:	b570      	push	{r4, r5, r6, lr}
 8006f02:	2268      	movs	r2, #104	; 0x68
 8006f04:	1e4d      	subs	r5, r1, #1
 8006f06:	4355      	muls	r5, r2
 8006f08:	460e      	mov	r6, r1
 8006f0a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006f0e:	f7ff fa65 	bl	80063dc <_malloc_r>
 8006f12:	4604      	mov	r4, r0
 8006f14:	b140      	cbz	r0, 8006f28 <__sfmoreglue+0x28>
 8006f16:	2100      	movs	r1, #0
 8006f18:	e9c0 1600 	strd	r1, r6, [r0]
 8006f1c:	300c      	adds	r0, #12
 8006f1e:	60a0      	str	r0, [r4, #8]
 8006f20:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006f24:	f7fd fb2c 	bl	8004580 <memset>
 8006f28:	4620      	mov	r0, r4
 8006f2a:	bd70      	pop	{r4, r5, r6, pc}

08006f2c <__sfp_lock_acquire>:
 8006f2c:	4801      	ldr	r0, [pc, #4]	; (8006f34 <__sfp_lock_acquire+0x8>)
 8006f2e:	f000 b8b3 	b.w	8007098 <__retarget_lock_acquire_recursive>
 8006f32:	bf00      	nop
 8006f34:	200002c1 	.word	0x200002c1

08006f38 <__sfp_lock_release>:
 8006f38:	4801      	ldr	r0, [pc, #4]	; (8006f40 <__sfp_lock_release+0x8>)
 8006f3a:	f000 b8ae 	b.w	800709a <__retarget_lock_release_recursive>
 8006f3e:	bf00      	nop
 8006f40:	200002c1 	.word	0x200002c1

08006f44 <__sinit_lock_acquire>:
 8006f44:	4801      	ldr	r0, [pc, #4]	; (8006f4c <__sinit_lock_acquire+0x8>)
 8006f46:	f000 b8a7 	b.w	8007098 <__retarget_lock_acquire_recursive>
 8006f4a:	bf00      	nop
 8006f4c:	200002c2 	.word	0x200002c2

08006f50 <__sinit_lock_release>:
 8006f50:	4801      	ldr	r0, [pc, #4]	; (8006f58 <__sinit_lock_release+0x8>)
 8006f52:	f000 b8a2 	b.w	800709a <__retarget_lock_release_recursive>
 8006f56:	bf00      	nop
 8006f58:	200002c2 	.word	0x200002c2

08006f5c <__sinit>:
 8006f5c:	b510      	push	{r4, lr}
 8006f5e:	4604      	mov	r4, r0
 8006f60:	f7ff fff0 	bl	8006f44 <__sinit_lock_acquire>
 8006f64:	69a3      	ldr	r3, [r4, #24]
 8006f66:	b11b      	cbz	r3, 8006f70 <__sinit+0x14>
 8006f68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f6c:	f7ff bff0 	b.w	8006f50 <__sinit_lock_release>
 8006f70:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006f74:	6523      	str	r3, [r4, #80]	; 0x50
 8006f76:	4b13      	ldr	r3, [pc, #76]	; (8006fc4 <__sinit+0x68>)
 8006f78:	4a13      	ldr	r2, [pc, #76]	; (8006fc8 <__sinit+0x6c>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	62a2      	str	r2, [r4, #40]	; 0x28
 8006f7e:	42a3      	cmp	r3, r4
 8006f80:	bf04      	itt	eq
 8006f82:	2301      	moveq	r3, #1
 8006f84:	61a3      	streq	r3, [r4, #24]
 8006f86:	4620      	mov	r0, r4
 8006f88:	f000 f820 	bl	8006fcc <__sfp>
 8006f8c:	6060      	str	r0, [r4, #4]
 8006f8e:	4620      	mov	r0, r4
 8006f90:	f000 f81c 	bl	8006fcc <__sfp>
 8006f94:	60a0      	str	r0, [r4, #8]
 8006f96:	4620      	mov	r0, r4
 8006f98:	f000 f818 	bl	8006fcc <__sfp>
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	60e0      	str	r0, [r4, #12]
 8006fa0:	2104      	movs	r1, #4
 8006fa2:	6860      	ldr	r0, [r4, #4]
 8006fa4:	f7ff ff82 	bl	8006eac <std>
 8006fa8:	68a0      	ldr	r0, [r4, #8]
 8006faa:	2201      	movs	r2, #1
 8006fac:	2109      	movs	r1, #9
 8006fae:	f7ff ff7d 	bl	8006eac <std>
 8006fb2:	68e0      	ldr	r0, [r4, #12]
 8006fb4:	2202      	movs	r2, #2
 8006fb6:	2112      	movs	r1, #18
 8006fb8:	f7ff ff78 	bl	8006eac <std>
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	61a3      	str	r3, [r4, #24]
 8006fc0:	e7d2      	b.n	8006f68 <__sinit+0xc>
 8006fc2:	bf00      	nop
 8006fc4:	08008200 	.word	0x08008200
 8006fc8:	08006ef5 	.word	0x08006ef5

08006fcc <__sfp>:
 8006fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fce:	4607      	mov	r7, r0
 8006fd0:	f7ff ffac 	bl	8006f2c <__sfp_lock_acquire>
 8006fd4:	4b1e      	ldr	r3, [pc, #120]	; (8007050 <__sfp+0x84>)
 8006fd6:	681e      	ldr	r6, [r3, #0]
 8006fd8:	69b3      	ldr	r3, [r6, #24]
 8006fda:	b913      	cbnz	r3, 8006fe2 <__sfp+0x16>
 8006fdc:	4630      	mov	r0, r6
 8006fde:	f7ff ffbd 	bl	8006f5c <__sinit>
 8006fe2:	3648      	adds	r6, #72	; 0x48
 8006fe4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006fe8:	3b01      	subs	r3, #1
 8006fea:	d503      	bpl.n	8006ff4 <__sfp+0x28>
 8006fec:	6833      	ldr	r3, [r6, #0]
 8006fee:	b30b      	cbz	r3, 8007034 <__sfp+0x68>
 8006ff0:	6836      	ldr	r6, [r6, #0]
 8006ff2:	e7f7      	b.n	8006fe4 <__sfp+0x18>
 8006ff4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006ff8:	b9d5      	cbnz	r5, 8007030 <__sfp+0x64>
 8006ffa:	4b16      	ldr	r3, [pc, #88]	; (8007054 <__sfp+0x88>)
 8006ffc:	60e3      	str	r3, [r4, #12]
 8006ffe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007002:	6665      	str	r5, [r4, #100]	; 0x64
 8007004:	f000 f847 	bl	8007096 <__retarget_lock_init_recursive>
 8007008:	f7ff ff96 	bl	8006f38 <__sfp_lock_release>
 800700c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007010:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007014:	6025      	str	r5, [r4, #0]
 8007016:	61a5      	str	r5, [r4, #24]
 8007018:	2208      	movs	r2, #8
 800701a:	4629      	mov	r1, r5
 800701c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007020:	f7fd faae 	bl	8004580 <memset>
 8007024:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007028:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800702c:	4620      	mov	r0, r4
 800702e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007030:	3468      	adds	r4, #104	; 0x68
 8007032:	e7d9      	b.n	8006fe8 <__sfp+0x1c>
 8007034:	2104      	movs	r1, #4
 8007036:	4638      	mov	r0, r7
 8007038:	f7ff ff62 	bl	8006f00 <__sfmoreglue>
 800703c:	4604      	mov	r4, r0
 800703e:	6030      	str	r0, [r6, #0]
 8007040:	2800      	cmp	r0, #0
 8007042:	d1d5      	bne.n	8006ff0 <__sfp+0x24>
 8007044:	f7ff ff78 	bl	8006f38 <__sfp_lock_release>
 8007048:	230c      	movs	r3, #12
 800704a:	603b      	str	r3, [r7, #0]
 800704c:	e7ee      	b.n	800702c <__sfp+0x60>
 800704e:	bf00      	nop
 8007050:	08008200 	.word	0x08008200
 8007054:	ffff0001 	.word	0xffff0001

08007058 <_fwalk_reent>:
 8007058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800705c:	4606      	mov	r6, r0
 800705e:	4688      	mov	r8, r1
 8007060:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007064:	2700      	movs	r7, #0
 8007066:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800706a:	f1b9 0901 	subs.w	r9, r9, #1
 800706e:	d505      	bpl.n	800707c <_fwalk_reent+0x24>
 8007070:	6824      	ldr	r4, [r4, #0]
 8007072:	2c00      	cmp	r4, #0
 8007074:	d1f7      	bne.n	8007066 <_fwalk_reent+0xe>
 8007076:	4638      	mov	r0, r7
 8007078:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800707c:	89ab      	ldrh	r3, [r5, #12]
 800707e:	2b01      	cmp	r3, #1
 8007080:	d907      	bls.n	8007092 <_fwalk_reent+0x3a>
 8007082:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007086:	3301      	adds	r3, #1
 8007088:	d003      	beq.n	8007092 <_fwalk_reent+0x3a>
 800708a:	4629      	mov	r1, r5
 800708c:	4630      	mov	r0, r6
 800708e:	47c0      	blx	r8
 8007090:	4307      	orrs	r7, r0
 8007092:	3568      	adds	r5, #104	; 0x68
 8007094:	e7e9      	b.n	800706a <_fwalk_reent+0x12>

08007096 <__retarget_lock_init_recursive>:
 8007096:	4770      	bx	lr

08007098 <__retarget_lock_acquire_recursive>:
 8007098:	4770      	bx	lr

0800709a <__retarget_lock_release_recursive>:
 800709a:	4770      	bx	lr

0800709c <__swhatbuf_r>:
 800709c:	b570      	push	{r4, r5, r6, lr}
 800709e:	460e      	mov	r6, r1
 80070a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070a4:	2900      	cmp	r1, #0
 80070a6:	b096      	sub	sp, #88	; 0x58
 80070a8:	4614      	mov	r4, r2
 80070aa:	461d      	mov	r5, r3
 80070ac:	da08      	bge.n	80070c0 <__swhatbuf_r+0x24>
 80070ae:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80070b2:	2200      	movs	r2, #0
 80070b4:	602a      	str	r2, [r5, #0]
 80070b6:	061a      	lsls	r2, r3, #24
 80070b8:	d410      	bmi.n	80070dc <__swhatbuf_r+0x40>
 80070ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80070be:	e00e      	b.n	80070de <__swhatbuf_r+0x42>
 80070c0:	466a      	mov	r2, sp
 80070c2:	f000 f903 	bl	80072cc <_fstat_r>
 80070c6:	2800      	cmp	r0, #0
 80070c8:	dbf1      	blt.n	80070ae <__swhatbuf_r+0x12>
 80070ca:	9a01      	ldr	r2, [sp, #4]
 80070cc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80070d0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80070d4:	425a      	negs	r2, r3
 80070d6:	415a      	adcs	r2, r3
 80070d8:	602a      	str	r2, [r5, #0]
 80070da:	e7ee      	b.n	80070ba <__swhatbuf_r+0x1e>
 80070dc:	2340      	movs	r3, #64	; 0x40
 80070de:	2000      	movs	r0, #0
 80070e0:	6023      	str	r3, [r4, #0]
 80070e2:	b016      	add	sp, #88	; 0x58
 80070e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080070e8 <__smakebuf_r>:
 80070e8:	898b      	ldrh	r3, [r1, #12]
 80070ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80070ec:	079d      	lsls	r5, r3, #30
 80070ee:	4606      	mov	r6, r0
 80070f0:	460c      	mov	r4, r1
 80070f2:	d507      	bpl.n	8007104 <__smakebuf_r+0x1c>
 80070f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80070f8:	6023      	str	r3, [r4, #0]
 80070fa:	6123      	str	r3, [r4, #16]
 80070fc:	2301      	movs	r3, #1
 80070fe:	6163      	str	r3, [r4, #20]
 8007100:	b002      	add	sp, #8
 8007102:	bd70      	pop	{r4, r5, r6, pc}
 8007104:	ab01      	add	r3, sp, #4
 8007106:	466a      	mov	r2, sp
 8007108:	f7ff ffc8 	bl	800709c <__swhatbuf_r>
 800710c:	9900      	ldr	r1, [sp, #0]
 800710e:	4605      	mov	r5, r0
 8007110:	4630      	mov	r0, r6
 8007112:	f7ff f963 	bl	80063dc <_malloc_r>
 8007116:	b948      	cbnz	r0, 800712c <__smakebuf_r+0x44>
 8007118:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800711c:	059a      	lsls	r2, r3, #22
 800711e:	d4ef      	bmi.n	8007100 <__smakebuf_r+0x18>
 8007120:	f023 0303 	bic.w	r3, r3, #3
 8007124:	f043 0302 	orr.w	r3, r3, #2
 8007128:	81a3      	strh	r3, [r4, #12]
 800712a:	e7e3      	b.n	80070f4 <__smakebuf_r+0xc>
 800712c:	4b0d      	ldr	r3, [pc, #52]	; (8007164 <__smakebuf_r+0x7c>)
 800712e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007130:	89a3      	ldrh	r3, [r4, #12]
 8007132:	6020      	str	r0, [r4, #0]
 8007134:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007138:	81a3      	strh	r3, [r4, #12]
 800713a:	9b00      	ldr	r3, [sp, #0]
 800713c:	6163      	str	r3, [r4, #20]
 800713e:	9b01      	ldr	r3, [sp, #4]
 8007140:	6120      	str	r0, [r4, #16]
 8007142:	b15b      	cbz	r3, 800715c <__smakebuf_r+0x74>
 8007144:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007148:	4630      	mov	r0, r6
 800714a:	f000 f8d1 	bl	80072f0 <_isatty_r>
 800714e:	b128      	cbz	r0, 800715c <__smakebuf_r+0x74>
 8007150:	89a3      	ldrh	r3, [r4, #12]
 8007152:	f023 0303 	bic.w	r3, r3, #3
 8007156:	f043 0301 	orr.w	r3, r3, #1
 800715a:	81a3      	strh	r3, [r4, #12]
 800715c:	89a0      	ldrh	r0, [r4, #12]
 800715e:	4305      	orrs	r5, r0
 8007160:	81a5      	strh	r5, [r4, #12]
 8007162:	e7cd      	b.n	8007100 <__smakebuf_r+0x18>
 8007164:	08006ef5 	.word	0x08006ef5

08007168 <_malloc_usable_size_r>:
 8007168:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800716c:	1f18      	subs	r0, r3, #4
 800716e:	2b00      	cmp	r3, #0
 8007170:	bfbc      	itt	lt
 8007172:	580b      	ldrlt	r3, [r1, r0]
 8007174:	18c0      	addlt	r0, r0, r3
 8007176:	4770      	bx	lr

08007178 <_raise_r>:
 8007178:	291f      	cmp	r1, #31
 800717a:	b538      	push	{r3, r4, r5, lr}
 800717c:	4604      	mov	r4, r0
 800717e:	460d      	mov	r5, r1
 8007180:	d904      	bls.n	800718c <_raise_r+0x14>
 8007182:	2316      	movs	r3, #22
 8007184:	6003      	str	r3, [r0, #0]
 8007186:	f04f 30ff 	mov.w	r0, #4294967295
 800718a:	bd38      	pop	{r3, r4, r5, pc}
 800718c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800718e:	b112      	cbz	r2, 8007196 <_raise_r+0x1e>
 8007190:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007194:	b94b      	cbnz	r3, 80071aa <_raise_r+0x32>
 8007196:	4620      	mov	r0, r4
 8007198:	f000 f830 	bl	80071fc <_getpid_r>
 800719c:	462a      	mov	r2, r5
 800719e:	4601      	mov	r1, r0
 80071a0:	4620      	mov	r0, r4
 80071a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071a6:	f000 b817 	b.w	80071d8 <_kill_r>
 80071aa:	2b01      	cmp	r3, #1
 80071ac:	d00a      	beq.n	80071c4 <_raise_r+0x4c>
 80071ae:	1c59      	adds	r1, r3, #1
 80071b0:	d103      	bne.n	80071ba <_raise_r+0x42>
 80071b2:	2316      	movs	r3, #22
 80071b4:	6003      	str	r3, [r0, #0]
 80071b6:	2001      	movs	r0, #1
 80071b8:	e7e7      	b.n	800718a <_raise_r+0x12>
 80071ba:	2400      	movs	r4, #0
 80071bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80071c0:	4628      	mov	r0, r5
 80071c2:	4798      	blx	r3
 80071c4:	2000      	movs	r0, #0
 80071c6:	e7e0      	b.n	800718a <_raise_r+0x12>

080071c8 <raise>:
 80071c8:	4b02      	ldr	r3, [pc, #8]	; (80071d4 <raise+0xc>)
 80071ca:	4601      	mov	r1, r0
 80071cc:	6818      	ldr	r0, [r3, #0]
 80071ce:	f7ff bfd3 	b.w	8007178 <_raise_r>
 80071d2:	bf00      	nop
 80071d4:	2000000c 	.word	0x2000000c

080071d8 <_kill_r>:
 80071d8:	b538      	push	{r3, r4, r5, lr}
 80071da:	4d07      	ldr	r5, [pc, #28]	; (80071f8 <_kill_r+0x20>)
 80071dc:	2300      	movs	r3, #0
 80071de:	4604      	mov	r4, r0
 80071e0:	4608      	mov	r0, r1
 80071e2:	4611      	mov	r1, r2
 80071e4:	602b      	str	r3, [r5, #0]
 80071e6:	f7fa fc3d 	bl	8001a64 <_kill>
 80071ea:	1c43      	adds	r3, r0, #1
 80071ec:	d102      	bne.n	80071f4 <_kill_r+0x1c>
 80071ee:	682b      	ldr	r3, [r5, #0]
 80071f0:	b103      	cbz	r3, 80071f4 <_kill_r+0x1c>
 80071f2:	6023      	str	r3, [r4, #0]
 80071f4:	bd38      	pop	{r3, r4, r5, pc}
 80071f6:	bf00      	nop
 80071f8:	200002bc 	.word	0x200002bc

080071fc <_getpid_r>:
 80071fc:	f7fa bc2a 	b.w	8001a54 <_getpid>

08007200 <__sread>:
 8007200:	b510      	push	{r4, lr}
 8007202:	460c      	mov	r4, r1
 8007204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007208:	f000 f894 	bl	8007334 <_read_r>
 800720c:	2800      	cmp	r0, #0
 800720e:	bfab      	itete	ge
 8007210:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007212:	89a3      	ldrhlt	r3, [r4, #12]
 8007214:	181b      	addge	r3, r3, r0
 8007216:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800721a:	bfac      	ite	ge
 800721c:	6563      	strge	r3, [r4, #84]	; 0x54
 800721e:	81a3      	strhlt	r3, [r4, #12]
 8007220:	bd10      	pop	{r4, pc}

08007222 <__swrite>:
 8007222:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007226:	461f      	mov	r7, r3
 8007228:	898b      	ldrh	r3, [r1, #12]
 800722a:	05db      	lsls	r3, r3, #23
 800722c:	4605      	mov	r5, r0
 800722e:	460c      	mov	r4, r1
 8007230:	4616      	mov	r6, r2
 8007232:	d505      	bpl.n	8007240 <__swrite+0x1e>
 8007234:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007238:	2302      	movs	r3, #2
 800723a:	2200      	movs	r2, #0
 800723c:	f000 f868 	bl	8007310 <_lseek_r>
 8007240:	89a3      	ldrh	r3, [r4, #12]
 8007242:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007246:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800724a:	81a3      	strh	r3, [r4, #12]
 800724c:	4632      	mov	r2, r6
 800724e:	463b      	mov	r3, r7
 8007250:	4628      	mov	r0, r5
 8007252:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007256:	f000 b817 	b.w	8007288 <_write_r>

0800725a <__sseek>:
 800725a:	b510      	push	{r4, lr}
 800725c:	460c      	mov	r4, r1
 800725e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007262:	f000 f855 	bl	8007310 <_lseek_r>
 8007266:	1c43      	adds	r3, r0, #1
 8007268:	89a3      	ldrh	r3, [r4, #12]
 800726a:	bf15      	itete	ne
 800726c:	6560      	strne	r0, [r4, #84]	; 0x54
 800726e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007272:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007276:	81a3      	strheq	r3, [r4, #12]
 8007278:	bf18      	it	ne
 800727a:	81a3      	strhne	r3, [r4, #12]
 800727c:	bd10      	pop	{r4, pc}

0800727e <__sclose>:
 800727e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007282:	f000 b813 	b.w	80072ac <_close_r>
	...

08007288 <_write_r>:
 8007288:	b538      	push	{r3, r4, r5, lr}
 800728a:	4d07      	ldr	r5, [pc, #28]	; (80072a8 <_write_r+0x20>)
 800728c:	4604      	mov	r4, r0
 800728e:	4608      	mov	r0, r1
 8007290:	4611      	mov	r1, r2
 8007292:	2200      	movs	r2, #0
 8007294:	602a      	str	r2, [r5, #0]
 8007296:	461a      	mov	r2, r3
 8007298:	f7fa fc1b 	bl	8001ad2 <_write>
 800729c:	1c43      	adds	r3, r0, #1
 800729e:	d102      	bne.n	80072a6 <_write_r+0x1e>
 80072a0:	682b      	ldr	r3, [r5, #0]
 80072a2:	b103      	cbz	r3, 80072a6 <_write_r+0x1e>
 80072a4:	6023      	str	r3, [r4, #0]
 80072a6:	bd38      	pop	{r3, r4, r5, pc}
 80072a8:	200002bc 	.word	0x200002bc

080072ac <_close_r>:
 80072ac:	b538      	push	{r3, r4, r5, lr}
 80072ae:	4d06      	ldr	r5, [pc, #24]	; (80072c8 <_close_r+0x1c>)
 80072b0:	2300      	movs	r3, #0
 80072b2:	4604      	mov	r4, r0
 80072b4:	4608      	mov	r0, r1
 80072b6:	602b      	str	r3, [r5, #0]
 80072b8:	f7fa fc27 	bl	8001b0a <_close>
 80072bc:	1c43      	adds	r3, r0, #1
 80072be:	d102      	bne.n	80072c6 <_close_r+0x1a>
 80072c0:	682b      	ldr	r3, [r5, #0]
 80072c2:	b103      	cbz	r3, 80072c6 <_close_r+0x1a>
 80072c4:	6023      	str	r3, [r4, #0]
 80072c6:	bd38      	pop	{r3, r4, r5, pc}
 80072c8:	200002bc 	.word	0x200002bc

080072cc <_fstat_r>:
 80072cc:	b538      	push	{r3, r4, r5, lr}
 80072ce:	4d07      	ldr	r5, [pc, #28]	; (80072ec <_fstat_r+0x20>)
 80072d0:	2300      	movs	r3, #0
 80072d2:	4604      	mov	r4, r0
 80072d4:	4608      	mov	r0, r1
 80072d6:	4611      	mov	r1, r2
 80072d8:	602b      	str	r3, [r5, #0]
 80072da:	f7fa fc22 	bl	8001b22 <_fstat>
 80072de:	1c43      	adds	r3, r0, #1
 80072e0:	d102      	bne.n	80072e8 <_fstat_r+0x1c>
 80072e2:	682b      	ldr	r3, [r5, #0]
 80072e4:	b103      	cbz	r3, 80072e8 <_fstat_r+0x1c>
 80072e6:	6023      	str	r3, [r4, #0]
 80072e8:	bd38      	pop	{r3, r4, r5, pc}
 80072ea:	bf00      	nop
 80072ec:	200002bc 	.word	0x200002bc

080072f0 <_isatty_r>:
 80072f0:	b538      	push	{r3, r4, r5, lr}
 80072f2:	4d06      	ldr	r5, [pc, #24]	; (800730c <_isatty_r+0x1c>)
 80072f4:	2300      	movs	r3, #0
 80072f6:	4604      	mov	r4, r0
 80072f8:	4608      	mov	r0, r1
 80072fa:	602b      	str	r3, [r5, #0]
 80072fc:	f7fa fc21 	bl	8001b42 <_isatty>
 8007300:	1c43      	adds	r3, r0, #1
 8007302:	d102      	bne.n	800730a <_isatty_r+0x1a>
 8007304:	682b      	ldr	r3, [r5, #0]
 8007306:	b103      	cbz	r3, 800730a <_isatty_r+0x1a>
 8007308:	6023      	str	r3, [r4, #0]
 800730a:	bd38      	pop	{r3, r4, r5, pc}
 800730c:	200002bc 	.word	0x200002bc

08007310 <_lseek_r>:
 8007310:	b538      	push	{r3, r4, r5, lr}
 8007312:	4d07      	ldr	r5, [pc, #28]	; (8007330 <_lseek_r+0x20>)
 8007314:	4604      	mov	r4, r0
 8007316:	4608      	mov	r0, r1
 8007318:	4611      	mov	r1, r2
 800731a:	2200      	movs	r2, #0
 800731c:	602a      	str	r2, [r5, #0]
 800731e:	461a      	mov	r2, r3
 8007320:	f7fa fc1a 	bl	8001b58 <_lseek>
 8007324:	1c43      	adds	r3, r0, #1
 8007326:	d102      	bne.n	800732e <_lseek_r+0x1e>
 8007328:	682b      	ldr	r3, [r5, #0]
 800732a:	b103      	cbz	r3, 800732e <_lseek_r+0x1e>
 800732c:	6023      	str	r3, [r4, #0]
 800732e:	bd38      	pop	{r3, r4, r5, pc}
 8007330:	200002bc 	.word	0x200002bc

08007334 <_read_r>:
 8007334:	b538      	push	{r3, r4, r5, lr}
 8007336:	4d07      	ldr	r5, [pc, #28]	; (8007354 <_read_r+0x20>)
 8007338:	4604      	mov	r4, r0
 800733a:	4608      	mov	r0, r1
 800733c:	4611      	mov	r1, r2
 800733e:	2200      	movs	r2, #0
 8007340:	602a      	str	r2, [r5, #0]
 8007342:	461a      	mov	r2, r3
 8007344:	f7fa fba8 	bl	8001a98 <_read>
 8007348:	1c43      	adds	r3, r0, #1
 800734a:	d102      	bne.n	8007352 <_read_r+0x1e>
 800734c:	682b      	ldr	r3, [r5, #0]
 800734e:	b103      	cbz	r3, 8007352 <_read_r+0x1e>
 8007350:	6023      	str	r3, [r4, #0]
 8007352:	bd38      	pop	{r3, r4, r5, pc}
 8007354:	200002bc 	.word	0x200002bc

08007358 <pow>:
 8007358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800735a:	ed2d 8b02 	vpush	{d8}
 800735e:	eeb0 8a40 	vmov.f32	s16, s0
 8007362:	eef0 8a60 	vmov.f32	s17, s1
 8007366:	ec55 4b11 	vmov	r4, r5, d1
 800736a:	f000 f865 	bl	8007438 <__ieee754_pow>
 800736e:	4622      	mov	r2, r4
 8007370:	462b      	mov	r3, r5
 8007372:	4620      	mov	r0, r4
 8007374:	4629      	mov	r1, r5
 8007376:	ec57 6b10 	vmov	r6, r7, d0
 800737a:	f7f9 fbf7 	bl	8000b6c <__aeabi_dcmpun>
 800737e:	2800      	cmp	r0, #0
 8007380:	d13b      	bne.n	80073fa <pow+0xa2>
 8007382:	ec51 0b18 	vmov	r0, r1, d8
 8007386:	2200      	movs	r2, #0
 8007388:	2300      	movs	r3, #0
 800738a:	f7f9 fbbd 	bl	8000b08 <__aeabi_dcmpeq>
 800738e:	b1b8      	cbz	r0, 80073c0 <pow+0x68>
 8007390:	2200      	movs	r2, #0
 8007392:	2300      	movs	r3, #0
 8007394:	4620      	mov	r0, r4
 8007396:	4629      	mov	r1, r5
 8007398:	f7f9 fbb6 	bl	8000b08 <__aeabi_dcmpeq>
 800739c:	2800      	cmp	r0, #0
 800739e:	d146      	bne.n	800742e <pow+0xd6>
 80073a0:	ec45 4b10 	vmov	d0, r4, r5
 80073a4:	f000 fe61 	bl	800806a <finite>
 80073a8:	b338      	cbz	r0, 80073fa <pow+0xa2>
 80073aa:	2200      	movs	r2, #0
 80073ac:	2300      	movs	r3, #0
 80073ae:	4620      	mov	r0, r4
 80073b0:	4629      	mov	r1, r5
 80073b2:	f7f9 fbb3 	bl	8000b1c <__aeabi_dcmplt>
 80073b6:	b300      	cbz	r0, 80073fa <pow+0xa2>
 80073b8:	f7fd f8b8 	bl	800452c <__errno>
 80073bc:	2322      	movs	r3, #34	; 0x22
 80073be:	e01b      	b.n	80073f8 <pow+0xa0>
 80073c0:	ec47 6b10 	vmov	d0, r6, r7
 80073c4:	f000 fe51 	bl	800806a <finite>
 80073c8:	b9e0      	cbnz	r0, 8007404 <pow+0xac>
 80073ca:	eeb0 0a48 	vmov.f32	s0, s16
 80073ce:	eef0 0a68 	vmov.f32	s1, s17
 80073d2:	f000 fe4a 	bl	800806a <finite>
 80073d6:	b1a8      	cbz	r0, 8007404 <pow+0xac>
 80073d8:	ec45 4b10 	vmov	d0, r4, r5
 80073dc:	f000 fe45 	bl	800806a <finite>
 80073e0:	b180      	cbz	r0, 8007404 <pow+0xac>
 80073e2:	4632      	mov	r2, r6
 80073e4:	463b      	mov	r3, r7
 80073e6:	4630      	mov	r0, r6
 80073e8:	4639      	mov	r1, r7
 80073ea:	f7f9 fbbf 	bl	8000b6c <__aeabi_dcmpun>
 80073ee:	2800      	cmp	r0, #0
 80073f0:	d0e2      	beq.n	80073b8 <pow+0x60>
 80073f2:	f7fd f89b 	bl	800452c <__errno>
 80073f6:	2321      	movs	r3, #33	; 0x21
 80073f8:	6003      	str	r3, [r0, #0]
 80073fa:	ecbd 8b02 	vpop	{d8}
 80073fe:	ec47 6b10 	vmov	d0, r6, r7
 8007402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007404:	2200      	movs	r2, #0
 8007406:	2300      	movs	r3, #0
 8007408:	4630      	mov	r0, r6
 800740a:	4639      	mov	r1, r7
 800740c:	f7f9 fb7c 	bl	8000b08 <__aeabi_dcmpeq>
 8007410:	2800      	cmp	r0, #0
 8007412:	d0f2      	beq.n	80073fa <pow+0xa2>
 8007414:	eeb0 0a48 	vmov.f32	s0, s16
 8007418:	eef0 0a68 	vmov.f32	s1, s17
 800741c:	f000 fe25 	bl	800806a <finite>
 8007420:	2800      	cmp	r0, #0
 8007422:	d0ea      	beq.n	80073fa <pow+0xa2>
 8007424:	ec45 4b10 	vmov	d0, r4, r5
 8007428:	f000 fe1f 	bl	800806a <finite>
 800742c:	e7c3      	b.n	80073b6 <pow+0x5e>
 800742e:	4f01      	ldr	r7, [pc, #4]	; (8007434 <pow+0xdc>)
 8007430:	2600      	movs	r6, #0
 8007432:	e7e2      	b.n	80073fa <pow+0xa2>
 8007434:	3ff00000 	.word	0x3ff00000

08007438 <__ieee754_pow>:
 8007438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800743c:	ed2d 8b06 	vpush	{d8-d10}
 8007440:	b089      	sub	sp, #36	; 0x24
 8007442:	ed8d 1b00 	vstr	d1, [sp]
 8007446:	e9dd 2900 	ldrd	r2, r9, [sp]
 800744a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800744e:	ea58 0102 	orrs.w	r1, r8, r2
 8007452:	ec57 6b10 	vmov	r6, r7, d0
 8007456:	d115      	bne.n	8007484 <__ieee754_pow+0x4c>
 8007458:	19b3      	adds	r3, r6, r6
 800745a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800745e:	4152      	adcs	r2, r2
 8007460:	4299      	cmp	r1, r3
 8007462:	4b89      	ldr	r3, [pc, #548]	; (8007688 <__ieee754_pow+0x250>)
 8007464:	4193      	sbcs	r3, r2
 8007466:	f080 84d2 	bcs.w	8007e0e <__ieee754_pow+0x9d6>
 800746a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800746e:	4630      	mov	r0, r6
 8007470:	4639      	mov	r1, r7
 8007472:	f7f8 ff2b 	bl	80002cc <__adddf3>
 8007476:	ec41 0b10 	vmov	d0, r0, r1
 800747a:	b009      	add	sp, #36	; 0x24
 800747c:	ecbd 8b06 	vpop	{d8-d10}
 8007480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007484:	4b81      	ldr	r3, [pc, #516]	; (800768c <__ieee754_pow+0x254>)
 8007486:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800748a:	429c      	cmp	r4, r3
 800748c:	ee10 aa10 	vmov	sl, s0
 8007490:	463d      	mov	r5, r7
 8007492:	dc06      	bgt.n	80074a2 <__ieee754_pow+0x6a>
 8007494:	d101      	bne.n	800749a <__ieee754_pow+0x62>
 8007496:	2e00      	cmp	r6, #0
 8007498:	d1e7      	bne.n	800746a <__ieee754_pow+0x32>
 800749a:	4598      	cmp	r8, r3
 800749c:	dc01      	bgt.n	80074a2 <__ieee754_pow+0x6a>
 800749e:	d10f      	bne.n	80074c0 <__ieee754_pow+0x88>
 80074a0:	b172      	cbz	r2, 80074c0 <__ieee754_pow+0x88>
 80074a2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80074a6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80074aa:	ea55 050a 	orrs.w	r5, r5, sl
 80074ae:	d1dc      	bne.n	800746a <__ieee754_pow+0x32>
 80074b0:	e9dd 3200 	ldrd	r3, r2, [sp]
 80074b4:	18db      	adds	r3, r3, r3
 80074b6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80074ba:	4152      	adcs	r2, r2
 80074bc:	429d      	cmp	r5, r3
 80074be:	e7d0      	b.n	8007462 <__ieee754_pow+0x2a>
 80074c0:	2d00      	cmp	r5, #0
 80074c2:	da3b      	bge.n	800753c <__ieee754_pow+0x104>
 80074c4:	4b72      	ldr	r3, [pc, #456]	; (8007690 <__ieee754_pow+0x258>)
 80074c6:	4598      	cmp	r8, r3
 80074c8:	dc51      	bgt.n	800756e <__ieee754_pow+0x136>
 80074ca:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80074ce:	4598      	cmp	r8, r3
 80074d0:	f340 84ac 	ble.w	8007e2c <__ieee754_pow+0x9f4>
 80074d4:	ea4f 5328 	mov.w	r3, r8, asr #20
 80074d8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80074dc:	2b14      	cmp	r3, #20
 80074de:	dd0f      	ble.n	8007500 <__ieee754_pow+0xc8>
 80074e0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80074e4:	fa22 f103 	lsr.w	r1, r2, r3
 80074e8:	fa01 f303 	lsl.w	r3, r1, r3
 80074ec:	4293      	cmp	r3, r2
 80074ee:	f040 849d 	bne.w	8007e2c <__ieee754_pow+0x9f4>
 80074f2:	f001 0101 	and.w	r1, r1, #1
 80074f6:	f1c1 0302 	rsb	r3, r1, #2
 80074fa:	9304      	str	r3, [sp, #16]
 80074fc:	b182      	cbz	r2, 8007520 <__ieee754_pow+0xe8>
 80074fe:	e05f      	b.n	80075c0 <__ieee754_pow+0x188>
 8007500:	2a00      	cmp	r2, #0
 8007502:	d15b      	bne.n	80075bc <__ieee754_pow+0x184>
 8007504:	f1c3 0314 	rsb	r3, r3, #20
 8007508:	fa48 f103 	asr.w	r1, r8, r3
 800750c:	fa01 f303 	lsl.w	r3, r1, r3
 8007510:	4543      	cmp	r3, r8
 8007512:	f040 8488 	bne.w	8007e26 <__ieee754_pow+0x9ee>
 8007516:	f001 0101 	and.w	r1, r1, #1
 800751a:	f1c1 0302 	rsb	r3, r1, #2
 800751e:	9304      	str	r3, [sp, #16]
 8007520:	4b5c      	ldr	r3, [pc, #368]	; (8007694 <__ieee754_pow+0x25c>)
 8007522:	4598      	cmp	r8, r3
 8007524:	d132      	bne.n	800758c <__ieee754_pow+0x154>
 8007526:	f1b9 0f00 	cmp.w	r9, #0
 800752a:	f280 8478 	bge.w	8007e1e <__ieee754_pow+0x9e6>
 800752e:	4959      	ldr	r1, [pc, #356]	; (8007694 <__ieee754_pow+0x25c>)
 8007530:	4632      	mov	r2, r6
 8007532:	463b      	mov	r3, r7
 8007534:	2000      	movs	r0, #0
 8007536:	f7f9 f9a9 	bl	800088c <__aeabi_ddiv>
 800753a:	e79c      	b.n	8007476 <__ieee754_pow+0x3e>
 800753c:	2300      	movs	r3, #0
 800753e:	9304      	str	r3, [sp, #16]
 8007540:	2a00      	cmp	r2, #0
 8007542:	d13d      	bne.n	80075c0 <__ieee754_pow+0x188>
 8007544:	4b51      	ldr	r3, [pc, #324]	; (800768c <__ieee754_pow+0x254>)
 8007546:	4598      	cmp	r8, r3
 8007548:	d1ea      	bne.n	8007520 <__ieee754_pow+0xe8>
 800754a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800754e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8007552:	ea53 030a 	orrs.w	r3, r3, sl
 8007556:	f000 845a 	beq.w	8007e0e <__ieee754_pow+0x9d6>
 800755a:	4b4f      	ldr	r3, [pc, #316]	; (8007698 <__ieee754_pow+0x260>)
 800755c:	429c      	cmp	r4, r3
 800755e:	dd08      	ble.n	8007572 <__ieee754_pow+0x13a>
 8007560:	f1b9 0f00 	cmp.w	r9, #0
 8007564:	f2c0 8457 	blt.w	8007e16 <__ieee754_pow+0x9de>
 8007568:	e9dd 0100 	ldrd	r0, r1, [sp]
 800756c:	e783      	b.n	8007476 <__ieee754_pow+0x3e>
 800756e:	2302      	movs	r3, #2
 8007570:	e7e5      	b.n	800753e <__ieee754_pow+0x106>
 8007572:	f1b9 0f00 	cmp.w	r9, #0
 8007576:	f04f 0000 	mov.w	r0, #0
 800757a:	f04f 0100 	mov.w	r1, #0
 800757e:	f6bf af7a 	bge.w	8007476 <__ieee754_pow+0x3e>
 8007582:	e9dd 0300 	ldrd	r0, r3, [sp]
 8007586:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800758a:	e774      	b.n	8007476 <__ieee754_pow+0x3e>
 800758c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8007590:	d106      	bne.n	80075a0 <__ieee754_pow+0x168>
 8007592:	4632      	mov	r2, r6
 8007594:	463b      	mov	r3, r7
 8007596:	4630      	mov	r0, r6
 8007598:	4639      	mov	r1, r7
 800759a:	f7f9 f84d 	bl	8000638 <__aeabi_dmul>
 800759e:	e76a      	b.n	8007476 <__ieee754_pow+0x3e>
 80075a0:	4b3e      	ldr	r3, [pc, #248]	; (800769c <__ieee754_pow+0x264>)
 80075a2:	4599      	cmp	r9, r3
 80075a4:	d10c      	bne.n	80075c0 <__ieee754_pow+0x188>
 80075a6:	2d00      	cmp	r5, #0
 80075a8:	db0a      	blt.n	80075c0 <__ieee754_pow+0x188>
 80075aa:	ec47 6b10 	vmov	d0, r6, r7
 80075ae:	b009      	add	sp, #36	; 0x24
 80075b0:	ecbd 8b06 	vpop	{d8-d10}
 80075b4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075b8:	f000 bc6c 	b.w	8007e94 <__ieee754_sqrt>
 80075bc:	2300      	movs	r3, #0
 80075be:	9304      	str	r3, [sp, #16]
 80075c0:	ec47 6b10 	vmov	d0, r6, r7
 80075c4:	f000 fd48 	bl	8008058 <fabs>
 80075c8:	ec51 0b10 	vmov	r0, r1, d0
 80075cc:	f1ba 0f00 	cmp.w	sl, #0
 80075d0:	d129      	bne.n	8007626 <__ieee754_pow+0x1ee>
 80075d2:	b124      	cbz	r4, 80075de <__ieee754_pow+0x1a6>
 80075d4:	4b2f      	ldr	r3, [pc, #188]	; (8007694 <__ieee754_pow+0x25c>)
 80075d6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80075da:	429a      	cmp	r2, r3
 80075dc:	d123      	bne.n	8007626 <__ieee754_pow+0x1ee>
 80075de:	f1b9 0f00 	cmp.w	r9, #0
 80075e2:	da05      	bge.n	80075f0 <__ieee754_pow+0x1b8>
 80075e4:	4602      	mov	r2, r0
 80075e6:	460b      	mov	r3, r1
 80075e8:	2000      	movs	r0, #0
 80075ea:	492a      	ldr	r1, [pc, #168]	; (8007694 <__ieee754_pow+0x25c>)
 80075ec:	f7f9 f94e 	bl	800088c <__aeabi_ddiv>
 80075f0:	2d00      	cmp	r5, #0
 80075f2:	f6bf af40 	bge.w	8007476 <__ieee754_pow+0x3e>
 80075f6:	9b04      	ldr	r3, [sp, #16]
 80075f8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80075fc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8007600:	4323      	orrs	r3, r4
 8007602:	d108      	bne.n	8007616 <__ieee754_pow+0x1de>
 8007604:	4602      	mov	r2, r0
 8007606:	460b      	mov	r3, r1
 8007608:	4610      	mov	r0, r2
 800760a:	4619      	mov	r1, r3
 800760c:	f7f8 fe5c 	bl	80002c8 <__aeabi_dsub>
 8007610:	4602      	mov	r2, r0
 8007612:	460b      	mov	r3, r1
 8007614:	e78f      	b.n	8007536 <__ieee754_pow+0xfe>
 8007616:	9b04      	ldr	r3, [sp, #16]
 8007618:	2b01      	cmp	r3, #1
 800761a:	f47f af2c 	bne.w	8007476 <__ieee754_pow+0x3e>
 800761e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007622:	4619      	mov	r1, r3
 8007624:	e727      	b.n	8007476 <__ieee754_pow+0x3e>
 8007626:	0feb      	lsrs	r3, r5, #31
 8007628:	3b01      	subs	r3, #1
 800762a:	9306      	str	r3, [sp, #24]
 800762c:	9a06      	ldr	r2, [sp, #24]
 800762e:	9b04      	ldr	r3, [sp, #16]
 8007630:	4313      	orrs	r3, r2
 8007632:	d102      	bne.n	800763a <__ieee754_pow+0x202>
 8007634:	4632      	mov	r2, r6
 8007636:	463b      	mov	r3, r7
 8007638:	e7e6      	b.n	8007608 <__ieee754_pow+0x1d0>
 800763a:	4b19      	ldr	r3, [pc, #100]	; (80076a0 <__ieee754_pow+0x268>)
 800763c:	4598      	cmp	r8, r3
 800763e:	f340 80fb 	ble.w	8007838 <__ieee754_pow+0x400>
 8007642:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8007646:	4598      	cmp	r8, r3
 8007648:	4b13      	ldr	r3, [pc, #76]	; (8007698 <__ieee754_pow+0x260>)
 800764a:	dd0c      	ble.n	8007666 <__ieee754_pow+0x22e>
 800764c:	429c      	cmp	r4, r3
 800764e:	dc0f      	bgt.n	8007670 <__ieee754_pow+0x238>
 8007650:	f1b9 0f00 	cmp.w	r9, #0
 8007654:	da0f      	bge.n	8007676 <__ieee754_pow+0x23e>
 8007656:	2000      	movs	r0, #0
 8007658:	b009      	add	sp, #36	; 0x24
 800765a:	ecbd 8b06 	vpop	{d8-d10}
 800765e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007662:	f000 bcf0 	b.w	8008046 <__math_oflow>
 8007666:	429c      	cmp	r4, r3
 8007668:	dbf2      	blt.n	8007650 <__ieee754_pow+0x218>
 800766a:	4b0a      	ldr	r3, [pc, #40]	; (8007694 <__ieee754_pow+0x25c>)
 800766c:	429c      	cmp	r4, r3
 800766e:	dd19      	ble.n	80076a4 <__ieee754_pow+0x26c>
 8007670:	f1b9 0f00 	cmp.w	r9, #0
 8007674:	dcef      	bgt.n	8007656 <__ieee754_pow+0x21e>
 8007676:	2000      	movs	r0, #0
 8007678:	b009      	add	sp, #36	; 0x24
 800767a:	ecbd 8b06 	vpop	{d8-d10}
 800767e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007682:	f000 bcd7 	b.w	8008034 <__math_uflow>
 8007686:	bf00      	nop
 8007688:	fff00000 	.word	0xfff00000
 800768c:	7ff00000 	.word	0x7ff00000
 8007690:	433fffff 	.word	0x433fffff
 8007694:	3ff00000 	.word	0x3ff00000
 8007698:	3fefffff 	.word	0x3fefffff
 800769c:	3fe00000 	.word	0x3fe00000
 80076a0:	41e00000 	.word	0x41e00000
 80076a4:	4b60      	ldr	r3, [pc, #384]	; (8007828 <__ieee754_pow+0x3f0>)
 80076a6:	2200      	movs	r2, #0
 80076a8:	f7f8 fe0e 	bl	80002c8 <__aeabi_dsub>
 80076ac:	a354      	add	r3, pc, #336	; (adr r3, 8007800 <__ieee754_pow+0x3c8>)
 80076ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b2:	4604      	mov	r4, r0
 80076b4:	460d      	mov	r5, r1
 80076b6:	f7f8 ffbf 	bl	8000638 <__aeabi_dmul>
 80076ba:	a353      	add	r3, pc, #332	; (adr r3, 8007808 <__ieee754_pow+0x3d0>)
 80076bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076c0:	4606      	mov	r6, r0
 80076c2:	460f      	mov	r7, r1
 80076c4:	4620      	mov	r0, r4
 80076c6:	4629      	mov	r1, r5
 80076c8:	f7f8 ffb6 	bl	8000638 <__aeabi_dmul>
 80076cc:	4b57      	ldr	r3, [pc, #348]	; (800782c <__ieee754_pow+0x3f4>)
 80076ce:	4682      	mov	sl, r0
 80076d0:	468b      	mov	fp, r1
 80076d2:	2200      	movs	r2, #0
 80076d4:	4620      	mov	r0, r4
 80076d6:	4629      	mov	r1, r5
 80076d8:	f7f8 ffae 	bl	8000638 <__aeabi_dmul>
 80076dc:	4602      	mov	r2, r0
 80076de:	460b      	mov	r3, r1
 80076e0:	a14b      	add	r1, pc, #300	; (adr r1, 8007810 <__ieee754_pow+0x3d8>)
 80076e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80076e6:	f7f8 fdef 	bl	80002c8 <__aeabi_dsub>
 80076ea:	4622      	mov	r2, r4
 80076ec:	462b      	mov	r3, r5
 80076ee:	f7f8 ffa3 	bl	8000638 <__aeabi_dmul>
 80076f2:	4602      	mov	r2, r0
 80076f4:	460b      	mov	r3, r1
 80076f6:	2000      	movs	r0, #0
 80076f8:	494d      	ldr	r1, [pc, #308]	; (8007830 <__ieee754_pow+0x3f8>)
 80076fa:	f7f8 fde5 	bl	80002c8 <__aeabi_dsub>
 80076fe:	4622      	mov	r2, r4
 8007700:	4680      	mov	r8, r0
 8007702:	4689      	mov	r9, r1
 8007704:	462b      	mov	r3, r5
 8007706:	4620      	mov	r0, r4
 8007708:	4629      	mov	r1, r5
 800770a:	f7f8 ff95 	bl	8000638 <__aeabi_dmul>
 800770e:	4602      	mov	r2, r0
 8007710:	460b      	mov	r3, r1
 8007712:	4640      	mov	r0, r8
 8007714:	4649      	mov	r1, r9
 8007716:	f7f8 ff8f 	bl	8000638 <__aeabi_dmul>
 800771a:	a33f      	add	r3, pc, #252	; (adr r3, 8007818 <__ieee754_pow+0x3e0>)
 800771c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007720:	f7f8 ff8a 	bl	8000638 <__aeabi_dmul>
 8007724:	4602      	mov	r2, r0
 8007726:	460b      	mov	r3, r1
 8007728:	4650      	mov	r0, sl
 800772a:	4659      	mov	r1, fp
 800772c:	f7f8 fdcc 	bl	80002c8 <__aeabi_dsub>
 8007730:	4602      	mov	r2, r0
 8007732:	460b      	mov	r3, r1
 8007734:	4680      	mov	r8, r0
 8007736:	4689      	mov	r9, r1
 8007738:	4630      	mov	r0, r6
 800773a:	4639      	mov	r1, r7
 800773c:	f7f8 fdc6 	bl	80002cc <__adddf3>
 8007740:	2000      	movs	r0, #0
 8007742:	4632      	mov	r2, r6
 8007744:	463b      	mov	r3, r7
 8007746:	4604      	mov	r4, r0
 8007748:	460d      	mov	r5, r1
 800774a:	f7f8 fdbd 	bl	80002c8 <__aeabi_dsub>
 800774e:	4602      	mov	r2, r0
 8007750:	460b      	mov	r3, r1
 8007752:	4640      	mov	r0, r8
 8007754:	4649      	mov	r1, r9
 8007756:	f7f8 fdb7 	bl	80002c8 <__aeabi_dsub>
 800775a:	9b04      	ldr	r3, [sp, #16]
 800775c:	9a06      	ldr	r2, [sp, #24]
 800775e:	3b01      	subs	r3, #1
 8007760:	4313      	orrs	r3, r2
 8007762:	4682      	mov	sl, r0
 8007764:	468b      	mov	fp, r1
 8007766:	f040 81e7 	bne.w	8007b38 <__ieee754_pow+0x700>
 800776a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8007820 <__ieee754_pow+0x3e8>
 800776e:	eeb0 8a47 	vmov.f32	s16, s14
 8007772:	eef0 8a67 	vmov.f32	s17, s15
 8007776:	e9dd 6700 	ldrd	r6, r7, [sp]
 800777a:	2600      	movs	r6, #0
 800777c:	4632      	mov	r2, r6
 800777e:	463b      	mov	r3, r7
 8007780:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007784:	f7f8 fda0 	bl	80002c8 <__aeabi_dsub>
 8007788:	4622      	mov	r2, r4
 800778a:	462b      	mov	r3, r5
 800778c:	f7f8 ff54 	bl	8000638 <__aeabi_dmul>
 8007790:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007794:	4680      	mov	r8, r0
 8007796:	4689      	mov	r9, r1
 8007798:	4650      	mov	r0, sl
 800779a:	4659      	mov	r1, fp
 800779c:	f7f8 ff4c 	bl	8000638 <__aeabi_dmul>
 80077a0:	4602      	mov	r2, r0
 80077a2:	460b      	mov	r3, r1
 80077a4:	4640      	mov	r0, r8
 80077a6:	4649      	mov	r1, r9
 80077a8:	f7f8 fd90 	bl	80002cc <__adddf3>
 80077ac:	4632      	mov	r2, r6
 80077ae:	463b      	mov	r3, r7
 80077b0:	4680      	mov	r8, r0
 80077b2:	4689      	mov	r9, r1
 80077b4:	4620      	mov	r0, r4
 80077b6:	4629      	mov	r1, r5
 80077b8:	f7f8 ff3e 	bl	8000638 <__aeabi_dmul>
 80077bc:	460b      	mov	r3, r1
 80077be:	4604      	mov	r4, r0
 80077c0:	460d      	mov	r5, r1
 80077c2:	4602      	mov	r2, r0
 80077c4:	4649      	mov	r1, r9
 80077c6:	4640      	mov	r0, r8
 80077c8:	f7f8 fd80 	bl	80002cc <__adddf3>
 80077cc:	4b19      	ldr	r3, [pc, #100]	; (8007834 <__ieee754_pow+0x3fc>)
 80077ce:	4299      	cmp	r1, r3
 80077d0:	ec45 4b19 	vmov	d9, r4, r5
 80077d4:	4606      	mov	r6, r0
 80077d6:	460f      	mov	r7, r1
 80077d8:	468b      	mov	fp, r1
 80077da:	f340 82f1 	ble.w	8007dc0 <__ieee754_pow+0x988>
 80077de:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80077e2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80077e6:	4303      	orrs	r3, r0
 80077e8:	f000 81e4 	beq.w	8007bb4 <__ieee754_pow+0x77c>
 80077ec:	ec51 0b18 	vmov	r0, r1, d8
 80077f0:	2200      	movs	r2, #0
 80077f2:	2300      	movs	r3, #0
 80077f4:	f7f9 f992 	bl	8000b1c <__aeabi_dcmplt>
 80077f8:	3800      	subs	r0, #0
 80077fa:	bf18      	it	ne
 80077fc:	2001      	movne	r0, #1
 80077fe:	e72b      	b.n	8007658 <__ieee754_pow+0x220>
 8007800:	60000000 	.word	0x60000000
 8007804:	3ff71547 	.word	0x3ff71547
 8007808:	f85ddf44 	.word	0xf85ddf44
 800780c:	3e54ae0b 	.word	0x3e54ae0b
 8007810:	55555555 	.word	0x55555555
 8007814:	3fd55555 	.word	0x3fd55555
 8007818:	652b82fe 	.word	0x652b82fe
 800781c:	3ff71547 	.word	0x3ff71547
 8007820:	00000000 	.word	0x00000000
 8007824:	bff00000 	.word	0xbff00000
 8007828:	3ff00000 	.word	0x3ff00000
 800782c:	3fd00000 	.word	0x3fd00000
 8007830:	3fe00000 	.word	0x3fe00000
 8007834:	408fffff 	.word	0x408fffff
 8007838:	4bd5      	ldr	r3, [pc, #852]	; (8007b90 <__ieee754_pow+0x758>)
 800783a:	402b      	ands	r3, r5
 800783c:	2200      	movs	r2, #0
 800783e:	b92b      	cbnz	r3, 800784c <__ieee754_pow+0x414>
 8007840:	4bd4      	ldr	r3, [pc, #848]	; (8007b94 <__ieee754_pow+0x75c>)
 8007842:	f7f8 fef9 	bl	8000638 <__aeabi_dmul>
 8007846:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800784a:	460c      	mov	r4, r1
 800784c:	1523      	asrs	r3, r4, #20
 800784e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007852:	4413      	add	r3, r2
 8007854:	9305      	str	r3, [sp, #20]
 8007856:	4bd0      	ldr	r3, [pc, #832]	; (8007b98 <__ieee754_pow+0x760>)
 8007858:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800785c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8007860:	429c      	cmp	r4, r3
 8007862:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007866:	dd08      	ble.n	800787a <__ieee754_pow+0x442>
 8007868:	4bcc      	ldr	r3, [pc, #816]	; (8007b9c <__ieee754_pow+0x764>)
 800786a:	429c      	cmp	r4, r3
 800786c:	f340 8162 	ble.w	8007b34 <__ieee754_pow+0x6fc>
 8007870:	9b05      	ldr	r3, [sp, #20]
 8007872:	3301      	adds	r3, #1
 8007874:	9305      	str	r3, [sp, #20]
 8007876:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800787a:	2400      	movs	r4, #0
 800787c:	00e3      	lsls	r3, r4, #3
 800787e:	9307      	str	r3, [sp, #28]
 8007880:	4bc7      	ldr	r3, [pc, #796]	; (8007ba0 <__ieee754_pow+0x768>)
 8007882:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007886:	ed93 7b00 	vldr	d7, [r3]
 800788a:	4629      	mov	r1, r5
 800788c:	ec53 2b17 	vmov	r2, r3, d7
 8007890:	eeb0 9a47 	vmov.f32	s18, s14
 8007894:	eef0 9a67 	vmov.f32	s19, s15
 8007898:	4682      	mov	sl, r0
 800789a:	f7f8 fd15 	bl	80002c8 <__aeabi_dsub>
 800789e:	4652      	mov	r2, sl
 80078a0:	4606      	mov	r6, r0
 80078a2:	460f      	mov	r7, r1
 80078a4:	462b      	mov	r3, r5
 80078a6:	ec51 0b19 	vmov	r0, r1, d9
 80078aa:	f7f8 fd0f 	bl	80002cc <__adddf3>
 80078ae:	4602      	mov	r2, r0
 80078b0:	460b      	mov	r3, r1
 80078b2:	2000      	movs	r0, #0
 80078b4:	49bb      	ldr	r1, [pc, #748]	; (8007ba4 <__ieee754_pow+0x76c>)
 80078b6:	f7f8 ffe9 	bl	800088c <__aeabi_ddiv>
 80078ba:	ec41 0b1a 	vmov	d10, r0, r1
 80078be:	4602      	mov	r2, r0
 80078c0:	460b      	mov	r3, r1
 80078c2:	4630      	mov	r0, r6
 80078c4:	4639      	mov	r1, r7
 80078c6:	f7f8 feb7 	bl	8000638 <__aeabi_dmul>
 80078ca:	2300      	movs	r3, #0
 80078cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078d0:	9302      	str	r3, [sp, #8]
 80078d2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80078d6:	46ab      	mov	fp, r5
 80078d8:	106d      	asrs	r5, r5, #1
 80078da:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80078de:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80078e2:	ec41 0b18 	vmov	d8, r0, r1
 80078e6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80078ea:	2200      	movs	r2, #0
 80078ec:	4640      	mov	r0, r8
 80078ee:	4649      	mov	r1, r9
 80078f0:	4614      	mov	r4, r2
 80078f2:	461d      	mov	r5, r3
 80078f4:	f7f8 fea0 	bl	8000638 <__aeabi_dmul>
 80078f8:	4602      	mov	r2, r0
 80078fa:	460b      	mov	r3, r1
 80078fc:	4630      	mov	r0, r6
 80078fe:	4639      	mov	r1, r7
 8007900:	f7f8 fce2 	bl	80002c8 <__aeabi_dsub>
 8007904:	ec53 2b19 	vmov	r2, r3, d9
 8007908:	4606      	mov	r6, r0
 800790a:	460f      	mov	r7, r1
 800790c:	4620      	mov	r0, r4
 800790e:	4629      	mov	r1, r5
 8007910:	f7f8 fcda 	bl	80002c8 <__aeabi_dsub>
 8007914:	4602      	mov	r2, r0
 8007916:	460b      	mov	r3, r1
 8007918:	4650      	mov	r0, sl
 800791a:	4659      	mov	r1, fp
 800791c:	f7f8 fcd4 	bl	80002c8 <__aeabi_dsub>
 8007920:	4642      	mov	r2, r8
 8007922:	464b      	mov	r3, r9
 8007924:	f7f8 fe88 	bl	8000638 <__aeabi_dmul>
 8007928:	4602      	mov	r2, r0
 800792a:	460b      	mov	r3, r1
 800792c:	4630      	mov	r0, r6
 800792e:	4639      	mov	r1, r7
 8007930:	f7f8 fcca 	bl	80002c8 <__aeabi_dsub>
 8007934:	ec53 2b1a 	vmov	r2, r3, d10
 8007938:	f7f8 fe7e 	bl	8000638 <__aeabi_dmul>
 800793c:	ec53 2b18 	vmov	r2, r3, d8
 8007940:	ec41 0b19 	vmov	d9, r0, r1
 8007944:	ec51 0b18 	vmov	r0, r1, d8
 8007948:	f7f8 fe76 	bl	8000638 <__aeabi_dmul>
 800794c:	a37c      	add	r3, pc, #496	; (adr r3, 8007b40 <__ieee754_pow+0x708>)
 800794e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007952:	4604      	mov	r4, r0
 8007954:	460d      	mov	r5, r1
 8007956:	f7f8 fe6f 	bl	8000638 <__aeabi_dmul>
 800795a:	a37b      	add	r3, pc, #492	; (adr r3, 8007b48 <__ieee754_pow+0x710>)
 800795c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007960:	f7f8 fcb4 	bl	80002cc <__adddf3>
 8007964:	4622      	mov	r2, r4
 8007966:	462b      	mov	r3, r5
 8007968:	f7f8 fe66 	bl	8000638 <__aeabi_dmul>
 800796c:	a378      	add	r3, pc, #480	; (adr r3, 8007b50 <__ieee754_pow+0x718>)
 800796e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007972:	f7f8 fcab 	bl	80002cc <__adddf3>
 8007976:	4622      	mov	r2, r4
 8007978:	462b      	mov	r3, r5
 800797a:	f7f8 fe5d 	bl	8000638 <__aeabi_dmul>
 800797e:	a376      	add	r3, pc, #472	; (adr r3, 8007b58 <__ieee754_pow+0x720>)
 8007980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007984:	f7f8 fca2 	bl	80002cc <__adddf3>
 8007988:	4622      	mov	r2, r4
 800798a:	462b      	mov	r3, r5
 800798c:	f7f8 fe54 	bl	8000638 <__aeabi_dmul>
 8007990:	a373      	add	r3, pc, #460	; (adr r3, 8007b60 <__ieee754_pow+0x728>)
 8007992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007996:	f7f8 fc99 	bl	80002cc <__adddf3>
 800799a:	4622      	mov	r2, r4
 800799c:	462b      	mov	r3, r5
 800799e:	f7f8 fe4b 	bl	8000638 <__aeabi_dmul>
 80079a2:	a371      	add	r3, pc, #452	; (adr r3, 8007b68 <__ieee754_pow+0x730>)
 80079a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a8:	f7f8 fc90 	bl	80002cc <__adddf3>
 80079ac:	4622      	mov	r2, r4
 80079ae:	4606      	mov	r6, r0
 80079b0:	460f      	mov	r7, r1
 80079b2:	462b      	mov	r3, r5
 80079b4:	4620      	mov	r0, r4
 80079b6:	4629      	mov	r1, r5
 80079b8:	f7f8 fe3e 	bl	8000638 <__aeabi_dmul>
 80079bc:	4602      	mov	r2, r0
 80079be:	460b      	mov	r3, r1
 80079c0:	4630      	mov	r0, r6
 80079c2:	4639      	mov	r1, r7
 80079c4:	f7f8 fe38 	bl	8000638 <__aeabi_dmul>
 80079c8:	4642      	mov	r2, r8
 80079ca:	4604      	mov	r4, r0
 80079cc:	460d      	mov	r5, r1
 80079ce:	464b      	mov	r3, r9
 80079d0:	ec51 0b18 	vmov	r0, r1, d8
 80079d4:	f7f8 fc7a 	bl	80002cc <__adddf3>
 80079d8:	ec53 2b19 	vmov	r2, r3, d9
 80079dc:	f7f8 fe2c 	bl	8000638 <__aeabi_dmul>
 80079e0:	4622      	mov	r2, r4
 80079e2:	462b      	mov	r3, r5
 80079e4:	f7f8 fc72 	bl	80002cc <__adddf3>
 80079e8:	4642      	mov	r2, r8
 80079ea:	4682      	mov	sl, r0
 80079ec:	468b      	mov	fp, r1
 80079ee:	464b      	mov	r3, r9
 80079f0:	4640      	mov	r0, r8
 80079f2:	4649      	mov	r1, r9
 80079f4:	f7f8 fe20 	bl	8000638 <__aeabi_dmul>
 80079f8:	4b6b      	ldr	r3, [pc, #428]	; (8007ba8 <__ieee754_pow+0x770>)
 80079fa:	2200      	movs	r2, #0
 80079fc:	4606      	mov	r6, r0
 80079fe:	460f      	mov	r7, r1
 8007a00:	f7f8 fc64 	bl	80002cc <__adddf3>
 8007a04:	4652      	mov	r2, sl
 8007a06:	465b      	mov	r3, fp
 8007a08:	f7f8 fc60 	bl	80002cc <__adddf3>
 8007a0c:	2000      	movs	r0, #0
 8007a0e:	4604      	mov	r4, r0
 8007a10:	460d      	mov	r5, r1
 8007a12:	4602      	mov	r2, r0
 8007a14:	460b      	mov	r3, r1
 8007a16:	4640      	mov	r0, r8
 8007a18:	4649      	mov	r1, r9
 8007a1a:	f7f8 fe0d 	bl	8000638 <__aeabi_dmul>
 8007a1e:	4b62      	ldr	r3, [pc, #392]	; (8007ba8 <__ieee754_pow+0x770>)
 8007a20:	4680      	mov	r8, r0
 8007a22:	4689      	mov	r9, r1
 8007a24:	2200      	movs	r2, #0
 8007a26:	4620      	mov	r0, r4
 8007a28:	4629      	mov	r1, r5
 8007a2a:	f7f8 fc4d 	bl	80002c8 <__aeabi_dsub>
 8007a2e:	4632      	mov	r2, r6
 8007a30:	463b      	mov	r3, r7
 8007a32:	f7f8 fc49 	bl	80002c8 <__aeabi_dsub>
 8007a36:	4602      	mov	r2, r0
 8007a38:	460b      	mov	r3, r1
 8007a3a:	4650      	mov	r0, sl
 8007a3c:	4659      	mov	r1, fp
 8007a3e:	f7f8 fc43 	bl	80002c8 <__aeabi_dsub>
 8007a42:	ec53 2b18 	vmov	r2, r3, d8
 8007a46:	f7f8 fdf7 	bl	8000638 <__aeabi_dmul>
 8007a4a:	4622      	mov	r2, r4
 8007a4c:	4606      	mov	r6, r0
 8007a4e:	460f      	mov	r7, r1
 8007a50:	462b      	mov	r3, r5
 8007a52:	ec51 0b19 	vmov	r0, r1, d9
 8007a56:	f7f8 fdef 	bl	8000638 <__aeabi_dmul>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	460b      	mov	r3, r1
 8007a5e:	4630      	mov	r0, r6
 8007a60:	4639      	mov	r1, r7
 8007a62:	f7f8 fc33 	bl	80002cc <__adddf3>
 8007a66:	4606      	mov	r6, r0
 8007a68:	460f      	mov	r7, r1
 8007a6a:	4602      	mov	r2, r0
 8007a6c:	460b      	mov	r3, r1
 8007a6e:	4640      	mov	r0, r8
 8007a70:	4649      	mov	r1, r9
 8007a72:	f7f8 fc2b 	bl	80002cc <__adddf3>
 8007a76:	a33e      	add	r3, pc, #248	; (adr r3, 8007b70 <__ieee754_pow+0x738>)
 8007a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a7c:	2000      	movs	r0, #0
 8007a7e:	4604      	mov	r4, r0
 8007a80:	460d      	mov	r5, r1
 8007a82:	f7f8 fdd9 	bl	8000638 <__aeabi_dmul>
 8007a86:	4642      	mov	r2, r8
 8007a88:	ec41 0b18 	vmov	d8, r0, r1
 8007a8c:	464b      	mov	r3, r9
 8007a8e:	4620      	mov	r0, r4
 8007a90:	4629      	mov	r1, r5
 8007a92:	f7f8 fc19 	bl	80002c8 <__aeabi_dsub>
 8007a96:	4602      	mov	r2, r0
 8007a98:	460b      	mov	r3, r1
 8007a9a:	4630      	mov	r0, r6
 8007a9c:	4639      	mov	r1, r7
 8007a9e:	f7f8 fc13 	bl	80002c8 <__aeabi_dsub>
 8007aa2:	a335      	add	r3, pc, #212	; (adr r3, 8007b78 <__ieee754_pow+0x740>)
 8007aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aa8:	f7f8 fdc6 	bl	8000638 <__aeabi_dmul>
 8007aac:	a334      	add	r3, pc, #208	; (adr r3, 8007b80 <__ieee754_pow+0x748>)
 8007aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab2:	4606      	mov	r6, r0
 8007ab4:	460f      	mov	r7, r1
 8007ab6:	4620      	mov	r0, r4
 8007ab8:	4629      	mov	r1, r5
 8007aba:	f7f8 fdbd 	bl	8000638 <__aeabi_dmul>
 8007abe:	4602      	mov	r2, r0
 8007ac0:	460b      	mov	r3, r1
 8007ac2:	4630      	mov	r0, r6
 8007ac4:	4639      	mov	r1, r7
 8007ac6:	f7f8 fc01 	bl	80002cc <__adddf3>
 8007aca:	9a07      	ldr	r2, [sp, #28]
 8007acc:	4b37      	ldr	r3, [pc, #220]	; (8007bac <__ieee754_pow+0x774>)
 8007ace:	4413      	add	r3, r2
 8007ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ad4:	f7f8 fbfa 	bl	80002cc <__adddf3>
 8007ad8:	4682      	mov	sl, r0
 8007ada:	9805      	ldr	r0, [sp, #20]
 8007adc:	468b      	mov	fp, r1
 8007ade:	f7f8 fd41 	bl	8000564 <__aeabi_i2d>
 8007ae2:	9a07      	ldr	r2, [sp, #28]
 8007ae4:	4b32      	ldr	r3, [pc, #200]	; (8007bb0 <__ieee754_pow+0x778>)
 8007ae6:	4413      	add	r3, r2
 8007ae8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007aec:	4606      	mov	r6, r0
 8007aee:	460f      	mov	r7, r1
 8007af0:	4652      	mov	r2, sl
 8007af2:	465b      	mov	r3, fp
 8007af4:	ec51 0b18 	vmov	r0, r1, d8
 8007af8:	f7f8 fbe8 	bl	80002cc <__adddf3>
 8007afc:	4642      	mov	r2, r8
 8007afe:	464b      	mov	r3, r9
 8007b00:	f7f8 fbe4 	bl	80002cc <__adddf3>
 8007b04:	4632      	mov	r2, r6
 8007b06:	463b      	mov	r3, r7
 8007b08:	f7f8 fbe0 	bl	80002cc <__adddf3>
 8007b0c:	2000      	movs	r0, #0
 8007b0e:	4632      	mov	r2, r6
 8007b10:	463b      	mov	r3, r7
 8007b12:	4604      	mov	r4, r0
 8007b14:	460d      	mov	r5, r1
 8007b16:	f7f8 fbd7 	bl	80002c8 <__aeabi_dsub>
 8007b1a:	4642      	mov	r2, r8
 8007b1c:	464b      	mov	r3, r9
 8007b1e:	f7f8 fbd3 	bl	80002c8 <__aeabi_dsub>
 8007b22:	ec53 2b18 	vmov	r2, r3, d8
 8007b26:	f7f8 fbcf 	bl	80002c8 <__aeabi_dsub>
 8007b2a:	4602      	mov	r2, r0
 8007b2c:	460b      	mov	r3, r1
 8007b2e:	4650      	mov	r0, sl
 8007b30:	4659      	mov	r1, fp
 8007b32:	e610      	b.n	8007756 <__ieee754_pow+0x31e>
 8007b34:	2401      	movs	r4, #1
 8007b36:	e6a1      	b.n	800787c <__ieee754_pow+0x444>
 8007b38:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8007b88 <__ieee754_pow+0x750>
 8007b3c:	e617      	b.n	800776e <__ieee754_pow+0x336>
 8007b3e:	bf00      	nop
 8007b40:	4a454eef 	.word	0x4a454eef
 8007b44:	3fca7e28 	.word	0x3fca7e28
 8007b48:	93c9db65 	.word	0x93c9db65
 8007b4c:	3fcd864a 	.word	0x3fcd864a
 8007b50:	a91d4101 	.word	0xa91d4101
 8007b54:	3fd17460 	.word	0x3fd17460
 8007b58:	518f264d 	.word	0x518f264d
 8007b5c:	3fd55555 	.word	0x3fd55555
 8007b60:	db6fabff 	.word	0xdb6fabff
 8007b64:	3fdb6db6 	.word	0x3fdb6db6
 8007b68:	33333303 	.word	0x33333303
 8007b6c:	3fe33333 	.word	0x3fe33333
 8007b70:	e0000000 	.word	0xe0000000
 8007b74:	3feec709 	.word	0x3feec709
 8007b78:	dc3a03fd 	.word	0xdc3a03fd
 8007b7c:	3feec709 	.word	0x3feec709
 8007b80:	145b01f5 	.word	0x145b01f5
 8007b84:	be3e2fe0 	.word	0xbe3e2fe0
 8007b88:	00000000 	.word	0x00000000
 8007b8c:	3ff00000 	.word	0x3ff00000
 8007b90:	7ff00000 	.word	0x7ff00000
 8007b94:	43400000 	.word	0x43400000
 8007b98:	0003988e 	.word	0x0003988e
 8007b9c:	000bb679 	.word	0x000bb679
 8007ba0:	080085e0 	.word	0x080085e0
 8007ba4:	3ff00000 	.word	0x3ff00000
 8007ba8:	40080000 	.word	0x40080000
 8007bac:	08008600 	.word	0x08008600
 8007bb0:	080085f0 	.word	0x080085f0
 8007bb4:	a3b5      	add	r3, pc, #724	; (adr r3, 8007e8c <__ieee754_pow+0xa54>)
 8007bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bba:	4640      	mov	r0, r8
 8007bbc:	4649      	mov	r1, r9
 8007bbe:	f7f8 fb85 	bl	80002cc <__adddf3>
 8007bc2:	4622      	mov	r2, r4
 8007bc4:	ec41 0b1a 	vmov	d10, r0, r1
 8007bc8:	462b      	mov	r3, r5
 8007bca:	4630      	mov	r0, r6
 8007bcc:	4639      	mov	r1, r7
 8007bce:	f7f8 fb7b 	bl	80002c8 <__aeabi_dsub>
 8007bd2:	4602      	mov	r2, r0
 8007bd4:	460b      	mov	r3, r1
 8007bd6:	ec51 0b1a 	vmov	r0, r1, d10
 8007bda:	f7f8 ffbd 	bl	8000b58 <__aeabi_dcmpgt>
 8007bde:	2800      	cmp	r0, #0
 8007be0:	f47f ae04 	bne.w	80077ec <__ieee754_pow+0x3b4>
 8007be4:	4aa4      	ldr	r2, [pc, #656]	; (8007e78 <__ieee754_pow+0xa40>)
 8007be6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007bea:	4293      	cmp	r3, r2
 8007bec:	f340 8108 	ble.w	8007e00 <__ieee754_pow+0x9c8>
 8007bf0:	151b      	asrs	r3, r3, #20
 8007bf2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8007bf6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8007bfa:	fa4a f303 	asr.w	r3, sl, r3
 8007bfe:	445b      	add	r3, fp
 8007c00:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8007c04:	4e9d      	ldr	r6, [pc, #628]	; (8007e7c <__ieee754_pow+0xa44>)
 8007c06:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8007c0a:	4116      	asrs	r6, r2
 8007c0c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8007c10:	2000      	movs	r0, #0
 8007c12:	ea23 0106 	bic.w	r1, r3, r6
 8007c16:	f1c2 0214 	rsb	r2, r2, #20
 8007c1a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8007c1e:	fa4a fa02 	asr.w	sl, sl, r2
 8007c22:	f1bb 0f00 	cmp.w	fp, #0
 8007c26:	4602      	mov	r2, r0
 8007c28:	460b      	mov	r3, r1
 8007c2a:	4620      	mov	r0, r4
 8007c2c:	4629      	mov	r1, r5
 8007c2e:	bfb8      	it	lt
 8007c30:	f1ca 0a00 	rsblt	sl, sl, #0
 8007c34:	f7f8 fb48 	bl	80002c8 <__aeabi_dsub>
 8007c38:	ec41 0b19 	vmov	d9, r0, r1
 8007c3c:	4642      	mov	r2, r8
 8007c3e:	464b      	mov	r3, r9
 8007c40:	ec51 0b19 	vmov	r0, r1, d9
 8007c44:	f7f8 fb42 	bl	80002cc <__adddf3>
 8007c48:	a37b      	add	r3, pc, #492	; (adr r3, 8007e38 <__ieee754_pow+0xa00>)
 8007c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c4e:	2000      	movs	r0, #0
 8007c50:	4604      	mov	r4, r0
 8007c52:	460d      	mov	r5, r1
 8007c54:	f7f8 fcf0 	bl	8000638 <__aeabi_dmul>
 8007c58:	ec53 2b19 	vmov	r2, r3, d9
 8007c5c:	4606      	mov	r6, r0
 8007c5e:	460f      	mov	r7, r1
 8007c60:	4620      	mov	r0, r4
 8007c62:	4629      	mov	r1, r5
 8007c64:	f7f8 fb30 	bl	80002c8 <__aeabi_dsub>
 8007c68:	4602      	mov	r2, r0
 8007c6a:	460b      	mov	r3, r1
 8007c6c:	4640      	mov	r0, r8
 8007c6e:	4649      	mov	r1, r9
 8007c70:	f7f8 fb2a 	bl	80002c8 <__aeabi_dsub>
 8007c74:	a372      	add	r3, pc, #456	; (adr r3, 8007e40 <__ieee754_pow+0xa08>)
 8007c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c7a:	f7f8 fcdd 	bl	8000638 <__aeabi_dmul>
 8007c7e:	a372      	add	r3, pc, #456	; (adr r3, 8007e48 <__ieee754_pow+0xa10>)
 8007c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c84:	4680      	mov	r8, r0
 8007c86:	4689      	mov	r9, r1
 8007c88:	4620      	mov	r0, r4
 8007c8a:	4629      	mov	r1, r5
 8007c8c:	f7f8 fcd4 	bl	8000638 <__aeabi_dmul>
 8007c90:	4602      	mov	r2, r0
 8007c92:	460b      	mov	r3, r1
 8007c94:	4640      	mov	r0, r8
 8007c96:	4649      	mov	r1, r9
 8007c98:	f7f8 fb18 	bl	80002cc <__adddf3>
 8007c9c:	4604      	mov	r4, r0
 8007c9e:	460d      	mov	r5, r1
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	460b      	mov	r3, r1
 8007ca4:	4630      	mov	r0, r6
 8007ca6:	4639      	mov	r1, r7
 8007ca8:	f7f8 fb10 	bl	80002cc <__adddf3>
 8007cac:	4632      	mov	r2, r6
 8007cae:	463b      	mov	r3, r7
 8007cb0:	4680      	mov	r8, r0
 8007cb2:	4689      	mov	r9, r1
 8007cb4:	f7f8 fb08 	bl	80002c8 <__aeabi_dsub>
 8007cb8:	4602      	mov	r2, r0
 8007cba:	460b      	mov	r3, r1
 8007cbc:	4620      	mov	r0, r4
 8007cbe:	4629      	mov	r1, r5
 8007cc0:	f7f8 fb02 	bl	80002c8 <__aeabi_dsub>
 8007cc4:	4642      	mov	r2, r8
 8007cc6:	4606      	mov	r6, r0
 8007cc8:	460f      	mov	r7, r1
 8007cca:	464b      	mov	r3, r9
 8007ccc:	4640      	mov	r0, r8
 8007cce:	4649      	mov	r1, r9
 8007cd0:	f7f8 fcb2 	bl	8000638 <__aeabi_dmul>
 8007cd4:	a35e      	add	r3, pc, #376	; (adr r3, 8007e50 <__ieee754_pow+0xa18>)
 8007cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cda:	4604      	mov	r4, r0
 8007cdc:	460d      	mov	r5, r1
 8007cde:	f7f8 fcab 	bl	8000638 <__aeabi_dmul>
 8007ce2:	a35d      	add	r3, pc, #372	; (adr r3, 8007e58 <__ieee754_pow+0xa20>)
 8007ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ce8:	f7f8 faee 	bl	80002c8 <__aeabi_dsub>
 8007cec:	4622      	mov	r2, r4
 8007cee:	462b      	mov	r3, r5
 8007cf0:	f7f8 fca2 	bl	8000638 <__aeabi_dmul>
 8007cf4:	a35a      	add	r3, pc, #360	; (adr r3, 8007e60 <__ieee754_pow+0xa28>)
 8007cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cfa:	f7f8 fae7 	bl	80002cc <__adddf3>
 8007cfe:	4622      	mov	r2, r4
 8007d00:	462b      	mov	r3, r5
 8007d02:	f7f8 fc99 	bl	8000638 <__aeabi_dmul>
 8007d06:	a358      	add	r3, pc, #352	; (adr r3, 8007e68 <__ieee754_pow+0xa30>)
 8007d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d0c:	f7f8 fadc 	bl	80002c8 <__aeabi_dsub>
 8007d10:	4622      	mov	r2, r4
 8007d12:	462b      	mov	r3, r5
 8007d14:	f7f8 fc90 	bl	8000638 <__aeabi_dmul>
 8007d18:	a355      	add	r3, pc, #340	; (adr r3, 8007e70 <__ieee754_pow+0xa38>)
 8007d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d1e:	f7f8 fad5 	bl	80002cc <__adddf3>
 8007d22:	4622      	mov	r2, r4
 8007d24:	462b      	mov	r3, r5
 8007d26:	f7f8 fc87 	bl	8000638 <__aeabi_dmul>
 8007d2a:	4602      	mov	r2, r0
 8007d2c:	460b      	mov	r3, r1
 8007d2e:	4640      	mov	r0, r8
 8007d30:	4649      	mov	r1, r9
 8007d32:	f7f8 fac9 	bl	80002c8 <__aeabi_dsub>
 8007d36:	4604      	mov	r4, r0
 8007d38:	460d      	mov	r5, r1
 8007d3a:	4602      	mov	r2, r0
 8007d3c:	460b      	mov	r3, r1
 8007d3e:	4640      	mov	r0, r8
 8007d40:	4649      	mov	r1, r9
 8007d42:	f7f8 fc79 	bl	8000638 <__aeabi_dmul>
 8007d46:	2200      	movs	r2, #0
 8007d48:	ec41 0b19 	vmov	d9, r0, r1
 8007d4c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007d50:	4620      	mov	r0, r4
 8007d52:	4629      	mov	r1, r5
 8007d54:	f7f8 fab8 	bl	80002c8 <__aeabi_dsub>
 8007d58:	4602      	mov	r2, r0
 8007d5a:	460b      	mov	r3, r1
 8007d5c:	ec51 0b19 	vmov	r0, r1, d9
 8007d60:	f7f8 fd94 	bl	800088c <__aeabi_ddiv>
 8007d64:	4632      	mov	r2, r6
 8007d66:	4604      	mov	r4, r0
 8007d68:	460d      	mov	r5, r1
 8007d6a:	463b      	mov	r3, r7
 8007d6c:	4640      	mov	r0, r8
 8007d6e:	4649      	mov	r1, r9
 8007d70:	f7f8 fc62 	bl	8000638 <__aeabi_dmul>
 8007d74:	4632      	mov	r2, r6
 8007d76:	463b      	mov	r3, r7
 8007d78:	f7f8 faa8 	bl	80002cc <__adddf3>
 8007d7c:	4602      	mov	r2, r0
 8007d7e:	460b      	mov	r3, r1
 8007d80:	4620      	mov	r0, r4
 8007d82:	4629      	mov	r1, r5
 8007d84:	f7f8 faa0 	bl	80002c8 <__aeabi_dsub>
 8007d88:	4642      	mov	r2, r8
 8007d8a:	464b      	mov	r3, r9
 8007d8c:	f7f8 fa9c 	bl	80002c8 <__aeabi_dsub>
 8007d90:	460b      	mov	r3, r1
 8007d92:	4602      	mov	r2, r0
 8007d94:	493a      	ldr	r1, [pc, #232]	; (8007e80 <__ieee754_pow+0xa48>)
 8007d96:	2000      	movs	r0, #0
 8007d98:	f7f8 fa96 	bl	80002c8 <__aeabi_dsub>
 8007d9c:	ec41 0b10 	vmov	d0, r0, r1
 8007da0:	ee10 3a90 	vmov	r3, s1
 8007da4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8007da8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007dac:	da2b      	bge.n	8007e06 <__ieee754_pow+0x9ce>
 8007dae:	4650      	mov	r0, sl
 8007db0:	f000 f966 	bl	8008080 <scalbn>
 8007db4:	ec51 0b10 	vmov	r0, r1, d0
 8007db8:	ec53 2b18 	vmov	r2, r3, d8
 8007dbc:	f7ff bbed 	b.w	800759a <__ieee754_pow+0x162>
 8007dc0:	4b30      	ldr	r3, [pc, #192]	; (8007e84 <__ieee754_pow+0xa4c>)
 8007dc2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8007dc6:	429e      	cmp	r6, r3
 8007dc8:	f77f af0c 	ble.w	8007be4 <__ieee754_pow+0x7ac>
 8007dcc:	4b2e      	ldr	r3, [pc, #184]	; (8007e88 <__ieee754_pow+0xa50>)
 8007dce:	440b      	add	r3, r1
 8007dd0:	4303      	orrs	r3, r0
 8007dd2:	d009      	beq.n	8007de8 <__ieee754_pow+0x9b0>
 8007dd4:	ec51 0b18 	vmov	r0, r1, d8
 8007dd8:	2200      	movs	r2, #0
 8007dda:	2300      	movs	r3, #0
 8007ddc:	f7f8 fe9e 	bl	8000b1c <__aeabi_dcmplt>
 8007de0:	3800      	subs	r0, #0
 8007de2:	bf18      	it	ne
 8007de4:	2001      	movne	r0, #1
 8007de6:	e447      	b.n	8007678 <__ieee754_pow+0x240>
 8007de8:	4622      	mov	r2, r4
 8007dea:	462b      	mov	r3, r5
 8007dec:	f7f8 fa6c 	bl	80002c8 <__aeabi_dsub>
 8007df0:	4642      	mov	r2, r8
 8007df2:	464b      	mov	r3, r9
 8007df4:	f7f8 fea6 	bl	8000b44 <__aeabi_dcmpge>
 8007df8:	2800      	cmp	r0, #0
 8007dfa:	f43f aef3 	beq.w	8007be4 <__ieee754_pow+0x7ac>
 8007dfe:	e7e9      	b.n	8007dd4 <__ieee754_pow+0x99c>
 8007e00:	f04f 0a00 	mov.w	sl, #0
 8007e04:	e71a      	b.n	8007c3c <__ieee754_pow+0x804>
 8007e06:	ec51 0b10 	vmov	r0, r1, d0
 8007e0a:	4619      	mov	r1, r3
 8007e0c:	e7d4      	b.n	8007db8 <__ieee754_pow+0x980>
 8007e0e:	491c      	ldr	r1, [pc, #112]	; (8007e80 <__ieee754_pow+0xa48>)
 8007e10:	2000      	movs	r0, #0
 8007e12:	f7ff bb30 	b.w	8007476 <__ieee754_pow+0x3e>
 8007e16:	2000      	movs	r0, #0
 8007e18:	2100      	movs	r1, #0
 8007e1a:	f7ff bb2c 	b.w	8007476 <__ieee754_pow+0x3e>
 8007e1e:	4630      	mov	r0, r6
 8007e20:	4639      	mov	r1, r7
 8007e22:	f7ff bb28 	b.w	8007476 <__ieee754_pow+0x3e>
 8007e26:	9204      	str	r2, [sp, #16]
 8007e28:	f7ff bb7a 	b.w	8007520 <__ieee754_pow+0xe8>
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	f7ff bb64 	b.w	80074fa <__ieee754_pow+0xc2>
 8007e32:	bf00      	nop
 8007e34:	f3af 8000 	nop.w
 8007e38:	00000000 	.word	0x00000000
 8007e3c:	3fe62e43 	.word	0x3fe62e43
 8007e40:	fefa39ef 	.word	0xfefa39ef
 8007e44:	3fe62e42 	.word	0x3fe62e42
 8007e48:	0ca86c39 	.word	0x0ca86c39
 8007e4c:	be205c61 	.word	0xbe205c61
 8007e50:	72bea4d0 	.word	0x72bea4d0
 8007e54:	3e663769 	.word	0x3e663769
 8007e58:	c5d26bf1 	.word	0xc5d26bf1
 8007e5c:	3ebbbd41 	.word	0x3ebbbd41
 8007e60:	af25de2c 	.word	0xaf25de2c
 8007e64:	3f11566a 	.word	0x3f11566a
 8007e68:	16bebd93 	.word	0x16bebd93
 8007e6c:	3f66c16c 	.word	0x3f66c16c
 8007e70:	5555553e 	.word	0x5555553e
 8007e74:	3fc55555 	.word	0x3fc55555
 8007e78:	3fe00000 	.word	0x3fe00000
 8007e7c:	000fffff 	.word	0x000fffff
 8007e80:	3ff00000 	.word	0x3ff00000
 8007e84:	4090cbff 	.word	0x4090cbff
 8007e88:	3f6f3400 	.word	0x3f6f3400
 8007e8c:	652b82fe 	.word	0x652b82fe
 8007e90:	3c971547 	.word	0x3c971547

08007e94 <__ieee754_sqrt>:
 8007e94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e98:	ec55 4b10 	vmov	r4, r5, d0
 8007e9c:	4e55      	ldr	r6, [pc, #340]	; (8007ff4 <__ieee754_sqrt+0x160>)
 8007e9e:	43ae      	bics	r6, r5
 8007ea0:	ee10 0a10 	vmov	r0, s0
 8007ea4:	ee10 3a10 	vmov	r3, s0
 8007ea8:	462a      	mov	r2, r5
 8007eaa:	4629      	mov	r1, r5
 8007eac:	d110      	bne.n	8007ed0 <__ieee754_sqrt+0x3c>
 8007eae:	ee10 2a10 	vmov	r2, s0
 8007eb2:	462b      	mov	r3, r5
 8007eb4:	f7f8 fbc0 	bl	8000638 <__aeabi_dmul>
 8007eb8:	4602      	mov	r2, r0
 8007eba:	460b      	mov	r3, r1
 8007ebc:	4620      	mov	r0, r4
 8007ebe:	4629      	mov	r1, r5
 8007ec0:	f7f8 fa04 	bl	80002cc <__adddf3>
 8007ec4:	4604      	mov	r4, r0
 8007ec6:	460d      	mov	r5, r1
 8007ec8:	ec45 4b10 	vmov	d0, r4, r5
 8007ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ed0:	2d00      	cmp	r5, #0
 8007ed2:	dc10      	bgt.n	8007ef6 <__ieee754_sqrt+0x62>
 8007ed4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007ed8:	4330      	orrs	r0, r6
 8007eda:	d0f5      	beq.n	8007ec8 <__ieee754_sqrt+0x34>
 8007edc:	b15d      	cbz	r5, 8007ef6 <__ieee754_sqrt+0x62>
 8007ede:	ee10 2a10 	vmov	r2, s0
 8007ee2:	462b      	mov	r3, r5
 8007ee4:	ee10 0a10 	vmov	r0, s0
 8007ee8:	f7f8 f9ee 	bl	80002c8 <__aeabi_dsub>
 8007eec:	4602      	mov	r2, r0
 8007eee:	460b      	mov	r3, r1
 8007ef0:	f7f8 fccc 	bl	800088c <__aeabi_ddiv>
 8007ef4:	e7e6      	b.n	8007ec4 <__ieee754_sqrt+0x30>
 8007ef6:	1512      	asrs	r2, r2, #20
 8007ef8:	d074      	beq.n	8007fe4 <__ieee754_sqrt+0x150>
 8007efa:	07d4      	lsls	r4, r2, #31
 8007efc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8007f00:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8007f04:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007f08:	bf5e      	ittt	pl
 8007f0a:	0fda      	lsrpl	r2, r3, #31
 8007f0c:	005b      	lslpl	r3, r3, #1
 8007f0e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8007f12:	2400      	movs	r4, #0
 8007f14:	0fda      	lsrs	r2, r3, #31
 8007f16:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8007f1a:	107f      	asrs	r7, r7, #1
 8007f1c:	005b      	lsls	r3, r3, #1
 8007f1e:	2516      	movs	r5, #22
 8007f20:	4620      	mov	r0, r4
 8007f22:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8007f26:	1886      	adds	r6, r0, r2
 8007f28:	428e      	cmp	r6, r1
 8007f2a:	bfde      	ittt	le
 8007f2c:	1b89      	suble	r1, r1, r6
 8007f2e:	18b0      	addle	r0, r6, r2
 8007f30:	18a4      	addle	r4, r4, r2
 8007f32:	0049      	lsls	r1, r1, #1
 8007f34:	3d01      	subs	r5, #1
 8007f36:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8007f3a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8007f3e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007f42:	d1f0      	bne.n	8007f26 <__ieee754_sqrt+0x92>
 8007f44:	462a      	mov	r2, r5
 8007f46:	f04f 0e20 	mov.w	lr, #32
 8007f4a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8007f4e:	4281      	cmp	r1, r0
 8007f50:	eb06 0c05 	add.w	ip, r6, r5
 8007f54:	dc02      	bgt.n	8007f5c <__ieee754_sqrt+0xc8>
 8007f56:	d113      	bne.n	8007f80 <__ieee754_sqrt+0xec>
 8007f58:	459c      	cmp	ip, r3
 8007f5a:	d811      	bhi.n	8007f80 <__ieee754_sqrt+0xec>
 8007f5c:	f1bc 0f00 	cmp.w	ip, #0
 8007f60:	eb0c 0506 	add.w	r5, ip, r6
 8007f64:	da43      	bge.n	8007fee <__ieee754_sqrt+0x15a>
 8007f66:	2d00      	cmp	r5, #0
 8007f68:	db41      	blt.n	8007fee <__ieee754_sqrt+0x15a>
 8007f6a:	f100 0801 	add.w	r8, r0, #1
 8007f6e:	1a09      	subs	r1, r1, r0
 8007f70:	459c      	cmp	ip, r3
 8007f72:	bf88      	it	hi
 8007f74:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8007f78:	eba3 030c 	sub.w	r3, r3, ip
 8007f7c:	4432      	add	r2, r6
 8007f7e:	4640      	mov	r0, r8
 8007f80:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8007f84:	f1be 0e01 	subs.w	lr, lr, #1
 8007f88:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8007f8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007f90:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007f94:	d1db      	bne.n	8007f4e <__ieee754_sqrt+0xba>
 8007f96:	430b      	orrs	r3, r1
 8007f98:	d006      	beq.n	8007fa8 <__ieee754_sqrt+0x114>
 8007f9a:	1c50      	adds	r0, r2, #1
 8007f9c:	bf13      	iteet	ne
 8007f9e:	3201      	addne	r2, #1
 8007fa0:	3401      	addeq	r4, #1
 8007fa2:	4672      	moveq	r2, lr
 8007fa4:	f022 0201 	bicne.w	r2, r2, #1
 8007fa8:	1063      	asrs	r3, r4, #1
 8007faa:	0852      	lsrs	r2, r2, #1
 8007fac:	07e1      	lsls	r1, r4, #31
 8007fae:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8007fb2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8007fb6:	bf48      	it	mi
 8007fb8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8007fbc:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8007fc0:	4614      	mov	r4, r2
 8007fc2:	e781      	b.n	8007ec8 <__ieee754_sqrt+0x34>
 8007fc4:	0ad9      	lsrs	r1, r3, #11
 8007fc6:	3815      	subs	r0, #21
 8007fc8:	055b      	lsls	r3, r3, #21
 8007fca:	2900      	cmp	r1, #0
 8007fcc:	d0fa      	beq.n	8007fc4 <__ieee754_sqrt+0x130>
 8007fce:	02cd      	lsls	r5, r1, #11
 8007fd0:	d50a      	bpl.n	8007fe8 <__ieee754_sqrt+0x154>
 8007fd2:	f1c2 0420 	rsb	r4, r2, #32
 8007fd6:	fa23 f404 	lsr.w	r4, r3, r4
 8007fda:	1e55      	subs	r5, r2, #1
 8007fdc:	4093      	lsls	r3, r2
 8007fde:	4321      	orrs	r1, r4
 8007fe0:	1b42      	subs	r2, r0, r5
 8007fe2:	e78a      	b.n	8007efa <__ieee754_sqrt+0x66>
 8007fe4:	4610      	mov	r0, r2
 8007fe6:	e7f0      	b.n	8007fca <__ieee754_sqrt+0x136>
 8007fe8:	0049      	lsls	r1, r1, #1
 8007fea:	3201      	adds	r2, #1
 8007fec:	e7ef      	b.n	8007fce <__ieee754_sqrt+0x13a>
 8007fee:	4680      	mov	r8, r0
 8007ff0:	e7bd      	b.n	8007f6e <__ieee754_sqrt+0xda>
 8007ff2:	bf00      	nop
 8007ff4:	7ff00000 	.word	0x7ff00000

08007ff8 <with_errno>:
 8007ff8:	b570      	push	{r4, r5, r6, lr}
 8007ffa:	4604      	mov	r4, r0
 8007ffc:	460d      	mov	r5, r1
 8007ffe:	4616      	mov	r6, r2
 8008000:	f7fc fa94 	bl	800452c <__errno>
 8008004:	4629      	mov	r1, r5
 8008006:	6006      	str	r6, [r0, #0]
 8008008:	4620      	mov	r0, r4
 800800a:	bd70      	pop	{r4, r5, r6, pc}

0800800c <xflow>:
 800800c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800800e:	4614      	mov	r4, r2
 8008010:	461d      	mov	r5, r3
 8008012:	b108      	cbz	r0, 8008018 <xflow+0xc>
 8008014:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008018:	e9cd 2300 	strd	r2, r3, [sp]
 800801c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008020:	4620      	mov	r0, r4
 8008022:	4629      	mov	r1, r5
 8008024:	f7f8 fb08 	bl	8000638 <__aeabi_dmul>
 8008028:	2222      	movs	r2, #34	; 0x22
 800802a:	b003      	add	sp, #12
 800802c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008030:	f7ff bfe2 	b.w	8007ff8 <with_errno>

08008034 <__math_uflow>:
 8008034:	b508      	push	{r3, lr}
 8008036:	2200      	movs	r2, #0
 8008038:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800803c:	f7ff ffe6 	bl	800800c <xflow>
 8008040:	ec41 0b10 	vmov	d0, r0, r1
 8008044:	bd08      	pop	{r3, pc}

08008046 <__math_oflow>:
 8008046:	b508      	push	{r3, lr}
 8008048:	2200      	movs	r2, #0
 800804a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800804e:	f7ff ffdd 	bl	800800c <xflow>
 8008052:	ec41 0b10 	vmov	d0, r0, r1
 8008056:	bd08      	pop	{r3, pc}

08008058 <fabs>:
 8008058:	ec51 0b10 	vmov	r0, r1, d0
 800805c:	ee10 2a10 	vmov	r2, s0
 8008060:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008064:	ec43 2b10 	vmov	d0, r2, r3
 8008068:	4770      	bx	lr

0800806a <finite>:
 800806a:	b082      	sub	sp, #8
 800806c:	ed8d 0b00 	vstr	d0, [sp]
 8008070:	9801      	ldr	r0, [sp, #4]
 8008072:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8008076:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800807a:	0fc0      	lsrs	r0, r0, #31
 800807c:	b002      	add	sp, #8
 800807e:	4770      	bx	lr

08008080 <scalbn>:
 8008080:	b570      	push	{r4, r5, r6, lr}
 8008082:	ec55 4b10 	vmov	r4, r5, d0
 8008086:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800808a:	4606      	mov	r6, r0
 800808c:	462b      	mov	r3, r5
 800808e:	b99a      	cbnz	r2, 80080b8 <scalbn+0x38>
 8008090:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008094:	4323      	orrs	r3, r4
 8008096:	d036      	beq.n	8008106 <scalbn+0x86>
 8008098:	4b39      	ldr	r3, [pc, #228]	; (8008180 <scalbn+0x100>)
 800809a:	4629      	mov	r1, r5
 800809c:	ee10 0a10 	vmov	r0, s0
 80080a0:	2200      	movs	r2, #0
 80080a2:	f7f8 fac9 	bl	8000638 <__aeabi_dmul>
 80080a6:	4b37      	ldr	r3, [pc, #220]	; (8008184 <scalbn+0x104>)
 80080a8:	429e      	cmp	r6, r3
 80080aa:	4604      	mov	r4, r0
 80080ac:	460d      	mov	r5, r1
 80080ae:	da10      	bge.n	80080d2 <scalbn+0x52>
 80080b0:	a32b      	add	r3, pc, #172	; (adr r3, 8008160 <scalbn+0xe0>)
 80080b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080b6:	e03a      	b.n	800812e <scalbn+0xae>
 80080b8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80080bc:	428a      	cmp	r2, r1
 80080be:	d10c      	bne.n	80080da <scalbn+0x5a>
 80080c0:	ee10 2a10 	vmov	r2, s0
 80080c4:	4620      	mov	r0, r4
 80080c6:	4629      	mov	r1, r5
 80080c8:	f7f8 f900 	bl	80002cc <__adddf3>
 80080cc:	4604      	mov	r4, r0
 80080ce:	460d      	mov	r5, r1
 80080d0:	e019      	b.n	8008106 <scalbn+0x86>
 80080d2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80080d6:	460b      	mov	r3, r1
 80080d8:	3a36      	subs	r2, #54	; 0x36
 80080da:	4432      	add	r2, r6
 80080dc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80080e0:	428a      	cmp	r2, r1
 80080e2:	dd08      	ble.n	80080f6 <scalbn+0x76>
 80080e4:	2d00      	cmp	r5, #0
 80080e6:	a120      	add	r1, pc, #128	; (adr r1, 8008168 <scalbn+0xe8>)
 80080e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080ec:	da1c      	bge.n	8008128 <scalbn+0xa8>
 80080ee:	a120      	add	r1, pc, #128	; (adr r1, 8008170 <scalbn+0xf0>)
 80080f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080f4:	e018      	b.n	8008128 <scalbn+0xa8>
 80080f6:	2a00      	cmp	r2, #0
 80080f8:	dd08      	ble.n	800810c <scalbn+0x8c>
 80080fa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80080fe:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008102:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008106:	ec45 4b10 	vmov	d0, r4, r5
 800810a:	bd70      	pop	{r4, r5, r6, pc}
 800810c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008110:	da19      	bge.n	8008146 <scalbn+0xc6>
 8008112:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008116:	429e      	cmp	r6, r3
 8008118:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800811c:	dd0a      	ble.n	8008134 <scalbn+0xb4>
 800811e:	a112      	add	r1, pc, #72	; (adr r1, 8008168 <scalbn+0xe8>)
 8008120:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d1e2      	bne.n	80080ee <scalbn+0x6e>
 8008128:	a30f      	add	r3, pc, #60	; (adr r3, 8008168 <scalbn+0xe8>)
 800812a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812e:	f7f8 fa83 	bl	8000638 <__aeabi_dmul>
 8008132:	e7cb      	b.n	80080cc <scalbn+0x4c>
 8008134:	a10a      	add	r1, pc, #40	; (adr r1, 8008160 <scalbn+0xe0>)
 8008136:	e9d1 0100 	ldrd	r0, r1, [r1]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d0b8      	beq.n	80080b0 <scalbn+0x30>
 800813e:	a10e      	add	r1, pc, #56	; (adr r1, 8008178 <scalbn+0xf8>)
 8008140:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008144:	e7b4      	b.n	80080b0 <scalbn+0x30>
 8008146:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800814a:	3236      	adds	r2, #54	; 0x36
 800814c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008150:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008154:	4620      	mov	r0, r4
 8008156:	4b0c      	ldr	r3, [pc, #48]	; (8008188 <scalbn+0x108>)
 8008158:	2200      	movs	r2, #0
 800815a:	e7e8      	b.n	800812e <scalbn+0xae>
 800815c:	f3af 8000 	nop.w
 8008160:	c2f8f359 	.word	0xc2f8f359
 8008164:	01a56e1f 	.word	0x01a56e1f
 8008168:	8800759c 	.word	0x8800759c
 800816c:	7e37e43c 	.word	0x7e37e43c
 8008170:	8800759c 	.word	0x8800759c
 8008174:	fe37e43c 	.word	0xfe37e43c
 8008178:	c2f8f359 	.word	0xc2f8f359
 800817c:	81a56e1f 	.word	0x81a56e1f
 8008180:	43500000 	.word	0x43500000
 8008184:	ffff3cb0 	.word	0xffff3cb0
 8008188:	3c900000 	.word	0x3c900000

0800818c <_init>:
 800818c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800818e:	bf00      	nop
 8008190:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008192:	bc08      	pop	{r3}
 8008194:	469e      	mov	lr, r3
 8008196:	4770      	bx	lr

08008198 <_fini>:
 8008198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800819a:	bf00      	nop
 800819c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800819e:	bc08      	pop	{r3}
 80081a0:	469e      	mov	lr, r3
 80081a2:	4770      	bx	lr
