0.6
2018.3
Dec  7 2018
00:33:28
D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v,1586966168,verilog,,,,testbench_sim,,,,,,,,
D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/top.v,1586927650,verilog,,,,top,,,,,,,,
D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v,1586966334,verilog,,D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/top.v,,booth,,,,,,,,
