#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13f71c7e0 .scope module, "loopback_tb" "loopback_tb" 2 1;
 .timescale 0 0;
v0x13f741d70_0 .var "clk", 0 0;
v0x13f741e90_0 .var/i "i", 31 0;
v0x13f741f20_0 .net "rdy", 0 0, v0x13f740270_0;  1 drivers
v0x13f741fb0_0 .var "rdy_clr", 0 0;
v0x13f742080_0 .var "rst", 0 0;
v0x13f7421d0_0 .net "rx_data", 7 0, v0x13f7401e0_0;  1 drivers
v0x13f742260 .array "test_data", 4 0, 7 0;
v0x13f7422f0_0 .net "tx_busy", 0 0, v0x13f740e30_0;  1 drivers
v0x13f7423c0_0 .var "tx_data", 7 0;
v0x13f7424d0_0 .net "tx_line", 0 0, v0x13f741290_0;  1 drivers
v0x13f7425e0_0 .var "wr_en", 0 0;
E_0x13f71f8b0 .event anyedge, v0x13f740270_0;
E_0x13f71eb30 .event anyedge, v0x13f740e30_0;
S_0x13f7057e0 .scope module, "uart_system" "uart_top" 2 25, 3 1 0, S_0x13f71c7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "tx_data_in";
    .port_info 3 /INPUT 1 "tx_wr_en";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "tx_busy_out";
    .port_info 6 /INPUT 1 "rx_in";
    .port_info 7 /INPUT 1 "rx_rdy_clr";
    .port_info 8 /OUTPUT 8 "rx_data_out";
    .port_info 9 /OUTPUT 1 "rx_rdy_out";
P_0x13f712070 .param/l "BAUD_RATE" 0 3 3, +C4<00000000000000000010010110000000>;
P_0x13f7120b0 .param/l "CLK_FREQ" 0 3 2, +C4<00000010111110101111000010000000>;
v0x13f7414a0_0 .net "baud_tick1", 0 0, v0x13f71d6c0_0;  1 drivers
v0x13f741540_0 .net "baud_tick2", 0 0, v0x13f73f790_0;  1 drivers
v0x13f741620_0 .net "clk", 0 0, v0x13f741d70_0;  1 drivers
v0x13f7416b0_0 .net "rst", 0 0, v0x13f742080_0;  1 drivers
v0x13f741740_0 .net "rx_data_out", 7 0, v0x13f7401e0_0;  alias, 1 drivers
v0x13f741810_0 .net "rx_in", 0 0, v0x13f741290_0;  alias, 1 drivers
v0x13f7418e0_0 .net "rx_rdy_clr", 0 0, v0x13f741fb0_0;  1 drivers
v0x13f741970_0 .net "rx_rdy_out", 0 0, v0x13f740270_0;  alias, 1 drivers
v0x13f741a00_0 .net "tx_busy_out", 0 0, v0x13f740e30_0;  alias, 1 drivers
v0x13f741b30_0 .net "tx_data_in", 7 0, v0x13f7423c0_0;  1 drivers
v0x13f741bc0_0 .net "tx_out", 0 0, v0x13f741290_0;  alias, 1 drivers
v0x13f741c50_0 .net "tx_wr_en", 0 0, v0x13f7425e0_0;  1 drivers
S_0x13f7098f0 .scope module, "baud_generator" "baud_gen" 3 31, 4 2 0, S_0x13f7057e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "baud_tick1";
    .port_info 3 /OUTPUT 1 "baud_tick2";
P_0x13f709a60 .param/l "baud" 0 4 9, +C4<00000000000000000010010110000000>;
P_0x13f709aa0 .param/l "baud_div1" 1 4 11, +C4<00000000000000000001010001011000>;
P_0x13f709ae0 .param/l "baud_div2" 1 4 12, +C4<00000000000000000000000101000101>;
P_0x13f709b20 .param/l "clk_freq" 0 4 8, +C4<00000010111110101111000010000000>;
v0x13f71d6c0_0 .var "baud_tick1", 0 0;
v0x13f73f790_0 .var "baud_tick2", 0 0;
v0x13f73f830_0 .net "clk", 0 0, v0x13f741d70_0;  alias, 1 drivers
v0x13f73f8c0_0 .var "counter1", 12 0;
v0x13f73f950_0 .var "counter2", 8 0;
v0x13f73fa00_0 .net "rst", 0 0, v0x13f742080_0;  alias, 1 drivers
E_0x13f71cc00 .event posedge, v0x13f73f830_0;
S_0x13f73fae0 .scope module, "uart_receiver" "receiver" 3 54, 5 1 0, S_0x13f7057e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "baud_tick2";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /INPUT 1 "rdy_clr";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "rdy";
P_0x13f73fcb0 .param/l "DATA" 1 5 13, C4<10>;
P_0x13f73fcf0 .param/l "IDLE" 1 5 11, C4<00>;
P_0x13f73fd30 .param/l "START" 1 5 12, C4<01>;
P_0x13f73fd70 .param/l "STOP" 1 5 14, C4<11>;
v0x13f73ffc0_0 .net "baud_tick2", 0 0, v0x13f73f790_0;  alias, 1 drivers
v0x13f740070_0 .var "bit_idx", 2 0;
v0x13f740110_0 .net "clk", 0 0, v0x13f741d70_0;  alias, 1 drivers
v0x13f7401e0_0 .var "data_out", 7 0;
v0x13f740270_0 .var "rdy", 0 0;
v0x13f740350_0 .net "rdy_clr", 0 0, v0x13f741fb0_0;  alias, 1 drivers
v0x13f7403f0_0 .net "rst", 0 0, v0x13f742080_0;  alias, 1 drivers
v0x13f740480_0 .net "rx", 0 0, v0x13f741290_0;  alias, 1 drivers
v0x13f740510_0 .var "sample_cnt", 3 0;
v0x13f740640_0 .var "shift_reg", 7 0;
v0x13f7406f0_0 .var "state", 1 0;
S_0x13f740810 .scope module, "uart_transmitter" "transmitter" 3 41, 6 1 0, S_0x13f7057e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "baud_tick1";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /OUTPUT 1 "busy";
P_0x13f7409f0 .param/l "data" 1 6 12, C4<10>;
P_0x13f740a30 .param/l "idle" 1 6 10, C4<00>;
P_0x13f740a70 .param/l "start" 1 6 11, C4<01>;
P_0x13f740ab0 .param/l "stop" 1 6 13, C4<11>;
v0x13f740ce0_0 .net "baud_tick1", 0 0, v0x13f71d6c0_0;  alias, 1 drivers
v0x13f740d90_0 .var "bit_inx", 2 0;
v0x13f740e30_0 .var "busy", 0 0;
v0x13f740ee0_0 .net "clk", 0 0, v0x13f741d70_0;  alias, 1 drivers
v0x13f740fb0_0 .net "data_in", 7 0, v0x13f7423c0_0;  alias, 1 drivers
v0x13f741080_0 .net "rst", 0 0, v0x13f742080_0;  alias, 1 drivers
v0x13f741150_0 .var "shift_reg", 7 0;
v0x13f7411e0_0 .var "state", 1 0;
v0x13f741290_0 .var "tx", 0 0;
v0x13f7413a0_0 .net "wr_en", 0 0, v0x13f7425e0_0;  alias, 1 drivers
    .scope S_0x13f7098f0;
T_0 ;
    %wait E_0x13f71cc00;
    %load/vec4 v0x13f73fa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x13f73f8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f71d6c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13f73f8c0_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x13f73f8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13f71d6c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x13f73f8c0_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x13f73f8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f71d6c0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13f7098f0;
T_1 ;
    %wait E_0x13f71cc00;
    %load/vec4 v0x13f73fa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x13f73f950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f73f790_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13f73f950_0;
    %pad/u 32;
    %cmpi/e 324, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x13f73f950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13f73f790_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x13f73f950_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x13f73f950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f73f790_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13f740810;
T_2 ;
    %wait E_0x13f71cc00;
    %load/vec4 v0x13f741080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13f7411e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f740e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13f741290_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13f740d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13f741150_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13f7411e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13f741290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f740e30_0, 0;
    %load/vec4 v0x13f7413a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0x13f740fb0_0;
    %assign/vec4 v0x13f741150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13f740e30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13f740d90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13f7411e0_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x13f740ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f741290_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x13f7411e0_0, 0;
T_2.9 ;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x13f740ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x13f741150_0;
    %load/vec4 v0x13f740d90_0;
    %part/u 1;
    %assign/vec4 v0x13f741290_0, 0;
    %load/vec4 v0x13f740d90_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_2.13, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x13f7411e0_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v0x13f740d90_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13f740d90_0, 0;
T_2.14 ;
T_2.11 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x13f740ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13f741290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f740e30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13f7411e0_0, 0;
T_2.15 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13f73fae0;
T_3 ;
    %wait E_0x13f71cc00;
    %load/vec4 v0x13f7403f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13f7406f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13f740510_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13f740070_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13f740640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13f7401e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f740270_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x13f740350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f740270_0, 0;
T_3.2 ;
    %load/vec4 v0x13f73ffc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x13f7406f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x13f740480_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.11, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13f7406f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13f740510_0, 0;
T_3.11 ;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v0x13f740510_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_3.13, 4;
    %load/vec4 v0x13f740480_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.15, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x13f7406f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13f740510_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13f740070_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13f7406f0_0, 0;
T_3.16 ;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v0x13f740510_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x13f740510_0, 0;
T_3.14 ;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v0x13f740510_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_3.17, 4;
    %load/vec4 v0x13f740480_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x13f740070_0;
    %assign/vec4/off/d v0x13f740640_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13f740510_0, 0;
    %load/vec4 v0x13f740070_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_3.19, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x13f7406f0_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %load/vec4 v0x13f740070_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13f740070_0, 0;
T_3.20 ;
    %jmp T_3.18;
T_3.17 ;
    %load/vec4 v0x13f740510_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x13f740510_0, 0;
T_3.18 ;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x13f740510_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_3.21, 4;
    %load/vec4 v0x13f740480_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.23, 4;
    %load/vec4 v0x13f740640_0;
    %assign/vec4 v0x13f7401e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13f740270_0, 0;
    %vpi_call 5 86 "$display", "RX DONE @ %t, data = %h", $time, v0x13f740640_0 {0 0 0};
T_3.23 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13f7406f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13f740510_0, 0;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x13f740510_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x13f740510_0, 0;
T_3.22 ;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13f71c7e0;
T_4 ;
    %delay 10, 0;
    %load/vec4 v0x13f741d70_0;
    %inv;
    %store/vec4 v0x13f741d70_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13f71c7e0;
T_5 ;
    %vpi_call 2 41 "$dumpfile", "uart.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13f71c7e0 {0 0 0};
    %pushi/vec4 165, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13f742260, 4, 0;
    %pushi/vec4 90, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13f742260, 4, 0;
    %pushi/vec4 203, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13f742260, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13f742260, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13f742260, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f741d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f742080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f7425e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13f7423c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f741fb0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f742080_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 63 "$display", "========================================" {0 0 0};
    %vpi_call 2 64 "$display", "UART Multiple Byte Test Started" {0 0 0};
    %vpi_call 2 65 "$display", "Clock: %0d Hz, Baud: 9600", 32'sb00000010111110101111000010000000 {0 0 0};
    %vpi_call 2 66 "$display", "========================================\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f741e90_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x13f741e90_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_5.1, 5;
T_5.2 ;
    %load/vec4 v0x13f7422f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.3, 6;
    %wait E_0x13f71eb30;
    %jmp T_5.2;
T_5.3 ;
    %delay 100, 0;
    %ix/getv/s 4, v0x13f741e90_0;
    %load/vec4a v0x13f742260, 4;
    %store/vec4 v0x13f7423c0_0, 0, 8;
    %vpi_call 2 76 "$display", "Time %0t: Sending byte %0d: 0x%h", $time, v0x13f741e90_0, v0x13f7423c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f7425e0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f7425e0_0, 0, 1;
T_5.4 ;
    %load/vec4 v0x13f741f20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.5, 6;
    %wait E_0x13f71f8b0;
    %jmp T_5.4;
T_5.5 ;
    %delay 100, 0;
    %vpi_call 2 86 "$display", "Time %0t: Received byte %0d: 0x%h", $time, v0x13f741e90_0, v0x13f7421d0_0 {0 0 0};
    %load/vec4 v0x13f7423c0_0;
    %load/vec4 v0x13f7421d0_0;
    %cmp/e;
    %jmp/0xz  T_5.6, 4;
    %vpi_call 2 88 "$display", "\342\234\223 Byte %0d: SUCCESS - Data matches!\012", v0x13f741e90_0 {0 0 0};
    %jmp T_5.7;
T_5.6 ;
    %vpi_call 2 90 "$display", "\342\234\227 Byte %0d: FAIL - Expected: 0x%h, Got: 0x%h\012", v0x13f741e90_0, v0x13f7423c0_0, v0x13f7421d0_0 {0 0 0};
T_5.7 ;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f741fb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f741fb0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x13f741e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13f741e90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 102 "$display", "========================================" {0 0 0};
    %vpi_call 2 103 "$display", "All %0d bytes transmitted successfully!", v0x13f741e90_0 {0 0 0};
    %vpi_call 2 104 "$display", "========================================" {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 108 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb/loopback_tb.v";
    "rtl/uart_top.v";
    "rtl/baud_gen.v";
    "rtl/receiver.v";
    "rtl/transmitter.v";
