$date
	Mon Jul  7 11:58:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module df_fa_test $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#2000
1!
1%
#4000
0%
1$
#6000
1"
0!
1%
#8000
0"
1!
0%
0$
1#
#10000
1"
0!
1%
#12000
0%
1$
#14000
1!
1%
#16000
