# hades.models.Design file
#  
[name] memory-demo
[components]
hades.models.io.Ipin MDR_enable 7200 16200 @N 1001 null 0
hades.models.rtlib.io.Subset bustap 24000 12000 @N 1001 16 10 1 0000000000_B 1.0E-8
hades.models.io.Ipin MRR_BUF 7200 27600 @N 1001  U
hades.models.rtlib.io.IpinVector Data -2400 21000 @N 1001 16 0000001000001000_B 1.0E-9 1
hades.models.io.Ipin MRR_enable 7200 23400 @N 1001 null 1
hades.models.io.PowerOnReset por 7200 10200 @N 1001 0.0050 0.0050 null
hades.models.io.Ipin CLK 4200 8400 @N 1001 null 0
hades.models.io.Ipin nWE_in 7200 32400 @N 1001 null 1
hades.models.rtlib.muxes.TriBuf MDR_BUF 15000 19200 @N 1001 16 0000000000000000_B 1.0E-8
hades.models.io.Ipin nOE_in 7200 35400 @N 1001 null 1
hades.models.io.Ipin MAR_enable 7200 5400 @N 1001 null 0
hades.models.io.Ipin Bus_buf -4200 27600 @N 1001  U
hades.models.flipflops.Dff nOE_DFF 10800 34800 @N 1001 5.0E-9 5.0E-9 4.0E-9
hades.models.flipflops.Dff nWE_DFF 10800 31800 @N 1001 5.0E-9 5.0E-9 4.0E-9
hades.models.rtlib.io.SelectBit AddrDecoder 21000 4800 @N 1001 16 15 1.0E-8
hades.models.rtlib.io.OpinVector i2 18600 30000 @N 1001 16 1.0E-9 0
hades.models.gates.InvSmall i1 21600 6600 @N 1001 5.0E-9
hades.models.io.Ipin MDR_BUF3 7200 19800 @N 1001 null 0
hades.models.rtlib.muxes.TriBuf MDR_BUF2 -1800 27000 @N 1001 16 ZZZZZZZZZZZZZZZZ_B 1.0E-8
hades.models.rtlib.muxes.TriBuf MDR_BUF1 13200 27000 @N 1001 16 0000000000000000_B 1.0E-8
hades.models.rtlib.register.RegRE MRR 12000 22800 @N 1001 16 0000000000000000_B 1.0E-8
hades.models.rtlib.memory.ROMoe ROM_1Kx16 38400 13200 @N 1001 1024 16 
hades.models.rtlib.memory.RAMoe RAM_1Kx16 26400 13200 @N 1001 1024 16 
hades.models.rtlib.register.RegRE MAR 13800 4800 @N 1001 16 0000000000000000_B 1.0E-8
hades.models.rtlib.io.Subset rom_tap 36000 12000 @N 1001 16 10 1 0000000000_B 1.0E-8
hades.models.rtlib.register.RegRE MDR 13800 15600 @N 1001 16 0000000000000000_B 1.0E-8
[end components]
[signals]
hades.signals.SignalStdLogic1164 n9 2 nWE_DFF Q RAM_1Kx16 nWE 3 2 14400 32400 24000 32400 2 24000 32400 24000 16200 2 24000 16200 26400 16200 0 
hades.signals.SignalStdLogic1164 n8 4 por nreset MAR NR MDR NR MRR NR 7 2 7200 10200 9000 10200 2 9000 10200 9000 6600 2 9000 6600 13800 6600 2 9000 10200 9000 17400 2 9000 17400 13800 17400 2 9000 17400 9000 24600 2 9000 24600 12000 24600 2 9000 17400 9000 10200 
hades.signals.SignalStdLogic1164 n7 6 CLK Y MAR CLK MDR CLK MRR CLK nWE_DFF C nOE_DFF C 13 2 13800 6000 8400 6000 2 8400 6000 8400 8400 2 8400 8400 4200 8400 2 8400 8400 8400 16800 2 8400 16800 13800 16800 2 8400 16800 8400 24000 2 8400 24000 12000 24000 2 8400 24000 8400 29400 2 8400 29400 8400 31800 2 8400 31800 8400 33600 2 8400 33600 10800 33600 2 8400 33600 8400 36600 2 8400 36600 10800 36600 4 8400 33600 8400 24000 8400 8400 8400 16800 
hades.signals.SignalStdLogic1164 n6 2 MDR_enable Y MDR ENA 1 2 13800 16200 7200 16200 0 
hades.signals.SignalStdLogicVector n5 16 2 MRR Q MDR_BUF1 A 2 2 13800 25800 13800 25200 2 13800 25800 13800 27000 0 
hades.signals.SignalStdLogic1164 n4 2 MDR_BUF3 Y MDR_BUF S 1 2 15000 19800 7200 19800 0 
hades.signals.SignalStdLogicVector n3 16 2 MDR Q MDR_BUF A 1 2 15600 19200 15600 18000 0 
hades.signals.SignalStdLogicVector n16 16 5 MDR_BUF2 Y MDR_BUF1 Y MDR D i2 A MAR D 12 2 15600 15600 15600 13200 2 15600 13200 1200 13200 2 1200 30000 -1200 30000 2 -1200 30000 -1200 28200 2 18600 30000 13800 30000 2 13800 30000 13800 28200 2 13800 30000 2400 30000 2 2400 30000 1200 30000 2 1200 3600 15600 3600 2 15600 3600 15600 4800 2 1200 30000 1200 13200 2 1200 3600 1200 13200 3 1200 13200 13800 30000 1200 30000 
hades.signals.SignalStdLogic1164 n2 2 MAR_enable Y MAR ENA 1 2 7200 5400 13800 5400 0 
hades.signals.SignalStdLogic1164 n1 3 AddrDecoder Y i1 A ROM_1Kx16 nCS 6 2 21000 6000 21000 7200 2 21000 7200 21600 7200 2 21000 5400 21000 6000 2 21000 6000 37800 6000 2 37800 6000 37800 15000 2 37800 15000 38400 15000 1 21000 6000 
hades.signals.SignalStdLogic1164 nWE_in 2 nWE_in Y nWE_DFF D 1 2 10800 32400 7200 32400 0 
hades.signals.SignalStdLogic1164 n0 2 i1 Y RAM_1Kx16 nCS 3 2 23400 7200 25800 7200 2 25800 7200 25800 15000 2 25800 15000 26400 15000 0 
hades.signals.SignalStdLogic1164 n14 2 Bus_buf Y MDR_BUF2 S 1 2 -4200 27600 -1800 27600 0 
hades.signals.SignalStdLogic1164 n13 2 MRR_BUF Y MDR_BUF1 S 1 2 7200 27600 13200 27600 0 
hades.signals.SignalStdLogicVector n12 16 2 Data Y MDR_BUF2 A 2 2 -2400 21000 -1200 21000 2 -1200 21000 -1200 27000 0 
hades.signals.SignalStdLogic1164 nOE_in 2 nOE_in Y nOE_DFF D 1 2 7200 35400 10800 35400 0 
hades.signals.SignalStdLogic1164 n11 3 nOE_DFF Q ROM_1Kx16 nOE RAM_1Kx16 nOE 6 2 25800 35400 37200 35400 2 37200 35400 37200 16200 2 37200 16200 38400 16200 2 14400 35400 25800 35400 2 25800 35400 25800 16800 2 25800 16800 26400 16800 1 25800 35400 
hades.signals.SignalStdLogic1164 n10 2 MRR_enable Y MRR ENA 1 2 7200 23400 12000 23400 0 
hades.signals.SignalStdLogicVector ABUS_9:0 10 2 bustap Y RAM_1Kx16 A 3 2 26400 15600 24600 15600 2 24600 15600 24000 15000 2 24000 15000 24000 12600 0 
hades.signals.SignalStdLogicVector ABUS_9:0_ 10 2 rom_tap Y ROM_1Kx16 A 3 2 38400 15600 36600 15600 2 36600 15600 36000 15000 2 36000 15000 36000 12600 0 
hades.signals.SignalStdLogicVector n1_0 16 4 MAR Q bustap A rom_tap A AddrDecoder A 9 2 15600 7200 15600 9000 2 18600 9000 24000 9000 2 24000 9000 24000 12000 2 24000 9000 36000 9000 2 36000 9000 36000 12000 2 15600 9000 18600 9000 2 18600 9000 18600 3600 2 18600 3600 21000 3600 2 21000 3600 21000 4800 2 24000 9000 18600 9000 
hades.signals.SignalStdLogicVector DBUS 16 5 ROM_1Kx16 D RAM_1Kx16 DOUT MDR_BUF Y RAM_1Kx16 DIN MRR D 19 2 42000 18000 42000 21600 2 33600 21600 42000 21600 2 44400 21600 42000 21600 2 30000 21600 33600 21600 2 33600 21600 33600 12600 2 33600 12600 33000 12000 2 33000 12000 30600 12000 2 30600 12000 30000 12600 2 30000 12600 30000 13200 2 30000 21600 16800 21600 2 11400 21600 9600 21600 2 13800 21600 12600 21600 2 30000 21600 30000 18000 2 12600 21600 11400 21600 2 15600 21600 14400 21600 2 16800 21600 15600 21600 2 15600 21600 15600 20400 2 14400 21600 13800 21600 2 13800 21600 13800 22800 5 42000 21600 13800 21600 33600 21600 15600 21600 30000 21600 
[end signals]
[end]
