# Synthesis QoR options
- Map options:
![[haps-100-synthesis-qor-options.png]]

## Pipelining
- First stage initiates processing while the last stage is finishing the previous inputs
- Splits the logic by moving registers into the multiplier or ROM
- Improved throughput and performance

- Criteria:
	- ROMs and multipliers: only if adjacent register has a synchronous reset and ROMs have at least 512 words 
	- Flip-flops: All flip-flops in pipeline must use same clocks and control sets
- Enable pipelining:
	- Global: `option set pipe 1`
	- Selective example: `reg[7:0] temp2  /* synthesis syn_pipeline = 1 */` 
![[haps-100-pipelining-criteria-diagram.png]]

## Retiming
- Auto moves registers (register balancing) across combinatorial gates or LUTs
- Improving timing while maintaining the original behavior
- Only edge-triggered registers can be retimed

- Enable retiming:
	- Global: `option set timing 1`
	- Selective example: `output reg[3:0] count_one  /* synthesis syn_allow_retiming = 1 */`
![[haps-100-retiming-diagram.png]]

- Retiming example:
![[haps-100-retiming-example.png]]

# Clock conversion
![[haps-100-clock-conversion-example.png]]

- Define source clocks
- Define generated clocks
- Code ICG cells in RTL
- Tie scan mux enable to 0
- Replace ICG cells with RTL behavioral models

- Prepacking
	- To synthesize a design with additional placement-aware optimizations: `option set synthesis_strategy routability`
	- To determine if the synthesis netlist uses advanced LUT combining: `option set enable_prepacking 1`

## FSM optimization
```
option set symbolic_fsm_compiler 1
```

# Debugging and HDL analyst
- HDL analyst GUI:
![[haps-100-hdl-analyst-gui.png]]

# Vivado PAR QoR flows
- The MPF flow commands get enabled in the default Vivado scripts generated in ProtoCompiler when environment vars (`VIVADO_ENABLE_SINGLE_MACHINE_MPF`, `VIVADO_ENABLE_ROUTER_ONLY_MPF`) are set in ProtoCompiler flow

![[haps-100-use-model.png]]
