
02_MPU6050_wakeup.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e14  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  08006fb8  08006fb8  00007fb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073e4  080073e4  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080073e4  080073e4  000083e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080073ec  080073ec  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073ec  080073ec  000083ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080073f0  080073f0  000083f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080073f4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000248  200001d4  080075c8  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000041c  080075c8  0000941c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b04b  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001aa1  00000000  00000000  0001424f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a08  00000000  00000000  00015cf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007ce  00000000  00000000  000166f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f12  00000000  00000000  00016ec6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cc90  00000000  00000000  0002ddd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a92e  00000000  00000000  0003aa68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c5396  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b04  00000000  00000000  000c53dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000086  00000000  00000000  000c8ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006f9c 	.word	0x08006f9c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08006f9c 	.word	0x08006f9c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b988 	b.w	8000f80 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	468e      	mov	lr, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	4688      	mov	r8, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d962      	bls.n	8000d64 <__udivmoddi4+0xdc>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	b14e      	cbz	r6, 8000cb8 <__udivmoddi4+0x30>
 8000ca4:	f1c6 0320 	rsb	r3, r6, #32
 8000ca8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	ea43 0808 	orr.w	r8, r3, r8
 8000cb6:	40b4      	lsls	r4, r6
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc4:	0c23      	lsrs	r3, r4, #16
 8000cc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cce:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cdc:	f080 80ea 	bcs.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	f240 80e7 	bls.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	443b      	add	r3, r7
 8000cea:	1a9a      	subs	r2, r3, r2
 8000cec:	b2a3      	uxth	r3, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfe:	459c      	cmp	ip, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x8e>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d08:	f080 80d6 	bcs.w	8000eb8 <__udivmoddi4+0x230>
 8000d0c:	459c      	cmp	ip, r3
 8000d0e:	f240 80d3 	bls.w	8000eb8 <__udivmoddi4+0x230>
 8000d12:	443b      	add	r3, r7
 8000d14:	3802      	subs	r0, #2
 8000d16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1a:	eba3 030c 	sub.w	r3, r3, ip
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11d      	cbz	r5, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40f3      	lsrs	r3, r6
 8000d24:	2200      	movs	r2, #0
 8000d26:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d905      	bls.n	8000d3e <__udivmoddi4+0xb6>
 8000d32:	b10d      	cbz	r5, 8000d38 <__udivmoddi4+0xb0>
 8000d34:	e9c5 0100 	strd	r0, r1, [r5]
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e7f5      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d3e:	fab3 f183 	clz	r1, r3
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d146      	bne.n	8000dd4 <__udivmoddi4+0x14c>
 8000d46:	4573      	cmp	r3, lr
 8000d48:	d302      	bcc.n	8000d50 <__udivmoddi4+0xc8>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	f200 8105 	bhi.w	8000f5a <__udivmoddi4+0x2d2>
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d56:	2001      	movs	r0, #1
 8000d58:	4690      	mov	r8, r2
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d0e5      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d62:	e7e2      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f000 8090 	beq.w	8000e8a <__udivmoddi4+0x202>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	f040 80a4 	bne.w	8000ebc <__udivmoddi4+0x234>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	b280      	uxth	r0, r0
 8000d7e:	b2bc      	uxth	r4, r7
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x11e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x11c>
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f200 80e0 	bhi.w	8000f64 <__udivmoddi4+0x2dc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db4:	fb02 f404 	mul.w	r4, r2, r4
 8000db8:	429c      	cmp	r4, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x144>
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x142>
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	f200 80ca 	bhi.w	8000f5e <__udivmoddi4+0x2d6>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	1b1b      	subs	r3, r3, r4
 8000dce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd2:	e7a5      	b.n	8000d20 <__udivmoddi4+0x98>
 8000dd4:	f1c1 0620 	rsb	r6, r1, #32
 8000dd8:	408b      	lsls	r3, r1
 8000dda:	fa22 f706 	lsr.w	r7, r2, r6
 8000dde:	431f      	orrs	r7, r3
 8000de0:	fa0e f401 	lsl.w	r4, lr, r1
 8000de4:	fa20 f306 	lsr.w	r3, r0, r6
 8000de8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df0:	4323      	orrs	r3, r4
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	fa1f fc87 	uxth.w	ip, r7
 8000dfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dfe:	0c1c      	lsrs	r4, r3, #16
 8000e00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x1a0>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e1a:	f080 809c 	bcs.w	8000f56 <__udivmoddi4+0x2ce>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8099 	bls.w	8000f56 <__udivmoddi4+0x2ce>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	eba4 040e 	sub.w	r4, r4, lr
 8000e2c:	fa1f fe83 	uxth.w	lr, r3
 8000e30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e34:	fb09 4413 	mls	r4, r9, r3, r4
 8000e38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e40:	45a4      	cmp	ip, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x1ce>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e4a:	f080 8082 	bcs.w	8000f52 <__udivmoddi4+0x2ca>
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d97f      	bls.n	8000f52 <__udivmoddi4+0x2ca>
 8000e52:	3b02      	subs	r3, #2
 8000e54:	443c      	add	r4, r7
 8000e56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5a:	eba4 040c 	sub.w	r4, r4, ip
 8000e5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e62:	4564      	cmp	r4, ip
 8000e64:	4673      	mov	r3, lr
 8000e66:	46e1      	mov	r9, ip
 8000e68:	d362      	bcc.n	8000f30 <__udivmoddi4+0x2a8>
 8000e6a:	d05f      	beq.n	8000f2c <__udivmoddi4+0x2a4>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x1fe>
 8000e6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e72:	eb64 0409 	sbc.w	r4, r4, r9
 8000e76:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	40cc      	lsrs	r4, r1
 8000e82:	e9c5 6400 	strd	r6, r4, [r5]
 8000e86:	2100      	movs	r1, #0
 8000e88:	e74f      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000e8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e8e:	0c01      	lsrs	r1, r0, #16
 8000e90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e94:	b280      	uxth	r0, r0
 8000e96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	46b8      	mov	r8, r7
 8000ea2:	46be      	mov	lr, r7
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eaa:	eba2 0208 	sub.w	r2, r2, r8
 8000eae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb2:	e766      	b.n	8000d82 <__udivmoddi4+0xfa>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	e718      	b.n	8000cea <__udivmoddi4+0x62>
 8000eb8:	4610      	mov	r0, r2
 8000eba:	e72c      	b.n	8000d16 <__udivmoddi4+0x8e>
 8000ebc:	f1c6 0220 	rsb	r2, r6, #32
 8000ec0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec4:	40b7      	lsls	r7, r6
 8000ec6:	40b1      	lsls	r1, r6
 8000ec8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ed6:	b2bc      	uxth	r4, r7
 8000ed8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb08 f904 	mul.w	r9, r8, r4
 8000ee6:	40b0      	lsls	r0, r6
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eee:	b280      	uxth	r0, r0
 8000ef0:	d93e      	bls.n	8000f70 <__udivmoddi4+0x2e8>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ef8:	d201      	bcs.n	8000efe <__udivmoddi4+0x276>
 8000efa:	4589      	cmp	r9, r1
 8000efc:	d81f      	bhi.n	8000f3e <__udivmoddi4+0x2b6>
 8000efe:	eba1 0109 	sub.w	r1, r1, r9
 8000f02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f06:	fb09 f804 	mul.w	r8, r9, r4
 8000f0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d229      	bcs.n	8000f6c <__udivmoddi4+0x2e4>
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f1e:	d2c4      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f20:	4542      	cmp	r2, r8
 8000f22:	d2c2      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f24:	f1a9 0102 	sub.w	r1, r9, #2
 8000f28:	443a      	add	r2, r7
 8000f2a:	e7be      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f2c:	45f0      	cmp	r8, lr
 8000f2e:	d29d      	bcs.n	8000e6c <__udivmoddi4+0x1e4>
 8000f30:	ebbe 0302 	subs.w	r3, lr, r2
 8000f34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f38:	3801      	subs	r0, #1
 8000f3a:	46e1      	mov	r9, ip
 8000f3c:	e796      	b.n	8000e6c <__udivmoddi4+0x1e4>
 8000f3e:	eba7 0909 	sub.w	r9, r7, r9
 8000f42:	4449      	add	r1, r9
 8000f44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7db      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f52:	4673      	mov	r3, lr
 8000f54:	e77f      	b.n	8000e56 <__udivmoddi4+0x1ce>
 8000f56:	4650      	mov	r0, sl
 8000f58:	e766      	b.n	8000e28 <__udivmoddi4+0x1a0>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e6fd      	b.n	8000d5a <__udivmoddi4+0xd2>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3a02      	subs	r2, #2
 8000f62:	e733      	b.n	8000dcc <__udivmoddi4+0x144>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	443b      	add	r3, r7
 8000f6a:	e71c      	b.n	8000da6 <__udivmoddi4+0x11e>
 8000f6c:	4649      	mov	r1, r9
 8000f6e:	e79c      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f70:	eba1 0109 	sub.w	r1, r1, r9
 8000f74:	46c4      	mov	ip, r8
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	e7c4      	b.n	8000f0a <__udivmoddi4+0x282>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f8c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f90:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000f94:	f003 0301 	and.w	r3, r3, #1
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d013      	beq.n	8000fc4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000f9c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000fa0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000fa4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d00b      	beq.n	8000fc4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000fac:	e000      	b.n	8000fb0 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000fae:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000fb0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d0f9      	beq.n	8000fae <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000fba:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000fbe:	687a      	ldr	r2, [r7, #4]
 8000fc0:	b2d2      	uxtb	r2, r2
 8000fc2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000fc4:	687b      	ldr	r3, [r7, #4]
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
	...

08000fd4 <_write>:
MPU6050_t mpu;
MPU6050_Data_t sensor_data;


//Use printf with UART
int _write(int fd, char *ptr, int len) {
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b086      	sub	sp, #24
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	60f8      	str	r0, [r7, #12]
 8000fdc:	60b9      	str	r1, [r7, #8]
 8000fde:	607a      	str	r2, [r7, #4]

    if (fd == 1) {
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d111      	bne.n	800100a <_write+0x36>
        HAL_StatusTypeDef hstatus;
        hstatus = HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	b29a      	uxth	r2, r3
 8000fea:	f04f 33ff 	mov.w	r3, #4294967295
 8000fee:	68b9      	ldr	r1, [r7, #8]
 8000ff0:	4814      	ldr	r0, [pc, #80]	@ (8001044 <_write+0x70>)
 8000ff2:	f002 fd85 	bl	8003b00 <HAL_UART_Transmit>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	74fb      	strb	r3, [r7, #19]
        if (hstatus == HAL_OK)
 8000ffa:	7cfb      	ldrb	r3, [r7, #19]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d101      	bne.n	8001004 <_write+0x30>
            return len;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	e01a      	b.n	800103a <_write+0x66>
        else
            return -1;
 8001004:	f04f 33ff 	mov.w	r3, #4294967295
 8001008:	e017      	b.n	800103a <_write+0x66>
    } else if (fd == 2) {
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	2b02      	cmp	r3, #2
 800100e:	d112      	bne.n	8001036 <_write+0x62>
        for (int i = 0; i < len; i++) {
 8001010:	2300      	movs	r3, #0
 8001012:	617b      	str	r3, [r7, #20]
 8001014:	e009      	b.n	800102a <_write+0x56>
            ITM_SendChar(ptr[i]); /* core_cm4.h */
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	68ba      	ldr	r2, [r7, #8]
 800101a:	4413      	add	r3, r2
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff ffb0 	bl	8000f84 <ITM_SendChar>
        for (int i = 0; i < len; i++) {
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	3301      	adds	r3, #1
 8001028:	617b      	str	r3, [r7, #20]
 800102a:	697a      	ldr	r2, [r7, #20]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	429a      	cmp	r2, r3
 8001030:	dbf1      	blt.n	8001016 <_write+0x42>
        }
        return len;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	e001      	b.n	800103a <_write+0x66>
    }
    return -1;
 8001036:	f04f 33ff 	mov.w	r3, #4294967295
}
 800103a:	4618      	mov	r0, r3
 800103c:	3718      	adds	r7, #24
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	20000244 	.word	0x20000244

08001048 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001048:	b5b0      	push	{r4, r5, r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800104e:	f000 fd8b 	bl	8001b68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001052:	f000 f865 	bl	8001120 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001056:	f000 f923 	bl	80012a0 <MX_GPIO_Init>
  MX_I2C1_Init();
 800105a:	f000 f8c9 	bl	80011f0 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800105e:	f000 f8f5 	bl	800124c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  // Initialize MPU6050
  if (MPU6050_Init(&mpu, &hi2c1) != HAL_OK) {
 8001062:	4928      	ldr	r1, [pc, #160]	@ (8001104 <main+0xbc>)
 8001064:	4828      	ldr	r0, [pc, #160]	@ (8001108 <main+0xc0>)
 8001066:	f000 f957 	bl	8001318 <MPU6050_Init>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d004      	beq.n	800107a <main+0x32>
          printf("MPU6050 init failed!\n");
 8001070:	4826      	ldr	r0, [pc, #152]	@ (800110c <main+0xc4>)
 8001072:	f003 fe81 	bl	8004d78 <puts>
          Error_Handler();
 8001076:	f000 f949 	bl	800130c <Error_Handler>
      }

      if (MPU6050_Config(&mpu, MPU6050_GYRO_1000, MPU6050_ACCEL_4G) != HAL_OK) {
 800107a:	2208      	movs	r2, #8
 800107c:	2110      	movs	r1, #16
 800107e:	4822      	ldr	r0, [pc, #136]	@ (8001108 <main+0xc0>)
 8001080:	f000 f984 	bl	800138c <MPU6050_Config>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d004      	beq.n	8001094 <main+0x4c>
          printf("MPU6050 config failed!\n");
 800108a:	4821      	ldr	r0, [pc, #132]	@ (8001110 <main+0xc8>)
 800108c:	f003 fe74 	bl	8004d78 <puts>
          Error_Handler();
 8001090:	f000 f93c 	bl	800130c <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (MPU6050_ReadData(&mpu, &sensor_data) == HAL_OK) {
 8001094:	491f      	ldr	r1, [pc, #124]	@ (8001114 <main+0xcc>)
 8001096:	481c      	ldr	r0, [pc, #112]	@ (8001108 <main+0xc0>)
 8001098:	f000 fa56 	bl	8001548 <MPU6050_ReadData>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d128      	bne.n	80010f4 <main+0xac>
		/*printf("%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\n",
		         sensor_data.ax_g, sensor_data.ay_g, sensor_data.az_g,
		         sensor_data.gx_dps, sensor_data.gy_dps, sensor_data.gz_dps);
	 	 */
		  float pitch, roll;
		  calculate_pitch_roll(sensor_data.ax_g, sensor_data.ay_g, sensor_data.az_g, &pitch, &roll);
 80010a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001114 <main+0xcc>)
 80010a4:	edd3 7a04 	vldr	s15, [r3, #16]
 80010a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001114 <main+0xcc>)
 80010aa:	ed93 7a05 	vldr	s14, [r3, #20]
 80010ae:	4b19      	ldr	r3, [pc, #100]	@ (8001114 <main+0xcc>)
 80010b0:	edd3 6a06 	vldr	s13, [r3, #24]
 80010b4:	463a      	mov	r2, r7
 80010b6:	1d3b      	adds	r3, r7, #4
 80010b8:	4611      	mov	r1, r2
 80010ba:	4618      	mov	r0, r3
 80010bc:	eeb0 1a66 	vmov.f32	s2, s13
 80010c0:	eef0 0a47 	vmov.f32	s1, s14
 80010c4:	eeb0 0a67 	vmov.f32	s0, s15
 80010c8:	f000 fb36 	bl	8001738 <calculate_pitch_roll>
		  printf("Pitch: %.2f deg\tRoll: %.2f deg\n", pitch, roll);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff fa42 	bl	8000558 <__aeabi_f2d>
 80010d4:	4604      	mov	r4, r0
 80010d6:	460d      	mov	r5, r1
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff fa3c 	bl	8000558 <__aeabi_f2d>
 80010e0:	4602      	mov	r2, r0
 80010e2:	460b      	mov	r3, r1
 80010e4:	e9cd 2300 	strd	r2, r3, [sp]
 80010e8:	4622      	mov	r2, r4
 80010ea:	462b      	mov	r3, r5
 80010ec:	480a      	ldr	r0, [pc, #40]	@ (8001118 <main+0xd0>)
 80010ee:	f003 fddb 	bl	8004ca8 <iprintf>
 80010f2:	e002      	b.n	80010fa <main+0xb2>
  } else {
	  printf("MPU6050 read failed\n");
 80010f4:	4809      	ldr	r0, [pc, #36]	@ (800111c <main+0xd4>)
 80010f6:	f003 fe3f 	bl	8004d78 <puts>
  }

  HAL_Delay(1000);
 80010fa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010fe:	f000 fda5 	bl	8001c4c <HAL_Delay>
	  if (MPU6050_ReadData(&mpu, &sensor_data) == HAL_OK) {
 8001102:	e7c7      	b.n	8001094 <main+0x4c>
 8001104:	200001f0 	.word	0x200001f0
 8001108:	2000028c 	.word	0x2000028c
 800110c:	08006fb8 	.word	0x08006fb8
 8001110:	08006fd0 	.word	0x08006fd0
 8001114:	2000029c 	.word	0x2000029c
 8001118:	08006fe8 	.word	0x08006fe8
 800111c:	08007008 	.word	0x08007008

08001120 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b094      	sub	sp, #80	@ 0x50
 8001124:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001126:	f107 0320 	add.w	r3, r7, #32
 800112a:	2230      	movs	r2, #48	@ 0x30
 800112c:	2100      	movs	r1, #0
 800112e:	4618      	mov	r0, r3
 8001130:	f003 ff02 	bl	8004f38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001134:	f107 030c 	add.w	r3, r7, #12
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	609a      	str	r2, [r3, #8]
 8001140:	60da      	str	r2, [r3, #12]
 8001142:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001144:	2300      	movs	r3, #0
 8001146:	60bb      	str	r3, [r7, #8]
 8001148:	4b27      	ldr	r3, [pc, #156]	@ (80011e8 <SystemClock_Config+0xc8>)
 800114a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800114c:	4a26      	ldr	r2, [pc, #152]	@ (80011e8 <SystemClock_Config+0xc8>)
 800114e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001152:	6413      	str	r3, [r2, #64]	@ 0x40
 8001154:	4b24      	ldr	r3, [pc, #144]	@ (80011e8 <SystemClock_Config+0xc8>)
 8001156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001158:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800115c:	60bb      	str	r3, [r7, #8]
 800115e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001160:	2300      	movs	r3, #0
 8001162:	607b      	str	r3, [r7, #4]
 8001164:	4b21      	ldr	r3, [pc, #132]	@ (80011ec <SystemClock_Config+0xcc>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a20      	ldr	r2, [pc, #128]	@ (80011ec <SystemClock_Config+0xcc>)
 800116a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800116e:	6013      	str	r3, [r2, #0]
 8001170:	4b1e      	ldr	r3, [pc, #120]	@ (80011ec <SystemClock_Config+0xcc>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001178:	607b      	str	r3, [r7, #4]
 800117a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800117c:	2301      	movs	r3, #1
 800117e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001180:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001184:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001186:	2302      	movs	r3, #2
 8001188:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800118a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800118e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8001190:	230c      	movs	r3, #12
 8001192:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001194:	2360      	movs	r3, #96	@ 0x60
 8001196:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001198:	2302      	movs	r3, #2
 800119a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800119c:	2304      	movs	r3, #4
 800119e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011a0:	f107 0320 	add.w	r3, r7, #32
 80011a4:	4618      	mov	r0, r3
 80011a6:	f002 f803 	bl	80031b0 <HAL_RCC_OscConfig>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80011b0:	f000 f8ac 	bl	800130c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011b4:	230f      	movs	r3, #15
 80011b6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011b8:	2302      	movs	r3, #2
 80011ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011bc:	2300      	movs	r3, #0
 80011be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011c6:	2300      	movs	r3, #0
 80011c8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80011ca:	f107 030c 	add.w	r3, r7, #12
 80011ce:	2103      	movs	r1, #3
 80011d0:	4618      	mov	r0, r3
 80011d2:	f002 fa65 	bl	80036a0 <HAL_RCC_ClockConfig>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80011dc:	f000 f896 	bl	800130c <Error_Handler>
  }
}
 80011e0:	bf00      	nop
 80011e2:	3750      	adds	r7, #80	@ 0x50
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40023800 	.word	0x40023800
 80011ec:	40007000 	.word	0x40007000

080011f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011f4:	4b12      	ldr	r3, [pc, #72]	@ (8001240 <MX_I2C1_Init+0x50>)
 80011f6:	4a13      	ldr	r2, [pc, #76]	@ (8001244 <MX_I2C1_Init+0x54>)
 80011f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011fa:	4b11      	ldr	r3, [pc, #68]	@ (8001240 <MX_I2C1_Init+0x50>)
 80011fc:	4a12      	ldr	r2, [pc, #72]	@ (8001248 <MX_I2C1_Init+0x58>)
 80011fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001200:	4b0f      	ldr	r3, [pc, #60]	@ (8001240 <MX_I2C1_Init+0x50>)
 8001202:	2200      	movs	r2, #0
 8001204:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001206:	4b0e      	ldr	r3, [pc, #56]	@ (8001240 <MX_I2C1_Init+0x50>)
 8001208:	2200      	movs	r2, #0
 800120a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800120c:	4b0c      	ldr	r3, [pc, #48]	@ (8001240 <MX_I2C1_Init+0x50>)
 800120e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001212:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001214:	4b0a      	ldr	r3, [pc, #40]	@ (8001240 <MX_I2C1_Init+0x50>)
 8001216:	2200      	movs	r2, #0
 8001218:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800121a:	4b09      	ldr	r3, [pc, #36]	@ (8001240 <MX_I2C1_Init+0x50>)
 800121c:	2200      	movs	r2, #0
 800121e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001220:	4b07      	ldr	r3, [pc, #28]	@ (8001240 <MX_I2C1_Init+0x50>)
 8001222:	2200      	movs	r2, #0
 8001224:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001226:	4b06      	ldr	r3, [pc, #24]	@ (8001240 <MX_I2C1_Init+0x50>)
 8001228:	2200      	movs	r2, #0
 800122a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800122c:	4804      	ldr	r0, [pc, #16]	@ (8001240 <MX_I2C1_Init+0x50>)
 800122e:	f000 ff9b 	bl	8002168 <HAL_I2C_Init>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001238:	f000 f868 	bl	800130c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800123c:	bf00      	nop
 800123e:	bd80      	pop	{r7, pc}
 8001240:	200001f0 	.word	0x200001f0
 8001244:	40005400 	.word	0x40005400
 8001248:	000186a0 	.word	0x000186a0

0800124c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001250:	4b11      	ldr	r3, [pc, #68]	@ (8001298 <MX_USART2_UART_Init+0x4c>)
 8001252:	4a12      	ldr	r2, [pc, #72]	@ (800129c <MX_USART2_UART_Init+0x50>)
 8001254:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001256:	4b10      	ldr	r3, [pc, #64]	@ (8001298 <MX_USART2_UART_Init+0x4c>)
 8001258:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800125c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800125e:	4b0e      	ldr	r3, [pc, #56]	@ (8001298 <MX_USART2_UART_Init+0x4c>)
 8001260:	2200      	movs	r2, #0
 8001262:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001264:	4b0c      	ldr	r3, [pc, #48]	@ (8001298 <MX_USART2_UART_Init+0x4c>)
 8001266:	2200      	movs	r2, #0
 8001268:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800126a:	4b0b      	ldr	r3, [pc, #44]	@ (8001298 <MX_USART2_UART_Init+0x4c>)
 800126c:	2200      	movs	r2, #0
 800126e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001270:	4b09      	ldr	r3, [pc, #36]	@ (8001298 <MX_USART2_UART_Init+0x4c>)
 8001272:	220c      	movs	r2, #12
 8001274:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001276:	4b08      	ldr	r3, [pc, #32]	@ (8001298 <MX_USART2_UART_Init+0x4c>)
 8001278:	2200      	movs	r2, #0
 800127a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800127c:	4b06      	ldr	r3, [pc, #24]	@ (8001298 <MX_USART2_UART_Init+0x4c>)
 800127e:	2200      	movs	r2, #0
 8001280:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001282:	4805      	ldr	r0, [pc, #20]	@ (8001298 <MX_USART2_UART_Init+0x4c>)
 8001284:	f002 fbec 	bl	8003a60 <HAL_UART_Init>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800128e:	f000 f83d 	bl	800130c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001292:	bf00      	nop
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	20000244 	.word	0x20000244
 800129c:	40004400 	.word	0x40004400

080012a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b085      	sub	sp, #20
 80012a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012a6:	2300      	movs	r3, #0
 80012a8:	60fb      	str	r3, [r7, #12]
 80012aa:	4b17      	ldr	r3, [pc, #92]	@ (8001308 <MX_GPIO_Init+0x68>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ae:	4a16      	ldr	r2, [pc, #88]	@ (8001308 <MX_GPIO_Init+0x68>)
 80012b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012b6:	4b14      	ldr	r3, [pc, #80]	@ (8001308 <MX_GPIO_Init+0x68>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c2:	2300      	movs	r3, #0
 80012c4:	60bb      	str	r3, [r7, #8]
 80012c6:	4b10      	ldr	r3, [pc, #64]	@ (8001308 <MX_GPIO_Init+0x68>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ca:	4a0f      	ldr	r2, [pc, #60]	@ (8001308 <MX_GPIO_Init+0x68>)
 80012cc:	f043 0301 	orr.w	r3, r3, #1
 80012d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001308 <MX_GPIO_Init+0x68>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	60bb      	str	r3, [r7, #8]
 80012dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012de:	2300      	movs	r3, #0
 80012e0:	607b      	str	r3, [r7, #4]
 80012e2:	4b09      	ldr	r3, [pc, #36]	@ (8001308 <MX_GPIO_Init+0x68>)
 80012e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e6:	4a08      	ldr	r2, [pc, #32]	@ (8001308 <MX_GPIO_Init+0x68>)
 80012e8:	f043 0302 	orr.w	r3, r3, #2
 80012ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ee:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <MX_GPIO_Init+0x68>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f2:	f003 0302 	and.w	r3, r3, #2
 80012f6:	607b      	str	r3, [r7, #4]
 80012f8:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012fa:	bf00      	nop
 80012fc:	3714      	adds	r7, #20
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	40023800 	.word	0x40023800

0800130c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001310:	b672      	cpsid	i
}
 8001312:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001314:	bf00      	nop
 8001316:	e7fd      	b.n	8001314 <Error_Handler+0x8>

08001318 <MPU6050_Init>:
#include "mpu6050.h"
#include <math.h>
HAL_StatusTypeDef MPU6050_Init(MPU6050_t *mpu, I2C_HandleTypeDef *hi2c) {
 8001318:	b580      	push	{r7, lr}
 800131a:	b088      	sub	sp, #32
 800131c:	af04      	add	r7, sp, #16
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	6039      	str	r1, [r7, #0]
    mpu->hi2c = hi2c;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	683a      	ldr	r2, [r7, #0]
 8001326:	601a      	str	r2, [r3, #0]

    HAL_StatusTypeDef ret;
    uint8_t who_am_i = 0;
 8001328:	2300      	movs	r3, #0
 800132a:	73bb      	strb	r3, [r7, #14]
    ret = HAL_I2C_Mem_Read(hi2c, MPU6050_ADDR, WHO_AM_I, 1, &who_am_i, 1, HAL_MAX_DELAY);
 800132c:	f04f 33ff 	mov.w	r3, #4294967295
 8001330:	9302      	str	r3, [sp, #8]
 8001332:	2301      	movs	r3, #1
 8001334:	9301      	str	r3, [sp, #4]
 8001336:	f107 030e 	add.w	r3, r7, #14
 800133a:	9300      	str	r3, [sp, #0]
 800133c:	2301      	movs	r3, #1
 800133e:	2275      	movs	r2, #117	@ 0x75
 8001340:	21d0      	movs	r1, #208	@ 0xd0
 8001342:	6838      	ldr	r0, [r7, #0]
 8001344:	f001 f94e 	bl	80025e4 <HAL_I2C_Mem_Read>
 8001348:	4603      	mov	r3, r0
 800134a:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK || who_am_i != 0x68) return HAL_ERROR;
 800134c:	7bfb      	ldrb	r3, [r7, #15]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d102      	bne.n	8001358 <MPU6050_Init+0x40>
 8001352:	7bbb      	ldrb	r3, [r7, #14]
 8001354:	2b68      	cmp	r3, #104	@ 0x68
 8001356:	d001      	beq.n	800135c <MPU6050_Init+0x44>
 8001358:	2301      	movs	r3, #1
 800135a:	e012      	b.n	8001382 <MPU6050_Init+0x6a>

    uint8_t enable = 0x00;
 800135c:	2300      	movs	r3, #0
 800135e:	737b      	strb	r3, [r7, #13]
    ret = HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, PWR_MGMT_1, 1, &enable, 1, HAL_MAX_DELAY);
 8001360:	f04f 33ff 	mov.w	r3, #4294967295
 8001364:	9302      	str	r3, [sp, #8]
 8001366:	2301      	movs	r3, #1
 8001368:	9301      	str	r3, [sp, #4]
 800136a:	f107 030d 	add.w	r3, r7, #13
 800136e:	9300      	str	r3, [sp, #0]
 8001370:	2301      	movs	r3, #1
 8001372:	226b      	movs	r2, #107	@ 0x6b
 8001374:	21d0      	movs	r1, #208	@ 0xd0
 8001376:	6838      	ldr	r0, [r7, #0]
 8001378:	f001 f83a 	bl	80023f0 <HAL_I2C_Mem_Write>
 800137c:	4603      	mov	r3, r0
 800137e:	73fb      	strb	r3, [r7, #15]
    return ret;
 8001380:	7bfb      	ldrb	r3, [r7, #15]
}
 8001382:	4618      	mov	r0, r3
 8001384:	3710      	adds	r7, #16
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
	...

0800138c <MPU6050_Config>:


// Configure MPU6050 with user specified gyroscope range and accelerometer range
HAL_StatusTypeDef MPU6050_Config(MPU6050_t *mpu, uint8_t gyro_range, uint8_t accel_range) {
 800138c:	b580      	push	{r7, lr}
 800138e:	b088      	sub	sp, #32
 8001390:	af04      	add	r7, sp, #16
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	460b      	mov	r3, r1
 8001396:	70fb      	strb	r3, [r7, #3]
 8001398:	4613      	mov	r3, r2
 800139a:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef ret;

    mpu->gyro_range = gyro_range;
 800139c:	78fa      	ldrb	r2, [r7, #3]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	715a      	strb	r2, [r3, #5]
    mpu->accel_range = accel_range;
 80013a2:	78ba      	ldrb	r2, [r7, #2]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	711a      	strb	r2, [r3, #4]

    ret = HAL_I2C_Mem_Write(mpu->hi2c, MPU6050_ADDR, GYRO_CONFIG, 1, &gyro_range, 1, HAL_MAX_DELAY);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6818      	ldr	r0, [r3, #0]
 80013ac:	f04f 33ff 	mov.w	r3, #4294967295
 80013b0:	9302      	str	r3, [sp, #8]
 80013b2:	2301      	movs	r3, #1
 80013b4:	9301      	str	r3, [sp, #4]
 80013b6:	1cfb      	adds	r3, r7, #3
 80013b8:	9300      	str	r3, [sp, #0]
 80013ba:	2301      	movs	r3, #1
 80013bc:	221b      	movs	r2, #27
 80013be:	21d0      	movs	r1, #208	@ 0xd0
 80013c0:	f001 f816 	bl	80023f0 <HAL_I2C_Mem_Write>
 80013c4:	4603      	mov	r3, r0
 80013c6:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) return ret;
 80013c8:	7bfb      	ldrb	r3, [r7, #15]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <MPU6050_Config+0x46>
 80013ce:	7bfb      	ldrb	r3, [r7, #15]
 80013d0:	e0ad      	b.n	800152e <MPU6050_Config+0x1a2>

    ret = HAL_I2C_Mem_Write(mpu->hi2c, MPU6050_ADDR, ACCEL_CONFIG, 1, &accel_range, 1, HAL_MAX_DELAY);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6818      	ldr	r0, [r3, #0]
 80013d6:	f04f 33ff 	mov.w	r3, #4294967295
 80013da:	9302      	str	r3, [sp, #8]
 80013dc:	2301      	movs	r3, #1
 80013de:	9301      	str	r3, [sp, #4]
 80013e0:	1cbb      	adds	r3, r7, #2
 80013e2:	9300      	str	r3, [sp, #0]
 80013e4:	2301      	movs	r3, #1
 80013e6:	221c      	movs	r2, #28
 80013e8:	21d0      	movs	r1, #208	@ 0xd0
 80013ea:	f001 f801 	bl	80023f0 <HAL_I2C_Mem_Write>
 80013ee:	4603      	mov	r3, r0
 80013f0:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) return ret;
 80013f2:	7bfb      	ldrb	r3, [r7, #15]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MPU6050_Config+0x70>
 80013f8:	7bfb      	ldrb	r3, [r7, #15]
 80013fa:	e098      	b.n	800152e <MPU6050_Config+0x1a2>

    // Gyroscope sensitivity
    switch (gyro_range) {
 80013fc:	78fb      	ldrb	r3, [r7, #3]
 80013fe:	2b18      	cmp	r3, #24
 8001400:	d844      	bhi.n	800148c <MPU6050_Config+0x100>
 8001402:	a201      	add	r2, pc, #4	@ (adr r2, 8001408 <MPU6050_Config+0x7c>)
 8001404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001408:	0800146d 	.word	0x0800146d
 800140c:	0800148d 	.word	0x0800148d
 8001410:	0800148d 	.word	0x0800148d
 8001414:	0800148d 	.word	0x0800148d
 8001418:	0800148d 	.word	0x0800148d
 800141c:	0800148d 	.word	0x0800148d
 8001420:	0800148d 	.word	0x0800148d
 8001424:	0800148d 	.word	0x0800148d
 8001428:	08001475 	.word	0x08001475
 800142c:	0800148d 	.word	0x0800148d
 8001430:	0800148d 	.word	0x0800148d
 8001434:	0800148d 	.word	0x0800148d
 8001438:	0800148d 	.word	0x0800148d
 800143c:	0800148d 	.word	0x0800148d
 8001440:	0800148d 	.word	0x0800148d
 8001444:	0800148d 	.word	0x0800148d
 8001448:	0800147d 	.word	0x0800147d
 800144c:	0800148d 	.word	0x0800148d
 8001450:	0800148d 	.word	0x0800148d
 8001454:	0800148d 	.word	0x0800148d
 8001458:	0800148d 	.word	0x0800148d
 800145c:	0800148d 	.word	0x0800148d
 8001460:	0800148d 	.word	0x0800148d
 8001464:	0800148d 	.word	0x0800148d
 8001468:	08001485 	.word	0x08001485
        case MPU6050_GYRO_250:  mpu->gyro_sensitivity = 131.0f; break;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	4a32      	ldr	r2, [pc, #200]	@ (8001538 <MPU6050_Config+0x1ac>)
 8001470:	60da      	str	r2, [r3, #12]
 8001472:	e00d      	b.n	8001490 <MPU6050_Config+0x104>
        case MPU6050_GYRO_500:  mpu->gyro_sensitivity = 65.5f; break;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	4a31      	ldr	r2, [pc, #196]	@ (800153c <MPU6050_Config+0x1b0>)
 8001478:	60da      	str	r2, [r3, #12]
 800147a:	e009      	b.n	8001490 <MPU6050_Config+0x104>
        case MPU6050_GYRO_1000: mpu->gyro_sensitivity = 32.8f; break;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	4a30      	ldr	r2, [pc, #192]	@ (8001540 <MPU6050_Config+0x1b4>)
 8001480:	60da      	str	r2, [r3, #12]
 8001482:	e005      	b.n	8001490 <MPU6050_Config+0x104>
        case MPU6050_GYRO_2000: mpu->gyro_sensitivity = 16.4f; break;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	4a2f      	ldr	r2, [pc, #188]	@ (8001544 <MPU6050_Config+0x1b8>)
 8001488:	60da      	str	r2, [r3, #12]
 800148a:	e001      	b.n	8001490 <MPU6050_Config+0x104>
        default: return HAL_ERROR;
 800148c:	2301      	movs	r3, #1
 800148e:	e04e      	b.n	800152e <MPU6050_Config+0x1a2>
    }

    // Accelerometer sensitivity
    switch (accel_range) {
 8001490:	78bb      	ldrb	r3, [r7, #2]
 8001492:	2b18      	cmp	r3, #24
 8001494:	d848      	bhi.n	8001528 <MPU6050_Config+0x19c>
 8001496:	a201      	add	r2, pc, #4	@ (adr r2, 800149c <MPU6050_Config+0x110>)
 8001498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800149c:	08001501 	.word	0x08001501
 80014a0:	08001529 	.word	0x08001529
 80014a4:	08001529 	.word	0x08001529
 80014a8:	08001529 	.word	0x08001529
 80014ac:	08001529 	.word	0x08001529
 80014b0:	08001529 	.word	0x08001529
 80014b4:	08001529 	.word	0x08001529
 80014b8:	08001529 	.word	0x08001529
 80014bc:	0800150b 	.word	0x0800150b
 80014c0:	08001529 	.word	0x08001529
 80014c4:	08001529 	.word	0x08001529
 80014c8:	08001529 	.word	0x08001529
 80014cc:	08001529 	.word	0x08001529
 80014d0:	08001529 	.word	0x08001529
 80014d4:	08001529 	.word	0x08001529
 80014d8:	08001529 	.word	0x08001529
 80014dc:	08001515 	.word	0x08001515
 80014e0:	08001529 	.word	0x08001529
 80014e4:	08001529 	.word	0x08001529
 80014e8:	08001529 	.word	0x08001529
 80014ec:	08001529 	.word	0x08001529
 80014f0:	08001529 	.word	0x08001529
 80014f4:	08001529 	.word	0x08001529
 80014f8:	08001529 	.word	0x08001529
 80014fc:	0800151f 	.word	0x0800151f
        case MPU6050_ACCEL_2G:  mpu->accel_sensitivity = 16384.0f; break;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	f04f 428d 	mov.w	r2, #1182793728	@ 0x46800000
 8001506:	609a      	str	r2, [r3, #8]
 8001508:	e010      	b.n	800152c <MPU6050_Config+0x1a0>
        case MPU6050_ACCEL_4G:  mpu->accel_sensitivity = 8192.0f; break;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	f04f 428c 	mov.w	r2, #1174405120	@ 0x46000000
 8001510:	609a      	str	r2, [r3, #8]
 8001512:	e00b      	b.n	800152c <MPU6050_Config+0x1a0>
        case MPU6050_ACCEL_8G:  mpu->accel_sensitivity = 4096.0f; break;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f04f 428b 	mov.w	r2, #1166016512	@ 0x45800000
 800151a:	609a      	str	r2, [r3, #8]
 800151c:	e006      	b.n	800152c <MPU6050_Config+0x1a0>
        case MPU6050_ACCEL_16G: mpu->accel_sensitivity = 2048.0f; break;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	f04f 428a 	mov.w	r2, #1157627904	@ 0x45000000
 8001524:	609a      	str	r2, [r3, #8]
 8001526:	e001      	b.n	800152c <MPU6050_Config+0x1a0>
        default: return HAL_ERROR;
 8001528:	2301      	movs	r3, #1
 800152a:	e000      	b.n	800152e <MPU6050_Config+0x1a2>
    }

    return HAL_OK;
 800152c:	2300      	movs	r3, #0
}
 800152e:	4618      	mov	r0, r3
 8001530:	3710      	adds	r7, #16
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	43030000 	.word	0x43030000
 800153c:	42830000 	.word	0x42830000
 8001540:	42033333 	.word	0x42033333
 8001544:	41833333 	.word	0x41833333

08001548 <MPU6050_ReadData>:
    uint8_t data = (ext_sync << 3) | (dlpf_level & 0x07);
    return HAL_I2C_Mem_Write(mpu->hi2c, MPU6050_ADDR, CONFIG, 1, &data, 1, HAL_MAX_DELAY);
}

// Retrieve data from the sensor by reading its memory register
HAL_StatusTypeDef MPU6050_ReadData(MPU6050_t *mpu, MPU6050_Data_t *data) {
 8001548:	b580      	push	{r7, lr}
 800154a:	b08a      	sub	sp, #40	@ 0x28
 800154c:	af04      	add	r7, sp, #16
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
    uint8_t raw[14];
    HAL_StatusTypeDef ret = HAL_I2C_Mem_Read(mpu->hi2c, MPU6050_ADDR, ACCEL_XOUT_H, 1, raw, 14, HAL_MAX_DELAY);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6818      	ldr	r0, [r3, #0]
 8001556:	f04f 33ff 	mov.w	r3, #4294967295
 800155a:	9302      	str	r3, [sp, #8]
 800155c:	230e      	movs	r3, #14
 800155e:	9301      	str	r3, [sp, #4]
 8001560:	f107 0308 	add.w	r3, r7, #8
 8001564:	9300      	str	r3, [sp, #0]
 8001566:	2301      	movs	r3, #1
 8001568:	223b      	movs	r2, #59	@ 0x3b
 800156a:	21d0      	movs	r1, #208	@ 0xd0
 800156c:	f001 f83a 	bl	80025e4 <HAL_I2C_Mem_Read>
 8001570:	4603      	mov	r3, r0
 8001572:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK) return ret;
 8001574:	7dfb      	ldrb	r3, [r7, #23]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MPU6050_ReadData+0x36>
 800157a:	7dfb      	ldrb	r3, [r7, #23]
 800157c:	e0b2      	b.n	80016e4 <MPU6050_ReadData+0x19c>

    // Raw data
    data->ax = (int16_t)(raw[0] << 8 | raw[1]);
 800157e:	7a3b      	ldrb	r3, [r7, #8]
 8001580:	b21b      	sxth	r3, r3
 8001582:	021b      	lsls	r3, r3, #8
 8001584:	b21a      	sxth	r2, r3
 8001586:	7a7b      	ldrb	r3, [r7, #9]
 8001588:	b21b      	sxth	r3, r3
 800158a:	4313      	orrs	r3, r2
 800158c:	b21a      	sxth	r2, r3
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	801a      	strh	r2, [r3, #0]
    data->ay = (int16_t)(raw[2] << 8 | raw[3]);
 8001592:	7abb      	ldrb	r3, [r7, #10]
 8001594:	b21b      	sxth	r3, r3
 8001596:	021b      	lsls	r3, r3, #8
 8001598:	b21a      	sxth	r2, r3
 800159a:	7afb      	ldrb	r3, [r7, #11]
 800159c:	b21b      	sxth	r3, r3
 800159e:	4313      	orrs	r3, r2
 80015a0:	b21a      	sxth	r2, r3
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	805a      	strh	r2, [r3, #2]
    data->az = (int16_t)(raw[4] << 8 | raw[5]);
 80015a6:	7b3b      	ldrb	r3, [r7, #12]
 80015a8:	b21b      	sxth	r3, r3
 80015aa:	021b      	lsls	r3, r3, #8
 80015ac:	b21a      	sxth	r2, r3
 80015ae:	7b7b      	ldrb	r3, [r7, #13]
 80015b0:	b21b      	sxth	r3, r3
 80015b2:	4313      	orrs	r3, r2
 80015b4:	b21a      	sxth	r2, r3
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	809a      	strh	r2, [r3, #4]
    data->temp_raw = (int16_t)(raw[6] << 8 | raw[7]);
 80015ba:	7bbb      	ldrb	r3, [r7, #14]
 80015bc:	b21b      	sxth	r3, r3
 80015be:	021b      	lsls	r3, r3, #8
 80015c0:	b21a      	sxth	r2, r3
 80015c2:	7bfb      	ldrb	r3, [r7, #15]
 80015c4:	b21b      	sxth	r3, r3
 80015c6:	4313      	orrs	r3, r2
 80015c8:	b21a      	sxth	r2, r3
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	819a      	strh	r2, [r3, #12]
    data->gx = (int16_t)(raw[8] << 8 | raw[9]);
 80015ce:	7c3b      	ldrb	r3, [r7, #16]
 80015d0:	b21b      	sxth	r3, r3
 80015d2:	021b      	lsls	r3, r3, #8
 80015d4:	b21a      	sxth	r2, r3
 80015d6:	7c7b      	ldrb	r3, [r7, #17]
 80015d8:	b21b      	sxth	r3, r3
 80015da:	4313      	orrs	r3, r2
 80015dc:	b21a      	sxth	r2, r3
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	80da      	strh	r2, [r3, #6]
    data->gy = (int16_t)(raw[10] << 8 | raw[11]);
 80015e2:	7cbb      	ldrb	r3, [r7, #18]
 80015e4:	b21b      	sxth	r3, r3
 80015e6:	021b      	lsls	r3, r3, #8
 80015e8:	b21a      	sxth	r2, r3
 80015ea:	7cfb      	ldrb	r3, [r7, #19]
 80015ec:	b21b      	sxth	r3, r3
 80015ee:	4313      	orrs	r3, r2
 80015f0:	b21a      	sxth	r2, r3
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	811a      	strh	r2, [r3, #8]
    data->gz = (int16_t)(raw[12] << 8 | raw[13]);
 80015f6:	7d3b      	ldrb	r3, [r7, #20]
 80015f8:	b21b      	sxth	r3, r3
 80015fa:	021b      	lsls	r3, r3, #8
 80015fc:	b21a      	sxth	r2, r3
 80015fe:	7d7b      	ldrb	r3, [r7, #21]
 8001600:	b21b      	sxth	r3, r3
 8001602:	4313      	orrs	r3, r2
 8001604:	b21a      	sxth	r2, r3
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	815a      	strh	r2, [r3, #10]

    // Formatted data
    data->ax_g = data->ax / mpu->accel_sensitivity;
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001610:	ee07 3a90 	vmov	s15, r3
 8001614:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	ed93 7a02 	vldr	s14, [r3, #8]
 800161e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	edc3 7a04 	vstr	s15, [r3, #16]
    data->ay_g = data->ay / mpu->accel_sensitivity;
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800162e:	ee07 3a90 	vmov	s15, r3
 8001632:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	ed93 7a02 	vldr	s14, [r3, #8]
 800163c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	edc3 7a05 	vstr	s15, [r3, #20]
    data->az_g = data->az / mpu->accel_sensitivity;
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800164c:	ee07 3a90 	vmov	s15, r3
 8001650:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	ed93 7a02 	vldr	s14, [r3, #8]
 800165a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	edc3 7a06 	vstr	s15, [r3, #24]
    data->temp_deg = (data->temp_raw / 340.0f) + 36.53f;
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800166a:	ee07 3a90 	vmov	s15, r3
 800166e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001672:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80016ec <MPU6050_ReadData+0x1a4>
 8001676:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800167a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80016f0 <MPU6050_ReadData+0x1a8>
 800167e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	edc3 7a07 	vstr	s15, [r3, #28]
    data->gx_dps = data->gx / mpu->gyro_sensitivity;
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800168e:	ee07 3a90 	vmov	s15, r3
 8001692:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	ed93 7a03 	vldr	s14, [r3, #12]
 800169c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	edc3 7a08 	vstr	s15, [r3, #32]
    data->gy_dps = data->gy / mpu->gyro_sensitivity;
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80016ac:	ee07 3a90 	vmov	s15, r3
 80016b0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	ed93 7a03 	vldr	s14, [r3, #12]
 80016ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    data->gz_dps = data->gz / mpu->gyro_sensitivity;
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80016ca:	ee07 3a90 	vmov	s15, r3
 80016ce:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	ed93 7a03 	vldr	s14, [r3, #12]
 80016d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

    return HAL_OK;
 80016e2:	2300      	movs	r3, #0
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3718      	adds	r7, #24
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	43aa0000 	.word	0x43aa0000
 80016f0:	42121eb8 	.word	0x42121eb8
 80016f4:	00000000 	.word	0x00000000

080016f8 <radians_to_degrees>:


// Calculate Pitch and Roll
float radians_to_degrees(float rad) {
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	ed87 0a01 	vstr	s0, [r7, #4]
    return rad * (180.0f / M_PI);
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f7fe ff28 	bl	8000558 <__aeabi_f2d>
 8001708:	a309      	add	r3, pc, #36	@ (adr r3, 8001730 <radians_to_degrees+0x38>)
 800170a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800170e:	f7fe ff7b 	bl	8000608 <__aeabi_dmul>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	4610      	mov	r0, r2
 8001718:	4619      	mov	r1, r3
 800171a:	f7ff fa4d 	bl	8000bb8 <__aeabi_d2f>
 800171e:	4603      	mov	r3, r0
 8001720:	ee07 3a90 	vmov	s15, r3
}
 8001724:	eeb0 0a67 	vmov.f32	s0, s15
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	1a63c1f8 	.word	0x1a63c1f8
 8001734:	404ca5dc 	.word	0x404ca5dc

08001738 <calculate_pitch_roll>:
void calculate_pitch_roll(float ax, float ay, float az, float* pitch, float* roll) {
 8001738:	b580      	push	{r7, lr}
 800173a:	ed2d 8b02 	vpush	{d8}
 800173e:	b086      	sub	sp, #24
 8001740:	af00      	add	r7, sp, #0
 8001742:	ed87 0a05 	vstr	s0, [r7, #20]
 8001746:	edc7 0a04 	vstr	s1, [r7, #16]
 800174a:	ed87 1a03 	vstr	s2, [r7, #12]
 800174e:	60b8      	str	r0, [r7, #8]
 8001750:	6079      	str	r1, [r7, #4]
    *roll  = radians_to_degrees(atan2f(ay, az));
 8001752:	edd7 0a03 	vldr	s1, [r7, #12]
 8001756:	ed97 0a04 	vldr	s0, [r7, #16]
 800175a:	f005 fa7f 	bl	8006c5c <atan2f>
 800175e:	eef0 7a40 	vmov.f32	s15, s0
 8001762:	eeb0 0a67 	vmov.f32	s0, s15
 8001766:	f7ff ffc7 	bl	80016f8 <radians_to_degrees>
 800176a:	eef0 7a40 	vmov.f32	s15, s0
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	edc3 7a00 	vstr	s15, [r3]
    *pitch = radians_to_degrees(atan2f(-ax, sqrtf(ay * ay + az * az)));
 8001774:	edd7 7a05 	vldr	s15, [r7, #20]
 8001778:	eeb1 8a67 	vneg.f32	s16, s15
 800177c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001780:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001784:	edd7 7a03 	vldr	s15, [r7, #12]
 8001788:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800178c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001790:	eeb0 0a67 	vmov.f32	s0, s15
 8001794:	f005 fa64 	bl	8006c60 <sqrtf>
 8001798:	eef0 7a40 	vmov.f32	s15, s0
 800179c:	eef0 0a67 	vmov.f32	s1, s15
 80017a0:	eeb0 0a48 	vmov.f32	s0, s16
 80017a4:	f005 fa5a 	bl	8006c5c <atan2f>
 80017a8:	eef0 7a40 	vmov.f32	s15, s0
 80017ac:	eeb0 0a67 	vmov.f32	s0, s15
 80017b0:	f7ff ffa2 	bl	80016f8 <radians_to_degrees>
 80017b4:	eef0 7a40 	vmov.f32	s15, s0
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	edc3 7a00 	vstr	s15, [r3]
}
 80017be:	bf00      	nop
 80017c0:	3718      	adds	r7, #24
 80017c2:	46bd      	mov	sp, r7
 80017c4:	ecbd 8b02 	vpop	{d8}
 80017c8:	bd80      	pop	{r7, pc}
	...

080017cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017d2:	2300      	movs	r3, #0
 80017d4:	607b      	str	r3, [r7, #4]
 80017d6:	4b10      	ldr	r3, [pc, #64]	@ (8001818 <HAL_MspInit+0x4c>)
 80017d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017da:	4a0f      	ldr	r2, [pc, #60]	@ (8001818 <HAL_MspInit+0x4c>)
 80017dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80017e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001818 <HAL_MspInit+0x4c>)
 80017e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017ea:	607b      	str	r3, [r7, #4]
 80017ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	603b      	str	r3, [r7, #0]
 80017f2:	4b09      	ldr	r3, [pc, #36]	@ (8001818 <HAL_MspInit+0x4c>)
 80017f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f6:	4a08      	ldr	r2, [pc, #32]	@ (8001818 <HAL_MspInit+0x4c>)
 80017f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80017fe:	4b06      	ldr	r3, [pc, #24]	@ (8001818 <HAL_MspInit+0x4c>)
 8001800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001802:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001806:	603b      	str	r3, [r7, #0]
 8001808:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800180a:	bf00      	nop
 800180c:	370c      	adds	r7, #12
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	40023800 	.word	0x40023800

0800181c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b08a      	sub	sp, #40	@ 0x28
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001824:	f107 0314 	add.w	r3, r7, #20
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	609a      	str	r2, [r3, #8]
 8001830:	60da      	str	r2, [r3, #12]
 8001832:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a19      	ldr	r2, [pc, #100]	@ (80018a0 <HAL_I2C_MspInit+0x84>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d12b      	bne.n	8001896 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	613b      	str	r3, [r7, #16]
 8001842:	4b18      	ldr	r3, [pc, #96]	@ (80018a4 <HAL_I2C_MspInit+0x88>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001846:	4a17      	ldr	r2, [pc, #92]	@ (80018a4 <HAL_I2C_MspInit+0x88>)
 8001848:	f043 0302 	orr.w	r3, r3, #2
 800184c:	6313      	str	r3, [r2, #48]	@ 0x30
 800184e:	4b15      	ldr	r3, [pc, #84]	@ (80018a4 <HAL_I2C_MspInit+0x88>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	f003 0302 	and.w	r3, r3, #2
 8001856:	613b      	str	r3, [r7, #16]
 8001858:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800185a:	23c0      	movs	r3, #192	@ 0xc0
 800185c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800185e:	2312      	movs	r3, #18
 8001860:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001862:	2300      	movs	r3, #0
 8001864:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001866:	2303      	movs	r3, #3
 8001868:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800186a:	2304      	movs	r3, #4
 800186c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800186e:	f107 0314 	add.w	r3, r7, #20
 8001872:	4619      	mov	r1, r3
 8001874:	480c      	ldr	r0, [pc, #48]	@ (80018a8 <HAL_I2C_MspInit+0x8c>)
 8001876:	f000 faf3 	bl	8001e60 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	60fb      	str	r3, [r7, #12]
 800187e:	4b09      	ldr	r3, [pc, #36]	@ (80018a4 <HAL_I2C_MspInit+0x88>)
 8001880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001882:	4a08      	ldr	r2, [pc, #32]	@ (80018a4 <HAL_I2C_MspInit+0x88>)
 8001884:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001888:	6413      	str	r3, [r2, #64]	@ 0x40
 800188a:	4b06      	ldr	r3, [pc, #24]	@ (80018a4 <HAL_I2C_MspInit+0x88>)
 800188c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800188e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001896:	bf00      	nop
 8001898:	3728      	adds	r7, #40	@ 0x28
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40005400 	.word	0x40005400
 80018a4:	40023800 	.word	0x40023800
 80018a8:	40020400 	.word	0x40020400

080018ac <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b08a      	sub	sp, #40	@ 0x28
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b4:	f107 0314 	add.w	r3, r7, #20
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	605a      	str	r2, [r3, #4]
 80018be:	609a      	str	r2, [r3, #8]
 80018c0:	60da      	str	r2, [r3, #12]
 80018c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a19      	ldr	r2, [pc, #100]	@ (8001930 <HAL_UART_MspInit+0x84>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d12b      	bne.n	8001926 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	613b      	str	r3, [r7, #16]
 80018d2:	4b18      	ldr	r3, [pc, #96]	@ (8001934 <HAL_UART_MspInit+0x88>)
 80018d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d6:	4a17      	ldr	r2, [pc, #92]	@ (8001934 <HAL_UART_MspInit+0x88>)
 80018d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80018de:	4b15      	ldr	r3, [pc, #84]	@ (8001934 <HAL_UART_MspInit+0x88>)
 80018e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018e6:	613b      	str	r3, [r7, #16]
 80018e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	60fb      	str	r3, [r7, #12]
 80018ee:	4b11      	ldr	r3, [pc, #68]	@ (8001934 <HAL_UART_MspInit+0x88>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f2:	4a10      	ldr	r2, [pc, #64]	@ (8001934 <HAL_UART_MspInit+0x88>)
 80018f4:	f043 0301 	orr.w	r3, r3, #1
 80018f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001934 <HAL_UART_MspInit+0x88>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fe:	f003 0301 	and.w	r3, r3, #1
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001906:	230c      	movs	r3, #12
 8001908:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190a:	2302      	movs	r3, #2
 800190c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190e:	2300      	movs	r3, #0
 8001910:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001912:	2303      	movs	r3, #3
 8001914:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001916:	2307      	movs	r3, #7
 8001918:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800191a:	f107 0314 	add.w	r3, r7, #20
 800191e:	4619      	mov	r1, r3
 8001920:	4805      	ldr	r0, [pc, #20]	@ (8001938 <HAL_UART_MspInit+0x8c>)
 8001922:	f000 fa9d 	bl	8001e60 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001926:	bf00      	nop
 8001928:	3728      	adds	r7, #40	@ 0x28
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40004400 	.word	0x40004400
 8001934:	40023800 	.word	0x40023800
 8001938:	40020000 	.word	0x40020000

0800193c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001940:	bf00      	nop
 8001942:	e7fd      	b.n	8001940 <NMI_Handler+0x4>

08001944 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001948:	bf00      	nop
 800194a:	e7fd      	b.n	8001948 <HardFault_Handler+0x4>

0800194c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001950:	bf00      	nop
 8001952:	e7fd      	b.n	8001950 <MemManage_Handler+0x4>

08001954 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001958:	bf00      	nop
 800195a:	e7fd      	b.n	8001958 <BusFault_Handler+0x4>

0800195c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001960:	bf00      	nop
 8001962:	e7fd      	b.n	8001960 <UsageFault_Handler+0x4>

08001964 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001968:	bf00      	nop
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr

08001972 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001972:	b480      	push	{r7}
 8001974:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001976:	bf00      	nop
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr

08001980 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001984:	bf00      	nop
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr

0800198e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800198e:	b580      	push	{r7, lr}
 8001990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001992:	f000 f93b 	bl	8001c0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}

0800199a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800199a:	b480      	push	{r7}
 800199c:	af00      	add	r7, sp, #0
  return 1;
 800199e:	2301      	movs	r3, #1
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <_kill>:

int _kill(int pid, int sig)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b082      	sub	sp, #8
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
 80019b2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019b4:	f003 fb12 	bl	8004fdc <__errno>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2216      	movs	r2, #22
 80019bc:	601a      	str	r2, [r3, #0]
  return -1;
 80019be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}

080019ca <_exit>:

void _exit (int status)
{
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b082      	sub	sp, #8
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019d2:	f04f 31ff 	mov.w	r1, #4294967295
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	f7ff ffe7 	bl	80019aa <_kill>
  while (1) {}    /* Make sure we hang here */
 80019dc:	bf00      	nop
 80019de:	e7fd      	b.n	80019dc <_exit+0x12>

080019e0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b086      	sub	sp, #24
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	60f8      	str	r0, [r7, #12]
 80019e8:	60b9      	str	r1, [r7, #8]
 80019ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ec:	2300      	movs	r3, #0
 80019ee:	617b      	str	r3, [r7, #20]
 80019f0:	e00a      	b.n	8001a08 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019f2:	f3af 8000 	nop.w
 80019f6:	4601      	mov	r1, r0
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	1c5a      	adds	r2, r3, #1
 80019fc:	60ba      	str	r2, [r7, #8]
 80019fe:	b2ca      	uxtb	r2, r1
 8001a00:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	3301      	adds	r3, #1
 8001a06:	617b      	str	r3, [r7, #20]
 8001a08:	697a      	ldr	r2, [r7, #20]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	dbf0      	blt.n	80019f2 <_read+0x12>
  }

  return len;
 8001a10:	687b      	ldr	r3, [r7, #4]
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3718      	adds	r7, #24
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <_close>:
  }
  return len;
}

int _close(int file)
{
 8001a1a:	b480      	push	{r7}
 8001a1c:	b083      	sub	sp, #12
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	370c      	adds	r7, #12
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr

08001a32 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a32:	b480      	push	{r7}
 8001a34:	b083      	sub	sp, #12
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
 8001a3a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a42:	605a      	str	r2, [r3, #4]
  return 0;
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr

08001a52 <_isatty>:

int _isatty(int file)
{
 8001a52:	b480      	push	{r7}
 8001a54:	b083      	sub	sp, #12
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a5a:	2301      	movs	r3, #1
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	60f8      	str	r0, [r7, #12]
 8001a70:	60b9      	str	r1, [r7, #8]
 8001a72:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3714      	adds	r7, #20
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
	...

08001a84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b086      	sub	sp, #24
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a8c:	4a14      	ldr	r2, [pc, #80]	@ (8001ae0 <_sbrk+0x5c>)
 8001a8e:	4b15      	ldr	r3, [pc, #84]	@ (8001ae4 <_sbrk+0x60>)
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a98:	4b13      	ldr	r3, [pc, #76]	@ (8001ae8 <_sbrk+0x64>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d102      	bne.n	8001aa6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001aa0:	4b11      	ldr	r3, [pc, #68]	@ (8001ae8 <_sbrk+0x64>)
 8001aa2:	4a12      	ldr	r2, [pc, #72]	@ (8001aec <_sbrk+0x68>)
 8001aa4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aa6:	4b10      	ldr	r3, [pc, #64]	@ (8001ae8 <_sbrk+0x64>)
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4413      	add	r3, r2
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d207      	bcs.n	8001ac4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ab4:	f003 fa92 	bl	8004fdc <__errno>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	220c      	movs	r2, #12
 8001abc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001abe:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac2:	e009      	b.n	8001ad8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ac4:	4b08      	ldr	r3, [pc, #32]	@ (8001ae8 <_sbrk+0x64>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aca:	4b07      	ldr	r3, [pc, #28]	@ (8001ae8 <_sbrk+0x64>)
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	4a05      	ldr	r2, [pc, #20]	@ (8001ae8 <_sbrk+0x64>)
 8001ad4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3718      	adds	r7, #24
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	20020000 	.word	0x20020000
 8001ae4:	00000400 	.word	0x00000400
 8001ae8:	200002c8 	.word	0x200002c8
 8001aec:	20000420 	.word	0x20000420

08001af0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001af4:	4b06      	ldr	r3, [pc, #24]	@ (8001b10 <SystemInit+0x20>)
 8001af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001afa:	4a05      	ldr	r2, [pc, #20]	@ (8001b10 <SystemInit+0x20>)
 8001afc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b04:	bf00      	nop
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	e000ed00 	.word	0xe000ed00

08001b14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b4c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b18:	f7ff ffea 	bl	8001af0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b1c:	480c      	ldr	r0, [pc, #48]	@ (8001b50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b1e:	490d      	ldr	r1, [pc, #52]	@ (8001b54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b20:	4a0d      	ldr	r2, [pc, #52]	@ (8001b58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b24:	e002      	b.n	8001b2c <LoopCopyDataInit>

08001b26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b2a:	3304      	adds	r3, #4

08001b2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b30:	d3f9      	bcc.n	8001b26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b32:	4a0a      	ldr	r2, [pc, #40]	@ (8001b5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b34:	4c0a      	ldr	r4, [pc, #40]	@ (8001b60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b38:	e001      	b.n	8001b3e <LoopFillZerobss>

08001b3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b3c:	3204      	adds	r2, #4

08001b3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b40:	d3fb      	bcc.n	8001b3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b42:	f003 fa51 	bl	8004fe8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b46:	f7ff fa7f 	bl	8001048 <main>
  bx  lr    
 8001b4a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b54:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001b58:	080073f4 	.word	0x080073f4
  ldr r2, =_sbss
 8001b5c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001b60:	2000041c 	.word	0x2000041c

08001b64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b64:	e7fe      	b.n	8001b64 <ADC_IRQHandler>
	...

08001b68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba8 <HAL_Init+0x40>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a0d      	ldr	r2, [pc, #52]	@ (8001ba8 <HAL_Init+0x40>)
 8001b72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b78:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba8 <HAL_Init+0x40>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba8 <HAL_Init+0x40>)
 8001b7e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b84:	4b08      	ldr	r3, [pc, #32]	@ (8001ba8 <HAL_Init+0x40>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a07      	ldr	r2, [pc, #28]	@ (8001ba8 <HAL_Init+0x40>)
 8001b8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b90:	2003      	movs	r0, #3
 8001b92:	f000 f931 	bl	8001df8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b96:	200f      	movs	r0, #15
 8001b98:	f000 f808 	bl	8001bac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b9c:	f7ff fe16 	bl	80017cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ba0:	2300      	movs	r3, #0
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	40023c00 	.word	0x40023c00

08001bac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bb4:	4b12      	ldr	r3, [pc, #72]	@ (8001c00 <HAL_InitTick+0x54>)
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	4b12      	ldr	r3, [pc, #72]	@ (8001c04 <HAL_InitTick+0x58>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f000 f93b 	bl	8001e46 <HAL_SYSTICK_Config>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e00e      	b.n	8001bf8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2b0f      	cmp	r3, #15
 8001bde:	d80a      	bhi.n	8001bf6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001be0:	2200      	movs	r2, #0
 8001be2:	6879      	ldr	r1, [r7, #4]
 8001be4:	f04f 30ff 	mov.w	r0, #4294967295
 8001be8:	f000 f911 	bl	8001e0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bec:	4a06      	ldr	r2, [pc, #24]	@ (8001c08 <HAL_InitTick+0x5c>)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	e000      	b.n	8001bf8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3708      	adds	r7, #8
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	20000000 	.word	0x20000000
 8001c04:	20000008 	.word	0x20000008
 8001c08:	20000004 	.word	0x20000004

08001c0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c10:	4b06      	ldr	r3, [pc, #24]	@ (8001c2c <HAL_IncTick+0x20>)
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	461a      	mov	r2, r3
 8001c16:	4b06      	ldr	r3, [pc, #24]	@ (8001c30 <HAL_IncTick+0x24>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4413      	add	r3, r2
 8001c1c:	4a04      	ldr	r2, [pc, #16]	@ (8001c30 <HAL_IncTick+0x24>)
 8001c1e:	6013      	str	r3, [r2, #0]
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	20000008 	.word	0x20000008
 8001c30:	200002cc 	.word	0x200002cc

08001c34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  return uwTick;
 8001c38:	4b03      	ldr	r3, [pc, #12]	@ (8001c48 <HAL_GetTick+0x14>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	200002cc 	.word	0x200002cc

08001c4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b084      	sub	sp, #16
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c54:	f7ff ffee 	bl	8001c34 <HAL_GetTick>
 8001c58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c64:	d005      	beq.n	8001c72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c66:	4b0a      	ldr	r3, [pc, #40]	@ (8001c90 <HAL_Delay+0x44>)
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	461a      	mov	r2, r3
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	4413      	add	r3, r2
 8001c70:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c72:	bf00      	nop
 8001c74:	f7ff ffde 	bl	8001c34 <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	68fa      	ldr	r2, [r7, #12]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d8f7      	bhi.n	8001c74 <HAL_Delay+0x28>
  {
  }
}
 8001c84:	bf00      	nop
 8001c86:	bf00      	nop
 8001c88:	3710      	adds	r7, #16
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	20000008 	.word	0x20000008

08001c94 <__NVIC_SetPriorityGrouping>:
{
 8001c94:	b480      	push	{r7}
 8001c96:	b085      	sub	sp, #20
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	f003 0307 	and.w	r3, r3, #7
 8001ca2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001caa:	68ba      	ldr	r2, [r7, #8]
 8001cac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cc6:	4a04      	ldr	r2, [pc, #16]	@ (8001cd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	60d3      	str	r3, [r2, #12]
}
 8001ccc:	bf00      	nop
 8001cce:	3714      	adds	r7, #20
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr
 8001cd8:	e000ed00 	.word	0xe000ed00

08001cdc <__NVIC_GetPriorityGrouping>:
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ce0:	4b04      	ldr	r3, [pc, #16]	@ (8001cf4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	0a1b      	lsrs	r3, r3, #8
 8001ce6:	f003 0307 	and.w	r3, r3, #7
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr
 8001cf4:	e000ed00 	.word	0xe000ed00

08001cf8 <__NVIC_SetPriority>:
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	6039      	str	r1, [r7, #0]
 8001d02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	db0a      	blt.n	8001d22 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	b2da      	uxtb	r2, r3
 8001d10:	490c      	ldr	r1, [pc, #48]	@ (8001d44 <__NVIC_SetPriority+0x4c>)
 8001d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d16:	0112      	lsls	r2, r2, #4
 8001d18:	b2d2      	uxtb	r2, r2
 8001d1a:	440b      	add	r3, r1
 8001d1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001d20:	e00a      	b.n	8001d38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	b2da      	uxtb	r2, r3
 8001d26:	4908      	ldr	r1, [pc, #32]	@ (8001d48 <__NVIC_SetPriority+0x50>)
 8001d28:	79fb      	ldrb	r3, [r7, #7]
 8001d2a:	f003 030f 	and.w	r3, r3, #15
 8001d2e:	3b04      	subs	r3, #4
 8001d30:	0112      	lsls	r2, r2, #4
 8001d32:	b2d2      	uxtb	r2, r2
 8001d34:	440b      	add	r3, r1
 8001d36:	761a      	strb	r2, [r3, #24]
}
 8001d38:	bf00      	nop
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	e000e100 	.word	0xe000e100
 8001d48:	e000ed00 	.word	0xe000ed00

08001d4c <NVIC_EncodePriority>:
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b089      	sub	sp, #36	@ 0x24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	60b9      	str	r1, [r7, #8]
 8001d56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	f003 0307 	and.w	r3, r3, #7
 8001d5e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	f1c3 0307 	rsb	r3, r3, #7
 8001d66:	2b04      	cmp	r3, #4
 8001d68:	bf28      	it	cs
 8001d6a:	2304      	movcs	r3, #4
 8001d6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	3304      	adds	r3, #4
 8001d72:	2b06      	cmp	r3, #6
 8001d74:	d902      	bls.n	8001d7c <NVIC_EncodePriority+0x30>
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	3b03      	subs	r3, #3
 8001d7a:	e000      	b.n	8001d7e <NVIC_EncodePriority+0x32>
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d80:	f04f 32ff 	mov.w	r2, #4294967295
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8a:	43da      	mvns	r2, r3
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	401a      	ands	r2, r3
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d94:	f04f 31ff 	mov.w	r1, #4294967295
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d9e:	43d9      	mvns	r1, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001da4:	4313      	orrs	r3, r2
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3724      	adds	r7, #36	@ 0x24
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
	...

08001db4 <SysTick_Config>:
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001dc4:	d301      	bcc.n	8001dca <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e00f      	b.n	8001dea <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dca:	4a0a      	ldr	r2, [pc, #40]	@ (8001df4 <SysTick_Config+0x40>)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	3b01      	subs	r3, #1
 8001dd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dd2:	210f      	movs	r1, #15
 8001dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001dd8:	f7ff ff8e 	bl	8001cf8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ddc:	4b05      	ldr	r3, [pc, #20]	@ (8001df4 <SysTick_Config+0x40>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001de2:	4b04      	ldr	r3, [pc, #16]	@ (8001df4 <SysTick_Config+0x40>)
 8001de4:	2207      	movs	r2, #7
 8001de6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	e000e010 	.word	0xe000e010

08001df8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f7ff ff47 	bl	8001c94 <__NVIC_SetPriorityGrouping>
}
 8001e06:	bf00      	nop
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b086      	sub	sp, #24
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	4603      	mov	r3, r0
 8001e16:	60b9      	str	r1, [r7, #8]
 8001e18:	607a      	str	r2, [r7, #4]
 8001e1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e20:	f7ff ff5c 	bl	8001cdc <__NVIC_GetPriorityGrouping>
 8001e24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	68b9      	ldr	r1, [r7, #8]
 8001e2a:	6978      	ldr	r0, [r7, #20]
 8001e2c:	f7ff ff8e 	bl	8001d4c <NVIC_EncodePriority>
 8001e30:	4602      	mov	r2, r0
 8001e32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e36:	4611      	mov	r1, r2
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7ff ff5d 	bl	8001cf8 <__NVIC_SetPriority>
}
 8001e3e:	bf00      	nop
 8001e40:	3718      	adds	r7, #24
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}

08001e46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b082      	sub	sp, #8
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f7ff ffb0 	bl	8001db4 <SysTick_Config>
 8001e54:	4603      	mov	r3, r0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
	...

08001e60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b089      	sub	sp, #36	@ 0x24
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e72:	2300      	movs	r3, #0
 8001e74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e76:	2300      	movs	r3, #0
 8001e78:	61fb      	str	r3, [r7, #28]
 8001e7a:	e159      	b.n	8002130 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	697a      	ldr	r2, [r7, #20]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e90:	693a      	ldr	r2, [r7, #16]
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	f040 8148 	bne.w	800212a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f003 0303 	and.w	r3, r3, #3
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d005      	beq.n	8001eb2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d130      	bne.n	8001f14 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	2203      	movs	r2, #3
 8001ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec2:	43db      	mvns	r3, r3
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	68da      	ldr	r2, [r3, #12]
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	005b      	lsls	r3, r3, #1
 8001ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed6:	69ba      	ldr	r2, [r7, #24]
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	69ba      	ldr	r2, [r7, #24]
 8001ee0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ee8:	2201      	movs	r2, #1
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef0:	43db      	mvns	r3, r3
 8001ef2:	69ba      	ldr	r2, [r7, #24]
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	091b      	lsrs	r3, r3, #4
 8001efe:	f003 0201 	and.w	r2, r3, #1
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	fa02 f303 	lsl.w	r3, r2, r3
 8001f08:	69ba      	ldr	r2, [r7, #24]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	69ba      	ldr	r2, [r7, #24]
 8001f12:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f003 0303 	and.w	r3, r3, #3
 8001f1c:	2b03      	cmp	r3, #3
 8001f1e:	d017      	beq.n	8001f50 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	2203      	movs	r2, #3
 8001f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f30:	43db      	mvns	r3, r3
 8001f32:	69ba      	ldr	r2, [r7, #24]
 8001f34:	4013      	ands	r3, r2
 8001f36:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	689a      	ldr	r2, [r3, #8]
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	69ba      	ldr	r2, [r7, #24]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	69ba      	ldr	r2, [r7, #24]
 8001f4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f003 0303 	and.w	r3, r3, #3
 8001f58:	2b02      	cmp	r3, #2
 8001f5a:	d123      	bne.n	8001fa4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	08da      	lsrs	r2, r3, #3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	3208      	adds	r2, #8
 8001f64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f68:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	f003 0307 	and.w	r3, r3, #7
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	220f      	movs	r2, #15
 8001f74:	fa02 f303 	lsl.w	r3, r2, r3
 8001f78:	43db      	mvns	r3, r3
 8001f7a:	69ba      	ldr	r2, [r7, #24]
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	691a      	ldr	r2, [r3, #16]
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	f003 0307 	and.w	r3, r3, #7
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f90:	69ba      	ldr	r2, [r7, #24]
 8001f92:	4313      	orrs	r3, r2
 8001f94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	08da      	lsrs	r2, r3, #3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	3208      	adds	r2, #8
 8001f9e:	69b9      	ldr	r1, [r7, #24]
 8001fa0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	005b      	lsls	r3, r3, #1
 8001fae:	2203      	movs	r2, #3
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	69ba      	ldr	r2, [r7, #24]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f003 0203 	and.w	r2, r3, #3
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	69ba      	ldr	r2, [r7, #24]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	f000 80a2 	beq.w	800212a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	60fb      	str	r3, [r7, #12]
 8001fea:	4b57      	ldr	r3, [pc, #348]	@ (8002148 <HAL_GPIO_Init+0x2e8>)
 8001fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fee:	4a56      	ldr	r2, [pc, #344]	@ (8002148 <HAL_GPIO_Init+0x2e8>)
 8001ff0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ff4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ff6:	4b54      	ldr	r3, [pc, #336]	@ (8002148 <HAL_GPIO_Init+0x2e8>)
 8001ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ffa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002002:	4a52      	ldr	r2, [pc, #328]	@ (800214c <HAL_GPIO_Init+0x2ec>)
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	089b      	lsrs	r3, r3, #2
 8002008:	3302      	adds	r3, #2
 800200a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800200e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	f003 0303 	and.w	r3, r3, #3
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	220f      	movs	r2, #15
 800201a:	fa02 f303 	lsl.w	r3, r2, r3
 800201e:	43db      	mvns	r3, r3
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	4013      	ands	r3, r2
 8002024:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a49      	ldr	r2, [pc, #292]	@ (8002150 <HAL_GPIO_Init+0x2f0>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d019      	beq.n	8002062 <HAL_GPIO_Init+0x202>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a48      	ldr	r2, [pc, #288]	@ (8002154 <HAL_GPIO_Init+0x2f4>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d013      	beq.n	800205e <HAL_GPIO_Init+0x1fe>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a47      	ldr	r2, [pc, #284]	@ (8002158 <HAL_GPIO_Init+0x2f8>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d00d      	beq.n	800205a <HAL_GPIO_Init+0x1fa>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4a46      	ldr	r2, [pc, #280]	@ (800215c <HAL_GPIO_Init+0x2fc>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d007      	beq.n	8002056 <HAL_GPIO_Init+0x1f6>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a45      	ldr	r2, [pc, #276]	@ (8002160 <HAL_GPIO_Init+0x300>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d101      	bne.n	8002052 <HAL_GPIO_Init+0x1f2>
 800204e:	2304      	movs	r3, #4
 8002050:	e008      	b.n	8002064 <HAL_GPIO_Init+0x204>
 8002052:	2307      	movs	r3, #7
 8002054:	e006      	b.n	8002064 <HAL_GPIO_Init+0x204>
 8002056:	2303      	movs	r3, #3
 8002058:	e004      	b.n	8002064 <HAL_GPIO_Init+0x204>
 800205a:	2302      	movs	r3, #2
 800205c:	e002      	b.n	8002064 <HAL_GPIO_Init+0x204>
 800205e:	2301      	movs	r3, #1
 8002060:	e000      	b.n	8002064 <HAL_GPIO_Init+0x204>
 8002062:	2300      	movs	r3, #0
 8002064:	69fa      	ldr	r2, [r7, #28]
 8002066:	f002 0203 	and.w	r2, r2, #3
 800206a:	0092      	lsls	r2, r2, #2
 800206c:	4093      	lsls	r3, r2
 800206e:	69ba      	ldr	r2, [r7, #24]
 8002070:	4313      	orrs	r3, r2
 8002072:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002074:	4935      	ldr	r1, [pc, #212]	@ (800214c <HAL_GPIO_Init+0x2ec>)
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	089b      	lsrs	r3, r3, #2
 800207a:	3302      	adds	r3, #2
 800207c:	69ba      	ldr	r2, [r7, #24]
 800207e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002082:	4b38      	ldr	r3, [pc, #224]	@ (8002164 <HAL_GPIO_Init+0x304>)
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	43db      	mvns	r3, r3
 800208c:	69ba      	ldr	r2, [r7, #24]
 800208e:	4013      	ands	r3, r2
 8002090:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d003      	beq.n	80020a6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020a6:	4a2f      	ldr	r2, [pc, #188]	@ (8002164 <HAL_GPIO_Init+0x304>)
 80020a8:	69bb      	ldr	r3, [r7, #24]
 80020aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020ac:	4b2d      	ldr	r3, [pc, #180]	@ (8002164 <HAL_GPIO_Init+0x304>)
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	43db      	mvns	r3, r3
 80020b6:	69ba      	ldr	r2, [r7, #24]
 80020b8:	4013      	ands	r3, r2
 80020ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d003      	beq.n	80020d0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80020c8:	69ba      	ldr	r2, [r7, #24]
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020d0:	4a24      	ldr	r2, [pc, #144]	@ (8002164 <HAL_GPIO_Init+0x304>)
 80020d2:	69bb      	ldr	r3, [r7, #24]
 80020d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020d6:	4b23      	ldr	r3, [pc, #140]	@ (8002164 <HAL_GPIO_Init+0x304>)
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	43db      	mvns	r3, r3
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	4013      	ands	r3, r2
 80020e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80020f2:	69ba      	ldr	r2, [r7, #24]
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020fa:	4a1a      	ldr	r2, [pc, #104]	@ (8002164 <HAL_GPIO_Init+0x304>)
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002100:	4b18      	ldr	r3, [pc, #96]	@ (8002164 <HAL_GPIO_Init+0x304>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	43db      	mvns	r3, r3
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	4013      	ands	r3, r2
 800210e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002118:	2b00      	cmp	r3, #0
 800211a:	d003      	beq.n	8002124 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800211c:	69ba      	ldr	r2, [r7, #24]
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	4313      	orrs	r3, r2
 8002122:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002124:	4a0f      	ldr	r2, [pc, #60]	@ (8002164 <HAL_GPIO_Init+0x304>)
 8002126:	69bb      	ldr	r3, [r7, #24]
 8002128:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	3301      	adds	r3, #1
 800212e:	61fb      	str	r3, [r7, #28]
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	2b0f      	cmp	r3, #15
 8002134:	f67f aea2 	bls.w	8001e7c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002138:	bf00      	nop
 800213a:	bf00      	nop
 800213c:	3724      	adds	r7, #36	@ 0x24
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	40023800 	.word	0x40023800
 800214c:	40013800 	.word	0x40013800
 8002150:	40020000 	.word	0x40020000
 8002154:	40020400 	.word	0x40020400
 8002158:	40020800 	.word	0x40020800
 800215c:	40020c00 	.word	0x40020c00
 8002160:	40021000 	.word	0x40021000
 8002164:	40013c00 	.word	0x40013c00

08002168 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d101      	bne.n	800217a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e12b      	b.n	80023d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002180:	b2db      	uxtb	r3, r3
 8002182:	2b00      	cmp	r3, #0
 8002184:	d106      	bne.n	8002194 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2200      	movs	r2, #0
 800218a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f7ff fb44 	bl	800181c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2224      	movs	r2, #36	@ 0x24
 8002198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f022 0201 	bic.w	r2, r2, #1
 80021aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80021ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80021ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80021cc:	f001 fc20 	bl	8003a10 <HAL_RCC_GetPCLK1Freq>
 80021d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	4a81      	ldr	r2, [pc, #516]	@ (80023dc <HAL_I2C_Init+0x274>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d807      	bhi.n	80021ec <HAL_I2C_Init+0x84>
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	4a80      	ldr	r2, [pc, #512]	@ (80023e0 <HAL_I2C_Init+0x278>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	bf94      	ite	ls
 80021e4:	2301      	movls	r3, #1
 80021e6:	2300      	movhi	r3, #0
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	e006      	b.n	80021fa <HAL_I2C_Init+0x92>
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	4a7d      	ldr	r2, [pc, #500]	@ (80023e4 <HAL_I2C_Init+0x27c>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	bf94      	ite	ls
 80021f4:	2301      	movls	r3, #1
 80021f6:	2300      	movhi	r3, #0
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d001      	beq.n	8002202 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e0e7      	b.n	80023d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	4a78      	ldr	r2, [pc, #480]	@ (80023e8 <HAL_I2C_Init+0x280>)
 8002206:	fba2 2303 	umull	r2, r3, r2, r3
 800220a:	0c9b      	lsrs	r3, r3, #18
 800220c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	68ba      	ldr	r2, [r7, #8]
 800221e:	430a      	orrs	r2, r1
 8002220:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	6a1b      	ldr	r3, [r3, #32]
 8002228:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	4a6a      	ldr	r2, [pc, #424]	@ (80023dc <HAL_I2C_Init+0x274>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d802      	bhi.n	800223c <HAL_I2C_Init+0xd4>
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	3301      	adds	r3, #1
 800223a:	e009      	b.n	8002250 <HAL_I2C_Init+0xe8>
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002242:	fb02 f303 	mul.w	r3, r2, r3
 8002246:	4a69      	ldr	r2, [pc, #420]	@ (80023ec <HAL_I2C_Init+0x284>)
 8002248:	fba2 2303 	umull	r2, r3, r2, r3
 800224c:	099b      	lsrs	r3, r3, #6
 800224e:	3301      	adds	r3, #1
 8002250:	687a      	ldr	r2, [r7, #4]
 8002252:	6812      	ldr	r2, [r2, #0]
 8002254:	430b      	orrs	r3, r1
 8002256:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	69db      	ldr	r3, [r3, #28]
 800225e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002262:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	495c      	ldr	r1, [pc, #368]	@ (80023dc <HAL_I2C_Init+0x274>)
 800226c:	428b      	cmp	r3, r1
 800226e:	d819      	bhi.n	80022a4 <HAL_I2C_Init+0x13c>
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	1e59      	subs	r1, r3, #1
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	005b      	lsls	r3, r3, #1
 800227a:	fbb1 f3f3 	udiv	r3, r1, r3
 800227e:	1c59      	adds	r1, r3, #1
 8002280:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002284:	400b      	ands	r3, r1
 8002286:	2b00      	cmp	r3, #0
 8002288:	d00a      	beq.n	80022a0 <HAL_I2C_Init+0x138>
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	1e59      	subs	r1, r3, #1
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	005b      	lsls	r3, r3, #1
 8002294:	fbb1 f3f3 	udiv	r3, r1, r3
 8002298:	3301      	adds	r3, #1
 800229a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800229e:	e051      	b.n	8002344 <HAL_I2C_Init+0x1dc>
 80022a0:	2304      	movs	r3, #4
 80022a2:	e04f      	b.n	8002344 <HAL_I2C_Init+0x1dc>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d111      	bne.n	80022d0 <HAL_I2C_Init+0x168>
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	1e58      	subs	r0, r3, #1
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6859      	ldr	r1, [r3, #4]
 80022b4:	460b      	mov	r3, r1
 80022b6:	005b      	lsls	r3, r3, #1
 80022b8:	440b      	add	r3, r1
 80022ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80022be:	3301      	adds	r3, #1
 80022c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	bf0c      	ite	eq
 80022c8:	2301      	moveq	r3, #1
 80022ca:	2300      	movne	r3, #0
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	e012      	b.n	80022f6 <HAL_I2C_Init+0x18e>
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	1e58      	subs	r0, r3, #1
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6859      	ldr	r1, [r3, #4]
 80022d8:	460b      	mov	r3, r1
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	440b      	add	r3, r1
 80022de:	0099      	lsls	r1, r3, #2
 80022e0:	440b      	add	r3, r1
 80022e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80022e6:	3301      	adds	r3, #1
 80022e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	bf0c      	ite	eq
 80022f0:	2301      	moveq	r3, #1
 80022f2:	2300      	movne	r3, #0
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <HAL_I2C_Init+0x196>
 80022fa:	2301      	movs	r3, #1
 80022fc:	e022      	b.n	8002344 <HAL_I2C_Init+0x1dc>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d10e      	bne.n	8002324 <HAL_I2C_Init+0x1bc>
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	1e58      	subs	r0, r3, #1
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6859      	ldr	r1, [r3, #4]
 800230e:	460b      	mov	r3, r1
 8002310:	005b      	lsls	r3, r3, #1
 8002312:	440b      	add	r3, r1
 8002314:	fbb0 f3f3 	udiv	r3, r0, r3
 8002318:	3301      	adds	r3, #1
 800231a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800231e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002322:	e00f      	b.n	8002344 <HAL_I2C_Init+0x1dc>
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	1e58      	subs	r0, r3, #1
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6859      	ldr	r1, [r3, #4]
 800232c:	460b      	mov	r3, r1
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	440b      	add	r3, r1
 8002332:	0099      	lsls	r1, r3, #2
 8002334:	440b      	add	r3, r1
 8002336:	fbb0 f3f3 	udiv	r3, r0, r3
 800233a:	3301      	adds	r3, #1
 800233c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002340:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002344:	6879      	ldr	r1, [r7, #4]
 8002346:	6809      	ldr	r1, [r1, #0]
 8002348:	4313      	orrs	r3, r2
 800234a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	69da      	ldr	r2, [r3, #28]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6a1b      	ldr	r3, [r3, #32]
 800235e:	431a      	orrs	r2, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	430a      	orrs	r2, r1
 8002366:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002372:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	6911      	ldr	r1, [r2, #16]
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	68d2      	ldr	r2, [r2, #12]
 800237e:	4311      	orrs	r1, r2
 8002380:	687a      	ldr	r2, [r7, #4]
 8002382:	6812      	ldr	r2, [r2, #0]
 8002384:	430b      	orrs	r3, r1
 8002386:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	68db      	ldr	r3, [r3, #12]
 800238e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	695a      	ldr	r2, [r3, #20]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	699b      	ldr	r3, [r3, #24]
 800239a:	431a      	orrs	r2, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	430a      	orrs	r2, r1
 80023a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f042 0201 	orr.w	r2, r2, #1
 80023b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2220      	movs	r2, #32
 80023be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2200      	movs	r2, #0
 80023cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	000186a0 	.word	0x000186a0
 80023e0:	001e847f 	.word	0x001e847f
 80023e4:	003d08ff 	.word	0x003d08ff
 80023e8:	431bde83 	.word	0x431bde83
 80023ec:	10624dd3 	.word	0x10624dd3

080023f0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b088      	sub	sp, #32
 80023f4:	af02      	add	r7, sp, #8
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	4608      	mov	r0, r1
 80023fa:	4611      	mov	r1, r2
 80023fc:	461a      	mov	r2, r3
 80023fe:	4603      	mov	r3, r0
 8002400:	817b      	strh	r3, [r7, #10]
 8002402:	460b      	mov	r3, r1
 8002404:	813b      	strh	r3, [r7, #8]
 8002406:	4613      	mov	r3, r2
 8002408:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800240a:	f7ff fc13 	bl	8001c34 <HAL_GetTick>
 800240e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002416:	b2db      	uxtb	r3, r3
 8002418:	2b20      	cmp	r3, #32
 800241a:	f040 80d9 	bne.w	80025d0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	9300      	str	r3, [sp, #0]
 8002422:	2319      	movs	r3, #25
 8002424:	2201      	movs	r2, #1
 8002426:	496d      	ldr	r1, [pc, #436]	@ (80025dc <HAL_I2C_Mem_Write+0x1ec>)
 8002428:	68f8      	ldr	r0, [r7, #12]
 800242a:	f000 fc8b 	bl	8002d44 <I2C_WaitOnFlagUntilTimeout>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d001      	beq.n	8002438 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002434:	2302      	movs	r3, #2
 8002436:	e0cc      	b.n	80025d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800243e:	2b01      	cmp	r3, #1
 8002440:	d101      	bne.n	8002446 <HAL_I2C_Mem_Write+0x56>
 8002442:	2302      	movs	r3, #2
 8002444:	e0c5      	b.n	80025d2 <HAL_I2C_Mem_Write+0x1e2>
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2201      	movs	r2, #1
 800244a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0301 	and.w	r3, r3, #1
 8002458:	2b01      	cmp	r3, #1
 800245a:	d007      	beq.n	800246c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f042 0201 	orr.w	r2, r2, #1
 800246a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800247a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2221      	movs	r2, #33	@ 0x21
 8002480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2240      	movs	r2, #64	@ 0x40
 8002488:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2200      	movs	r2, #0
 8002490:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	6a3a      	ldr	r2, [r7, #32]
 8002496:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800249c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024a2:	b29a      	uxth	r2, r3
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	4a4d      	ldr	r2, [pc, #308]	@ (80025e0 <HAL_I2C_Mem_Write+0x1f0>)
 80024ac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80024ae:	88f8      	ldrh	r0, [r7, #6]
 80024b0:	893a      	ldrh	r2, [r7, #8]
 80024b2:	8979      	ldrh	r1, [r7, #10]
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	9301      	str	r3, [sp, #4]
 80024b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024ba:	9300      	str	r3, [sp, #0]
 80024bc:	4603      	mov	r3, r0
 80024be:	68f8      	ldr	r0, [r7, #12]
 80024c0:	f000 fac2 	bl	8002a48 <I2C_RequestMemoryWrite>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d052      	beq.n	8002570 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e081      	b.n	80025d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024ce:	697a      	ldr	r2, [r7, #20]
 80024d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80024d2:	68f8      	ldr	r0, [r7, #12]
 80024d4:	f000 fd50 	bl	8002f78 <I2C_WaitOnTXEFlagUntilTimeout>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d00d      	beq.n	80024fa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e2:	2b04      	cmp	r3, #4
 80024e4:	d107      	bne.n	80024f6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e06b      	b.n	80025d2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024fe:	781a      	ldrb	r2, [r3, #0]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250a:	1c5a      	adds	r2, r3, #1
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002514:	3b01      	subs	r3, #1
 8002516:	b29a      	uxth	r2, r3
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002520:	b29b      	uxth	r3, r3
 8002522:	3b01      	subs	r3, #1
 8002524:	b29a      	uxth	r2, r3
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	695b      	ldr	r3, [r3, #20]
 8002530:	f003 0304 	and.w	r3, r3, #4
 8002534:	2b04      	cmp	r3, #4
 8002536:	d11b      	bne.n	8002570 <HAL_I2C_Mem_Write+0x180>
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800253c:	2b00      	cmp	r3, #0
 800253e:	d017      	beq.n	8002570 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002544:	781a      	ldrb	r2, [r3, #0]
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002550:	1c5a      	adds	r2, r3, #1
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800255a:	3b01      	subs	r3, #1
 800255c:	b29a      	uxth	r2, r3
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002566:	b29b      	uxth	r3, r3
 8002568:	3b01      	subs	r3, #1
 800256a:	b29a      	uxth	r2, r3
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002574:	2b00      	cmp	r3, #0
 8002576:	d1aa      	bne.n	80024ce <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002578:	697a      	ldr	r2, [r7, #20]
 800257a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800257c:	68f8      	ldr	r0, [r7, #12]
 800257e:	f000 fd43 	bl	8003008 <I2C_WaitOnBTFFlagUntilTimeout>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d00d      	beq.n	80025a4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800258c:	2b04      	cmp	r3, #4
 800258e:	d107      	bne.n	80025a0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800259e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e016      	b.n	80025d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2220      	movs	r2, #32
 80025b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2200      	movs	r2, #0
 80025c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	2200      	movs	r2, #0
 80025c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80025cc:	2300      	movs	r3, #0
 80025ce:	e000      	b.n	80025d2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80025d0:	2302      	movs	r3, #2
  }
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3718      	adds	r7, #24
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	00100002 	.word	0x00100002
 80025e0:	ffff0000 	.word	0xffff0000

080025e4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b08c      	sub	sp, #48	@ 0x30
 80025e8:	af02      	add	r7, sp, #8
 80025ea:	60f8      	str	r0, [r7, #12]
 80025ec:	4608      	mov	r0, r1
 80025ee:	4611      	mov	r1, r2
 80025f0:	461a      	mov	r2, r3
 80025f2:	4603      	mov	r3, r0
 80025f4:	817b      	strh	r3, [r7, #10]
 80025f6:	460b      	mov	r3, r1
 80025f8:	813b      	strh	r3, [r7, #8]
 80025fa:	4613      	mov	r3, r2
 80025fc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80025fe:	f7ff fb19 	bl	8001c34 <HAL_GetTick>
 8002602:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800260a:	b2db      	uxtb	r3, r3
 800260c:	2b20      	cmp	r3, #32
 800260e:	f040 8214 	bne.w	8002a3a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002614:	9300      	str	r3, [sp, #0]
 8002616:	2319      	movs	r3, #25
 8002618:	2201      	movs	r2, #1
 800261a:	497b      	ldr	r1, [pc, #492]	@ (8002808 <HAL_I2C_Mem_Read+0x224>)
 800261c:	68f8      	ldr	r0, [r7, #12]
 800261e:	f000 fb91 	bl	8002d44 <I2C_WaitOnFlagUntilTimeout>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002628:	2302      	movs	r3, #2
 800262a:	e207      	b.n	8002a3c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002632:	2b01      	cmp	r3, #1
 8002634:	d101      	bne.n	800263a <HAL_I2C_Mem_Read+0x56>
 8002636:	2302      	movs	r3, #2
 8002638:	e200      	b.n	8002a3c <HAL_I2C_Mem_Read+0x458>
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2201      	movs	r2, #1
 800263e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0301 	and.w	r3, r3, #1
 800264c:	2b01      	cmp	r3, #1
 800264e:	d007      	beq.n	8002660 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f042 0201 	orr.w	r2, r2, #1
 800265e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800266e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2222      	movs	r2, #34	@ 0x22
 8002674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2240      	movs	r2, #64	@ 0x40
 800267c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2200      	movs	r2, #0
 8002684:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800268a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002690:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002696:	b29a      	uxth	r2, r3
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	4a5b      	ldr	r2, [pc, #364]	@ (800280c <HAL_I2C_Mem_Read+0x228>)
 80026a0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80026a2:	88f8      	ldrh	r0, [r7, #6]
 80026a4:	893a      	ldrh	r2, [r7, #8]
 80026a6:	8979      	ldrh	r1, [r7, #10]
 80026a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026aa:	9301      	str	r3, [sp, #4]
 80026ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026ae:	9300      	str	r3, [sp, #0]
 80026b0:	4603      	mov	r3, r0
 80026b2:	68f8      	ldr	r0, [r7, #12]
 80026b4:	f000 fa5e 	bl	8002b74 <I2C_RequestMemoryRead>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e1bc      	b.n	8002a3c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d113      	bne.n	80026f2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026ca:	2300      	movs	r3, #0
 80026cc:	623b      	str	r3, [r7, #32]
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	695b      	ldr	r3, [r3, #20]
 80026d4:	623b      	str	r3, [r7, #32]
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	699b      	ldr	r3, [r3, #24]
 80026dc:	623b      	str	r3, [r7, #32]
 80026de:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026ee:	601a      	str	r2, [r3, #0]
 80026f0:	e190      	b.n	8002a14 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	d11b      	bne.n	8002732 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002708:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800270a:	2300      	movs	r3, #0
 800270c:	61fb      	str	r3, [r7, #28]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	695b      	ldr	r3, [r3, #20]
 8002714:	61fb      	str	r3, [r7, #28]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	699b      	ldr	r3, [r3, #24]
 800271c:	61fb      	str	r3, [r7, #28]
 800271e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	e170      	b.n	8002a14 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002736:	2b02      	cmp	r3, #2
 8002738:	d11b      	bne.n	8002772 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002748:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002758:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800275a:	2300      	movs	r3, #0
 800275c:	61bb      	str	r3, [r7, #24]
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	695b      	ldr	r3, [r3, #20]
 8002764:	61bb      	str	r3, [r7, #24]
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	699b      	ldr	r3, [r3, #24]
 800276c:	61bb      	str	r3, [r7, #24]
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	e150      	b.n	8002a14 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002772:	2300      	movs	r3, #0
 8002774:	617b      	str	r3, [r7, #20]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	695b      	ldr	r3, [r3, #20]
 800277c:	617b      	str	r3, [r7, #20]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	699b      	ldr	r3, [r3, #24]
 8002784:	617b      	str	r3, [r7, #20]
 8002786:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002788:	e144      	b.n	8002a14 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800278e:	2b03      	cmp	r3, #3
 8002790:	f200 80f1 	bhi.w	8002976 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002798:	2b01      	cmp	r3, #1
 800279a:	d123      	bne.n	80027e4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800279c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800279e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80027a0:	68f8      	ldr	r0, [r7, #12]
 80027a2:	f000 fc79 	bl	8003098 <I2C_WaitOnRXNEFlagUntilTimeout>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e145      	b.n	8002a3c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	691a      	ldr	r2, [r3, #16]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ba:	b2d2      	uxtb	r2, r2
 80027bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027c2:	1c5a      	adds	r2, r3, #1
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027cc:	3b01      	subs	r3, #1
 80027ce:	b29a      	uxth	r2, r3
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027d8:	b29b      	uxth	r3, r3
 80027da:	3b01      	subs	r3, #1
 80027dc:	b29a      	uxth	r2, r3
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80027e2:	e117      	b.n	8002a14 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	d14e      	bne.n	800288a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80027ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ee:	9300      	str	r3, [sp, #0]
 80027f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027f2:	2200      	movs	r2, #0
 80027f4:	4906      	ldr	r1, [pc, #24]	@ (8002810 <HAL_I2C_Mem_Read+0x22c>)
 80027f6:	68f8      	ldr	r0, [r7, #12]
 80027f8:	f000 faa4 	bl	8002d44 <I2C_WaitOnFlagUntilTimeout>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d008      	beq.n	8002814 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e11a      	b.n	8002a3c <HAL_I2C_Mem_Read+0x458>
 8002806:	bf00      	nop
 8002808:	00100002 	.word	0x00100002
 800280c:	ffff0000 	.word	0xffff0000
 8002810:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002822:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	691a      	ldr	r2, [r3, #16]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800282e:	b2d2      	uxtb	r2, r2
 8002830:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002836:	1c5a      	adds	r2, r3, #1
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002840:	3b01      	subs	r3, #1
 8002842:	b29a      	uxth	r2, r3
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800284c:	b29b      	uxth	r3, r3
 800284e:	3b01      	subs	r3, #1
 8002850:	b29a      	uxth	r2, r3
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	691a      	ldr	r2, [r3, #16]
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002860:	b2d2      	uxtb	r2, r2
 8002862:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002868:	1c5a      	adds	r2, r3, #1
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002872:	3b01      	subs	r3, #1
 8002874:	b29a      	uxth	r2, r3
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800287e:	b29b      	uxth	r3, r3
 8002880:	3b01      	subs	r3, #1
 8002882:	b29a      	uxth	r2, r3
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002888:	e0c4      	b.n	8002a14 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800288a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288c:	9300      	str	r3, [sp, #0]
 800288e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002890:	2200      	movs	r2, #0
 8002892:	496c      	ldr	r1, [pc, #432]	@ (8002a44 <HAL_I2C_Mem_Read+0x460>)
 8002894:	68f8      	ldr	r0, [r7, #12]
 8002896:	f000 fa55 	bl	8002d44 <I2C_WaitOnFlagUntilTimeout>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e0cb      	b.n	8002a3c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	691a      	ldr	r2, [r3, #16]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028be:	b2d2      	uxtb	r2, r2
 80028c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c6:	1c5a      	adds	r2, r3, #1
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028d0:	3b01      	subs	r3, #1
 80028d2:	b29a      	uxth	r2, r3
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028dc:	b29b      	uxth	r3, r3
 80028de:	3b01      	subs	r3, #1
 80028e0:	b29a      	uxth	r2, r3
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80028e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e8:	9300      	str	r3, [sp, #0]
 80028ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028ec:	2200      	movs	r2, #0
 80028ee:	4955      	ldr	r1, [pc, #340]	@ (8002a44 <HAL_I2C_Mem_Read+0x460>)
 80028f0:	68f8      	ldr	r0, [r7, #12]
 80028f2:	f000 fa27 	bl	8002d44 <I2C_WaitOnFlagUntilTimeout>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e09d      	b.n	8002a3c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800290e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	691a      	ldr	r2, [r3, #16]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291a:	b2d2      	uxtb	r2, r2
 800291c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002922:	1c5a      	adds	r2, r3, #1
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800292c:	3b01      	subs	r3, #1
 800292e:	b29a      	uxth	r2, r3
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002938:	b29b      	uxth	r3, r3
 800293a:	3b01      	subs	r3, #1
 800293c:	b29a      	uxth	r2, r3
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	691a      	ldr	r2, [r3, #16]
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800294c:	b2d2      	uxtb	r2, r2
 800294e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002954:	1c5a      	adds	r2, r3, #1
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800295e:	3b01      	subs	r3, #1
 8002960:	b29a      	uxth	r2, r3
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800296a:	b29b      	uxth	r3, r3
 800296c:	3b01      	subs	r3, #1
 800296e:	b29a      	uxth	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002974:	e04e      	b.n	8002a14 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002976:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002978:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800297a:	68f8      	ldr	r0, [r7, #12]
 800297c:	f000 fb8c 	bl	8003098 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002980:	4603      	mov	r3, r0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d001      	beq.n	800298a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	e058      	b.n	8002a3c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	691a      	ldr	r2, [r3, #16]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002994:	b2d2      	uxtb	r2, r2
 8002996:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299c:	1c5a      	adds	r2, r3, #1
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029a6:	3b01      	subs	r3, #1
 80029a8:	b29a      	uxth	r2, r3
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029b2:	b29b      	uxth	r3, r3
 80029b4:	3b01      	subs	r3, #1
 80029b6:	b29a      	uxth	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	f003 0304 	and.w	r3, r3, #4
 80029c6:	2b04      	cmp	r3, #4
 80029c8:	d124      	bne.n	8002a14 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029ce:	2b03      	cmp	r3, #3
 80029d0:	d107      	bne.n	80029e2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029e0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	691a      	ldr	r2, [r3, #16]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ec:	b2d2      	uxtb	r2, r2
 80029ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f4:	1c5a      	adds	r2, r3, #1
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029fe:	3b01      	subs	r3, #1
 8002a00:	b29a      	uxth	r2, r3
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a0a:	b29b      	uxth	r3, r3
 8002a0c:	3b01      	subs	r3, #1
 8002a0e:	b29a      	uxth	r2, r3
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	f47f aeb6 	bne.w	800278a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2220      	movs	r2, #32
 8002a22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2200      	movs	r2, #0
 8002a32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002a36:	2300      	movs	r3, #0
 8002a38:	e000      	b.n	8002a3c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002a3a:	2302      	movs	r3, #2
  }
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3728      	adds	r7, #40	@ 0x28
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	00010004 	.word	0x00010004

08002a48 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b088      	sub	sp, #32
 8002a4c:	af02      	add	r7, sp, #8
 8002a4e:	60f8      	str	r0, [r7, #12]
 8002a50:	4608      	mov	r0, r1
 8002a52:	4611      	mov	r1, r2
 8002a54:	461a      	mov	r2, r3
 8002a56:	4603      	mov	r3, r0
 8002a58:	817b      	strh	r3, [r7, #10]
 8002a5a:	460b      	mov	r3, r1
 8002a5c:	813b      	strh	r3, [r7, #8]
 8002a5e:	4613      	mov	r3, r2
 8002a60:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a74:	9300      	str	r3, [sp, #0]
 8002a76:	6a3b      	ldr	r3, [r7, #32]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002a7e:	68f8      	ldr	r0, [r7, #12]
 8002a80:	f000 f960 	bl	8002d44 <I2C_WaitOnFlagUntilTimeout>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d00d      	beq.n	8002aa6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a98:	d103      	bne.n	8002aa2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002aa0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e05f      	b.n	8002b66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002aa6:	897b      	ldrh	r3, [r7, #10]
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	461a      	mov	r2, r3
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002ab4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab8:	6a3a      	ldr	r2, [r7, #32]
 8002aba:	492d      	ldr	r1, [pc, #180]	@ (8002b70 <I2C_RequestMemoryWrite+0x128>)
 8002abc:	68f8      	ldr	r0, [r7, #12]
 8002abe:	f000 f9bb 	bl	8002e38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d001      	beq.n	8002acc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e04c      	b.n	8002b66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002acc:	2300      	movs	r3, #0
 8002ace:	617b      	str	r3, [r7, #20]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	695b      	ldr	r3, [r3, #20]
 8002ad6:	617b      	str	r3, [r7, #20]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	699b      	ldr	r3, [r3, #24]
 8002ade:	617b      	str	r3, [r7, #20]
 8002ae0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ae2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ae4:	6a39      	ldr	r1, [r7, #32]
 8002ae6:	68f8      	ldr	r0, [r7, #12]
 8002ae8:	f000 fa46 	bl	8002f78 <I2C_WaitOnTXEFlagUntilTimeout>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d00d      	beq.n	8002b0e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af6:	2b04      	cmp	r3, #4
 8002af8:	d107      	bne.n	8002b0a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e02b      	b.n	8002b66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b0e:	88fb      	ldrh	r3, [r7, #6]
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d105      	bne.n	8002b20 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002b14:	893b      	ldrh	r3, [r7, #8]
 8002b16:	b2da      	uxtb	r2, r3
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	611a      	str	r2, [r3, #16]
 8002b1e:	e021      	b.n	8002b64 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002b20:	893b      	ldrh	r3, [r7, #8]
 8002b22:	0a1b      	lsrs	r3, r3, #8
 8002b24:	b29b      	uxth	r3, r3
 8002b26:	b2da      	uxtb	r2, r3
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b30:	6a39      	ldr	r1, [r7, #32]
 8002b32:	68f8      	ldr	r0, [r7, #12]
 8002b34:	f000 fa20 	bl	8002f78 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d00d      	beq.n	8002b5a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b42:	2b04      	cmp	r3, #4
 8002b44:	d107      	bne.n	8002b56 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b54:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e005      	b.n	8002b66 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002b5a:	893b      	ldrh	r3, [r7, #8]
 8002b5c:	b2da      	uxtb	r2, r3
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002b64:	2300      	movs	r3, #0
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3718      	adds	r7, #24
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	00010002 	.word	0x00010002

08002b74 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b088      	sub	sp, #32
 8002b78:	af02      	add	r7, sp, #8
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	4608      	mov	r0, r1
 8002b7e:	4611      	mov	r1, r2
 8002b80:	461a      	mov	r2, r3
 8002b82:	4603      	mov	r3, r0
 8002b84:	817b      	strh	r3, [r7, #10]
 8002b86:	460b      	mov	r3, r1
 8002b88:	813b      	strh	r3, [r7, #8]
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002b9c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002bac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb0:	9300      	str	r3, [sp, #0]
 8002bb2:	6a3b      	ldr	r3, [r7, #32]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f000 f8c2 	bl	8002d44 <I2C_WaitOnFlagUntilTimeout>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d00d      	beq.n	8002be2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bd4:	d103      	bne.n	8002bde <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bdc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e0aa      	b.n	8002d38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002be2:	897b      	ldrh	r3, [r7, #10]
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	461a      	mov	r2, r3
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002bf0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf4:	6a3a      	ldr	r2, [r7, #32]
 8002bf6:	4952      	ldr	r1, [pc, #328]	@ (8002d40 <I2C_RequestMemoryRead+0x1cc>)
 8002bf8:	68f8      	ldr	r0, [r7, #12]
 8002bfa:	f000 f91d 	bl	8002e38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d001      	beq.n	8002c08 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e097      	b.n	8002d38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c08:	2300      	movs	r3, #0
 8002c0a:	617b      	str	r3, [r7, #20]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	695b      	ldr	r3, [r3, #20]
 8002c12:	617b      	str	r3, [r7, #20]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	617b      	str	r3, [r7, #20]
 8002c1c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c20:	6a39      	ldr	r1, [r7, #32]
 8002c22:	68f8      	ldr	r0, [r7, #12]
 8002c24:	f000 f9a8 	bl	8002f78 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d00d      	beq.n	8002c4a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c32:	2b04      	cmp	r3, #4
 8002c34:	d107      	bne.n	8002c46 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c44:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e076      	b.n	8002d38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c4a:	88fb      	ldrh	r3, [r7, #6]
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d105      	bne.n	8002c5c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002c50:	893b      	ldrh	r3, [r7, #8]
 8002c52:	b2da      	uxtb	r2, r3
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	611a      	str	r2, [r3, #16]
 8002c5a:	e021      	b.n	8002ca0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002c5c:	893b      	ldrh	r3, [r7, #8]
 8002c5e:	0a1b      	lsrs	r3, r3, #8
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	b2da      	uxtb	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c6c:	6a39      	ldr	r1, [r7, #32]
 8002c6e:	68f8      	ldr	r0, [r7, #12]
 8002c70:	f000 f982 	bl	8002f78 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d00d      	beq.n	8002c96 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7e:	2b04      	cmp	r3, #4
 8002c80:	d107      	bne.n	8002c92 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c90:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e050      	b.n	8002d38 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002c96:	893b      	ldrh	r3, [r7, #8]
 8002c98:	b2da      	uxtb	r2, r3
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ca0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ca2:	6a39      	ldr	r1, [r7, #32]
 8002ca4:	68f8      	ldr	r0, [r7, #12]
 8002ca6:	f000 f967 	bl	8002f78 <I2C_WaitOnTXEFlagUntilTimeout>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d00d      	beq.n	8002ccc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb4:	2b04      	cmp	r3, #4
 8002cb6:	d107      	bne.n	8002cc8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cc6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e035      	b.n	8002d38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002cda:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cde:	9300      	str	r3, [sp, #0]
 8002ce0:	6a3b      	ldr	r3, [r7, #32]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002ce8:	68f8      	ldr	r0, [r7, #12]
 8002cea:	f000 f82b 	bl	8002d44 <I2C_WaitOnFlagUntilTimeout>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d00d      	beq.n	8002d10 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d02:	d103      	bne.n	8002d0c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d0a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	e013      	b.n	8002d38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002d10:	897b      	ldrh	r3, [r7, #10]
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	f043 0301 	orr.w	r3, r3, #1
 8002d18:	b2da      	uxtb	r2, r3
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d22:	6a3a      	ldr	r2, [r7, #32]
 8002d24:	4906      	ldr	r1, [pc, #24]	@ (8002d40 <I2C_RequestMemoryRead+0x1cc>)
 8002d26:	68f8      	ldr	r0, [r7, #12]
 8002d28:	f000 f886 	bl	8002e38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d001      	beq.n	8002d36 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e000      	b.n	8002d38 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002d36:	2300      	movs	r3, #0
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3718      	adds	r7, #24
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	00010002 	.word	0x00010002

08002d44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	60f8      	str	r0, [r7, #12]
 8002d4c:	60b9      	str	r1, [r7, #8]
 8002d4e:	603b      	str	r3, [r7, #0]
 8002d50:	4613      	mov	r3, r2
 8002d52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d54:	e048      	b.n	8002de8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d5c:	d044      	beq.n	8002de8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d5e:	f7fe ff69 	bl	8001c34 <HAL_GetTick>
 8002d62:	4602      	mov	r2, r0
 8002d64:	69bb      	ldr	r3, [r7, #24]
 8002d66:	1ad3      	subs	r3, r2, r3
 8002d68:	683a      	ldr	r2, [r7, #0]
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d302      	bcc.n	8002d74 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d139      	bne.n	8002de8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	0c1b      	lsrs	r3, r3, #16
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d10d      	bne.n	8002d9a <I2C_WaitOnFlagUntilTimeout+0x56>
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	695b      	ldr	r3, [r3, #20]
 8002d84:	43da      	mvns	r2, r3
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	4013      	ands	r3, r2
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	bf0c      	ite	eq
 8002d90:	2301      	moveq	r3, #1
 8002d92:	2300      	movne	r3, #0
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	461a      	mov	r2, r3
 8002d98:	e00c      	b.n	8002db4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	699b      	ldr	r3, [r3, #24]
 8002da0:	43da      	mvns	r2, r3
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	4013      	ands	r3, r2
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	bf0c      	ite	eq
 8002dac:	2301      	moveq	r3, #1
 8002dae:	2300      	movne	r3, #0
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	461a      	mov	r2, r3
 8002db4:	79fb      	ldrb	r3, [r7, #7]
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d116      	bne.n	8002de8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2220      	movs	r2, #32
 8002dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd4:	f043 0220 	orr.w	r2, r3, #32
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e023      	b.n	8002e30 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	0c1b      	lsrs	r3, r3, #16
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d10d      	bne.n	8002e0e <I2C_WaitOnFlagUntilTimeout+0xca>
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	695b      	ldr	r3, [r3, #20]
 8002df8:	43da      	mvns	r2, r3
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	bf0c      	ite	eq
 8002e04:	2301      	moveq	r3, #1
 8002e06:	2300      	movne	r3, #0
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	e00c      	b.n	8002e28 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	699b      	ldr	r3, [r3, #24]
 8002e14:	43da      	mvns	r2, r3
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	4013      	ands	r3, r2
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	bf0c      	ite	eq
 8002e20:	2301      	moveq	r3, #1
 8002e22:	2300      	movne	r3, #0
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	461a      	mov	r2, r3
 8002e28:	79fb      	ldrb	r3, [r7, #7]
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d093      	beq.n	8002d56 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e2e:	2300      	movs	r3, #0
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3710      	adds	r7, #16
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b084      	sub	sp, #16
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	60b9      	str	r1, [r7, #8]
 8002e42:	607a      	str	r2, [r7, #4]
 8002e44:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002e46:	e071      	b.n	8002f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e56:	d123      	bne.n	8002ea0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e66:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002e70:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2200      	movs	r2, #0
 8002e76:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2220      	movs	r2, #32
 8002e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2200      	movs	r2, #0
 8002e84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8c:	f043 0204 	orr.w	r2, r3, #4
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2200      	movs	r2, #0
 8002e98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e067      	b.n	8002f70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ea6:	d041      	beq.n	8002f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ea8:	f7fe fec4 	bl	8001c34 <HAL_GetTick>
 8002eac:	4602      	mov	r2, r0
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d302      	bcc.n	8002ebe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d136      	bne.n	8002f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	0c1b      	lsrs	r3, r3, #16
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d10c      	bne.n	8002ee2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	695b      	ldr	r3, [r3, #20]
 8002ece:	43da      	mvns	r2, r3
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	bf14      	ite	ne
 8002eda:	2301      	movne	r3, #1
 8002edc:	2300      	moveq	r3, #0
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	e00b      	b.n	8002efa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	699b      	ldr	r3, [r3, #24]
 8002ee8:	43da      	mvns	r2, r3
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	4013      	ands	r3, r2
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	bf14      	ite	ne
 8002ef4:	2301      	movne	r3, #1
 8002ef6:	2300      	moveq	r3, #0
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d016      	beq.n	8002f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2200      	movs	r2, #0
 8002f02:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2220      	movs	r2, #32
 8002f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f18:	f043 0220 	orr.w	r2, r3, #32
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2200      	movs	r2, #0
 8002f24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e021      	b.n	8002f70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	0c1b      	lsrs	r3, r3, #16
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d10c      	bne.n	8002f50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	695b      	ldr	r3, [r3, #20]
 8002f3c:	43da      	mvns	r2, r3
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	4013      	ands	r3, r2
 8002f42:	b29b      	uxth	r3, r3
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	bf14      	ite	ne
 8002f48:	2301      	movne	r3, #1
 8002f4a:	2300      	moveq	r3, #0
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	e00b      	b.n	8002f68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	699b      	ldr	r3, [r3, #24]
 8002f56:	43da      	mvns	r2, r3
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	bf14      	ite	ne
 8002f62:	2301      	movne	r3, #1
 8002f64:	2300      	moveq	r3, #0
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	f47f af6d 	bne.w	8002e48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002f6e:	2300      	movs	r3, #0
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3710      	adds	r7, #16
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	60f8      	str	r0, [r7, #12]
 8002f80:	60b9      	str	r1, [r7, #8]
 8002f82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f84:	e034      	b.n	8002ff0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f86:	68f8      	ldr	r0, [r7, #12]
 8002f88:	f000 f8e3 	bl	8003152 <I2C_IsAcknowledgeFailed>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e034      	b.n	8003000 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f9c:	d028      	beq.n	8002ff0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f9e:	f7fe fe49 	bl	8001c34 <HAL_GetTick>
 8002fa2:	4602      	mov	r2, r0
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	1ad3      	subs	r3, r2, r3
 8002fa8:	68ba      	ldr	r2, [r7, #8]
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d302      	bcc.n	8002fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d11d      	bne.n	8002ff0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	695b      	ldr	r3, [r3, #20]
 8002fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fbe:	2b80      	cmp	r3, #128	@ 0x80
 8002fc0:	d016      	beq.n	8002ff0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2220      	movs	r2, #32
 8002fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fdc:	f043 0220 	orr.w	r2, r3, #32
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e007      	b.n	8003000 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	695b      	ldr	r3, [r3, #20]
 8002ff6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ffa:	2b80      	cmp	r3, #128	@ 0x80
 8002ffc:	d1c3      	bne.n	8002f86 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ffe:	2300      	movs	r3, #0
}
 8003000:	4618      	mov	r0, r3
 8003002:	3710      	adds	r7, #16
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}

08003008 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	60b9      	str	r1, [r7, #8]
 8003012:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003014:	e034      	b.n	8003080 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003016:	68f8      	ldr	r0, [r7, #12]
 8003018:	f000 f89b 	bl	8003152 <I2C_IsAcknowledgeFailed>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e034      	b.n	8003090 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800302c:	d028      	beq.n	8003080 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800302e:	f7fe fe01 	bl	8001c34 <HAL_GetTick>
 8003032:	4602      	mov	r2, r0
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	68ba      	ldr	r2, [r7, #8]
 800303a:	429a      	cmp	r2, r3
 800303c:	d302      	bcc.n	8003044 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d11d      	bne.n	8003080 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	695b      	ldr	r3, [r3, #20]
 800304a:	f003 0304 	and.w	r3, r3, #4
 800304e:	2b04      	cmp	r3, #4
 8003050:	d016      	beq.n	8003080 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2200      	movs	r2, #0
 8003056:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2220      	movs	r2, #32
 800305c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2200      	movs	r2, #0
 8003064:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306c:	f043 0220 	orr.w	r2, r3, #32
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e007      	b.n	8003090 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	695b      	ldr	r3, [r3, #20]
 8003086:	f003 0304 	and.w	r3, r3, #4
 800308a:	2b04      	cmp	r3, #4
 800308c:	d1c3      	bne.n	8003016 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800308e:	2300      	movs	r3, #0
}
 8003090:	4618      	mov	r0, r3
 8003092:	3710      	adds	r7, #16
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}

08003098 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b084      	sub	sp, #16
 800309c:	af00      	add	r7, sp, #0
 800309e:	60f8      	str	r0, [r7, #12]
 80030a0:	60b9      	str	r1, [r7, #8]
 80030a2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80030a4:	e049      	b.n	800313a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	695b      	ldr	r3, [r3, #20]
 80030ac:	f003 0310 	and.w	r3, r3, #16
 80030b0:	2b10      	cmp	r3, #16
 80030b2:	d119      	bne.n	80030e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f06f 0210 	mvn.w	r2, #16
 80030bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2200      	movs	r2, #0
 80030c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2220      	movs	r2, #32
 80030c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2200      	movs	r2, #0
 80030d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e030      	b.n	800314a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030e8:	f7fe fda4 	bl	8001c34 <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	68ba      	ldr	r2, [r7, #8]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d302      	bcc.n	80030fe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d11d      	bne.n	800313a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	695b      	ldr	r3, [r3, #20]
 8003104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003108:	2b40      	cmp	r3, #64	@ 0x40
 800310a:	d016      	beq.n	800313a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2220      	movs	r2, #32
 8003116:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2200      	movs	r2, #0
 800311e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003126:	f043 0220 	orr.w	r2, r3, #32
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2200      	movs	r2, #0
 8003132:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e007      	b.n	800314a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	695b      	ldr	r3, [r3, #20]
 8003140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003144:	2b40      	cmp	r3, #64	@ 0x40
 8003146:	d1ae      	bne.n	80030a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003148:	2300      	movs	r3, #0
}
 800314a:	4618      	mov	r0, r3
 800314c:	3710      	adds	r7, #16
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}

08003152 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003152:	b480      	push	{r7}
 8003154:	b083      	sub	sp, #12
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	695b      	ldr	r3, [r3, #20]
 8003160:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003164:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003168:	d11b      	bne.n	80031a2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003172:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2200      	movs	r2, #0
 8003178:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2220      	movs	r2, #32
 800317e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318e:	f043 0204 	orr.w	r2, r3, #4
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e000      	b.n	80031a4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80031a2:	2300      	movs	r3, #0
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	370c      	adds	r7, #12
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr

080031b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b086      	sub	sp, #24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d101      	bne.n	80031c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e267      	b.n	8003692 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0301 	and.w	r3, r3, #1
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d075      	beq.n	80032ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80031ce:	4b88      	ldr	r3, [pc, #544]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	f003 030c 	and.w	r3, r3, #12
 80031d6:	2b04      	cmp	r3, #4
 80031d8:	d00c      	beq.n	80031f4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031da:	4b85      	ldr	r3, [pc, #532]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80031e2:	2b08      	cmp	r3, #8
 80031e4:	d112      	bne.n	800320c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031e6:	4b82      	ldr	r3, [pc, #520]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031f2:	d10b      	bne.n	800320c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031f4:	4b7e      	ldr	r3, [pc, #504]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d05b      	beq.n	80032b8 <HAL_RCC_OscConfig+0x108>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d157      	bne.n	80032b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e242      	b.n	8003692 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003214:	d106      	bne.n	8003224 <HAL_RCC_OscConfig+0x74>
 8003216:	4b76      	ldr	r3, [pc, #472]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a75      	ldr	r2, [pc, #468]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 800321c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003220:	6013      	str	r3, [r2, #0]
 8003222:	e01d      	b.n	8003260 <HAL_RCC_OscConfig+0xb0>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800322c:	d10c      	bne.n	8003248 <HAL_RCC_OscConfig+0x98>
 800322e:	4b70      	ldr	r3, [pc, #448]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a6f      	ldr	r2, [pc, #444]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 8003234:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003238:	6013      	str	r3, [r2, #0]
 800323a:	4b6d      	ldr	r3, [pc, #436]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a6c      	ldr	r2, [pc, #432]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 8003240:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003244:	6013      	str	r3, [r2, #0]
 8003246:	e00b      	b.n	8003260 <HAL_RCC_OscConfig+0xb0>
 8003248:	4b69      	ldr	r3, [pc, #420]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a68      	ldr	r2, [pc, #416]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 800324e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003252:	6013      	str	r3, [r2, #0]
 8003254:	4b66      	ldr	r3, [pc, #408]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a65      	ldr	r2, [pc, #404]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 800325a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800325e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d013      	beq.n	8003290 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003268:	f7fe fce4 	bl	8001c34 <HAL_GetTick>
 800326c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800326e:	e008      	b.n	8003282 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003270:	f7fe fce0 	bl	8001c34 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b64      	cmp	r3, #100	@ 0x64
 800327c:	d901      	bls.n	8003282 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e207      	b.n	8003692 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003282:	4b5b      	ldr	r3, [pc, #364]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d0f0      	beq.n	8003270 <HAL_RCC_OscConfig+0xc0>
 800328e:	e014      	b.n	80032ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003290:	f7fe fcd0 	bl	8001c34 <HAL_GetTick>
 8003294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003296:	e008      	b.n	80032aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003298:	f7fe fccc 	bl	8001c34 <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	2b64      	cmp	r3, #100	@ 0x64
 80032a4:	d901      	bls.n	80032aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e1f3      	b.n	8003692 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032aa:	4b51      	ldr	r3, [pc, #324]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d1f0      	bne.n	8003298 <HAL_RCC_OscConfig+0xe8>
 80032b6:	e000      	b.n	80032ba <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0302 	and.w	r3, r3, #2
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d063      	beq.n	800338e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80032c6:	4b4a      	ldr	r3, [pc, #296]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	f003 030c 	and.w	r3, r3, #12
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d00b      	beq.n	80032ea <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032d2:	4b47      	ldr	r3, [pc, #284]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80032da:	2b08      	cmp	r3, #8
 80032dc:	d11c      	bne.n	8003318 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032de:	4b44      	ldr	r3, [pc, #272]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d116      	bne.n	8003318 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032ea:	4b41      	ldr	r3, [pc, #260]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0302 	and.w	r3, r3, #2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d005      	beq.n	8003302 <HAL_RCC_OscConfig+0x152>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	68db      	ldr	r3, [r3, #12]
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d001      	beq.n	8003302 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e1c7      	b.n	8003692 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003302:	4b3b      	ldr	r3, [pc, #236]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	691b      	ldr	r3, [r3, #16]
 800330e:	00db      	lsls	r3, r3, #3
 8003310:	4937      	ldr	r1, [pc, #220]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 8003312:	4313      	orrs	r3, r2
 8003314:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003316:	e03a      	b.n	800338e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d020      	beq.n	8003362 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003320:	4b34      	ldr	r3, [pc, #208]	@ (80033f4 <HAL_RCC_OscConfig+0x244>)
 8003322:	2201      	movs	r2, #1
 8003324:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003326:	f7fe fc85 	bl	8001c34 <HAL_GetTick>
 800332a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800332c:	e008      	b.n	8003340 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800332e:	f7fe fc81 	bl	8001c34 <HAL_GetTick>
 8003332:	4602      	mov	r2, r0
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	2b02      	cmp	r3, #2
 800333a:	d901      	bls.n	8003340 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800333c:	2303      	movs	r3, #3
 800333e:	e1a8      	b.n	8003692 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003340:	4b2b      	ldr	r3, [pc, #172]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 0302 	and.w	r3, r3, #2
 8003348:	2b00      	cmp	r3, #0
 800334a:	d0f0      	beq.n	800332e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800334c:	4b28      	ldr	r3, [pc, #160]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	691b      	ldr	r3, [r3, #16]
 8003358:	00db      	lsls	r3, r3, #3
 800335a:	4925      	ldr	r1, [pc, #148]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 800335c:	4313      	orrs	r3, r2
 800335e:	600b      	str	r3, [r1, #0]
 8003360:	e015      	b.n	800338e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003362:	4b24      	ldr	r3, [pc, #144]	@ (80033f4 <HAL_RCC_OscConfig+0x244>)
 8003364:	2200      	movs	r2, #0
 8003366:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003368:	f7fe fc64 	bl	8001c34 <HAL_GetTick>
 800336c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800336e:	e008      	b.n	8003382 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003370:	f7fe fc60 	bl	8001c34 <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	2b02      	cmp	r3, #2
 800337c:	d901      	bls.n	8003382 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e187      	b.n	8003692 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003382:	4b1b      	ldr	r3, [pc, #108]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0302 	and.w	r3, r3, #2
 800338a:	2b00      	cmp	r3, #0
 800338c:	d1f0      	bne.n	8003370 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0308 	and.w	r3, r3, #8
 8003396:	2b00      	cmp	r3, #0
 8003398:	d036      	beq.n	8003408 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	695b      	ldr	r3, [r3, #20]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d016      	beq.n	80033d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033a2:	4b15      	ldr	r3, [pc, #84]	@ (80033f8 <HAL_RCC_OscConfig+0x248>)
 80033a4:	2201      	movs	r2, #1
 80033a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033a8:	f7fe fc44 	bl	8001c34 <HAL_GetTick>
 80033ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033ae:	e008      	b.n	80033c2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033b0:	f7fe fc40 	bl	8001c34 <HAL_GetTick>
 80033b4:	4602      	mov	r2, r0
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	1ad3      	subs	r3, r2, r3
 80033ba:	2b02      	cmp	r3, #2
 80033bc:	d901      	bls.n	80033c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80033be:	2303      	movs	r3, #3
 80033c0:	e167      	b.n	8003692 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033c2:	4b0b      	ldr	r3, [pc, #44]	@ (80033f0 <HAL_RCC_OscConfig+0x240>)
 80033c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033c6:	f003 0302 	and.w	r3, r3, #2
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d0f0      	beq.n	80033b0 <HAL_RCC_OscConfig+0x200>
 80033ce:	e01b      	b.n	8003408 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033d0:	4b09      	ldr	r3, [pc, #36]	@ (80033f8 <HAL_RCC_OscConfig+0x248>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033d6:	f7fe fc2d 	bl	8001c34 <HAL_GetTick>
 80033da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033dc:	e00e      	b.n	80033fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033de:	f7fe fc29 	bl	8001c34 <HAL_GetTick>
 80033e2:	4602      	mov	r2, r0
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	2b02      	cmp	r3, #2
 80033ea:	d907      	bls.n	80033fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80033ec:	2303      	movs	r3, #3
 80033ee:	e150      	b.n	8003692 <HAL_RCC_OscConfig+0x4e2>
 80033f0:	40023800 	.word	0x40023800
 80033f4:	42470000 	.word	0x42470000
 80033f8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033fc:	4b88      	ldr	r3, [pc, #544]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 80033fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003400:	f003 0302 	and.w	r3, r3, #2
 8003404:	2b00      	cmp	r3, #0
 8003406:	d1ea      	bne.n	80033de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0304 	and.w	r3, r3, #4
 8003410:	2b00      	cmp	r3, #0
 8003412:	f000 8097 	beq.w	8003544 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003416:	2300      	movs	r3, #0
 8003418:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800341a:	4b81      	ldr	r3, [pc, #516]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 800341c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d10f      	bne.n	8003446 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003426:	2300      	movs	r3, #0
 8003428:	60bb      	str	r3, [r7, #8]
 800342a:	4b7d      	ldr	r3, [pc, #500]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 800342c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800342e:	4a7c      	ldr	r2, [pc, #496]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 8003430:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003434:	6413      	str	r3, [r2, #64]	@ 0x40
 8003436:	4b7a      	ldr	r3, [pc, #488]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 8003438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800343e:	60bb      	str	r3, [r7, #8]
 8003440:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003442:	2301      	movs	r3, #1
 8003444:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003446:	4b77      	ldr	r3, [pc, #476]	@ (8003624 <HAL_RCC_OscConfig+0x474>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800344e:	2b00      	cmp	r3, #0
 8003450:	d118      	bne.n	8003484 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003452:	4b74      	ldr	r3, [pc, #464]	@ (8003624 <HAL_RCC_OscConfig+0x474>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a73      	ldr	r2, [pc, #460]	@ (8003624 <HAL_RCC_OscConfig+0x474>)
 8003458:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800345c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800345e:	f7fe fbe9 	bl	8001c34 <HAL_GetTick>
 8003462:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003464:	e008      	b.n	8003478 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003466:	f7fe fbe5 	bl	8001c34 <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	2b02      	cmp	r3, #2
 8003472:	d901      	bls.n	8003478 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e10c      	b.n	8003692 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003478:	4b6a      	ldr	r3, [pc, #424]	@ (8003624 <HAL_RCC_OscConfig+0x474>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003480:	2b00      	cmp	r3, #0
 8003482:	d0f0      	beq.n	8003466 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	2b01      	cmp	r3, #1
 800348a:	d106      	bne.n	800349a <HAL_RCC_OscConfig+0x2ea>
 800348c:	4b64      	ldr	r3, [pc, #400]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 800348e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003490:	4a63      	ldr	r2, [pc, #396]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 8003492:	f043 0301 	orr.w	r3, r3, #1
 8003496:	6713      	str	r3, [r2, #112]	@ 0x70
 8003498:	e01c      	b.n	80034d4 <HAL_RCC_OscConfig+0x324>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	2b05      	cmp	r3, #5
 80034a0:	d10c      	bne.n	80034bc <HAL_RCC_OscConfig+0x30c>
 80034a2:	4b5f      	ldr	r3, [pc, #380]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 80034a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034a6:	4a5e      	ldr	r2, [pc, #376]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 80034a8:	f043 0304 	orr.w	r3, r3, #4
 80034ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80034ae:	4b5c      	ldr	r3, [pc, #368]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 80034b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034b2:	4a5b      	ldr	r2, [pc, #364]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 80034b4:	f043 0301 	orr.w	r3, r3, #1
 80034b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80034ba:	e00b      	b.n	80034d4 <HAL_RCC_OscConfig+0x324>
 80034bc:	4b58      	ldr	r3, [pc, #352]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 80034be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034c0:	4a57      	ldr	r2, [pc, #348]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 80034c2:	f023 0301 	bic.w	r3, r3, #1
 80034c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80034c8:	4b55      	ldr	r3, [pc, #340]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 80034ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034cc:	4a54      	ldr	r2, [pc, #336]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 80034ce:	f023 0304 	bic.w	r3, r3, #4
 80034d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d015      	beq.n	8003508 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034dc:	f7fe fbaa 	bl	8001c34 <HAL_GetTick>
 80034e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034e2:	e00a      	b.n	80034fa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034e4:	f7fe fba6 	bl	8001c34 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d901      	bls.n	80034fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80034f6:	2303      	movs	r3, #3
 80034f8:	e0cb      	b.n	8003692 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034fa:	4b49      	ldr	r3, [pc, #292]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 80034fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034fe:	f003 0302 	and.w	r3, r3, #2
 8003502:	2b00      	cmp	r3, #0
 8003504:	d0ee      	beq.n	80034e4 <HAL_RCC_OscConfig+0x334>
 8003506:	e014      	b.n	8003532 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003508:	f7fe fb94 	bl	8001c34 <HAL_GetTick>
 800350c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800350e:	e00a      	b.n	8003526 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003510:	f7fe fb90 	bl	8001c34 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800351e:	4293      	cmp	r3, r2
 8003520:	d901      	bls.n	8003526 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e0b5      	b.n	8003692 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003526:	4b3e      	ldr	r3, [pc, #248]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 8003528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800352a:	f003 0302 	and.w	r3, r3, #2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d1ee      	bne.n	8003510 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003532:	7dfb      	ldrb	r3, [r7, #23]
 8003534:	2b01      	cmp	r3, #1
 8003536:	d105      	bne.n	8003544 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003538:	4b39      	ldr	r3, [pc, #228]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 800353a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353c:	4a38      	ldr	r2, [pc, #224]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 800353e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003542:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	699b      	ldr	r3, [r3, #24]
 8003548:	2b00      	cmp	r3, #0
 800354a:	f000 80a1 	beq.w	8003690 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800354e:	4b34      	ldr	r3, [pc, #208]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f003 030c 	and.w	r3, r3, #12
 8003556:	2b08      	cmp	r3, #8
 8003558:	d05c      	beq.n	8003614 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	699b      	ldr	r3, [r3, #24]
 800355e:	2b02      	cmp	r3, #2
 8003560:	d141      	bne.n	80035e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003562:	4b31      	ldr	r3, [pc, #196]	@ (8003628 <HAL_RCC_OscConfig+0x478>)
 8003564:	2200      	movs	r2, #0
 8003566:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003568:	f7fe fb64 	bl	8001c34 <HAL_GetTick>
 800356c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800356e:	e008      	b.n	8003582 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003570:	f7fe fb60 	bl	8001c34 <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	2b02      	cmp	r3, #2
 800357c:	d901      	bls.n	8003582 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e087      	b.n	8003692 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003582:	4b27      	ldr	r3, [pc, #156]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800358a:	2b00      	cmp	r3, #0
 800358c:	d1f0      	bne.n	8003570 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	69da      	ldr	r2, [r3, #28]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a1b      	ldr	r3, [r3, #32]
 8003596:	431a      	orrs	r2, r3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800359c:	019b      	lsls	r3, r3, #6
 800359e:	431a      	orrs	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035a4:	085b      	lsrs	r3, r3, #1
 80035a6:	3b01      	subs	r3, #1
 80035a8:	041b      	lsls	r3, r3, #16
 80035aa:	431a      	orrs	r2, r3
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b0:	061b      	lsls	r3, r3, #24
 80035b2:	491b      	ldr	r1, [pc, #108]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 80035b4:	4313      	orrs	r3, r2
 80035b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003628 <HAL_RCC_OscConfig+0x478>)
 80035ba:	2201      	movs	r2, #1
 80035bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035be:	f7fe fb39 	bl	8001c34 <HAL_GetTick>
 80035c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035c4:	e008      	b.n	80035d8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035c6:	f7fe fb35 	bl	8001c34 <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d901      	bls.n	80035d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80035d4:	2303      	movs	r3, #3
 80035d6:	e05c      	b.n	8003692 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035d8:	4b11      	ldr	r3, [pc, #68]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d0f0      	beq.n	80035c6 <HAL_RCC_OscConfig+0x416>
 80035e4:	e054      	b.n	8003690 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035e6:	4b10      	ldr	r3, [pc, #64]	@ (8003628 <HAL_RCC_OscConfig+0x478>)
 80035e8:	2200      	movs	r2, #0
 80035ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ec:	f7fe fb22 	bl	8001c34 <HAL_GetTick>
 80035f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035f2:	e008      	b.n	8003606 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035f4:	f7fe fb1e 	bl	8001c34 <HAL_GetTick>
 80035f8:	4602      	mov	r2, r0
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	2b02      	cmp	r3, #2
 8003600:	d901      	bls.n	8003606 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003602:	2303      	movs	r3, #3
 8003604:	e045      	b.n	8003692 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003606:	4b06      	ldr	r3, [pc, #24]	@ (8003620 <HAL_RCC_OscConfig+0x470>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800360e:	2b00      	cmp	r3, #0
 8003610:	d1f0      	bne.n	80035f4 <HAL_RCC_OscConfig+0x444>
 8003612:	e03d      	b.n	8003690 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	2b01      	cmp	r3, #1
 800361a:	d107      	bne.n	800362c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e038      	b.n	8003692 <HAL_RCC_OscConfig+0x4e2>
 8003620:	40023800 	.word	0x40023800
 8003624:	40007000 	.word	0x40007000
 8003628:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800362c:	4b1b      	ldr	r3, [pc, #108]	@ (800369c <HAL_RCC_OscConfig+0x4ec>)
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	699b      	ldr	r3, [r3, #24]
 8003636:	2b01      	cmp	r3, #1
 8003638:	d028      	beq.n	800368c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003644:	429a      	cmp	r2, r3
 8003646:	d121      	bne.n	800368c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003652:	429a      	cmp	r2, r3
 8003654:	d11a      	bne.n	800368c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003656:	68fa      	ldr	r2, [r7, #12]
 8003658:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800365c:	4013      	ands	r3, r2
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003662:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003664:	4293      	cmp	r3, r2
 8003666:	d111      	bne.n	800368c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003672:	085b      	lsrs	r3, r3, #1
 8003674:	3b01      	subs	r3, #1
 8003676:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003678:	429a      	cmp	r2, r3
 800367a:	d107      	bne.n	800368c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003686:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003688:	429a      	cmp	r2, r3
 800368a:	d001      	beq.n	8003690 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	e000      	b.n	8003692 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	3718      	adds	r7, #24
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	40023800 	.word	0x40023800

080036a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d101      	bne.n	80036b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e0cc      	b.n	800384e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036b4:	4b68      	ldr	r3, [pc, #416]	@ (8003858 <HAL_RCC_ClockConfig+0x1b8>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0307 	and.w	r3, r3, #7
 80036bc:	683a      	ldr	r2, [r7, #0]
 80036be:	429a      	cmp	r2, r3
 80036c0:	d90c      	bls.n	80036dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036c2:	4b65      	ldr	r3, [pc, #404]	@ (8003858 <HAL_RCC_ClockConfig+0x1b8>)
 80036c4:	683a      	ldr	r2, [r7, #0]
 80036c6:	b2d2      	uxtb	r2, r2
 80036c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ca:	4b63      	ldr	r3, [pc, #396]	@ (8003858 <HAL_RCC_ClockConfig+0x1b8>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 0307 	and.w	r3, r3, #7
 80036d2:	683a      	ldr	r2, [r7, #0]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d001      	beq.n	80036dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e0b8      	b.n	800384e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0302 	and.w	r3, r3, #2
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d020      	beq.n	800372a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0304 	and.w	r3, r3, #4
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d005      	beq.n	8003700 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036f4:	4b59      	ldr	r3, [pc, #356]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	4a58      	ldr	r2, [pc, #352]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 80036fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80036fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0308 	and.w	r3, r3, #8
 8003708:	2b00      	cmp	r3, #0
 800370a:	d005      	beq.n	8003718 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800370c:	4b53      	ldr	r3, [pc, #332]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	4a52      	ldr	r2, [pc, #328]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 8003712:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003716:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003718:	4b50      	ldr	r3, [pc, #320]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	494d      	ldr	r1, [pc, #308]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 8003726:	4313      	orrs	r3, r2
 8003728:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0301 	and.w	r3, r3, #1
 8003732:	2b00      	cmp	r3, #0
 8003734:	d044      	beq.n	80037c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	2b01      	cmp	r3, #1
 800373c:	d107      	bne.n	800374e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800373e:	4b47      	ldr	r3, [pc, #284]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d119      	bne.n	800377e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e07f      	b.n	800384e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	2b02      	cmp	r3, #2
 8003754:	d003      	beq.n	800375e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800375a:	2b03      	cmp	r3, #3
 800375c:	d107      	bne.n	800376e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800375e:	4b3f      	ldr	r3, [pc, #252]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d109      	bne.n	800377e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e06f      	b.n	800384e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800376e:	4b3b      	ldr	r3, [pc, #236]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0302 	and.w	r3, r3, #2
 8003776:	2b00      	cmp	r3, #0
 8003778:	d101      	bne.n	800377e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e067      	b.n	800384e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800377e:	4b37      	ldr	r3, [pc, #220]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	f023 0203 	bic.w	r2, r3, #3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	4934      	ldr	r1, [pc, #208]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 800378c:	4313      	orrs	r3, r2
 800378e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003790:	f7fe fa50 	bl	8001c34 <HAL_GetTick>
 8003794:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003796:	e00a      	b.n	80037ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003798:	f7fe fa4c 	bl	8001c34 <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e04f      	b.n	800384e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ae:	4b2b      	ldr	r3, [pc, #172]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	f003 020c 	and.w	r2, r3, #12
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	429a      	cmp	r2, r3
 80037be:	d1eb      	bne.n	8003798 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037c0:	4b25      	ldr	r3, [pc, #148]	@ (8003858 <HAL_RCC_ClockConfig+0x1b8>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 0307 	and.w	r3, r3, #7
 80037c8:	683a      	ldr	r2, [r7, #0]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d20c      	bcs.n	80037e8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037ce:	4b22      	ldr	r3, [pc, #136]	@ (8003858 <HAL_RCC_ClockConfig+0x1b8>)
 80037d0:	683a      	ldr	r2, [r7, #0]
 80037d2:	b2d2      	uxtb	r2, r2
 80037d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037d6:	4b20      	ldr	r3, [pc, #128]	@ (8003858 <HAL_RCC_ClockConfig+0x1b8>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 0307 	and.w	r3, r3, #7
 80037de:	683a      	ldr	r2, [r7, #0]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d001      	beq.n	80037e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e032      	b.n	800384e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0304 	and.w	r3, r3, #4
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d008      	beq.n	8003806 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037f4:	4b19      	ldr	r3, [pc, #100]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	4916      	ldr	r1, [pc, #88]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 8003802:	4313      	orrs	r3, r2
 8003804:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0308 	and.w	r3, r3, #8
 800380e:	2b00      	cmp	r3, #0
 8003810:	d009      	beq.n	8003826 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003812:	4b12      	ldr	r3, [pc, #72]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	691b      	ldr	r3, [r3, #16]
 800381e:	00db      	lsls	r3, r3, #3
 8003820:	490e      	ldr	r1, [pc, #56]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 8003822:	4313      	orrs	r3, r2
 8003824:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003826:	f000 f821 	bl	800386c <HAL_RCC_GetSysClockFreq>
 800382a:	4602      	mov	r2, r0
 800382c:	4b0b      	ldr	r3, [pc, #44]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	091b      	lsrs	r3, r3, #4
 8003832:	f003 030f 	and.w	r3, r3, #15
 8003836:	490a      	ldr	r1, [pc, #40]	@ (8003860 <HAL_RCC_ClockConfig+0x1c0>)
 8003838:	5ccb      	ldrb	r3, [r1, r3]
 800383a:	fa22 f303 	lsr.w	r3, r2, r3
 800383e:	4a09      	ldr	r2, [pc, #36]	@ (8003864 <HAL_RCC_ClockConfig+0x1c4>)
 8003840:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003842:	4b09      	ldr	r3, [pc, #36]	@ (8003868 <HAL_RCC_ClockConfig+0x1c8>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4618      	mov	r0, r3
 8003848:	f7fe f9b0 	bl	8001bac <HAL_InitTick>

  return HAL_OK;
 800384c:	2300      	movs	r3, #0
}
 800384e:	4618      	mov	r0, r3
 8003850:	3710      	adds	r7, #16
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}
 8003856:	bf00      	nop
 8003858:	40023c00 	.word	0x40023c00
 800385c:	40023800 	.word	0x40023800
 8003860:	0800701c 	.word	0x0800701c
 8003864:	20000000 	.word	0x20000000
 8003868:	20000004 	.word	0x20000004

0800386c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800386c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003870:	b090      	sub	sp, #64	@ 0x40
 8003872:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003874:	2300      	movs	r3, #0
 8003876:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003878:	2300      	movs	r3, #0
 800387a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800387c:	2300      	movs	r3, #0
 800387e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003880:	2300      	movs	r3, #0
 8003882:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003884:	4b59      	ldr	r3, [pc, #356]	@ (80039ec <HAL_RCC_GetSysClockFreq+0x180>)
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	f003 030c 	and.w	r3, r3, #12
 800388c:	2b08      	cmp	r3, #8
 800388e:	d00d      	beq.n	80038ac <HAL_RCC_GetSysClockFreq+0x40>
 8003890:	2b08      	cmp	r3, #8
 8003892:	f200 80a1 	bhi.w	80039d8 <HAL_RCC_GetSysClockFreq+0x16c>
 8003896:	2b00      	cmp	r3, #0
 8003898:	d002      	beq.n	80038a0 <HAL_RCC_GetSysClockFreq+0x34>
 800389a:	2b04      	cmp	r3, #4
 800389c:	d003      	beq.n	80038a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800389e:	e09b      	b.n	80039d8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038a0:	4b53      	ldr	r3, [pc, #332]	@ (80039f0 <HAL_RCC_GetSysClockFreq+0x184>)
 80038a2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80038a4:	e09b      	b.n	80039de <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038a6:	4b53      	ldr	r3, [pc, #332]	@ (80039f4 <HAL_RCC_GetSysClockFreq+0x188>)
 80038a8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80038aa:	e098      	b.n	80039de <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038ac:	4b4f      	ldr	r3, [pc, #316]	@ (80039ec <HAL_RCC_GetSysClockFreq+0x180>)
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038b4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038b6:	4b4d      	ldr	r3, [pc, #308]	@ (80039ec <HAL_RCC_GetSysClockFreq+0x180>)
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d028      	beq.n	8003914 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038c2:	4b4a      	ldr	r3, [pc, #296]	@ (80039ec <HAL_RCC_GetSysClockFreq+0x180>)
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	099b      	lsrs	r3, r3, #6
 80038c8:	2200      	movs	r2, #0
 80038ca:	623b      	str	r3, [r7, #32]
 80038cc:	627a      	str	r2, [r7, #36]	@ 0x24
 80038ce:	6a3b      	ldr	r3, [r7, #32]
 80038d0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80038d4:	2100      	movs	r1, #0
 80038d6:	4b47      	ldr	r3, [pc, #284]	@ (80039f4 <HAL_RCC_GetSysClockFreq+0x188>)
 80038d8:	fb03 f201 	mul.w	r2, r3, r1
 80038dc:	2300      	movs	r3, #0
 80038de:	fb00 f303 	mul.w	r3, r0, r3
 80038e2:	4413      	add	r3, r2
 80038e4:	4a43      	ldr	r2, [pc, #268]	@ (80039f4 <HAL_RCC_GetSysClockFreq+0x188>)
 80038e6:	fba0 1202 	umull	r1, r2, r0, r2
 80038ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80038ec:	460a      	mov	r2, r1
 80038ee:	62ba      	str	r2, [r7, #40]	@ 0x28
 80038f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038f2:	4413      	add	r3, r2
 80038f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038f8:	2200      	movs	r2, #0
 80038fa:	61bb      	str	r3, [r7, #24]
 80038fc:	61fa      	str	r2, [r7, #28]
 80038fe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003902:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003906:	f7fd f9a7 	bl	8000c58 <__aeabi_uldivmod>
 800390a:	4602      	mov	r2, r0
 800390c:	460b      	mov	r3, r1
 800390e:	4613      	mov	r3, r2
 8003910:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003912:	e053      	b.n	80039bc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003914:	4b35      	ldr	r3, [pc, #212]	@ (80039ec <HAL_RCC_GetSysClockFreq+0x180>)
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	099b      	lsrs	r3, r3, #6
 800391a:	2200      	movs	r2, #0
 800391c:	613b      	str	r3, [r7, #16]
 800391e:	617a      	str	r2, [r7, #20]
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003926:	f04f 0b00 	mov.w	fp, #0
 800392a:	4652      	mov	r2, sl
 800392c:	465b      	mov	r3, fp
 800392e:	f04f 0000 	mov.w	r0, #0
 8003932:	f04f 0100 	mov.w	r1, #0
 8003936:	0159      	lsls	r1, r3, #5
 8003938:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800393c:	0150      	lsls	r0, r2, #5
 800393e:	4602      	mov	r2, r0
 8003940:	460b      	mov	r3, r1
 8003942:	ebb2 080a 	subs.w	r8, r2, sl
 8003946:	eb63 090b 	sbc.w	r9, r3, fp
 800394a:	f04f 0200 	mov.w	r2, #0
 800394e:	f04f 0300 	mov.w	r3, #0
 8003952:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003956:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800395a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800395e:	ebb2 0408 	subs.w	r4, r2, r8
 8003962:	eb63 0509 	sbc.w	r5, r3, r9
 8003966:	f04f 0200 	mov.w	r2, #0
 800396a:	f04f 0300 	mov.w	r3, #0
 800396e:	00eb      	lsls	r3, r5, #3
 8003970:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003974:	00e2      	lsls	r2, r4, #3
 8003976:	4614      	mov	r4, r2
 8003978:	461d      	mov	r5, r3
 800397a:	eb14 030a 	adds.w	r3, r4, sl
 800397e:	603b      	str	r3, [r7, #0]
 8003980:	eb45 030b 	adc.w	r3, r5, fp
 8003984:	607b      	str	r3, [r7, #4]
 8003986:	f04f 0200 	mov.w	r2, #0
 800398a:	f04f 0300 	mov.w	r3, #0
 800398e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003992:	4629      	mov	r1, r5
 8003994:	028b      	lsls	r3, r1, #10
 8003996:	4621      	mov	r1, r4
 8003998:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800399c:	4621      	mov	r1, r4
 800399e:	028a      	lsls	r2, r1, #10
 80039a0:	4610      	mov	r0, r2
 80039a2:	4619      	mov	r1, r3
 80039a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039a6:	2200      	movs	r2, #0
 80039a8:	60bb      	str	r3, [r7, #8]
 80039aa:	60fa      	str	r2, [r7, #12]
 80039ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80039b0:	f7fd f952 	bl	8000c58 <__aeabi_uldivmod>
 80039b4:	4602      	mov	r2, r0
 80039b6:	460b      	mov	r3, r1
 80039b8:	4613      	mov	r3, r2
 80039ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80039bc:	4b0b      	ldr	r3, [pc, #44]	@ (80039ec <HAL_RCC_GetSysClockFreq+0x180>)
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	0c1b      	lsrs	r3, r3, #16
 80039c2:	f003 0303 	and.w	r3, r3, #3
 80039c6:	3301      	adds	r3, #1
 80039c8:	005b      	lsls	r3, r3, #1
 80039ca:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80039cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80039ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80039d4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80039d6:	e002      	b.n	80039de <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80039d8:	4b05      	ldr	r3, [pc, #20]	@ (80039f0 <HAL_RCC_GetSysClockFreq+0x184>)
 80039da:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80039dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3740      	adds	r7, #64	@ 0x40
 80039e4:	46bd      	mov	sp, r7
 80039e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039ea:	bf00      	nop
 80039ec:	40023800 	.word	0x40023800
 80039f0:	00f42400 	.word	0x00f42400
 80039f4:	017d7840 	.word	0x017d7840

080039f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039f8:	b480      	push	{r7}
 80039fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039fc:	4b03      	ldr	r3, [pc, #12]	@ (8003a0c <HAL_RCC_GetHCLKFreq+0x14>)
 80039fe:	681b      	ldr	r3, [r3, #0]
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	20000000 	.word	0x20000000

08003a10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a14:	f7ff fff0 	bl	80039f8 <HAL_RCC_GetHCLKFreq>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	4b05      	ldr	r3, [pc, #20]	@ (8003a30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	0a9b      	lsrs	r3, r3, #10
 8003a20:	f003 0307 	and.w	r3, r3, #7
 8003a24:	4903      	ldr	r1, [pc, #12]	@ (8003a34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a26:	5ccb      	ldrb	r3, [r1, r3]
 8003a28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	40023800 	.word	0x40023800
 8003a34:	0800702c 	.word	0x0800702c

08003a38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a3c:	f7ff ffdc 	bl	80039f8 <HAL_RCC_GetHCLKFreq>
 8003a40:	4602      	mov	r2, r0
 8003a42:	4b05      	ldr	r3, [pc, #20]	@ (8003a58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	0b5b      	lsrs	r3, r3, #13
 8003a48:	f003 0307 	and.w	r3, r3, #7
 8003a4c:	4903      	ldr	r1, [pc, #12]	@ (8003a5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a4e:	5ccb      	ldrb	r3, [r1, r3]
 8003a50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	bd80      	pop	{r7, pc}
 8003a58:	40023800 	.word	0x40023800
 8003a5c:	0800702c 	.word	0x0800702c

08003a60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b082      	sub	sp, #8
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d101      	bne.n	8003a72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e042      	b.n	8003af8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d106      	bne.n	8003a8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f7fd ff10 	bl	80018ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2224      	movs	r2, #36	@ 0x24
 8003a90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	68da      	ldr	r2, [r3, #12]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003aa2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f000 f973 	bl	8003d90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	691a      	ldr	r2, [r3, #16]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003ab8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	695a      	ldr	r2, [r3, #20]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003ac8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	68da      	ldr	r2, [r3, #12]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ad8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2220      	movs	r2, #32
 8003ae4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2220      	movs	r2, #32
 8003aec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003af6:	2300      	movs	r3, #0
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3708      	adds	r7, #8
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b08a      	sub	sp, #40	@ 0x28
 8003b04:	af02      	add	r7, sp, #8
 8003b06:	60f8      	str	r0, [r7, #12]
 8003b08:	60b9      	str	r1, [r7, #8]
 8003b0a:	603b      	str	r3, [r7, #0]
 8003b0c:	4613      	mov	r3, r2
 8003b0e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003b10:	2300      	movs	r3, #0
 8003b12:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	2b20      	cmp	r3, #32
 8003b1e:	d175      	bne.n	8003c0c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d002      	beq.n	8003b2c <HAL_UART_Transmit+0x2c>
 8003b26:	88fb      	ldrh	r3, [r7, #6]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d101      	bne.n	8003b30 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e06e      	b.n	8003c0e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2200      	movs	r2, #0
 8003b34:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2221      	movs	r2, #33	@ 0x21
 8003b3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b3e:	f7fe f879 	bl	8001c34 <HAL_GetTick>
 8003b42:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	88fa      	ldrh	r2, [r7, #6]
 8003b48:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	88fa      	ldrh	r2, [r7, #6]
 8003b4e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b58:	d108      	bne.n	8003b6c <HAL_UART_Transmit+0x6c>
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	691b      	ldr	r3, [r3, #16]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d104      	bne.n	8003b6c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003b62:	2300      	movs	r3, #0
 8003b64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	61bb      	str	r3, [r7, #24]
 8003b6a:	e003      	b.n	8003b74 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b70:	2300      	movs	r3, #0
 8003b72:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003b74:	e02e      	b.n	8003bd4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	9300      	str	r3, [sp, #0]
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	2180      	movs	r1, #128	@ 0x80
 8003b80:	68f8      	ldr	r0, [r7, #12]
 8003b82:	f000 f848 	bl	8003c16 <UART_WaitOnFlagUntilTimeout>
 8003b86:	4603      	mov	r3, r0
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d005      	beq.n	8003b98 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2220      	movs	r2, #32
 8003b90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	e03a      	b.n	8003c0e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003b98:	69fb      	ldr	r3, [r7, #28]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d10b      	bne.n	8003bb6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	881b      	ldrh	r3, [r3, #0]
 8003ba2:	461a      	mov	r2, r3
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003bac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	3302      	adds	r3, #2
 8003bb2:	61bb      	str	r3, [r7, #24]
 8003bb4:	e007      	b.n	8003bc6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003bb6:	69fb      	ldr	r3, [r7, #28]
 8003bb8:	781a      	ldrb	r2, [r3, #0]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	3301      	adds	r3, #1
 8003bc4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	3b01      	subs	r3, #1
 8003bce:	b29a      	uxth	r2, r3
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d1cb      	bne.n	8003b76 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	9300      	str	r3, [sp, #0]
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	2200      	movs	r2, #0
 8003be6:	2140      	movs	r1, #64	@ 0x40
 8003be8:	68f8      	ldr	r0, [r7, #12]
 8003bea:	f000 f814 	bl	8003c16 <UART_WaitOnFlagUntilTimeout>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d005      	beq.n	8003c00 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2220      	movs	r2, #32
 8003bf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003bfc:	2303      	movs	r3, #3
 8003bfe:	e006      	b.n	8003c0e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2220      	movs	r2, #32
 8003c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	e000      	b.n	8003c0e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003c0c:	2302      	movs	r3, #2
  }
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3720      	adds	r7, #32
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}

08003c16 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003c16:	b580      	push	{r7, lr}
 8003c18:	b086      	sub	sp, #24
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	60f8      	str	r0, [r7, #12]
 8003c1e:	60b9      	str	r1, [r7, #8]
 8003c20:	603b      	str	r3, [r7, #0]
 8003c22:	4613      	mov	r3, r2
 8003c24:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c26:	e03b      	b.n	8003ca0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c28:	6a3b      	ldr	r3, [r7, #32]
 8003c2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c2e:	d037      	beq.n	8003ca0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c30:	f7fe f800 	bl	8001c34 <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	6a3a      	ldr	r2, [r7, #32]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d302      	bcc.n	8003c46 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c40:	6a3b      	ldr	r3, [r7, #32]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d101      	bne.n	8003c4a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e03a      	b.n	8003cc0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	f003 0304 	and.w	r3, r3, #4
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d023      	beq.n	8003ca0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	2b80      	cmp	r3, #128	@ 0x80
 8003c5c:	d020      	beq.n	8003ca0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	2b40      	cmp	r3, #64	@ 0x40
 8003c62:	d01d      	beq.n	8003ca0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0308 	and.w	r3, r3, #8
 8003c6e:	2b08      	cmp	r3, #8
 8003c70:	d116      	bne.n	8003ca0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003c72:	2300      	movs	r3, #0
 8003c74:	617b      	str	r3, [r7, #20]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	617b      	str	r3, [r7, #20]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	617b      	str	r3, [r7, #20]
 8003c86:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c88:	68f8      	ldr	r0, [r7, #12]
 8003c8a:	f000 f81d 	bl	8003cc8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2208      	movs	r2, #8
 8003c92:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2200      	movs	r2, #0
 8003c98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e00f      	b.n	8003cc0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	4013      	ands	r3, r2
 8003caa:	68ba      	ldr	r2, [r7, #8]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	bf0c      	ite	eq
 8003cb0:	2301      	moveq	r3, #1
 8003cb2:	2300      	movne	r3, #0
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	79fb      	ldrb	r3, [r7, #7]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d0b4      	beq.n	8003c28 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cbe:	2300      	movs	r3, #0
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3718      	adds	r7, #24
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}

08003cc8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b095      	sub	sp, #84	@ 0x54
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	330c      	adds	r3, #12
 8003cd6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cda:	e853 3f00 	ldrex	r3, [r3]
 8003cde:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003ce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ce2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ce6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	330c      	adds	r3, #12
 8003cee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003cf0:	643a      	str	r2, [r7, #64]	@ 0x40
 8003cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003cf6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003cf8:	e841 2300 	strex	r3, r2, [r1]
 8003cfc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d1e5      	bne.n	8003cd0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	3314      	adds	r3, #20
 8003d0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d0c:	6a3b      	ldr	r3, [r7, #32]
 8003d0e:	e853 3f00 	ldrex	r3, [r3]
 8003d12:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	f023 0301 	bic.w	r3, r3, #1
 8003d1a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	3314      	adds	r3, #20
 8003d22:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d24:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d26:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d2c:	e841 2300 	strex	r3, r2, [r1]
 8003d30:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d1e5      	bne.n	8003d04 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d119      	bne.n	8003d74 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	330c      	adds	r3, #12
 8003d46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	e853 3f00 	ldrex	r3, [r3]
 8003d4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	f023 0310 	bic.w	r3, r3, #16
 8003d56:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	330c      	adds	r3, #12
 8003d5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d60:	61ba      	str	r2, [r7, #24]
 8003d62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d64:	6979      	ldr	r1, [r7, #20]
 8003d66:	69ba      	ldr	r2, [r7, #24]
 8003d68:	e841 2300 	strex	r3, r2, [r1]
 8003d6c:	613b      	str	r3, [r7, #16]
   return(result);
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d1e5      	bne.n	8003d40 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2220      	movs	r2, #32
 8003d78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003d82:	bf00      	nop
 8003d84:	3754      	adds	r7, #84	@ 0x54
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr
	...

08003d90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d94:	b0c0      	sub	sp, #256	@ 0x100
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	691b      	ldr	r3, [r3, #16]
 8003da4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dac:	68d9      	ldr	r1, [r3, #12]
 8003dae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	ea40 0301 	orr.w	r3, r0, r1
 8003db8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dbe:	689a      	ldr	r2, [r3, #8]
 8003dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	431a      	orrs	r2, r3
 8003dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dcc:	695b      	ldr	r3, [r3, #20]
 8003dce:	431a      	orrs	r2, r3
 8003dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dd4:	69db      	ldr	r3, [r3, #28]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003de8:	f021 010c 	bic.w	r1, r1, #12
 8003dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003df6:	430b      	orrs	r3, r1
 8003df8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	695b      	ldr	r3, [r3, #20]
 8003e02:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e0a:	6999      	ldr	r1, [r3, #24]
 8003e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	ea40 0301 	orr.w	r3, r0, r1
 8003e16:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	4b8f      	ldr	r3, [pc, #572]	@ (800405c <UART_SetConfig+0x2cc>)
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d005      	beq.n	8003e30 <UART_SetConfig+0xa0>
 8003e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	4b8d      	ldr	r3, [pc, #564]	@ (8004060 <UART_SetConfig+0x2d0>)
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d104      	bne.n	8003e3a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e30:	f7ff fe02 	bl	8003a38 <HAL_RCC_GetPCLK2Freq>
 8003e34:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003e38:	e003      	b.n	8003e42 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003e3a:	f7ff fde9 	bl	8003a10 <HAL_RCC_GetPCLK1Freq>
 8003e3e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e46:	69db      	ldr	r3, [r3, #28]
 8003e48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e4c:	f040 810c 	bne.w	8004068 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003e50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e54:	2200      	movs	r2, #0
 8003e56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003e5a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003e5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003e62:	4622      	mov	r2, r4
 8003e64:	462b      	mov	r3, r5
 8003e66:	1891      	adds	r1, r2, r2
 8003e68:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003e6a:	415b      	adcs	r3, r3
 8003e6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003e6e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003e72:	4621      	mov	r1, r4
 8003e74:	eb12 0801 	adds.w	r8, r2, r1
 8003e78:	4629      	mov	r1, r5
 8003e7a:	eb43 0901 	adc.w	r9, r3, r1
 8003e7e:	f04f 0200 	mov.w	r2, #0
 8003e82:	f04f 0300 	mov.w	r3, #0
 8003e86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e92:	4690      	mov	r8, r2
 8003e94:	4699      	mov	r9, r3
 8003e96:	4623      	mov	r3, r4
 8003e98:	eb18 0303 	adds.w	r3, r8, r3
 8003e9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003ea0:	462b      	mov	r3, r5
 8003ea2:	eb49 0303 	adc.w	r3, r9, r3
 8003ea6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003eaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003eb6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003eba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003ebe:	460b      	mov	r3, r1
 8003ec0:	18db      	adds	r3, r3, r3
 8003ec2:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	eb42 0303 	adc.w	r3, r2, r3
 8003eca:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ecc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003ed0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003ed4:	f7fc fec0 	bl	8000c58 <__aeabi_uldivmod>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	460b      	mov	r3, r1
 8003edc:	4b61      	ldr	r3, [pc, #388]	@ (8004064 <UART_SetConfig+0x2d4>)
 8003ede:	fba3 2302 	umull	r2, r3, r3, r2
 8003ee2:	095b      	lsrs	r3, r3, #5
 8003ee4:	011c      	lsls	r4, r3, #4
 8003ee6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003eea:	2200      	movs	r2, #0
 8003eec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003ef0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003ef4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003ef8:	4642      	mov	r2, r8
 8003efa:	464b      	mov	r3, r9
 8003efc:	1891      	adds	r1, r2, r2
 8003efe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003f00:	415b      	adcs	r3, r3
 8003f02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f04:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003f08:	4641      	mov	r1, r8
 8003f0a:	eb12 0a01 	adds.w	sl, r2, r1
 8003f0e:	4649      	mov	r1, r9
 8003f10:	eb43 0b01 	adc.w	fp, r3, r1
 8003f14:	f04f 0200 	mov.w	r2, #0
 8003f18:	f04f 0300 	mov.w	r3, #0
 8003f1c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003f20:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003f24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f28:	4692      	mov	sl, r2
 8003f2a:	469b      	mov	fp, r3
 8003f2c:	4643      	mov	r3, r8
 8003f2e:	eb1a 0303 	adds.w	r3, sl, r3
 8003f32:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003f36:	464b      	mov	r3, r9
 8003f38:	eb4b 0303 	adc.w	r3, fp, r3
 8003f3c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	2200      	movs	r2, #0
 8003f48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003f4c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003f50:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003f54:	460b      	mov	r3, r1
 8003f56:	18db      	adds	r3, r3, r3
 8003f58:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f5a:	4613      	mov	r3, r2
 8003f5c:	eb42 0303 	adc.w	r3, r2, r3
 8003f60:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003f66:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003f6a:	f7fc fe75 	bl	8000c58 <__aeabi_uldivmod>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	460b      	mov	r3, r1
 8003f72:	4611      	mov	r1, r2
 8003f74:	4b3b      	ldr	r3, [pc, #236]	@ (8004064 <UART_SetConfig+0x2d4>)
 8003f76:	fba3 2301 	umull	r2, r3, r3, r1
 8003f7a:	095b      	lsrs	r3, r3, #5
 8003f7c:	2264      	movs	r2, #100	@ 0x64
 8003f7e:	fb02 f303 	mul.w	r3, r2, r3
 8003f82:	1acb      	subs	r3, r1, r3
 8003f84:	00db      	lsls	r3, r3, #3
 8003f86:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003f8a:	4b36      	ldr	r3, [pc, #216]	@ (8004064 <UART_SetConfig+0x2d4>)
 8003f8c:	fba3 2302 	umull	r2, r3, r3, r2
 8003f90:	095b      	lsrs	r3, r3, #5
 8003f92:	005b      	lsls	r3, r3, #1
 8003f94:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003f98:	441c      	add	r4, r3
 8003f9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003fa4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003fa8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003fac:	4642      	mov	r2, r8
 8003fae:	464b      	mov	r3, r9
 8003fb0:	1891      	adds	r1, r2, r2
 8003fb2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003fb4:	415b      	adcs	r3, r3
 8003fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003fb8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003fbc:	4641      	mov	r1, r8
 8003fbe:	1851      	adds	r1, r2, r1
 8003fc0:	6339      	str	r1, [r7, #48]	@ 0x30
 8003fc2:	4649      	mov	r1, r9
 8003fc4:	414b      	adcs	r3, r1
 8003fc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fc8:	f04f 0200 	mov.w	r2, #0
 8003fcc:	f04f 0300 	mov.w	r3, #0
 8003fd0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003fd4:	4659      	mov	r1, fp
 8003fd6:	00cb      	lsls	r3, r1, #3
 8003fd8:	4651      	mov	r1, sl
 8003fda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003fde:	4651      	mov	r1, sl
 8003fe0:	00ca      	lsls	r2, r1, #3
 8003fe2:	4610      	mov	r0, r2
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	4642      	mov	r2, r8
 8003fea:	189b      	adds	r3, r3, r2
 8003fec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003ff0:	464b      	mov	r3, r9
 8003ff2:	460a      	mov	r2, r1
 8003ff4:	eb42 0303 	adc.w	r3, r2, r3
 8003ff8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004008:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800400c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004010:	460b      	mov	r3, r1
 8004012:	18db      	adds	r3, r3, r3
 8004014:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004016:	4613      	mov	r3, r2
 8004018:	eb42 0303 	adc.w	r3, r2, r3
 800401c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800401e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004022:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004026:	f7fc fe17 	bl	8000c58 <__aeabi_uldivmod>
 800402a:	4602      	mov	r2, r0
 800402c:	460b      	mov	r3, r1
 800402e:	4b0d      	ldr	r3, [pc, #52]	@ (8004064 <UART_SetConfig+0x2d4>)
 8004030:	fba3 1302 	umull	r1, r3, r3, r2
 8004034:	095b      	lsrs	r3, r3, #5
 8004036:	2164      	movs	r1, #100	@ 0x64
 8004038:	fb01 f303 	mul.w	r3, r1, r3
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	00db      	lsls	r3, r3, #3
 8004040:	3332      	adds	r3, #50	@ 0x32
 8004042:	4a08      	ldr	r2, [pc, #32]	@ (8004064 <UART_SetConfig+0x2d4>)
 8004044:	fba2 2303 	umull	r2, r3, r2, r3
 8004048:	095b      	lsrs	r3, r3, #5
 800404a:	f003 0207 	and.w	r2, r3, #7
 800404e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4422      	add	r2, r4
 8004056:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004058:	e106      	b.n	8004268 <UART_SetConfig+0x4d8>
 800405a:	bf00      	nop
 800405c:	40011000 	.word	0x40011000
 8004060:	40011400 	.word	0x40011400
 8004064:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004068:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800406c:	2200      	movs	r2, #0
 800406e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004072:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004076:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800407a:	4642      	mov	r2, r8
 800407c:	464b      	mov	r3, r9
 800407e:	1891      	adds	r1, r2, r2
 8004080:	6239      	str	r1, [r7, #32]
 8004082:	415b      	adcs	r3, r3
 8004084:	627b      	str	r3, [r7, #36]	@ 0x24
 8004086:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800408a:	4641      	mov	r1, r8
 800408c:	1854      	adds	r4, r2, r1
 800408e:	4649      	mov	r1, r9
 8004090:	eb43 0501 	adc.w	r5, r3, r1
 8004094:	f04f 0200 	mov.w	r2, #0
 8004098:	f04f 0300 	mov.w	r3, #0
 800409c:	00eb      	lsls	r3, r5, #3
 800409e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040a2:	00e2      	lsls	r2, r4, #3
 80040a4:	4614      	mov	r4, r2
 80040a6:	461d      	mov	r5, r3
 80040a8:	4643      	mov	r3, r8
 80040aa:	18e3      	adds	r3, r4, r3
 80040ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80040b0:	464b      	mov	r3, r9
 80040b2:	eb45 0303 	adc.w	r3, r5, r3
 80040b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80040ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80040c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80040ca:	f04f 0200 	mov.w	r2, #0
 80040ce:	f04f 0300 	mov.w	r3, #0
 80040d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80040d6:	4629      	mov	r1, r5
 80040d8:	008b      	lsls	r3, r1, #2
 80040da:	4621      	mov	r1, r4
 80040dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80040e0:	4621      	mov	r1, r4
 80040e2:	008a      	lsls	r2, r1, #2
 80040e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80040e8:	f7fc fdb6 	bl	8000c58 <__aeabi_uldivmod>
 80040ec:	4602      	mov	r2, r0
 80040ee:	460b      	mov	r3, r1
 80040f0:	4b60      	ldr	r3, [pc, #384]	@ (8004274 <UART_SetConfig+0x4e4>)
 80040f2:	fba3 2302 	umull	r2, r3, r3, r2
 80040f6:	095b      	lsrs	r3, r3, #5
 80040f8:	011c      	lsls	r4, r3, #4
 80040fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040fe:	2200      	movs	r2, #0
 8004100:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004104:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004108:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800410c:	4642      	mov	r2, r8
 800410e:	464b      	mov	r3, r9
 8004110:	1891      	adds	r1, r2, r2
 8004112:	61b9      	str	r1, [r7, #24]
 8004114:	415b      	adcs	r3, r3
 8004116:	61fb      	str	r3, [r7, #28]
 8004118:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800411c:	4641      	mov	r1, r8
 800411e:	1851      	adds	r1, r2, r1
 8004120:	6139      	str	r1, [r7, #16]
 8004122:	4649      	mov	r1, r9
 8004124:	414b      	adcs	r3, r1
 8004126:	617b      	str	r3, [r7, #20]
 8004128:	f04f 0200 	mov.w	r2, #0
 800412c:	f04f 0300 	mov.w	r3, #0
 8004130:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004134:	4659      	mov	r1, fp
 8004136:	00cb      	lsls	r3, r1, #3
 8004138:	4651      	mov	r1, sl
 800413a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800413e:	4651      	mov	r1, sl
 8004140:	00ca      	lsls	r2, r1, #3
 8004142:	4610      	mov	r0, r2
 8004144:	4619      	mov	r1, r3
 8004146:	4603      	mov	r3, r0
 8004148:	4642      	mov	r2, r8
 800414a:	189b      	adds	r3, r3, r2
 800414c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004150:	464b      	mov	r3, r9
 8004152:	460a      	mov	r2, r1
 8004154:	eb42 0303 	adc.w	r3, r2, r3
 8004158:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800415c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	2200      	movs	r2, #0
 8004164:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004166:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004168:	f04f 0200 	mov.w	r2, #0
 800416c:	f04f 0300 	mov.w	r3, #0
 8004170:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004174:	4649      	mov	r1, r9
 8004176:	008b      	lsls	r3, r1, #2
 8004178:	4641      	mov	r1, r8
 800417a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800417e:	4641      	mov	r1, r8
 8004180:	008a      	lsls	r2, r1, #2
 8004182:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004186:	f7fc fd67 	bl	8000c58 <__aeabi_uldivmod>
 800418a:	4602      	mov	r2, r0
 800418c:	460b      	mov	r3, r1
 800418e:	4611      	mov	r1, r2
 8004190:	4b38      	ldr	r3, [pc, #224]	@ (8004274 <UART_SetConfig+0x4e4>)
 8004192:	fba3 2301 	umull	r2, r3, r3, r1
 8004196:	095b      	lsrs	r3, r3, #5
 8004198:	2264      	movs	r2, #100	@ 0x64
 800419a:	fb02 f303 	mul.w	r3, r2, r3
 800419e:	1acb      	subs	r3, r1, r3
 80041a0:	011b      	lsls	r3, r3, #4
 80041a2:	3332      	adds	r3, #50	@ 0x32
 80041a4:	4a33      	ldr	r2, [pc, #204]	@ (8004274 <UART_SetConfig+0x4e4>)
 80041a6:	fba2 2303 	umull	r2, r3, r2, r3
 80041aa:	095b      	lsrs	r3, r3, #5
 80041ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041b0:	441c      	add	r4, r3
 80041b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041b6:	2200      	movs	r2, #0
 80041b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80041ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80041bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80041c0:	4642      	mov	r2, r8
 80041c2:	464b      	mov	r3, r9
 80041c4:	1891      	adds	r1, r2, r2
 80041c6:	60b9      	str	r1, [r7, #8]
 80041c8:	415b      	adcs	r3, r3
 80041ca:	60fb      	str	r3, [r7, #12]
 80041cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80041d0:	4641      	mov	r1, r8
 80041d2:	1851      	adds	r1, r2, r1
 80041d4:	6039      	str	r1, [r7, #0]
 80041d6:	4649      	mov	r1, r9
 80041d8:	414b      	adcs	r3, r1
 80041da:	607b      	str	r3, [r7, #4]
 80041dc:	f04f 0200 	mov.w	r2, #0
 80041e0:	f04f 0300 	mov.w	r3, #0
 80041e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80041e8:	4659      	mov	r1, fp
 80041ea:	00cb      	lsls	r3, r1, #3
 80041ec:	4651      	mov	r1, sl
 80041ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041f2:	4651      	mov	r1, sl
 80041f4:	00ca      	lsls	r2, r1, #3
 80041f6:	4610      	mov	r0, r2
 80041f8:	4619      	mov	r1, r3
 80041fa:	4603      	mov	r3, r0
 80041fc:	4642      	mov	r2, r8
 80041fe:	189b      	adds	r3, r3, r2
 8004200:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004202:	464b      	mov	r3, r9
 8004204:	460a      	mov	r2, r1
 8004206:	eb42 0303 	adc.w	r3, r2, r3
 800420a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800420c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	663b      	str	r3, [r7, #96]	@ 0x60
 8004216:	667a      	str	r2, [r7, #100]	@ 0x64
 8004218:	f04f 0200 	mov.w	r2, #0
 800421c:	f04f 0300 	mov.w	r3, #0
 8004220:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004224:	4649      	mov	r1, r9
 8004226:	008b      	lsls	r3, r1, #2
 8004228:	4641      	mov	r1, r8
 800422a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800422e:	4641      	mov	r1, r8
 8004230:	008a      	lsls	r2, r1, #2
 8004232:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004236:	f7fc fd0f 	bl	8000c58 <__aeabi_uldivmod>
 800423a:	4602      	mov	r2, r0
 800423c:	460b      	mov	r3, r1
 800423e:	4b0d      	ldr	r3, [pc, #52]	@ (8004274 <UART_SetConfig+0x4e4>)
 8004240:	fba3 1302 	umull	r1, r3, r3, r2
 8004244:	095b      	lsrs	r3, r3, #5
 8004246:	2164      	movs	r1, #100	@ 0x64
 8004248:	fb01 f303 	mul.w	r3, r1, r3
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	011b      	lsls	r3, r3, #4
 8004250:	3332      	adds	r3, #50	@ 0x32
 8004252:	4a08      	ldr	r2, [pc, #32]	@ (8004274 <UART_SetConfig+0x4e4>)
 8004254:	fba2 2303 	umull	r2, r3, r2, r3
 8004258:	095b      	lsrs	r3, r3, #5
 800425a:	f003 020f 	and.w	r2, r3, #15
 800425e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4422      	add	r2, r4
 8004266:	609a      	str	r2, [r3, #8]
}
 8004268:	bf00      	nop
 800426a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800426e:	46bd      	mov	sp, r7
 8004270:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004274:	51eb851f 	.word	0x51eb851f

08004278 <__cvt>:
 8004278:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800427c:	ec57 6b10 	vmov	r6, r7, d0
 8004280:	2f00      	cmp	r7, #0
 8004282:	460c      	mov	r4, r1
 8004284:	4619      	mov	r1, r3
 8004286:	463b      	mov	r3, r7
 8004288:	bfbb      	ittet	lt
 800428a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800428e:	461f      	movlt	r7, r3
 8004290:	2300      	movge	r3, #0
 8004292:	232d      	movlt	r3, #45	@ 0x2d
 8004294:	700b      	strb	r3, [r1, #0]
 8004296:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004298:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800429c:	4691      	mov	r9, r2
 800429e:	f023 0820 	bic.w	r8, r3, #32
 80042a2:	bfbc      	itt	lt
 80042a4:	4632      	movlt	r2, r6
 80042a6:	4616      	movlt	r6, r2
 80042a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80042ac:	d005      	beq.n	80042ba <__cvt+0x42>
 80042ae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80042b2:	d100      	bne.n	80042b6 <__cvt+0x3e>
 80042b4:	3401      	adds	r4, #1
 80042b6:	2102      	movs	r1, #2
 80042b8:	e000      	b.n	80042bc <__cvt+0x44>
 80042ba:	2103      	movs	r1, #3
 80042bc:	ab03      	add	r3, sp, #12
 80042be:	9301      	str	r3, [sp, #4]
 80042c0:	ab02      	add	r3, sp, #8
 80042c2:	9300      	str	r3, [sp, #0]
 80042c4:	ec47 6b10 	vmov	d0, r6, r7
 80042c8:	4653      	mov	r3, sl
 80042ca:	4622      	mov	r2, r4
 80042cc:	f000 ff3c 	bl	8005148 <_dtoa_r>
 80042d0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80042d4:	4605      	mov	r5, r0
 80042d6:	d119      	bne.n	800430c <__cvt+0x94>
 80042d8:	f019 0f01 	tst.w	r9, #1
 80042dc:	d00e      	beq.n	80042fc <__cvt+0x84>
 80042de:	eb00 0904 	add.w	r9, r0, r4
 80042e2:	2200      	movs	r2, #0
 80042e4:	2300      	movs	r3, #0
 80042e6:	4630      	mov	r0, r6
 80042e8:	4639      	mov	r1, r7
 80042ea:	f7fc fbf5 	bl	8000ad8 <__aeabi_dcmpeq>
 80042ee:	b108      	cbz	r0, 80042f4 <__cvt+0x7c>
 80042f0:	f8cd 900c 	str.w	r9, [sp, #12]
 80042f4:	2230      	movs	r2, #48	@ 0x30
 80042f6:	9b03      	ldr	r3, [sp, #12]
 80042f8:	454b      	cmp	r3, r9
 80042fa:	d31e      	bcc.n	800433a <__cvt+0xc2>
 80042fc:	9b03      	ldr	r3, [sp, #12]
 80042fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004300:	1b5b      	subs	r3, r3, r5
 8004302:	4628      	mov	r0, r5
 8004304:	6013      	str	r3, [r2, #0]
 8004306:	b004      	add	sp, #16
 8004308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800430c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004310:	eb00 0904 	add.w	r9, r0, r4
 8004314:	d1e5      	bne.n	80042e2 <__cvt+0x6a>
 8004316:	7803      	ldrb	r3, [r0, #0]
 8004318:	2b30      	cmp	r3, #48	@ 0x30
 800431a:	d10a      	bne.n	8004332 <__cvt+0xba>
 800431c:	2200      	movs	r2, #0
 800431e:	2300      	movs	r3, #0
 8004320:	4630      	mov	r0, r6
 8004322:	4639      	mov	r1, r7
 8004324:	f7fc fbd8 	bl	8000ad8 <__aeabi_dcmpeq>
 8004328:	b918      	cbnz	r0, 8004332 <__cvt+0xba>
 800432a:	f1c4 0401 	rsb	r4, r4, #1
 800432e:	f8ca 4000 	str.w	r4, [sl]
 8004332:	f8da 3000 	ldr.w	r3, [sl]
 8004336:	4499      	add	r9, r3
 8004338:	e7d3      	b.n	80042e2 <__cvt+0x6a>
 800433a:	1c59      	adds	r1, r3, #1
 800433c:	9103      	str	r1, [sp, #12]
 800433e:	701a      	strb	r2, [r3, #0]
 8004340:	e7d9      	b.n	80042f6 <__cvt+0x7e>

08004342 <__exponent>:
 8004342:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004344:	2900      	cmp	r1, #0
 8004346:	bfba      	itte	lt
 8004348:	4249      	neglt	r1, r1
 800434a:	232d      	movlt	r3, #45	@ 0x2d
 800434c:	232b      	movge	r3, #43	@ 0x2b
 800434e:	2909      	cmp	r1, #9
 8004350:	7002      	strb	r2, [r0, #0]
 8004352:	7043      	strb	r3, [r0, #1]
 8004354:	dd29      	ble.n	80043aa <__exponent+0x68>
 8004356:	f10d 0307 	add.w	r3, sp, #7
 800435a:	461d      	mov	r5, r3
 800435c:	270a      	movs	r7, #10
 800435e:	461a      	mov	r2, r3
 8004360:	fbb1 f6f7 	udiv	r6, r1, r7
 8004364:	fb07 1416 	mls	r4, r7, r6, r1
 8004368:	3430      	adds	r4, #48	@ 0x30
 800436a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800436e:	460c      	mov	r4, r1
 8004370:	2c63      	cmp	r4, #99	@ 0x63
 8004372:	f103 33ff 	add.w	r3, r3, #4294967295
 8004376:	4631      	mov	r1, r6
 8004378:	dcf1      	bgt.n	800435e <__exponent+0x1c>
 800437a:	3130      	adds	r1, #48	@ 0x30
 800437c:	1e94      	subs	r4, r2, #2
 800437e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004382:	1c41      	adds	r1, r0, #1
 8004384:	4623      	mov	r3, r4
 8004386:	42ab      	cmp	r3, r5
 8004388:	d30a      	bcc.n	80043a0 <__exponent+0x5e>
 800438a:	f10d 0309 	add.w	r3, sp, #9
 800438e:	1a9b      	subs	r3, r3, r2
 8004390:	42ac      	cmp	r4, r5
 8004392:	bf88      	it	hi
 8004394:	2300      	movhi	r3, #0
 8004396:	3302      	adds	r3, #2
 8004398:	4403      	add	r3, r0
 800439a:	1a18      	subs	r0, r3, r0
 800439c:	b003      	add	sp, #12
 800439e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043a0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80043a4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80043a8:	e7ed      	b.n	8004386 <__exponent+0x44>
 80043aa:	2330      	movs	r3, #48	@ 0x30
 80043ac:	3130      	adds	r1, #48	@ 0x30
 80043ae:	7083      	strb	r3, [r0, #2]
 80043b0:	70c1      	strb	r1, [r0, #3]
 80043b2:	1d03      	adds	r3, r0, #4
 80043b4:	e7f1      	b.n	800439a <__exponent+0x58>
	...

080043b8 <_printf_float>:
 80043b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043bc:	b08d      	sub	sp, #52	@ 0x34
 80043be:	460c      	mov	r4, r1
 80043c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80043c4:	4616      	mov	r6, r2
 80043c6:	461f      	mov	r7, r3
 80043c8:	4605      	mov	r5, r0
 80043ca:	f000 fdbd 	bl	8004f48 <_localeconv_r>
 80043ce:	6803      	ldr	r3, [r0, #0]
 80043d0:	9304      	str	r3, [sp, #16]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f7fb ff54 	bl	8000280 <strlen>
 80043d8:	2300      	movs	r3, #0
 80043da:	930a      	str	r3, [sp, #40]	@ 0x28
 80043dc:	f8d8 3000 	ldr.w	r3, [r8]
 80043e0:	9005      	str	r0, [sp, #20]
 80043e2:	3307      	adds	r3, #7
 80043e4:	f023 0307 	bic.w	r3, r3, #7
 80043e8:	f103 0208 	add.w	r2, r3, #8
 80043ec:	f894 a018 	ldrb.w	sl, [r4, #24]
 80043f0:	f8d4 b000 	ldr.w	fp, [r4]
 80043f4:	f8c8 2000 	str.w	r2, [r8]
 80043f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80043fc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004400:	9307      	str	r3, [sp, #28]
 8004402:	f8cd 8018 	str.w	r8, [sp, #24]
 8004406:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800440a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800440e:	4b9c      	ldr	r3, [pc, #624]	@ (8004680 <_printf_float+0x2c8>)
 8004410:	f04f 32ff 	mov.w	r2, #4294967295
 8004414:	f7fc fb92 	bl	8000b3c <__aeabi_dcmpun>
 8004418:	bb70      	cbnz	r0, 8004478 <_printf_float+0xc0>
 800441a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800441e:	4b98      	ldr	r3, [pc, #608]	@ (8004680 <_printf_float+0x2c8>)
 8004420:	f04f 32ff 	mov.w	r2, #4294967295
 8004424:	f7fc fb6c 	bl	8000b00 <__aeabi_dcmple>
 8004428:	bb30      	cbnz	r0, 8004478 <_printf_float+0xc0>
 800442a:	2200      	movs	r2, #0
 800442c:	2300      	movs	r3, #0
 800442e:	4640      	mov	r0, r8
 8004430:	4649      	mov	r1, r9
 8004432:	f7fc fb5b 	bl	8000aec <__aeabi_dcmplt>
 8004436:	b110      	cbz	r0, 800443e <_printf_float+0x86>
 8004438:	232d      	movs	r3, #45	@ 0x2d
 800443a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800443e:	4a91      	ldr	r2, [pc, #580]	@ (8004684 <_printf_float+0x2cc>)
 8004440:	4b91      	ldr	r3, [pc, #580]	@ (8004688 <_printf_float+0x2d0>)
 8004442:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004446:	bf8c      	ite	hi
 8004448:	4690      	movhi	r8, r2
 800444a:	4698      	movls	r8, r3
 800444c:	2303      	movs	r3, #3
 800444e:	6123      	str	r3, [r4, #16]
 8004450:	f02b 0304 	bic.w	r3, fp, #4
 8004454:	6023      	str	r3, [r4, #0]
 8004456:	f04f 0900 	mov.w	r9, #0
 800445a:	9700      	str	r7, [sp, #0]
 800445c:	4633      	mov	r3, r6
 800445e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004460:	4621      	mov	r1, r4
 8004462:	4628      	mov	r0, r5
 8004464:	f000 f9d2 	bl	800480c <_printf_common>
 8004468:	3001      	adds	r0, #1
 800446a:	f040 808d 	bne.w	8004588 <_printf_float+0x1d0>
 800446e:	f04f 30ff 	mov.w	r0, #4294967295
 8004472:	b00d      	add	sp, #52	@ 0x34
 8004474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004478:	4642      	mov	r2, r8
 800447a:	464b      	mov	r3, r9
 800447c:	4640      	mov	r0, r8
 800447e:	4649      	mov	r1, r9
 8004480:	f7fc fb5c 	bl	8000b3c <__aeabi_dcmpun>
 8004484:	b140      	cbz	r0, 8004498 <_printf_float+0xe0>
 8004486:	464b      	mov	r3, r9
 8004488:	2b00      	cmp	r3, #0
 800448a:	bfbc      	itt	lt
 800448c:	232d      	movlt	r3, #45	@ 0x2d
 800448e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004492:	4a7e      	ldr	r2, [pc, #504]	@ (800468c <_printf_float+0x2d4>)
 8004494:	4b7e      	ldr	r3, [pc, #504]	@ (8004690 <_printf_float+0x2d8>)
 8004496:	e7d4      	b.n	8004442 <_printf_float+0x8a>
 8004498:	6863      	ldr	r3, [r4, #4]
 800449a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800449e:	9206      	str	r2, [sp, #24]
 80044a0:	1c5a      	adds	r2, r3, #1
 80044a2:	d13b      	bne.n	800451c <_printf_float+0x164>
 80044a4:	2306      	movs	r3, #6
 80044a6:	6063      	str	r3, [r4, #4]
 80044a8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80044ac:	2300      	movs	r3, #0
 80044ae:	6022      	str	r2, [r4, #0]
 80044b0:	9303      	str	r3, [sp, #12]
 80044b2:	ab0a      	add	r3, sp, #40	@ 0x28
 80044b4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80044b8:	ab09      	add	r3, sp, #36	@ 0x24
 80044ba:	9300      	str	r3, [sp, #0]
 80044bc:	6861      	ldr	r1, [r4, #4]
 80044be:	ec49 8b10 	vmov	d0, r8, r9
 80044c2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80044c6:	4628      	mov	r0, r5
 80044c8:	f7ff fed6 	bl	8004278 <__cvt>
 80044cc:	9b06      	ldr	r3, [sp, #24]
 80044ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80044d0:	2b47      	cmp	r3, #71	@ 0x47
 80044d2:	4680      	mov	r8, r0
 80044d4:	d129      	bne.n	800452a <_printf_float+0x172>
 80044d6:	1cc8      	adds	r0, r1, #3
 80044d8:	db02      	blt.n	80044e0 <_printf_float+0x128>
 80044da:	6863      	ldr	r3, [r4, #4]
 80044dc:	4299      	cmp	r1, r3
 80044de:	dd41      	ble.n	8004564 <_printf_float+0x1ac>
 80044e0:	f1aa 0a02 	sub.w	sl, sl, #2
 80044e4:	fa5f fa8a 	uxtb.w	sl, sl
 80044e8:	3901      	subs	r1, #1
 80044ea:	4652      	mov	r2, sl
 80044ec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80044f0:	9109      	str	r1, [sp, #36]	@ 0x24
 80044f2:	f7ff ff26 	bl	8004342 <__exponent>
 80044f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80044f8:	1813      	adds	r3, r2, r0
 80044fa:	2a01      	cmp	r2, #1
 80044fc:	4681      	mov	r9, r0
 80044fe:	6123      	str	r3, [r4, #16]
 8004500:	dc02      	bgt.n	8004508 <_printf_float+0x150>
 8004502:	6822      	ldr	r2, [r4, #0]
 8004504:	07d2      	lsls	r2, r2, #31
 8004506:	d501      	bpl.n	800450c <_printf_float+0x154>
 8004508:	3301      	adds	r3, #1
 800450a:	6123      	str	r3, [r4, #16]
 800450c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004510:	2b00      	cmp	r3, #0
 8004512:	d0a2      	beq.n	800445a <_printf_float+0xa2>
 8004514:	232d      	movs	r3, #45	@ 0x2d
 8004516:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800451a:	e79e      	b.n	800445a <_printf_float+0xa2>
 800451c:	9a06      	ldr	r2, [sp, #24]
 800451e:	2a47      	cmp	r2, #71	@ 0x47
 8004520:	d1c2      	bne.n	80044a8 <_printf_float+0xf0>
 8004522:	2b00      	cmp	r3, #0
 8004524:	d1c0      	bne.n	80044a8 <_printf_float+0xf0>
 8004526:	2301      	movs	r3, #1
 8004528:	e7bd      	b.n	80044a6 <_printf_float+0xee>
 800452a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800452e:	d9db      	bls.n	80044e8 <_printf_float+0x130>
 8004530:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004534:	d118      	bne.n	8004568 <_printf_float+0x1b0>
 8004536:	2900      	cmp	r1, #0
 8004538:	6863      	ldr	r3, [r4, #4]
 800453a:	dd0b      	ble.n	8004554 <_printf_float+0x19c>
 800453c:	6121      	str	r1, [r4, #16]
 800453e:	b913      	cbnz	r3, 8004546 <_printf_float+0x18e>
 8004540:	6822      	ldr	r2, [r4, #0]
 8004542:	07d0      	lsls	r0, r2, #31
 8004544:	d502      	bpl.n	800454c <_printf_float+0x194>
 8004546:	3301      	adds	r3, #1
 8004548:	440b      	add	r3, r1
 800454a:	6123      	str	r3, [r4, #16]
 800454c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800454e:	f04f 0900 	mov.w	r9, #0
 8004552:	e7db      	b.n	800450c <_printf_float+0x154>
 8004554:	b913      	cbnz	r3, 800455c <_printf_float+0x1a4>
 8004556:	6822      	ldr	r2, [r4, #0]
 8004558:	07d2      	lsls	r2, r2, #31
 800455a:	d501      	bpl.n	8004560 <_printf_float+0x1a8>
 800455c:	3302      	adds	r3, #2
 800455e:	e7f4      	b.n	800454a <_printf_float+0x192>
 8004560:	2301      	movs	r3, #1
 8004562:	e7f2      	b.n	800454a <_printf_float+0x192>
 8004564:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004568:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800456a:	4299      	cmp	r1, r3
 800456c:	db05      	blt.n	800457a <_printf_float+0x1c2>
 800456e:	6823      	ldr	r3, [r4, #0]
 8004570:	6121      	str	r1, [r4, #16]
 8004572:	07d8      	lsls	r0, r3, #31
 8004574:	d5ea      	bpl.n	800454c <_printf_float+0x194>
 8004576:	1c4b      	adds	r3, r1, #1
 8004578:	e7e7      	b.n	800454a <_printf_float+0x192>
 800457a:	2900      	cmp	r1, #0
 800457c:	bfd4      	ite	le
 800457e:	f1c1 0202 	rsble	r2, r1, #2
 8004582:	2201      	movgt	r2, #1
 8004584:	4413      	add	r3, r2
 8004586:	e7e0      	b.n	800454a <_printf_float+0x192>
 8004588:	6823      	ldr	r3, [r4, #0]
 800458a:	055a      	lsls	r2, r3, #21
 800458c:	d407      	bmi.n	800459e <_printf_float+0x1e6>
 800458e:	6923      	ldr	r3, [r4, #16]
 8004590:	4642      	mov	r2, r8
 8004592:	4631      	mov	r1, r6
 8004594:	4628      	mov	r0, r5
 8004596:	47b8      	blx	r7
 8004598:	3001      	adds	r0, #1
 800459a:	d12b      	bne.n	80045f4 <_printf_float+0x23c>
 800459c:	e767      	b.n	800446e <_printf_float+0xb6>
 800459e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80045a2:	f240 80dd 	bls.w	8004760 <_printf_float+0x3a8>
 80045a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80045aa:	2200      	movs	r2, #0
 80045ac:	2300      	movs	r3, #0
 80045ae:	f7fc fa93 	bl	8000ad8 <__aeabi_dcmpeq>
 80045b2:	2800      	cmp	r0, #0
 80045b4:	d033      	beq.n	800461e <_printf_float+0x266>
 80045b6:	4a37      	ldr	r2, [pc, #220]	@ (8004694 <_printf_float+0x2dc>)
 80045b8:	2301      	movs	r3, #1
 80045ba:	4631      	mov	r1, r6
 80045bc:	4628      	mov	r0, r5
 80045be:	47b8      	blx	r7
 80045c0:	3001      	adds	r0, #1
 80045c2:	f43f af54 	beq.w	800446e <_printf_float+0xb6>
 80045c6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80045ca:	4543      	cmp	r3, r8
 80045cc:	db02      	blt.n	80045d4 <_printf_float+0x21c>
 80045ce:	6823      	ldr	r3, [r4, #0]
 80045d0:	07d8      	lsls	r0, r3, #31
 80045d2:	d50f      	bpl.n	80045f4 <_printf_float+0x23c>
 80045d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045d8:	4631      	mov	r1, r6
 80045da:	4628      	mov	r0, r5
 80045dc:	47b8      	blx	r7
 80045de:	3001      	adds	r0, #1
 80045e0:	f43f af45 	beq.w	800446e <_printf_float+0xb6>
 80045e4:	f04f 0900 	mov.w	r9, #0
 80045e8:	f108 38ff 	add.w	r8, r8, #4294967295
 80045ec:	f104 0a1a 	add.w	sl, r4, #26
 80045f0:	45c8      	cmp	r8, r9
 80045f2:	dc09      	bgt.n	8004608 <_printf_float+0x250>
 80045f4:	6823      	ldr	r3, [r4, #0]
 80045f6:	079b      	lsls	r3, r3, #30
 80045f8:	f100 8103 	bmi.w	8004802 <_printf_float+0x44a>
 80045fc:	68e0      	ldr	r0, [r4, #12]
 80045fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004600:	4298      	cmp	r0, r3
 8004602:	bfb8      	it	lt
 8004604:	4618      	movlt	r0, r3
 8004606:	e734      	b.n	8004472 <_printf_float+0xba>
 8004608:	2301      	movs	r3, #1
 800460a:	4652      	mov	r2, sl
 800460c:	4631      	mov	r1, r6
 800460e:	4628      	mov	r0, r5
 8004610:	47b8      	blx	r7
 8004612:	3001      	adds	r0, #1
 8004614:	f43f af2b 	beq.w	800446e <_printf_float+0xb6>
 8004618:	f109 0901 	add.w	r9, r9, #1
 800461c:	e7e8      	b.n	80045f0 <_printf_float+0x238>
 800461e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004620:	2b00      	cmp	r3, #0
 8004622:	dc39      	bgt.n	8004698 <_printf_float+0x2e0>
 8004624:	4a1b      	ldr	r2, [pc, #108]	@ (8004694 <_printf_float+0x2dc>)
 8004626:	2301      	movs	r3, #1
 8004628:	4631      	mov	r1, r6
 800462a:	4628      	mov	r0, r5
 800462c:	47b8      	blx	r7
 800462e:	3001      	adds	r0, #1
 8004630:	f43f af1d 	beq.w	800446e <_printf_float+0xb6>
 8004634:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004638:	ea59 0303 	orrs.w	r3, r9, r3
 800463c:	d102      	bne.n	8004644 <_printf_float+0x28c>
 800463e:	6823      	ldr	r3, [r4, #0]
 8004640:	07d9      	lsls	r1, r3, #31
 8004642:	d5d7      	bpl.n	80045f4 <_printf_float+0x23c>
 8004644:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004648:	4631      	mov	r1, r6
 800464a:	4628      	mov	r0, r5
 800464c:	47b8      	blx	r7
 800464e:	3001      	adds	r0, #1
 8004650:	f43f af0d 	beq.w	800446e <_printf_float+0xb6>
 8004654:	f04f 0a00 	mov.w	sl, #0
 8004658:	f104 0b1a 	add.w	fp, r4, #26
 800465c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800465e:	425b      	negs	r3, r3
 8004660:	4553      	cmp	r3, sl
 8004662:	dc01      	bgt.n	8004668 <_printf_float+0x2b0>
 8004664:	464b      	mov	r3, r9
 8004666:	e793      	b.n	8004590 <_printf_float+0x1d8>
 8004668:	2301      	movs	r3, #1
 800466a:	465a      	mov	r2, fp
 800466c:	4631      	mov	r1, r6
 800466e:	4628      	mov	r0, r5
 8004670:	47b8      	blx	r7
 8004672:	3001      	adds	r0, #1
 8004674:	f43f aefb 	beq.w	800446e <_printf_float+0xb6>
 8004678:	f10a 0a01 	add.w	sl, sl, #1
 800467c:	e7ee      	b.n	800465c <_printf_float+0x2a4>
 800467e:	bf00      	nop
 8004680:	7fefffff 	.word	0x7fefffff
 8004684:	08007038 	.word	0x08007038
 8004688:	08007034 	.word	0x08007034
 800468c:	08007040 	.word	0x08007040
 8004690:	0800703c 	.word	0x0800703c
 8004694:	08007044 	.word	0x08007044
 8004698:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800469a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800469e:	4553      	cmp	r3, sl
 80046a0:	bfa8      	it	ge
 80046a2:	4653      	movge	r3, sl
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	4699      	mov	r9, r3
 80046a8:	dc36      	bgt.n	8004718 <_printf_float+0x360>
 80046aa:	f04f 0b00 	mov.w	fp, #0
 80046ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80046b2:	f104 021a 	add.w	r2, r4, #26
 80046b6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80046b8:	9306      	str	r3, [sp, #24]
 80046ba:	eba3 0309 	sub.w	r3, r3, r9
 80046be:	455b      	cmp	r3, fp
 80046c0:	dc31      	bgt.n	8004726 <_printf_float+0x36e>
 80046c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046c4:	459a      	cmp	sl, r3
 80046c6:	dc3a      	bgt.n	800473e <_printf_float+0x386>
 80046c8:	6823      	ldr	r3, [r4, #0]
 80046ca:	07da      	lsls	r2, r3, #31
 80046cc:	d437      	bmi.n	800473e <_printf_float+0x386>
 80046ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046d0:	ebaa 0903 	sub.w	r9, sl, r3
 80046d4:	9b06      	ldr	r3, [sp, #24]
 80046d6:	ebaa 0303 	sub.w	r3, sl, r3
 80046da:	4599      	cmp	r9, r3
 80046dc:	bfa8      	it	ge
 80046de:	4699      	movge	r9, r3
 80046e0:	f1b9 0f00 	cmp.w	r9, #0
 80046e4:	dc33      	bgt.n	800474e <_printf_float+0x396>
 80046e6:	f04f 0800 	mov.w	r8, #0
 80046ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80046ee:	f104 0b1a 	add.w	fp, r4, #26
 80046f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046f4:	ebaa 0303 	sub.w	r3, sl, r3
 80046f8:	eba3 0309 	sub.w	r3, r3, r9
 80046fc:	4543      	cmp	r3, r8
 80046fe:	f77f af79 	ble.w	80045f4 <_printf_float+0x23c>
 8004702:	2301      	movs	r3, #1
 8004704:	465a      	mov	r2, fp
 8004706:	4631      	mov	r1, r6
 8004708:	4628      	mov	r0, r5
 800470a:	47b8      	blx	r7
 800470c:	3001      	adds	r0, #1
 800470e:	f43f aeae 	beq.w	800446e <_printf_float+0xb6>
 8004712:	f108 0801 	add.w	r8, r8, #1
 8004716:	e7ec      	b.n	80046f2 <_printf_float+0x33a>
 8004718:	4642      	mov	r2, r8
 800471a:	4631      	mov	r1, r6
 800471c:	4628      	mov	r0, r5
 800471e:	47b8      	blx	r7
 8004720:	3001      	adds	r0, #1
 8004722:	d1c2      	bne.n	80046aa <_printf_float+0x2f2>
 8004724:	e6a3      	b.n	800446e <_printf_float+0xb6>
 8004726:	2301      	movs	r3, #1
 8004728:	4631      	mov	r1, r6
 800472a:	4628      	mov	r0, r5
 800472c:	9206      	str	r2, [sp, #24]
 800472e:	47b8      	blx	r7
 8004730:	3001      	adds	r0, #1
 8004732:	f43f ae9c 	beq.w	800446e <_printf_float+0xb6>
 8004736:	9a06      	ldr	r2, [sp, #24]
 8004738:	f10b 0b01 	add.w	fp, fp, #1
 800473c:	e7bb      	b.n	80046b6 <_printf_float+0x2fe>
 800473e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004742:	4631      	mov	r1, r6
 8004744:	4628      	mov	r0, r5
 8004746:	47b8      	blx	r7
 8004748:	3001      	adds	r0, #1
 800474a:	d1c0      	bne.n	80046ce <_printf_float+0x316>
 800474c:	e68f      	b.n	800446e <_printf_float+0xb6>
 800474e:	9a06      	ldr	r2, [sp, #24]
 8004750:	464b      	mov	r3, r9
 8004752:	4442      	add	r2, r8
 8004754:	4631      	mov	r1, r6
 8004756:	4628      	mov	r0, r5
 8004758:	47b8      	blx	r7
 800475a:	3001      	adds	r0, #1
 800475c:	d1c3      	bne.n	80046e6 <_printf_float+0x32e>
 800475e:	e686      	b.n	800446e <_printf_float+0xb6>
 8004760:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004764:	f1ba 0f01 	cmp.w	sl, #1
 8004768:	dc01      	bgt.n	800476e <_printf_float+0x3b6>
 800476a:	07db      	lsls	r3, r3, #31
 800476c:	d536      	bpl.n	80047dc <_printf_float+0x424>
 800476e:	2301      	movs	r3, #1
 8004770:	4642      	mov	r2, r8
 8004772:	4631      	mov	r1, r6
 8004774:	4628      	mov	r0, r5
 8004776:	47b8      	blx	r7
 8004778:	3001      	adds	r0, #1
 800477a:	f43f ae78 	beq.w	800446e <_printf_float+0xb6>
 800477e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004782:	4631      	mov	r1, r6
 8004784:	4628      	mov	r0, r5
 8004786:	47b8      	blx	r7
 8004788:	3001      	adds	r0, #1
 800478a:	f43f ae70 	beq.w	800446e <_printf_float+0xb6>
 800478e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004792:	2200      	movs	r2, #0
 8004794:	2300      	movs	r3, #0
 8004796:	f10a 3aff 	add.w	sl, sl, #4294967295
 800479a:	f7fc f99d 	bl	8000ad8 <__aeabi_dcmpeq>
 800479e:	b9c0      	cbnz	r0, 80047d2 <_printf_float+0x41a>
 80047a0:	4653      	mov	r3, sl
 80047a2:	f108 0201 	add.w	r2, r8, #1
 80047a6:	4631      	mov	r1, r6
 80047a8:	4628      	mov	r0, r5
 80047aa:	47b8      	blx	r7
 80047ac:	3001      	adds	r0, #1
 80047ae:	d10c      	bne.n	80047ca <_printf_float+0x412>
 80047b0:	e65d      	b.n	800446e <_printf_float+0xb6>
 80047b2:	2301      	movs	r3, #1
 80047b4:	465a      	mov	r2, fp
 80047b6:	4631      	mov	r1, r6
 80047b8:	4628      	mov	r0, r5
 80047ba:	47b8      	blx	r7
 80047bc:	3001      	adds	r0, #1
 80047be:	f43f ae56 	beq.w	800446e <_printf_float+0xb6>
 80047c2:	f108 0801 	add.w	r8, r8, #1
 80047c6:	45d0      	cmp	r8, sl
 80047c8:	dbf3      	blt.n	80047b2 <_printf_float+0x3fa>
 80047ca:	464b      	mov	r3, r9
 80047cc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80047d0:	e6df      	b.n	8004592 <_printf_float+0x1da>
 80047d2:	f04f 0800 	mov.w	r8, #0
 80047d6:	f104 0b1a 	add.w	fp, r4, #26
 80047da:	e7f4      	b.n	80047c6 <_printf_float+0x40e>
 80047dc:	2301      	movs	r3, #1
 80047de:	4642      	mov	r2, r8
 80047e0:	e7e1      	b.n	80047a6 <_printf_float+0x3ee>
 80047e2:	2301      	movs	r3, #1
 80047e4:	464a      	mov	r2, r9
 80047e6:	4631      	mov	r1, r6
 80047e8:	4628      	mov	r0, r5
 80047ea:	47b8      	blx	r7
 80047ec:	3001      	adds	r0, #1
 80047ee:	f43f ae3e 	beq.w	800446e <_printf_float+0xb6>
 80047f2:	f108 0801 	add.w	r8, r8, #1
 80047f6:	68e3      	ldr	r3, [r4, #12]
 80047f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80047fa:	1a5b      	subs	r3, r3, r1
 80047fc:	4543      	cmp	r3, r8
 80047fe:	dcf0      	bgt.n	80047e2 <_printf_float+0x42a>
 8004800:	e6fc      	b.n	80045fc <_printf_float+0x244>
 8004802:	f04f 0800 	mov.w	r8, #0
 8004806:	f104 0919 	add.w	r9, r4, #25
 800480a:	e7f4      	b.n	80047f6 <_printf_float+0x43e>

0800480c <_printf_common>:
 800480c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004810:	4616      	mov	r6, r2
 8004812:	4698      	mov	r8, r3
 8004814:	688a      	ldr	r2, [r1, #8]
 8004816:	690b      	ldr	r3, [r1, #16]
 8004818:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800481c:	4293      	cmp	r3, r2
 800481e:	bfb8      	it	lt
 8004820:	4613      	movlt	r3, r2
 8004822:	6033      	str	r3, [r6, #0]
 8004824:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004828:	4607      	mov	r7, r0
 800482a:	460c      	mov	r4, r1
 800482c:	b10a      	cbz	r2, 8004832 <_printf_common+0x26>
 800482e:	3301      	adds	r3, #1
 8004830:	6033      	str	r3, [r6, #0]
 8004832:	6823      	ldr	r3, [r4, #0]
 8004834:	0699      	lsls	r1, r3, #26
 8004836:	bf42      	ittt	mi
 8004838:	6833      	ldrmi	r3, [r6, #0]
 800483a:	3302      	addmi	r3, #2
 800483c:	6033      	strmi	r3, [r6, #0]
 800483e:	6825      	ldr	r5, [r4, #0]
 8004840:	f015 0506 	ands.w	r5, r5, #6
 8004844:	d106      	bne.n	8004854 <_printf_common+0x48>
 8004846:	f104 0a19 	add.w	sl, r4, #25
 800484a:	68e3      	ldr	r3, [r4, #12]
 800484c:	6832      	ldr	r2, [r6, #0]
 800484e:	1a9b      	subs	r3, r3, r2
 8004850:	42ab      	cmp	r3, r5
 8004852:	dc26      	bgt.n	80048a2 <_printf_common+0x96>
 8004854:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004858:	6822      	ldr	r2, [r4, #0]
 800485a:	3b00      	subs	r3, #0
 800485c:	bf18      	it	ne
 800485e:	2301      	movne	r3, #1
 8004860:	0692      	lsls	r2, r2, #26
 8004862:	d42b      	bmi.n	80048bc <_printf_common+0xb0>
 8004864:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004868:	4641      	mov	r1, r8
 800486a:	4638      	mov	r0, r7
 800486c:	47c8      	blx	r9
 800486e:	3001      	adds	r0, #1
 8004870:	d01e      	beq.n	80048b0 <_printf_common+0xa4>
 8004872:	6823      	ldr	r3, [r4, #0]
 8004874:	6922      	ldr	r2, [r4, #16]
 8004876:	f003 0306 	and.w	r3, r3, #6
 800487a:	2b04      	cmp	r3, #4
 800487c:	bf02      	ittt	eq
 800487e:	68e5      	ldreq	r5, [r4, #12]
 8004880:	6833      	ldreq	r3, [r6, #0]
 8004882:	1aed      	subeq	r5, r5, r3
 8004884:	68a3      	ldr	r3, [r4, #8]
 8004886:	bf0c      	ite	eq
 8004888:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800488c:	2500      	movne	r5, #0
 800488e:	4293      	cmp	r3, r2
 8004890:	bfc4      	itt	gt
 8004892:	1a9b      	subgt	r3, r3, r2
 8004894:	18ed      	addgt	r5, r5, r3
 8004896:	2600      	movs	r6, #0
 8004898:	341a      	adds	r4, #26
 800489a:	42b5      	cmp	r5, r6
 800489c:	d11a      	bne.n	80048d4 <_printf_common+0xc8>
 800489e:	2000      	movs	r0, #0
 80048a0:	e008      	b.n	80048b4 <_printf_common+0xa8>
 80048a2:	2301      	movs	r3, #1
 80048a4:	4652      	mov	r2, sl
 80048a6:	4641      	mov	r1, r8
 80048a8:	4638      	mov	r0, r7
 80048aa:	47c8      	blx	r9
 80048ac:	3001      	adds	r0, #1
 80048ae:	d103      	bne.n	80048b8 <_printf_common+0xac>
 80048b0:	f04f 30ff 	mov.w	r0, #4294967295
 80048b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048b8:	3501      	adds	r5, #1
 80048ba:	e7c6      	b.n	800484a <_printf_common+0x3e>
 80048bc:	18e1      	adds	r1, r4, r3
 80048be:	1c5a      	adds	r2, r3, #1
 80048c0:	2030      	movs	r0, #48	@ 0x30
 80048c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80048c6:	4422      	add	r2, r4
 80048c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80048cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80048d0:	3302      	adds	r3, #2
 80048d2:	e7c7      	b.n	8004864 <_printf_common+0x58>
 80048d4:	2301      	movs	r3, #1
 80048d6:	4622      	mov	r2, r4
 80048d8:	4641      	mov	r1, r8
 80048da:	4638      	mov	r0, r7
 80048dc:	47c8      	blx	r9
 80048de:	3001      	adds	r0, #1
 80048e0:	d0e6      	beq.n	80048b0 <_printf_common+0xa4>
 80048e2:	3601      	adds	r6, #1
 80048e4:	e7d9      	b.n	800489a <_printf_common+0x8e>
	...

080048e8 <_printf_i>:
 80048e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048ec:	7e0f      	ldrb	r7, [r1, #24]
 80048ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80048f0:	2f78      	cmp	r7, #120	@ 0x78
 80048f2:	4691      	mov	r9, r2
 80048f4:	4680      	mov	r8, r0
 80048f6:	460c      	mov	r4, r1
 80048f8:	469a      	mov	sl, r3
 80048fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80048fe:	d807      	bhi.n	8004910 <_printf_i+0x28>
 8004900:	2f62      	cmp	r7, #98	@ 0x62
 8004902:	d80a      	bhi.n	800491a <_printf_i+0x32>
 8004904:	2f00      	cmp	r7, #0
 8004906:	f000 80d1 	beq.w	8004aac <_printf_i+0x1c4>
 800490a:	2f58      	cmp	r7, #88	@ 0x58
 800490c:	f000 80b8 	beq.w	8004a80 <_printf_i+0x198>
 8004910:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004914:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004918:	e03a      	b.n	8004990 <_printf_i+0xa8>
 800491a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800491e:	2b15      	cmp	r3, #21
 8004920:	d8f6      	bhi.n	8004910 <_printf_i+0x28>
 8004922:	a101      	add	r1, pc, #4	@ (adr r1, 8004928 <_printf_i+0x40>)
 8004924:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004928:	08004981 	.word	0x08004981
 800492c:	08004995 	.word	0x08004995
 8004930:	08004911 	.word	0x08004911
 8004934:	08004911 	.word	0x08004911
 8004938:	08004911 	.word	0x08004911
 800493c:	08004911 	.word	0x08004911
 8004940:	08004995 	.word	0x08004995
 8004944:	08004911 	.word	0x08004911
 8004948:	08004911 	.word	0x08004911
 800494c:	08004911 	.word	0x08004911
 8004950:	08004911 	.word	0x08004911
 8004954:	08004a93 	.word	0x08004a93
 8004958:	080049bf 	.word	0x080049bf
 800495c:	08004a4d 	.word	0x08004a4d
 8004960:	08004911 	.word	0x08004911
 8004964:	08004911 	.word	0x08004911
 8004968:	08004ab5 	.word	0x08004ab5
 800496c:	08004911 	.word	0x08004911
 8004970:	080049bf 	.word	0x080049bf
 8004974:	08004911 	.word	0x08004911
 8004978:	08004911 	.word	0x08004911
 800497c:	08004a55 	.word	0x08004a55
 8004980:	6833      	ldr	r3, [r6, #0]
 8004982:	1d1a      	adds	r2, r3, #4
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	6032      	str	r2, [r6, #0]
 8004988:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800498c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004990:	2301      	movs	r3, #1
 8004992:	e09c      	b.n	8004ace <_printf_i+0x1e6>
 8004994:	6833      	ldr	r3, [r6, #0]
 8004996:	6820      	ldr	r0, [r4, #0]
 8004998:	1d19      	adds	r1, r3, #4
 800499a:	6031      	str	r1, [r6, #0]
 800499c:	0606      	lsls	r6, r0, #24
 800499e:	d501      	bpl.n	80049a4 <_printf_i+0xbc>
 80049a0:	681d      	ldr	r5, [r3, #0]
 80049a2:	e003      	b.n	80049ac <_printf_i+0xc4>
 80049a4:	0645      	lsls	r5, r0, #25
 80049a6:	d5fb      	bpl.n	80049a0 <_printf_i+0xb8>
 80049a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80049ac:	2d00      	cmp	r5, #0
 80049ae:	da03      	bge.n	80049b8 <_printf_i+0xd0>
 80049b0:	232d      	movs	r3, #45	@ 0x2d
 80049b2:	426d      	negs	r5, r5
 80049b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049b8:	4858      	ldr	r0, [pc, #352]	@ (8004b1c <_printf_i+0x234>)
 80049ba:	230a      	movs	r3, #10
 80049bc:	e011      	b.n	80049e2 <_printf_i+0xfa>
 80049be:	6821      	ldr	r1, [r4, #0]
 80049c0:	6833      	ldr	r3, [r6, #0]
 80049c2:	0608      	lsls	r0, r1, #24
 80049c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80049c8:	d402      	bmi.n	80049d0 <_printf_i+0xe8>
 80049ca:	0649      	lsls	r1, r1, #25
 80049cc:	bf48      	it	mi
 80049ce:	b2ad      	uxthmi	r5, r5
 80049d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80049d2:	4852      	ldr	r0, [pc, #328]	@ (8004b1c <_printf_i+0x234>)
 80049d4:	6033      	str	r3, [r6, #0]
 80049d6:	bf14      	ite	ne
 80049d8:	230a      	movne	r3, #10
 80049da:	2308      	moveq	r3, #8
 80049dc:	2100      	movs	r1, #0
 80049de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80049e2:	6866      	ldr	r6, [r4, #4]
 80049e4:	60a6      	str	r6, [r4, #8]
 80049e6:	2e00      	cmp	r6, #0
 80049e8:	db05      	blt.n	80049f6 <_printf_i+0x10e>
 80049ea:	6821      	ldr	r1, [r4, #0]
 80049ec:	432e      	orrs	r6, r5
 80049ee:	f021 0104 	bic.w	r1, r1, #4
 80049f2:	6021      	str	r1, [r4, #0]
 80049f4:	d04b      	beq.n	8004a8e <_printf_i+0x1a6>
 80049f6:	4616      	mov	r6, r2
 80049f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80049fc:	fb03 5711 	mls	r7, r3, r1, r5
 8004a00:	5dc7      	ldrb	r7, [r0, r7]
 8004a02:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004a06:	462f      	mov	r7, r5
 8004a08:	42bb      	cmp	r3, r7
 8004a0a:	460d      	mov	r5, r1
 8004a0c:	d9f4      	bls.n	80049f8 <_printf_i+0x110>
 8004a0e:	2b08      	cmp	r3, #8
 8004a10:	d10b      	bne.n	8004a2a <_printf_i+0x142>
 8004a12:	6823      	ldr	r3, [r4, #0]
 8004a14:	07df      	lsls	r7, r3, #31
 8004a16:	d508      	bpl.n	8004a2a <_printf_i+0x142>
 8004a18:	6923      	ldr	r3, [r4, #16]
 8004a1a:	6861      	ldr	r1, [r4, #4]
 8004a1c:	4299      	cmp	r1, r3
 8004a1e:	bfde      	ittt	le
 8004a20:	2330      	movle	r3, #48	@ 0x30
 8004a22:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004a26:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004a2a:	1b92      	subs	r2, r2, r6
 8004a2c:	6122      	str	r2, [r4, #16]
 8004a2e:	f8cd a000 	str.w	sl, [sp]
 8004a32:	464b      	mov	r3, r9
 8004a34:	aa03      	add	r2, sp, #12
 8004a36:	4621      	mov	r1, r4
 8004a38:	4640      	mov	r0, r8
 8004a3a:	f7ff fee7 	bl	800480c <_printf_common>
 8004a3e:	3001      	adds	r0, #1
 8004a40:	d14a      	bne.n	8004ad8 <_printf_i+0x1f0>
 8004a42:	f04f 30ff 	mov.w	r0, #4294967295
 8004a46:	b004      	add	sp, #16
 8004a48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a4c:	6823      	ldr	r3, [r4, #0]
 8004a4e:	f043 0320 	orr.w	r3, r3, #32
 8004a52:	6023      	str	r3, [r4, #0]
 8004a54:	4832      	ldr	r0, [pc, #200]	@ (8004b20 <_printf_i+0x238>)
 8004a56:	2778      	movs	r7, #120	@ 0x78
 8004a58:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004a5c:	6823      	ldr	r3, [r4, #0]
 8004a5e:	6831      	ldr	r1, [r6, #0]
 8004a60:	061f      	lsls	r7, r3, #24
 8004a62:	f851 5b04 	ldr.w	r5, [r1], #4
 8004a66:	d402      	bmi.n	8004a6e <_printf_i+0x186>
 8004a68:	065f      	lsls	r7, r3, #25
 8004a6a:	bf48      	it	mi
 8004a6c:	b2ad      	uxthmi	r5, r5
 8004a6e:	6031      	str	r1, [r6, #0]
 8004a70:	07d9      	lsls	r1, r3, #31
 8004a72:	bf44      	itt	mi
 8004a74:	f043 0320 	orrmi.w	r3, r3, #32
 8004a78:	6023      	strmi	r3, [r4, #0]
 8004a7a:	b11d      	cbz	r5, 8004a84 <_printf_i+0x19c>
 8004a7c:	2310      	movs	r3, #16
 8004a7e:	e7ad      	b.n	80049dc <_printf_i+0xf4>
 8004a80:	4826      	ldr	r0, [pc, #152]	@ (8004b1c <_printf_i+0x234>)
 8004a82:	e7e9      	b.n	8004a58 <_printf_i+0x170>
 8004a84:	6823      	ldr	r3, [r4, #0]
 8004a86:	f023 0320 	bic.w	r3, r3, #32
 8004a8a:	6023      	str	r3, [r4, #0]
 8004a8c:	e7f6      	b.n	8004a7c <_printf_i+0x194>
 8004a8e:	4616      	mov	r6, r2
 8004a90:	e7bd      	b.n	8004a0e <_printf_i+0x126>
 8004a92:	6833      	ldr	r3, [r6, #0]
 8004a94:	6825      	ldr	r5, [r4, #0]
 8004a96:	6961      	ldr	r1, [r4, #20]
 8004a98:	1d18      	adds	r0, r3, #4
 8004a9a:	6030      	str	r0, [r6, #0]
 8004a9c:	062e      	lsls	r6, r5, #24
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	d501      	bpl.n	8004aa6 <_printf_i+0x1be>
 8004aa2:	6019      	str	r1, [r3, #0]
 8004aa4:	e002      	b.n	8004aac <_printf_i+0x1c4>
 8004aa6:	0668      	lsls	r0, r5, #25
 8004aa8:	d5fb      	bpl.n	8004aa2 <_printf_i+0x1ba>
 8004aaa:	8019      	strh	r1, [r3, #0]
 8004aac:	2300      	movs	r3, #0
 8004aae:	6123      	str	r3, [r4, #16]
 8004ab0:	4616      	mov	r6, r2
 8004ab2:	e7bc      	b.n	8004a2e <_printf_i+0x146>
 8004ab4:	6833      	ldr	r3, [r6, #0]
 8004ab6:	1d1a      	adds	r2, r3, #4
 8004ab8:	6032      	str	r2, [r6, #0]
 8004aba:	681e      	ldr	r6, [r3, #0]
 8004abc:	6862      	ldr	r2, [r4, #4]
 8004abe:	2100      	movs	r1, #0
 8004ac0:	4630      	mov	r0, r6
 8004ac2:	f7fb fb8d 	bl	80001e0 <memchr>
 8004ac6:	b108      	cbz	r0, 8004acc <_printf_i+0x1e4>
 8004ac8:	1b80      	subs	r0, r0, r6
 8004aca:	6060      	str	r0, [r4, #4]
 8004acc:	6863      	ldr	r3, [r4, #4]
 8004ace:	6123      	str	r3, [r4, #16]
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ad6:	e7aa      	b.n	8004a2e <_printf_i+0x146>
 8004ad8:	6923      	ldr	r3, [r4, #16]
 8004ada:	4632      	mov	r2, r6
 8004adc:	4649      	mov	r1, r9
 8004ade:	4640      	mov	r0, r8
 8004ae0:	47d0      	blx	sl
 8004ae2:	3001      	adds	r0, #1
 8004ae4:	d0ad      	beq.n	8004a42 <_printf_i+0x15a>
 8004ae6:	6823      	ldr	r3, [r4, #0]
 8004ae8:	079b      	lsls	r3, r3, #30
 8004aea:	d413      	bmi.n	8004b14 <_printf_i+0x22c>
 8004aec:	68e0      	ldr	r0, [r4, #12]
 8004aee:	9b03      	ldr	r3, [sp, #12]
 8004af0:	4298      	cmp	r0, r3
 8004af2:	bfb8      	it	lt
 8004af4:	4618      	movlt	r0, r3
 8004af6:	e7a6      	b.n	8004a46 <_printf_i+0x15e>
 8004af8:	2301      	movs	r3, #1
 8004afa:	4632      	mov	r2, r6
 8004afc:	4649      	mov	r1, r9
 8004afe:	4640      	mov	r0, r8
 8004b00:	47d0      	blx	sl
 8004b02:	3001      	adds	r0, #1
 8004b04:	d09d      	beq.n	8004a42 <_printf_i+0x15a>
 8004b06:	3501      	adds	r5, #1
 8004b08:	68e3      	ldr	r3, [r4, #12]
 8004b0a:	9903      	ldr	r1, [sp, #12]
 8004b0c:	1a5b      	subs	r3, r3, r1
 8004b0e:	42ab      	cmp	r3, r5
 8004b10:	dcf2      	bgt.n	8004af8 <_printf_i+0x210>
 8004b12:	e7eb      	b.n	8004aec <_printf_i+0x204>
 8004b14:	2500      	movs	r5, #0
 8004b16:	f104 0619 	add.w	r6, r4, #25
 8004b1a:	e7f5      	b.n	8004b08 <_printf_i+0x220>
 8004b1c:	08007046 	.word	0x08007046
 8004b20:	08007057 	.word	0x08007057

08004b24 <std>:
 8004b24:	2300      	movs	r3, #0
 8004b26:	b510      	push	{r4, lr}
 8004b28:	4604      	mov	r4, r0
 8004b2a:	e9c0 3300 	strd	r3, r3, [r0]
 8004b2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004b32:	6083      	str	r3, [r0, #8]
 8004b34:	8181      	strh	r1, [r0, #12]
 8004b36:	6643      	str	r3, [r0, #100]	@ 0x64
 8004b38:	81c2      	strh	r2, [r0, #14]
 8004b3a:	6183      	str	r3, [r0, #24]
 8004b3c:	4619      	mov	r1, r3
 8004b3e:	2208      	movs	r2, #8
 8004b40:	305c      	adds	r0, #92	@ 0x5c
 8004b42:	f000 f9f9 	bl	8004f38 <memset>
 8004b46:	4b0d      	ldr	r3, [pc, #52]	@ (8004b7c <std+0x58>)
 8004b48:	6263      	str	r3, [r4, #36]	@ 0x24
 8004b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8004b80 <std+0x5c>)
 8004b4c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8004b84 <std+0x60>)
 8004b50:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004b52:	4b0d      	ldr	r3, [pc, #52]	@ (8004b88 <std+0x64>)
 8004b54:	6323      	str	r3, [r4, #48]	@ 0x30
 8004b56:	4b0d      	ldr	r3, [pc, #52]	@ (8004b8c <std+0x68>)
 8004b58:	6224      	str	r4, [r4, #32]
 8004b5a:	429c      	cmp	r4, r3
 8004b5c:	d006      	beq.n	8004b6c <std+0x48>
 8004b5e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004b62:	4294      	cmp	r4, r2
 8004b64:	d002      	beq.n	8004b6c <std+0x48>
 8004b66:	33d0      	adds	r3, #208	@ 0xd0
 8004b68:	429c      	cmp	r4, r3
 8004b6a:	d105      	bne.n	8004b78 <std+0x54>
 8004b6c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004b70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b74:	f000 ba5c 	b.w	8005030 <__retarget_lock_init_recursive>
 8004b78:	bd10      	pop	{r4, pc}
 8004b7a:	bf00      	nop
 8004b7c:	08004d89 	.word	0x08004d89
 8004b80:	08004dab 	.word	0x08004dab
 8004b84:	08004de3 	.word	0x08004de3
 8004b88:	08004e07 	.word	0x08004e07
 8004b8c:	200002d0 	.word	0x200002d0

08004b90 <stdio_exit_handler>:
 8004b90:	4a02      	ldr	r2, [pc, #8]	@ (8004b9c <stdio_exit_handler+0xc>)
 8004b92:	4903      	ldr	r1, [pc, #12]	@ (8004ba0 <stdio_exit_handler+0x10>)
 8004b94:	4803      	ldr	r0, [pc, #12]	@ (8004ba4 <stdio_exit_handler+0x14>)
 8004b96:	f000 b869 	b.w	8004c6c <_fwalk_sglue>
 8004b9a:	bf00      	nop
 8004b9c:	2000000c 	.word	0x2000000c
 8004ba0:	08006969 	.word	0x08006969
 8004ba4:	2000001c 	.word	0x2000001c

08004ba8 <cleanup_stdio>:
 8004ba8:	6841      	ldr	r1, [r0, #4]
 8004baa:	4b0c      	ldr	r3, [pc, #48]	@ (8004bdc <cleanup_stdio+0x34>)
 8004bac:	4299      	cmp	r1, r3
 8004bae:	b510      	push	{r4, lr}
 8004bb0:	4604      	mov	r4, r0
 8004bb2:	d001      	beq.n	8004bb8 <cleanup_stdio+0x10>
 8004bb4:	f001 fed8 	bl	8006968 <_fflush_r>
 8004bb8:	68a1      	ldr	r1, [r4, #8]
 8004bba:	4b09      	ldr	r3, [pc, #36]	@ (8004be0 <cleanup_stdio+0x38>)
 8004bbc:	4299      	cmp	r1, r3
 8004bbe:	d002      	beq.n	8004bc6 <cleanup_stdio+0x1e>
 8004bc0:	4620      	mov	r0, r4
 8004bc2:	f001 fed1 	bl	8006968 <_fflush_r>
 8004bc6:	68e1      	ldr	r1, [r4, #12]
 8004bc8:	4b06      	ldr	r3, [pc, #24]	@ (8004be4 <cleanup_stdio+0x3c>)
 8004bca:	4299      	cmp	r1, r3
 8004bcc:	d004      	beq.n	8004bd8 <cleanup_stdio+0x30>
 8004bce:	4620      	mov	r0, r4
 8004bd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bd4:	f001 bec8 	b.w	8006968 <_fflush_r>
 8004bd8:	bd10      	pop	{r4, pc}
 8004bda:	bf00      	nop
 8004bdc:	200002d0 	.word	0x200002d0
 8004be0:	20000338 	.word	0x20000338
 8004be4:	200003a0 	.word	0x200003a0

08004be8 <global_stdio_init.part.0>:
 8004be8:	b510      	push	{r4, lr}
 8004bea:	4b0b      	ldr	r3, [pc, #44]	@ (8004c18 <global_stdio_init.part.0+0x30>)
 8004bec:	4c0b      	ldr	r4, [pc, #44]	@ (8004c1c <global_stdio_init.part.0+0x34>)
 8004bee:	4a0c      	ldr	r2, [pc, #48]	@ (8004c20 <global_stdio_init.part.0+0x38>)
 8004bf0:	601a      	str	r2, [r3, #0]
 8004bf2:	4620      	mov	r0, r4
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	2104      	movs	r1, #4
 8004bf8:	f7ff ff94 	bl	8004b24 <std>
 8004bfc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004c00:	2201      	movs	r2, #1
 8004c02:	2109      	movs	r1, #9
 8004c04:	f7ff ff8e 	bl	8004b24 <std>
 8004c08:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004c0c:	2202      	movs	r2, #2
 8004c0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c12:	2112      	movs	r1, #18
 8004c14:	f7ff bf86 	b.w	8004b24 <std>
 8004c18:	20000408 	.word	0x20000408
 8004c1c:	200002d0 	.word	0x200002d0
 8004c20:	08004b91 	.word	0x08004b91

08004c24 <__sfp_lock_acquire>:
 8004c24:	4801      	ldr	r0, [pc, #4]	@ (8004c2c <__sfp_lock_acquire+0x8>)
 8004c26:	f000 ba04 	b.w	8005032 <__retarget_lock_acquire_recursive>
 8004c2a:	bf00      	nop
 8004c2c:	20000411 	.word	0x20000411

08004c30 <__sfp_lock_release>:
 8004c30:	4801      	ldr	r0, [pc, #4]	@ (8004c38 <__sfp_lock_release+0x8>)
 8004c32:	f000 b9ff 	b.w	8005034 <__retarget_lock_release_recursive>
 8004c36:	bf00      	nop
 8004c38:	20000411 	.word	0x20000411

08004c3c <__sinit>:
 8004c3c:	b510      	push	{r4, lr}
 8004c3e:	4604      	mov	r4, r0
 8004c40:	f7ff fff0 	bl	8004c24 <__sfp_lock_acquire>
 8004c44:	6a23      	ldr	r3, [r4, #32]
 8004c46:	b11b      	cbz	r3, 8004c50 <__sinit+0x14>
 8004c48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c4c:	f7ff bff0 	b.w	8004c30 <__sfp_lock_release>
 8004c50:	4b04      	ldr	r3, [pc, #16]	@ (8004c64 <__sinit+0x28>)
 8004c52:	6223      	str	r3, [r4, #32]
 8004c54:	4b04      	ldr	r3, [pc, #16]	@ (8004c68 <__sinit+0x2c>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d1f5      	bne.n	8004c48 <__sinit+0xc>
 8004c5c:	f7ff ffc4 	bl	8004be8 <global_stdio_init.part.0>
 8004c60:	e7f2      	b.n	8004c48 <__sinit+0xc>
 8004c62:	bf00      	nop
 8004c64:	08004ba9 	.word	0x08004ba9
 8004c68:	20000408 	.word	0x20000408

08004c6c <_fwalk_sglue>:
 8004c6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c70:	4607      	mov	r7, r0
 8004c72:	4688      	mov	r8, r1
 8004c74:	4614      	mov	r4, r2
 8004c76:	2600      	movs	r6, #0
 8004c78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004c7c:	f1b9 0901 	subs.w	r9, r9, #1
 8004c80:	d505      	bpl.n	8004c8e <_fwalk_sglue+0x22>
 8004c82:	6824      	ldr	r4, [r4, #0]
 8004c84:	2c00      	cmp	r4, #0
 8004c86:	d1f7      	bne.n	8004c78 <_fwalk_sglue+0xc>
 8004c88:	4630      	mov	r0, r6
 8004c8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c8e:	89ab      	ldrh	r3, [r5, #12]
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d907      	bls.n	8004ca4 <_fwalk_sglue+0x38>
 8004c94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004c98:	3301      	adds	r3, #1
 8004c9a:	d003      	beq.n	8004ca4 <_fwalk_sglue+0x38>
 8004c9c:	4629      	mov	r1, r5
 8004c9e:	4638      	mov	r0, r7
 8004ca0:	47c0      	blx	r8
 8004ca2:	4306      	orrs	r6, r0
 8004ca4:	3568      	adds	r5, #104	@ 0x68
 8004ca6:	e7e9      	b.n	8004c7c <_fwalk_sglue+0x10>

08004ca8 <iprintf>:
 8004ca8:	b40f      	push	{r0, r1, r2, r3}
 8004caa:	b507      	push	{r0, r1, r2, lr}
 8004cac:	4906      	ldr	r1, [pc, #24]	@ (8004cc8 <iprintf+0x20>)
 8004cae:	ab04      	add	r3, sp, #16
 8004cb0:	6808      	ldr	r0, [r1, #0]
 8004cb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8004cb6:	6881      	ldr	r1, [r0, #8]
 8004cb8:	9301      	str	r3, [sp, #4]
 8004cba:	f001 fcb9 	bl	8006630 <_vfiprintf_r>
 8004cbe:	b003      	add	sp, #12
 8004cc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8004cc4:	b004      	add	sp, #16
 8004cc6:	4770      	bx	lr
 8004cc8:	20000018 	.word	0x20000018

08004ccc <_puts_r>:
 8004ccc:	6a03      	ldr	r3, [r0, #32]
 8004cce:	b570      	push	{r4, r5, r6, lr}
 8004cd0:	6884      	ldr	r4, [r0, #8]
 8004cd2:	4605      	mov	r5, r0
 8004cd4:	460e      	mov	r6, r1
 8004cd6:	b90b      	cbnz	r3, 8004cdc <_puts_r+0x10>
 8004cd8:	f7ff ffb0 	bl	8004c3c <__sinit>
 8004cdc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004cde:	07db      	lsls	r3, r3, #31
 8004ce0:	d405      	bmi.n	8004cee <_puts_r+0x22>
 8004ce2:	89a3      	ldrh	r3, [r4, #12]
 8004ce4:	0598      	lsls	r0, r3, #22
 8004ce6:	d402      	bmi.n	8004cee <_puts_r+0x22>
 8004ce8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004cea:	f000 f9a2 	bl	8005032 <__retarget_lock_acquire_recursive>
 8004cee:	89a3      	ldrh	r3, [r4, #12]
 8004cf0:	0719      	lsls	r1, r3, #28
 8004cf2:	d502      	bpl.n	8004cfa <_puts_r+0x2e>
 8004cf4:	6923      	ldr	r3, [r4, #16]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d135      	bne.n	8004d66 <_puts_r+0x9a>
 8004cfa:	4621      	mov	r1, r4
 8004cfc:	4628      	mov	r0, r5
 8004cfe:	f000 f8c5 	bl	8004e8c <__swsetup_r>
 8004d02:	b380      	cbz	r0, 8004d66 <_puts_r+0x9a>
 8004d04:	f04f 35ff 	mov.w	r5, #4294967295
 8004d08:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004d0a:	07da      	lsls	r2, r3, #31
 8004d0c:	d405      	bmi.n	8004d1a <_puts_r+0x4e>
 8004d0e:	89a3      	ldrh	r3, [r4, #12]
 8004d10:	059b      	lsls	r3, r3, #22
 8004d12:	d402      	bmi.n	8004d1a <_puts_r+0x4e>
 8004d14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004d16:	f000 f98d 	bl	8005034 <__retarget_lock_release_recursive>
 8004d1a:	4628      	mov	r0, r5
 8004d1c:	bd70      	pop	{r4, r5, r6, pc}
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	da04      	bge.n	8004d2c <_puts_r+0x60>
 8004d22:	69a2      	ldr	r2, [r4, #24]
 8004d24:	429a      	cmp	r2, r3
 8004d26:	dc17      	bgt.n	8004d58 <_puts_r+0x8c>
 8004d28:	290a      	cmp	r1, #10
 8004d2a:	d015      	beq.n	8004d58 <_puts_r+0x8c>
 8004d2c:	6823      	ldr	r3, [r4, #0]
 8004d2e:	1c5a      	adds	r2, r3, #1
 8004d30:	6022      	str	r2, [r4, #0]
 8004d32:	7019      	strb	r1, [r3, #0]
 8004d34:	68a3      	ldr	r3, [r4, #8]
 8004d36:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004d3a:	3b01      	subs	r3, #1
 8004d3c:	60a3      	str	r3, [r4, #8]
 8004d3e:	2900      	cmp	r1, #0
 8004d40:	d1ed      	bne.n	8004d1e <_puts_r+0x52>
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	da11      	bge.n	8004d6a <_puts_r+0x9e>
 8004d46:	4622      	mov	r2, r4
 8004d48:	210a      	movs	r1, #10
 8004d4a:	4628      	mov	r0, r5
 8004d4c:	f000 f85f 	bl	8004e0e <__swbuf_r>
 8004d50:	3001      	adds	r0, #1
 8004d52:	d0d7      	beq.n	8004d04 <_puts_r+0x38>
 8004d54:	250a      	movs	r5, #10
 8004d56:	e7d7      	b.n	8004d08 <_puts_r+0x3c>
 8004d58:	4622      	mov	r2, r4
 8004d5a:	4628      	mov	r0, r5
 8004d5c:	f000 f857 	bl	8004e0e <__swbuf_r>
 8004d60:	3001      	adds	r0, #1
 8004d62:	d1e7      	bne.n	8004d34 <_puts_r+0x68>
 8004d64:	e7ce      	b.n	8004d04 <_puts_r+0x38>
 8004d66:	3e01      	subs	r6, #1
 8004d68:	e7e4      	b.n	8004d34 <_puts_r+0x68>
 8004d6a:	6823      	ldr	r3, [r4, #0]
 8004d6c:	1c5a      	adds	r2, r3, #1
 8004d6e:	6022      	str	r2, [r4, #0]
 8004d70:	220a      	movs	r2, #10
 8004d72:	701a      	strb	r2, [r3, #0]
 8004d74:	e7ee      	b.n	8004d54 <_puts_r+0x88>
	...

08004d78 <puts>:
 8004d78:	4b02      	ldr	r3, [pc, #8]	@ (8004d84 <puts+0xc>)
 8004d7a:	4601      	mov	r1, r0
 8004d7c:	6818      	ldr	r0, [r3, #0]
 8004d7e:	f7ff bfa5 	b.w	8004ccc <_puts_r>
 8004d82:	bf00      	nop
 8004d84:	20000018 	.word	0x20000018

08004d88 <__sread>:
 8004d88:	b510      	push	{r4, lr}
 8004d8a:	460c      	mov	r4, r1
 8004d8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d90:	f000 f900 	bl	8004f94 <_read_r>
 8004d94:	2800      	cmp	r0, #0
 8004d96:	bfab      	itete	ge
 8004d98:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004d9a:	89a3      	ldrhlt	r3, [r4, #12]
 8004d9c:	181b      	addge	r3, r3, r0
 8004d9e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004da2:	bfac      	ite	ge
 8004da4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004da6:	81a3      	strhlt	r3, [r4, #12]
 8004da8:	bd10      	pop	{r4, pc}

08004daa <__swrite>:
 8004daa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dae:	461f      	mov	r7, r3
 8004db0:	898b      	ldrh	r3, [r1, #12]
 8004db2:	05db      	lsls	r3, r3, #23
 8004db4:	4605      	mov	r5, r0
 8004db6:	460c      	mov	r4, r1
 8004db8:	4616      	mov	r6, r2
 8004dba:	d505      	bpl.n	8004dc8 <__swrite+0x1e>
 8004dbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004dc0:	2302      	movs	r3, #2
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f000 f8d4 	bl	8004f70 <_lseek_r>
 8004dc8:	89a3      	ldrh	r3, [r4, #12]
 8004dca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004dce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004dd2:	81a3      	strh	r3, [r4, #12]
 8004dd4:	4632      	mov	r2, r6
 8004dd6:	463b      	mov	r3, r7
 8004dd8:	4628      	mov	r0, r5
 8004dda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004dde:	f000 b8eb 	b.w	8004fb8 <_write_r>

08004de2 <__sseek>:
 8004de2:	b510      	push	{r4, lr}
 8004de4:	460c      	mov	r4, r1
 8004de6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004dea:	f000 f8c1 	bl	8004f70 <_lseek_r>
 8004dee:	1c43      	adds	r3, r0, #1
 8004df0:	89a3      	ldrh	r3, [r4, #12]
 8004df2:	bf15      	itete	ne
 8004df4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004df6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004dfa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004dfe:	81a3      	strheq	r3, [r4, #12]
 8004e00:	bf18      	it	ne
 8004e02:	81a3      	strhne	r3, [r4, #12]
 8004e04:	bd10      	pop	{r4, pc}

08004e06 <__sclose>:
 8004e06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e0a:	f000 b8a1 	b.w	8004f50 <_close_r>

08004e0e <__swbuf_r>:
 8004e0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e10:	460e      	mov	r6, r1
 8004e12:	4614      	mov	r4, r2
 8004e14:	4605      	mov	r5, r0
 8004e16:	b118      	cbz	r0, 8004e20 <__swbuf_r+0x12>
 8004e18:	6a03      	ldr	r3, [r0, #32]
 8004e1a:	b90b      	cbnz	r3, 8004e20 <__swbuf_r+0x12>
 8004e1c:	f7ff ff0e 	bl	8004c3c <__sinit>
 8004e20:	69a3      	ldr	r3, [r4, #24]
 8004e22:	60a3      	str	r3, [r4, #8]
 8004e24:	89a3      	ldrh	r3, [r4, #12]
 8004e26:	071a      	lsls	r2, r3, #28
 8004e28:	d501      	bpl.n	8004e2e <__swbuf_r+0x20>
 8004e2a:	6923      	ldr	r3, [r4, #16]
 8004e2c:	b943      	cbnz	r3, 8004e40 <__swbuf_r+0x32>
 8004e2e:	4621      	mov	r1, r4
 8004e30:	4628      	mov	r0, r5
 8004e32:	f000 f82b 	bl	8004e8c <__swsetup_r>
 8004e36:	b118      	cbz	r0, 8004e40 <__swbuf_r+0x32>
 8004e38:	f04f 37ff 	mov.w	r7, #4294967295
 8004e3c:	4638      	mov	r0, r7
 8004e3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e40:	6823      	ldr	r3, [r4, #0]
 8004e42:	6922      	ldr	r2, [r4, #16]
 8004e44:	1a98      	subs	r0, r3, r2
 8004e46:	6963      	ldr	r3, [r4, #20]
 8004e48:	b2f6      	uxtb	r6, r6
 8004e4a:	4283      	cmp	r3, r0
 8004e4c:	4637      	mov	r7, r6
 8004e4e:	dc05      	bgt.n	8004e5c <__swbuf_r+0x4e>
 8004e50:	4621      	mov	r1, r4
 8004e52:	4628      	mov	r0, r5
 8004e54:	f001 fd88 	bl	8006968 <_fflush_r>
 8004e58:	2800      	cmp	r0, #0
 8004e5a:	d1ed      	bne.n	8004e38 <__swbuf_r+0x2a>
 8004e5c:	68a3      	ldr	r3, [r4, #8]
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	60a3      	str	r3, [r4, #8]
 8004e62:	6823      	ldr	r3, [r4, #0]
 8004e64:	1c5a      	adds	r2, r3, #1
 8004e66:	6022      	str	r2, [r4, #0]
 8004e68:	701e      	strb	r6, [r3, #0]
 8004e6a:	6962      	ldr	r2, [r4, #20]
 8004e6c:	1c43      	adds	r3, r0, #1
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	d004      	beq.n	8004e7c <__swbuf_r+0x6e>
 8004e72:	89a3      	ldrh	r3, [r4, #12]
 8004e74:	07db      	lsls	r3, r3, #31
 8004e76:	d5e1      	bpl.n	8004e3c <__swbuf_r+0x2e>
 8004e78:	2e0a      	cmp	r6, #10
 8004e7a:	d1df      	bne.n	8004e3c <__swbuf_r+0x2e>
 8004e7c:	4621      	mov	r1, r4
 8004e7e:	4628      	mov	r0, r5
 8004e80:	f001 fd72 	bl	8006968 <_fflush_r>
 8004e84:	2800      	cmp	r0, #0
 8004e86:	d0d9      	beq.n	8004e3c <__swbuf_r+0x2e>
 8004e88:	e7d6      	b.n	8004e38 <__swbuf_r+0x2a>
	...

08004e8c <__swsetup_r>:
 8004e8c:	b538      	push	{r3, r4, r5, lr}
 8004e8e:	4b29      	ldr	r3, [pc, #164]	@ (8004f34 <__swsetup_r+0xa8>)
 8004e90:	4605      	mov	r5, r0
 8004e92:	6818      	ldr	r0, [r3, #0]
 8004e94:	460c      	mov	r4, r1
 8004e96:	b118      	cbz	r0, 8004ea0 <__swsetup_r+0x14>
 8004e98:	6a03      	ldr	r3, [r0, #32]
 8004e9a:	b90b      	cbnz	r3, 8004ea0 <__swsetup_r+0x14>
 8004e9c:	f7ff fece 	bl	8004c3c <__sinit>
 8004ea0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ea4:	0719      	lsls	r1, r3, #28
 8004ea6:	d422      	bmi.n	8004eee <__swsetup_r+0x62>
 8004ea8:	06da      	lsls	r2, r3, #27
 8004eaa:	d407      	bmi.n	8004ebc <__swsetup_r+0x30>
 8004eac:	2209      	movs	r2, #9
 8004eae:	602a      	str	r2, [r5, #0]
 8004eb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004eb4:	81a3      	strh	r3, [r4, #12]
 8004eb6:	f04f 30ff 	mov.w	r0, #4294967295
 8004eba:	e033      	b.n	8004f24 <__swsetup_r+0x98>
 8004ebc:	0758      	lsls	r0, r3, #29
 8004ebe:	d512      	bpl.n	8004ee6 <__swsetup_r+0x5a>
 8004ec0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004ec2:	b141      	cbz	r1, 8004ed6 <__swsetup_r+0x4a>
 8004ec4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004ec8:	4299      	cmp	r1, r3
 8004eca:	d002      	beq.n	8004ed2 <__swsetup_r+0x46>
 8004ecc:	4628      	mov	r0, r5
 8004ece:	f000 ff0b 	bl	8005ce8 <_free_r>
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	6363      	str	r3, [r4, #52]	@ 0x34
 8004ed6:	89a3      	ldrh	r3, [r4, #12]
 8004ed8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004edc:	81a3      	strh	r3, [r4, #12]
 8004ede:	2300      	movs	r3, #0
 8004ee0:	6063      	str	r3, [r4, #4]
 8004ee2:	6923      	ldr	r3, [r4, #16]
 8004ee4:	6023      	str	r3, [r4, #0]
 8004ee6:	89a3      	ldrh	r3, [r4, #12]
 8004ee8:	f043 0308 	orr.w	r3, r3, #8
 8004eec:	81a3      	strh	r3, [r4, #12]
 8004eee:	6923      	ldr	r3, [r4, #16]
 8004ef0:	b94b      	cbnz	r3, 8004f06 <__swsetup_r+0x7a>
 8004ef2:	89a3      	ldrh	r3, [r4, #12]
 8004ef4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004ef8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004efc:	d003      	beq.n	8004f06 <__swsetup_r+0x7a>
 8004efe:	4621      	mov	r1, r4
 8004f00:	4628      	mov	r0, r5
 8004f02:	f001 fd7f 	bl	8006a04 <__smakebuf_r>
 8004f06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f0a:	f013 0201 	ands.w	r2, r3, #1
 8004f0e:	d00a      	beq.n	8004f26 <__swsetup_r+0x9a>
 8004f10:	2200      	movs	r2, #0
 8004f12:	60a2      	str	r2, [r4, #8]
 8004f14:	6962      	ldr	r2, [r4, #20]
 8004f16:	4252      	negs	r2, r2
 8004f18:	61a2      	str	r2, [r4, #24]
 8004f1a:	6922      	ldr	r2, [r4, #16]
 8004f1c:	b942      	cbnz	r2, 8004f30 <__swsetup_r+0xa4>
 8004f1e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004f22:	d1c5      	bne.n	8004eb0 <__swsetup_r+0x24>
 8004f24:	bd38      	pop	{r3, r4, r5, pc}
 8004f26:	0799      	lsls	r1, r3, #30
 8004f28:	bf58      	it	pl
 8004f2a:	6962      	ldrpl	r2, [r4, #20]
 8004f2c:	60a2      	str	r2, [r4, #8]
 8004f2e:	e7f4      	b.n	8004f1a <__swsetup_r+0x8e>
 8004f30:	2000      	movs	r0, #0
 8004f32:	e7f7      	b.n	8004f24 <__swsetup_r+0x98>
 8004f34:	20000018 	.word	0x20000018

08004f38 <memset>:
 8004f38:	4402      	add	r2, r0
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d100      	bne.n	8004f42 <memset+0xa>
 8004f40:	4770      	bx	lr
 8004f42:	f803 1b01 	strb.w	r1, [r3], #1
 8004f46:	e7f9      	b.n	8004f3c <memset+0x4>

08004f48 <_localeconv_r>:
 8004f48:	4800      	ldr	r0, [pc, #0]	@ (8004f4c <_localeconv_r+0x4>)
 8004f4a:	4770      	bx	lr
 8004f4c:	20000158 	.word	0x20000158

08004f50 <_close_r>:
 8004f50:	b538      	push	{r3, r4, r5, lr}
 8004f52:	4d06      	ldr	r5, [pc, #24]	@ (8004f6c <_close_r+0x1c>)
 8004f54:	2300      	movs	r3, #0
 8004f56:	4604      	mov	r4, r0
 8004f58:	4608      	mov	r0, r1
 8004f5a:	602b      	str	r3, [r5, #0]
 8004f5c:	f7fc fd5d 	bl	8001a1a <_close>
 8004f60:	1c43      	adds	r3, r0, #1
 8004f62:	d102      	bne.n	8004f6a <_close_r+0x1a>
 8004f64:	682b      	ldr	r3, [r5, #0]
 8004f66:	b103      	cbz	r3, 8004f6a <_close_r+0x1a>
 8004f68:	6023      	str	r3, [r4, #0]
 8004f6a:	bd38      	pop	{r3, r4, r5, pc}
 8004f6c:	2000040c 	.word	0x2000040c

08004f70 <_lseek_r>:
 8004f70:	b538      	push	{r3, r4, r5, lr}
 8004f72:	4d07      	ldr	r5, [pc, #28]	@ (8004f90 <_lseek_r+0x20>)
 8004f74:	4604      	mov	r4, r0
 8004f76:	4608      	mov	r0, r1
 8004f78:	4611      	mov	r1, r2
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	602a      	str	r2, [r5, #0]
 8004f7e:	461a      	mov	r2, r3
 8004f80:	f7fc fd72 	bl	8001a68 <_lseek>
 8004f84:	1c43      	adds	r3, r0, #1
 8004f86:	d102      	bne.n	8004f8e <_lseek_r+0x1e>
 8004f88:	682b      	ldr	r3, [r5, #0]
 8004f8a:	b103      	cbz	r3, 8004f8e <_lseek_r+0x1e>
 8004f8c:	6023      	str	r3, [r4, #0]
 8004f8e:	bd38      	pop	{r3, r4, r5, pc}
 8004f90:	2000040c 	.word	0x2000040c

08004f94 <_read_r>:
 8004f94:	b538      	push	{r3, r4, r5, lr}
 8004f96:	4d07      	ldr	r5, [pc, #28]	@ (8004fb4 <_read_r+0x20>)
 8004f98:	4604      	mov	r4, r0
 8004f9a:	4608      	mov	r0, r1
 8004f9c:	4611      	mov	r1, r2
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	602a      	str	r2, [r5, #0]
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	f7fc fd1c 	bl	80019e0 <_read>
 8004fa8:	1c43      	adds	r3, r0, #1
 8004faa:	d102      	bne.n	8004fb2 <_read_r+0x1e>
 8004fac:	682b      	ldr	r3, [r5, #0]
 8004fae:	b103      	cbz	r3, 8004fb2 <_read_r+0x1e>
 8004fb0:	6023      	str	r3, [r4, #0]
 8004fb2:	bd38      	pop	{r3, r4, r5, pc}
 8004fb4:	2000040c 	.word	0x2000040c

08004fb8 <_write_r>:
 8004fb8:	b538      	push	{r3, r4, r5, lr}
 8004fba:	4d07      	ldr	r5, [pc, #28]	@ (8004fd8 <_write_r+0x20>)
 8004fbc:	4604      	mov	r4, r0
 8004fbe:	4608      	mov	r0, r1
 8004fc0:	4611      	mov	r1, r2
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	602a      	str	r2, [r5, #0]
 8004fc6:	461a      	mov	r2, r3
 8004fc8:	f7fc f804 	bl	8000fd4 <_write>
 8004fcc:	1c43      	adds	r3, r0, #1
 8004fce:	d102      	bne.n	8004fd6 <_write_r+0x1e>
 8004fd0:	682b      	ldr	r3, [r5, #0]
 8004fd2:	b103      	cbz	r3, 8004fd6 <_write_r+0x1e>
 8004fd4:	6023      	str	r3, [r4, #0]
 8004fd6:	bd38      	pop	{r3, r4, r5, pc}
 8004fd8:	2000040c 	.word	0x2000040c

08004fdc <__errno>:
 8004fdc:	4b01      	ldr	r3, [pc, #4]	@ (8004fe4 <__errno+0x8>)
 8004fde:	6818      	ldr	r0, [r3, #0]
 8004fe0:	4770      	bx	lr
 8004fe2:	bf00      	nop
 8004fe4:	20000018 	.word	0x20000018

08004fe8 <__libc_init_array>:
 8004fe8:	b570      	push	{r4, r5, r6, lr}
 8004fea:	4d0d      	ldr	r5, [pc, #52]	@ (8005020 <__libc_init_array+0x38>)
 8004fec:	4c0d      	ldr	r4, [pc, #52]	@ (8005024 <__libc_init_array+0x3c>)
 8004fee:	1b64      	subs	r4, r4, r5
 8004ff0:	10a4      	asrs	r4, r4, #2
 8004ff2:	2600      	movs	r6, #0
 8004ff4:	42a6      	cmp	r6, r4
 8004ff6:	d109      	bne.n	800500c <__libc_init_array+0x24>
 8004ff8:	4d0b      	ldr	r5, [pc, #44]	@ (8005028 <__libc_init_array+0x40>)
 8004ffa:	4c0c      	ldr	r4, [pc, #48]	@ (800502c <__libc_init_array+0x44>)
 8004ffc:	f001 ffce 	bl	8006f9c <_init>
 8005000:	1b64      	subs	r4, r4, r5
 8005002:	10a4      	asrs	r4, r4, #2
 8005004:	2600      	movs	r6, #0
 8005006:	42a6      	cmp	r6, r4
 8005008:	d105      	bne.n	8005016 <__libc_init_array+0x2e>
 800500a:	bd70      	pop	{r4, r5, r6, pc}
 800500c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005010:	4798      	blx	r3
 8005012:	3601      	adds	r6, #1
 8005014:	e7ee      	b.n	8004ff4 <__libc_init_array+0xc>
 8005016:	f855 3b04 	ldr.w	r3, [r5], #4
 800501a:	4798      	blx	r3
 800501c:	3601      	adds	r6, #1
 800501e:	e7f2      	b.n	8005006 <__libc_init_array+0x1e>
 8005020:	080073ec 	.word	0x080073ec
 8005024:	080073ec 	.word	0x080073ec
 8005028:	080073ec 	.word	0x080073ec
 800502c:	080073f0 	.word	0x080073f0

08005030 <__retarget_lock_init_recursive>:
 8005030:	4770      	bx	lr

08005032 <__retarget_lock_acquire_recursive>:
 8005032:	4770      	bx	lr

08005034 <__retarget_lock_release_recursive>:
 8005034:	4770      	bx	lr

08005036 <quorem>:
 8005036:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800503a:	6903      	ldr	r3, [r0, #16]
 800503c:	690c      	ldr	r4, [r1, #16]
 800503e:	42a3      	cmp	r3, r4
 8005040:	4607      	mov	r7, r0
 8005042:	db7e      	blt.n	8005142 <quorem+0x10c>
 8005044:	3c01      	subs	r4, #1
 8005046:	f101 0814 	add.w	r8, r1, #20
 800504a:	00a3      	lsls	r3, r4, #2
 800504c:	f100 0514 	add.w	r5, r0, #20
 8005050:	9300      	str	r3, [sp, #0]
 8005052:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005056:	9301      	str	r3, [sp, #4]
 8005058:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800505c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005060:	3301      	adds	r3, #1
 8005062:	429a      	cmp	r2, r3
 8005064:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005068:	fbb2 f6f3 	udiv	r6, r2, r3
 800506c:	d32e      	bcc.n	80050cc <quorem+0x96>
 800506e:	f04f 0a00 	mov.w	sl, #0
 8005072:	46c4      	mov	ip, r8
 8005074:	46ae      	mov	lr, r5
 8005076:	46d3      	mov	fp, sl
 8005078:	f85c 3b04 	ldr.w	r3, [ip], #4
 800507c:	b298      	uxth	r0, r3
 800507e:	fb06 a000 	mla	r0, r6, r0, sl
 8005082:	0c02      	lsrs	r2, r0, #16
 8005084:	0c1b      	lsrs	r3, r3, #16
 8005086:	fb06 2303 	mla	r3, r6, r3, r2
 800508a:	f8de 2000 	ldr.w	r2, [lr]
 800508e:	b280      	uxth	r0, r0
 8005090:	b292      	uxth	r2, r2
 8005092:	1a12      	subs	r2, r2, r0
 8005094:	445a      	add	r2, fp
 8005096:	f8de 0000 	ldr.w	r0, [lr]
 800509a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800509e:	b29b      	uxth	r3, r3
 80050a0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80050a4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80050a8:	b292      	uxth	r2, r2
 80050aa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80050ae:	45e1      	cmp	r9, ip
 80050b0:	f84e 2b04 	str.w	r2, [lr], #4
 80050b4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80050b8:	d2de      	bcs.n	8005078 <quorem+0x42>
 80050ba:	9b00      	ldr	r3, [sp, #0]
 80050bc:	58eb      	ldr	r3, [r5, r3]
 80050be:	b92b      	cbnz	r3, 80050cc <quorem+0x96>
 80050c0:	9b01      	ldr	r3, [sp, #4]
 80050c2:	3b04      	subs	r3, #4
 80050c4:	429d      	cmp	r5, r3
 80050c6:	461a      	mov	r2, r3
 80050c8:	d32f      	bcc.n	800512a <quorem+0xf4>
 80050ca:	613c      	str	r4, [r7, #16]
 80050cc:	4638      	mov	r0, r7
 80050ce:	f001 f97d 	bl	80063cc <__mcmp>
 80050d2:	2800      	cmp	r0, #0
 80050d4:	db25      	blt.n	8005122 <quorem+0xec>
 80050d6:	4629      	mov	r1, r5
 80050d8:	2000      	movs	r0, #0
 80050da:	f858 2b04 	ldr.w	r2, [r8], #4
 80050de:	f8d1 c000 	ldr.w	ip, [r1]
 80050e2:	fa1f fe82 	uxth.w	lr, r2
 80050e6:	fa1f f38c 	uxth.w	r3, ip
 80050ea:	eba3 030e 	sub.w	r3, r3, lr
 80050ee:	4403      	add	r3, r0
 80050f0:	0c12      	lsrs	r2, r2, #16
 80050f2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80050f6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005100:	45c1      	cmp	r9, r8
 8005102:	f841 3b04 	str.w	r3, [r1], #4
 8005106:	ea4f 4022 	mov.w	r0, r2, asr #16
 800510a:	d2e6      	bcs.n	80050da <quorem+0xa4>
 800510c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005110:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005114:	b922      	cbnz	r2, 8005120 <quorem+0xea>
 8005116:	3b04      	subs	r3, #4
 8005118:	429d      	cmp	r5, r3
 800511a:	461a      	mov	r2, r3
 800511c:	d30b      	bcc.n	8005136 <quorem+0x100>
 800511e:	613c      	str	r4, [r7, #16]
 8005120:	3601      	adds	r6, #1
 8005122:	4630      	mov	r0, r6
 8005124:	b003      	add	sp, #12
 8005126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800512a:	6812      	ldr	r2, [r2, #0]
 800512c:	3b04      	subs	r3, #4
 800512e:	2a00      	cmp	r2, #0
 8005130:	d1cb      	bne.n	80050ca <quorem+0x94>
 8005132:	3c01      	subs	r4, #1
 8005134:	e7c6      	b.n	80050c4 <quorem+0x8e>
 8005136:	6812      	ldr	r2, [r2, #0]
 8005138:	3b04      	subs	r3, #4
 800513a:	2a00      	cmp	r2, #0
 800513c:	d1ef      	bne.n	800511e <quorem+0xe8>
 800513e:	3c01      	subs	r4, #1
 8005140:	e7ea      	b.n	8005118 <quorem+0xe2>
 8005142:	2000      	movs	r0, #0
 8005144:	e7ee      	b.n	8005124 <quorem+0xee>
	...

08005148 <_dtoa_r>:
 8005148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800514c:	69c7      	ldr	r7, [r0, #28]
 800514e:	b097      	sub	sp, #92	@ 0x5c
 8005150:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005154:	ec55 4b10 	vmov	r4, r5, d0
 8005158:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800515a:	9107      	str	r1, [sp, #28]
 800515c:	4681      	mov	r9, r0
 800515e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005160:	9311      	str	r3, [sp, #68]	@ 0x44
 8005162:	b97f      	cbnz	r7, 8005184 <_dtoa_r+0x3c>
 8005164:	2010      	movs	r0, #16
 8005166:	f000 fe09 	bl	8005d7c <malloc>
 800516a:	4602      	mov	r2, r0
 800516c:	f8c9 001c 	str.w	r0, [r9, #28]
 8005170:	b920      	cbnz	r0, 800517c <_dtoa_r+0x34>
 8005172:	4ba9      	ldr	r3, [pc, #676]	@ (8005418 <_dtoa_r+0x2d0>)
 8005174:	21ef      	movs	r1, #239	@ 0xef
 8005176:	48a9      	ldr	r0, [pc, #676]	@ (800541c <_dtoa_r+0x2d4>)
 8005178:	f001 fcc0 	bl	8006afc <__assert_func>
 800517c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005180:	6007      	str	r7, [r0, #0]
 8005182:	60c7      	str	r7, [r0, #12]
 8005184:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005188:	6819      	ldr	r1, [r3, #0]
 800518a:	b159      	cbz	r1, 80051a4 <_dtoa_r+0x5c>
 800518c:	685a      	ldr	r2, [r3, #4]
 800518e:	604a      	str	r2, [r1, #4]
 8005190:	2301      	movs	r3, #1
 8005192:	4093      	lsls	r3, r2
 8005194:	608b      	str	r3, [r1, #8]
 8005196:	4648      	mov	r0, r9
 8005198:	f000 fee6 	bl	8005f68 <_Bfree>
 800519c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80051a0:	2200      	movs	r2, #0
 80051a2:	601a      	str	r2, [r3, #0]
 80051a4:	1e2b      	subs	r3, r5, #0
 80051a6:	bfb9      	ittee	lt
 80051a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80051ac:	9305      	strlt	r3, [sp, #20]
 80051ae:	2300      	movge	r3, #0
 80051b0:	6033      	strge	r3, [r6, #0]
 80051b2:	9f05      	ldr	r7, [sp, #20]
 80051b4:	4b9a      	ldr	r3, [pc, #616]	@ (8005420 <_dtoa_r+0x2d8>)
 80051b6:	bfbc      	itt	lt
 80051b8:	2201      	movlt	r2, #1
 80051ba:	6032      	strlt	r2, [r6, #0]
 80051bc:	43bb      	bics	r3, r7
 80051be:	d112      	bne.n	80051e6 <_dtoa_r+0x9e>
 80051c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80051c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80051c6:	6013      	str	r3, [r2, #0]
 80051c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80051cc:	4323      	orrs	r3, r4
 80051ce:	f000 855a 	beq.w	8005c86 <_dtoa_r+0xb3e>
 80051d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80051d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8005434 <_dtoa_r+0x2ec>
 80051d8:	2b00      	cmp	r3, #0
 80051da:	f000 855c 	beq.w	8005c96 <_dtoa_r+0xb4e>
 80051de:	f10a 0303 	add.w	r3, sl, #3
 80051e2:	f000 bd56 	b.w	8005c92 <_dtoa_r+0xb4a>
 80051e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80051ea:	2200      	movs	r2, #0
 80051ec:	ec51 0b17 	vmov	r0, r1, d7
 80051f0:	2300      	movs	r3, #0
 80051f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80051f6:	f7fb fc6f 	bl	8000ad8 <__aeabi_dcmpeq>
 80051fa:	4680      	mov	r8, r0
 80051fc:	b158      	cbz	r0, 8005216 <_dtoa_r+0xce>
 80051fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005200:	2301      	movs	r3, #1
 8005202:	6013      	str	r3, [r2, #0]
 8005204:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005206:	b113      	cbz	r3, 800520e <_dtoa_r+0xc6>
 8005208:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800520a:	4b86      	ldr	r3, [pc, #536]	@ (8005424 <_dtoa_r+0x2dc>)
 800520c:	6013      	str	r3, [r2, #0]
 800520e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005438 <_dtoa_r+0x2f0>
 8005212:	f000 bd40 	b.w	8005c96 <_dtoa_r+0xb4e>
 8005216:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800521a:	aa14      	add	r2, sp, #80	@ 0x50
 800521c:	a915      	add	r1, sp, #84	@ 0x54
 800521e:	4648      	mov	r0, r9
 8005220:	f001 f984 	bl	800652c <__d2b>
 8005224:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005228:	9002      	str	r0, [sp, #8]
 800522a:	2e00      	cmp	r6, #0
 800522c:	d078      	beq.n	8005320 <_dtoa_r+0x1d8>
 800522e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005230:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8005234:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005238:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800523c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005240:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005244:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005248:	4619      	mov	r1, r3
 800524a:	2200      	movs	r2, #0
 800524c:	4b76      	ldr	r3, [pc, #472]	@ (8005428 <_dtoa_r+0x2e0>)
 800524e:	f7fb f823 	bl	8000298 <__aeabi_dsub>
 8005252:	a36b      	add	r3, pc, #428	@ (adr r3, 8005400 <_dtoa_r+0x2b8>)
 8005254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005258:	f7fb f9d6 	bl	8000608 <__aeabi_dmul>
 800525c:	a36a      	add	r3, pc, #424	@ (adr r3, 8005408 <_dtoa_r+0x2c0>)
 800525e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005262:	f7fb f81b 	bl	800029c <__adddf3>
 8005266:	4604      	mov	r4, r0
 8005268:	4630      	mov	r0, r6
 800526a:	460d      	mov	r5, r1
 800526c:	f7fb f962 	bl	8000534 <__aeabi_i2d>
 8005270:	a367      	add	r3, pc, #412	@ (adr r3, 8005410 <_dtoa_r+0x2c8>)
 8005272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005276:	f7fb f9c7 	bl	8000608 <__aeabi_dmul>
 800527a:	4602      	mov	r2, r0
 800527c:	460b      	mov	r3, r1
 800527e:	4620      	mov	r0, r4
 8005280:	4629      	mov	r1, r5
 8005282:	f7fb f80b 	bl	800029c <__adddf3>
 8005286:	4604      	mov	r4, r0
 8005288:	460d      	mov	r5, r1
 800528a:	f7fb fc6d 	bl	8000b68 <__aeabi_d2iz>
 800528e:	2200      	movs	r2, #0
 8005290:	4607      	mov	r7, r0
 8005292:	2300      	movs	r3, #0
 8005294:	4620      	mov	r0, r4
 8005296:	4629      	mov	r1, r5
 8005298:	f7fb fc28 	bl	8000aec <__aeabi_dcmplt>
 800529c:	b140      	cbz	r0, 80052b0 <_dtoa_r+0x168>
 800529e:	4638      	mov	r0, r7
 80052a0:	f7fb f948 	bl	8000534 <__aeabi_i2d>
 80052a4:	4622      	mov	r2, r4
 80052a6:	462b      	mov	r3, r5
 80052a8:	f7fb fc16 	bl	8000ad8 <__aeabi_dcmpeq>
 80052ac:	b900      	cbnz	r0, 80052b0 <_dtoa_r+0x168>
 80052ae:	3f01      	subs	r7, #1
 80052b0:	2f16      	cmp	r7, #22
 80052b2:	d852      	bhi.n	800535a <_dtoa_r+0x212>
 80052b4:	4b5d      	ldr	r3, [pc, #372]	@ (800542c <_dtoa_r+0x2e4>)
 80052b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80052ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80052c2:	f7fb fc13 	bl	8000aec <__aeabi_dcmplt>
 80052c6:	2800      	cmp	r0, #0
 80052c8:	d049      	beq.n	800535e <_dtoa_r+0x216>
 80052ca:	3f01      	subs	r7, #1
 80052cc:	2300      	movs	r3, #0
 80052ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80052d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80052d2:	1b9b      	subs	r3, r3, r6
 80052d4:	1e5a      	subs	r2, r3, #1
 80052d6:	bf45      	ittet	mi
 80052d8:	f1c3 0301 	rsbmi	r3, r3, #1
 80052dc:	9300      	strmi	r3, [sp, #0]
 80052de:	2300      	movpl	r3, #0
 80052e0:	2300      	movmi	r3, #0
 80052e2:	9206      	str	r2, [sp, #24]
 80052e4:	bf54      	ite	pl
 80052e6:	9300      	strpl	r3, [sp, #0]
 80052e8:	9306      	strmi	r3, [sp, #24]
 80052ea:	2f00      	cmp	r7, #0
 80052ec:	db39      	blt.n	8005362 <_dtoa_r+0x21a>
 80052ee:	9b06      	ldr	r3, [sp, #24]
 80052f0:	970d      	str	r7, [sp, #52]	@ 0x34
 80052f2:	443b      	add	r3, r7
 80052f4:	9306      	str	r3, [sp, #24]
 80052f6:	2300      	movs	r3, #0
 80052f8:	9308      	str	r3, [sp, #32]
 80052fa:	9b07      	ldr	r3, [sp, #28]
 80052fc:	2b09      	cmp	r3, #9
 80052fe:	d863      	bhi.n	80053c8 <_dtoa_r+0x280>
 8005300:	2b05      	cmp	r3, #5
 8005302:	bfc4      	itt	gt
 8005304:	3b04      	subgt	r3, #4
 8005306:	9307      	strgt	r3, [sp, #28]
 8005308:	9b07      	ldr	r3, [sp, #28]
 800530a:	f1a3 0302 	sub.w	r3, r3, #2
 800530e:	bfcc      	ite	gt
 8005310:	2400      	movgt	r4, #0
 8005312:	2401      	movle	r4, #1
 8005314:	2b03      	cmp	r3, #3
 8005316:	d863      	bhi.n	80053e0 <_dtoa_r+0x298>
 8005318:	e8df f003 	tbb	[pc, r3]
 800531c:	2b375452 	.word	0x2b375452
 8005320:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005324:	441e      	add	r6, r3
 8005326:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800532a:	2b20      	cmp	r3, #32
 800532c:	bfc1      	itttt	gt
 800532e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005332:	409f      	lslgt	r7, r3
 8005334:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005338:	fa24 f303 	lsrgt.w	r3, r4, r3
 800533c:	bfd6      	itet	le
 800533e:	f1c3 0320 	rsble	r3, r3, #32
 8005342:	ea47 0003 	orrgt.w	r0, r7, r3
 8005346:	fa04 f003 	lslle.w	r0, r4, r3
 800534a:	f7fb f8e3 	bl	8000514 <__aeabi_ui2d>
 800534e:	2201      	movs	r2, #1
 8005350:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005354:	3e01      	subs	r6, #1
 8005356:	9212      	str	r2, [sp, #72]	@ 0x48
 8005358:	e776      	b.n	8005248 <_dtoa_r+0x100>
 800535a:	2301      	movs	r3, #1
 800535c:	e7b7      	b.n	80052ce <_dtoa_r+0x186>
 800535e:	9010      	str	r0, [sp, #64]	@ 0x40
 8005360:	e7b6      	b.n	80052d0 <_dtoa_r+0x188>
 8005362:	9b00      	ldr	r3, [sp, #0]
 8005364:	1bdb      	subs	r3, r3, r7
 8005366:	9300      	str	r3, [sp, #0]
 8005368:	427b      	negs	r3, r7
 800536a:	9308      	str	r3, [sp, #32]
 800536c:	2300      	movs	r3, #0
 800536e:	930d      	str	r3, [sp, #52]	@ 0x34
 8005370:	e7c3      	b.n	80052fa <_dtoa_r+0x1b2>
 8005372:	2301      	movs	r3, #1
 8005374:	9309      	str	r3, [sp, #36]	@ 0x24
 8005376:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005378:	eb07 0b03 	add.w	fp, r7, r3
 800537c:	f10b 0301 	add.w	r3, fp, #1
 8005380:	2b01      	cmp	r3, #1
 8005382:	9303      	str	r3, [sp, #12]
 8005384:	bfb8      	it	lt
 8005386:	2301      	movlt	r3, #1
 8005388:	e006      	b.n	8005398 <_dtoa_r+0x250>
 800538a:	2301      	movs	r3, #1
 800538c:	9309      	str	r3, [sp, #36]	@ 0x24
 800538e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005390:	2b00      	cmp	r3, #0
 8005392:	dd28      	ble.n	80053e6 <_dtoa_r+0x29e>
 8005394:	469b      	mov	fp, r3
 8005396:	9303      	str	r3, [sp, #12]
 8005398:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800539c:	2100      	movs	r1, #0
 800539e:	2204      	movs	r2, #4
 80053a0:	f102 0514 	add.w	r5, r2, #20
 80053a4:	429d      	cmp	r5, r3
 80053a6:	d926      	bls.n	80053f6 <_dtoa_r+0x2ae>
 80053a8:	6041      	str	r1, [r0, #4]
 80053aa:	4648      	mov	r0, r9
 80053ac:	f000 fd9c 	bl	8005ee8 <_Balloc>
 80053b0:	4682      	mov	sl, r0
 80053b2:	2800      	cmp	r0, #0
 80053b4:	d142      	bne.n	800543c <_dtoa_r+0x2f4>
 80053b6:	4b1e      	ldr	r3, [pc, #120]	@ (8005430 <_dtoa_r+0x2e8>)
 80053b8:	4602      	mov	r2, r0
 80053ba:	f240 11af 	movw	r1, #431	@ 0x1af
 80053be:	e6da      	b.n	8005176 <_dtoa_r+0x2e>
 80053c0:	2300      	movs	r3, #0
 80053c2:	e7e3      	b.n	800538c <_dtoa_r+0x244>
 80053c4:	2300      	movs	r3, #0
 80053c6:	e7d5      	b.n	8005374 <_dtoa_r+0x22c>
 80053c8:	2401      	movs	r4, #1
 80053ca:	2300      	movs	r3, #0
 80053cc:	9307      	str	r3, [sp, #28]
 80053ce:	9409      	str	r4, [sp, #36]	@ 0x24
 80053d0:	f04f 3bff 	mov.w	fp, #4294967295
 80053d4:	2200      	movs	r2, #0
 80053d6:	f8cd b00c 	str.w	fp, [sp, #12]
 80053da:	2312      	movs	r3, #18
 80053dc:	920c      	str	r2, [sp, #48]	@ 0x30
 80053de:	e7db      	b.n	8005398 <_dtoa_r+0x250>
 80053e0:	2301      	movs	r3, #1
 80053e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80053e4:	e7f4      	b.n	80053d0 <_dtoa_r+0x288>
 80053e6:	f04f 0b01 	mov.w	fp, #1
 80053ea:	f8cd b00c 	str.w	fp, [sp, #12]
 80053ee:	465b      	mov	r3, fp
 80053f0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80053f4:	e7d0      	b.n	8005398 <_dtoa_r+0x250>
 80053f6:	3101      	adds	r1, #1
 80053f8:	0052      	lsls	r2, r2, #1
 80053fa:	e7d1      	b.n	80053a0 <_dtoa_r+0x258>
 80053fc:	f3af 8000 	nop.w
 8005400:	636f4361 	.word	0x636f4361
 8005404:	3fd287a7 	.word	0x3fd287a7
 8005408:	8b60c8b3 	.word	0x8b60c8b3
 800540c:	3fc68a28 	.word	0x3fc68a28
 8005410:	509f79fb 	.word	0x509f79fb
 8005414:	3fd34413 	.word	0x3fd34413
 8005418:	08007075 	.word	0x08007075
 800541c:	0800708c 	.word	0x0800708c
 8005420:	7ff00000 	.word	0x7ff00000
 8005424:	08007045 	.word	0x08007045
 8005428:	3ff80000 	.word	0x3ff80000
 800542c:	080071e0 	.word	0x080071e0
 8005430:	080070e4 	.word	0x080070e4
 8005434:	08007071 	.word	0x08007071
 8005438:	08007044 	.word	0x08007044
 800543c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005440:	6018      	str	r0, [r3, #0]
 8005442:	9b03      	ldr	r3, [sp, #12]
 8005444:	2b0e      	cmp	r3, #14
 8005446:	f200 80a1 	bhi.w	800558c <_dtoa_r+0x444>
 800544a:	2c00      	cmp	r4, #0
 800544c:	f000 809e 	beq.w	800558c <_dtoa_r+0x444>
 8005450:	2f00      	cmp	r7, #0
 8005452:	dd33      	ble.n	80054bc <_dtoa_r+0x374>
 8005454:	4b9c      	ldr	r3, [pc, #624]	@ (80056c8 <_dtoa_r+0x580>)
 8005456:	f007 020f 	and.w	r2, r7, #15
 800545a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800545e:	ed93 7b00 	vldr	d7, [r3]
 8005462:	05f8      	lsls	r0, r7, #23
 8005464:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005468:	ea4f 1427 	mov.w	r4, r7, asr #4
 800546c:	d516      	bpl.n	800549c <_dtoa_r+0x354>
 800546e:	4b97      	ldr	r3, [pc, #604]	@ (80056cc <_dtoa_r+0x584>)
 8005470:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005474:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005478:	f7fb f9f0 	bl	800085c <__aeabi_ddiv>
 800547c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005480:	f004 040f 	and.w	r4, r4, #15
 8005484:	2603      	movs	r6, #3
 8005486:	4d91      	ldr	r5, [pc, #580]	@ (80056cc <_dtoa_r+0x584>)
 8005488:	b954      	cbnz	r4, 80054a0 <_dtoa_r+0x358>
 800548a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800548e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005492:	f7fb f9e3 	bl	800085c <__aeabi_ddiv>
 8005496:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800549a:	e028      	b.n	80054ee <_dtoa_r+0x3a6>
 800549c:	2602      	movs	r6, #2
 800549e:	e7f2      	b.n	8005486 <_dtoa_r+0x33e>
 80054a0:	07e1      	lsls	r1, r4, #31
 80054a2:	d508      	bpl.n	80054b6 <_dtoa_r+0x36e>
 80054a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80054a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80054ac:	f7fb f8ac 	bl	8000608 <__aeabi_dmul>
 80054b0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80054b4:	3601      	adds	r6, #1
 80054b6:	1064      	asrs	r4, r4, #1
 80054b8:	3508      	adds	r5, #8
 80054ba:	e7e5      	b.n	8005488 <_dtoa_r+0x340>
 80054bc:	f000 80af 	beq.w	800561e <_dtoa_r+0x4d6>
 80054c0:	427c      	negs	r4, r7
 80054c2:	4b81      	ldr	r3, [pc, #516]	@ (80056c8 <_dtoa_r+0x580>)
 80054c4:	4d81      	ldr	r5, [pc, #516]	@ (80056cc <_dtoa_r+0x584>)
 80054c6:	f004 020f 	and.w	r2, r4, #15
 80054ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80054ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80054d6:	f7fb f897 	bl	8000608 <__aeabi_dmul>
 80054da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80054de:	1124      	asrs	r4, r4, #4
 80054e0:	2300      	movs	r3, #0
 80054e2:	2602      	movs	r6, #2
 80054e4:	2c00      	cmp	r4, #0
 80054e6:	f040 808f 	bne.w	8005608 <_dtoa_r+0x4c0>
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d1d3      	bne.n	8005496 <_dtoa_r+0x34e>
 80054ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80054f0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	f000 8094 	beq.w	8005622 <_dtoa_r+0x4da>
 80054fa:	4b75      	ldr	r3, [pc, #468]	@ (80056d0 <_dtoa_r+0x588>)
 80054fc:	2200      	movs	r2, #0
 80054fe:	4620      	mov	r0, r4
 8005500:	4629      	mov	r1, r5
 8005502:	f7fb faf3 	bl	8000aec <__aeabi_dcmplt>
 8005506:	2800      	cmp	r0, #0
 8005508:	f000 808b 	beq.w	8005622 <_dtoa_r+0x4da>
 800550c:	9b03      	ldr	r3, [sp, #12]
 800550e:	2b00      	cmp	r3, #0
 8005510:	f000 8087 	beq.w	8005622 <_dtoa_r+0x4da>
 8005514:	f1bb 0f00 	cmp.w	fp, #0
 8005518:	dd34      	ble.n	8005584 <_dtoa_r+0x43c>
 800551a:	4620      	mov	r0, r4
 800551c:	4b6d      	ldr	r3, [pc, #436]	@ (80056d4 <_dtoa_r+0x58c>)
 800551e:	2200      	movs	r2, #0
 8005520:	4629      	mov	r1, r5
 8005522:	f7fb f871 	bl	8000608 <__aeabi_dmul>
 8005526:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800552a:	f107 38ff 	add.w	r8, r7, #4294967295
 800552e:	3601      	adds	r6, #1
 8005530:	465c      	mov	r4, fp
 8005532:	4630      	mov	r0, r6
 8005534:	f7fa fffe 	bl	8000534 <__aeabi_i2d>
 8005538:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800553c:	f7fb f864 	bl	8000608 <__aeabi_dmul>
 8005540:	4b65      	ldr	r3, [pc, #404]	@ (80056d8 <_dtoa_r+0x590>)
 8005542:	2200      	movs	r2, #0
 8005544:	f7fa feaa 	bl	800029c <__adddf3>
 8005548:	4605      	mov	r5, r0
 800554a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800554e:	2c00      	cmp	r4, #0
 8005550:	d16a      	bne.n	8005628 <_dtoa_r+0x4e0>
 8005552:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005556:	4b61      	ldr	r3, [pc, #388]	@ (80056dc <_dtoa_r+0x594>)
 8005558:	2200      	movs	r2, #0
 800555a:	f7fa fe9d 	bl	8000298 <__aeabi_dsub>
 800555e:	4602      	mov	r2, r0
 8005560:	460b      	mov	r3, r1
 8005562:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005566:	462a      	mov	r2, r5
 8005568:	4633      	mov	r3, r6
 800556a:	f7fb fadd 	bl	8000b28 <__aeabi_dcmpgt>
 800556e:	2800      	cmp	r0, #0
 8005570:	f040 8298 	bne.w	8005aa4 <_dtoa_r+0x95c>
 8005574:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005578:	462a      	mov	r2, r5
 800557a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800557e:	f7fb fab5 	bl	8000aec <__aeabi_dcmplt>
 8005582:	bb38      	cbnz	r0, 80055d4 <_dtoa_r+0x48c>
 8005584:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005588:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800558c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800558e:	2b00      	cmp	r3, #0
 8005590:	f2c0 8157 	blt.w	8005842 <_dtoa_r+0x6fa>
 8005594:	2f0e      	cmp	r7, #14
 8005596:	f300 8154 	bgt.w	8005842 <_dtoa_r+0x6fa>
 800559a:	4b4b      	ldr	r3, [pc, #300]	@ (80056c8 <_dtoa_r+0x580>)
 800559c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80055a0:	ed93 7b00 	vldr	d7, [r3]
 80055a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	ed8d 7b00 	vstr	d7, [sp]
 80055ac:	f280 80e5 	bge.w	800577a <_dtoa_r+0x632>
 80055b0:	9b03      	ldr	r3, [sp, #12]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	f300 80e1 	bgt.w	800577a <_dtoa_r+0x632>
 80055b8:	d10c      	bne.n	80055d4 <_dtoa_r+0x48c>
 80055ba:	4b48      	ldr	r3, [pc, #288]	@ (80056dc <_dtoa_r+0x594>)
 80055bc:	2200      	movs	r2, #0
 80055be:	ec51 0b17 	vmov	r0, r1, d7
 80055c2:	f7fb f821 	bl	8000608 <__aeabi_dmul>
 80055c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80055ca:	f7fb faa3 	bl	8000b14 <__aeabi_dcmpge>
 80055ce:	2800      	cmp	r0, #0
 80055d0:	f000 8266 	beq.w	8005aa0 <_dtoa_r+0x958>
 80055d4:	2400      	movs	r4, #0
 80055d6:	4625      	mov	r5, r4
 80055d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80055da:	4656      	mov	r6, sl
 80055dc:	ea6f 0803 	mvn.w	r8, r3
 80055e0:	2700      	movs	r7, #0
 80055e2:	4621      	mov	r1, r4
 80055e4:	4648      	mov	r0, r9
 80055e6:	f000 fcbf 	bl	8005f68 <_Bfree>
 80055ea:	2d00      	cmp	r5, #0
 80055ec:	f000 80bd 	beq.w	800576a <_dtoa_r+0x622>
 80055f0:	b12f      	cbz	r7, 80055fe <_dtoa_r+0x4b6>
 80055f2:	42af      	cmp	r7, r5
 80055f4:	d003      	beq.n	80055fe <_dtoa_r+0x4b6>
 80055f6:	4639      	mov	r1, r7
 80055f8:	4648      	mov	r0, r9
 80055fa:	f000 fcb5 	bl	8005f68 <_Bfree>
 80055fe:	4629      	mov	r1, r5
 8005600:	4648      	mov	r0, r9
 8005602:	f000 fcb1 	bl	8005f68 <_Bfree>
 8005606:	e0b0      	b.n	800576a <_dtoa_r+0x622>
 8005608:	07e2      	lsls	r2, r4, #31
 800560a:	d505      	bpl.n	8005618 <_dtoa_r+0x4d0>
 800560c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005610:	f7fa fffa 	bl	8000608 <__aeabi_dmul>
 8005614:	3601      	adds	r6, #1
 8005616:	2301      	movs	r3, #1
 8005618:	1064      	asrs	r4, r4, #1
 800561a:	3508      	adds	r5, #8
 800561c:	e762      	b.n	80054e4 <_dtoa_r+0x39c>
 800561e:	2602      	movs	r6, #2
 8005620:	e765      	b.n	80054ee <_dtoa_r+0x3a6>
 8005622:	9c03      	ldr	r4, [sp, #12]
 8005624:	46b8      	mov	r8, r7
 8005626:	e784      	b.n	8005532 <_dtoa_r+0x3ea>
 8005628:	4b27      	ldr	r3, [pc, #156]	@ (80056c8 <_dtoa_r+0x580>)
 800562a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800562c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005630:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005634:	4454      	add	r4, sl
 8005636:	2900      	cmp	r1, #0
 8005638:	d054      	beq.n	80056e4 <_dtoa_r+0x59c>
 800563a:	4929      	ldr	r1, [pc, #164]	@ (80056e0 <_dtoa_r+0x598>)
 800563c:	2000      	movs	r0, #0
 800563e:	f7fb f90d 	bl	800085c <__aeabi_ddiv>
 8005642:	4633      	mov	r3, r6
 8005644:	462a      	mov	r2, r5
 8005646:	f7fa fe27 	bl	8000298 <__aeabi_dsub>
 800564a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800564e:	4656      	mov	r6, sl
 8005650:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005654:	f7fb fa88 	bl	8000b68 <__aeabi_d2iz>
 8005658:	4605      	mov	r5, r0
 800565a:	f7fa ff6b 	bl	8000534 <__aeabi_i2d>
 800565e:	4602      	mov	r2, r0
 8005660:	460b      	mov	r3, r1
 8005662:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005666:	f7fa fe17 	bl	8000298 <__aeabi_dsub>
 800566a:	3530      	adds	r5, #48	@ 0x30
 800566c:	4602      	mov	r2, r0
 800566e:	460b      	mov	r3, r1
 8005670:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005674:	f806 5b01 	strb.w	r5, [r6], #1
 8005678:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800567c:	f7fb fa36 	bl	8000aec <__aeabi_dcmplt>
 8005680:	2800      	cmp	r0, #0
 8005682:	d172      	bne.n	800576a <_dtoa_r+0x622>
 8005684:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005688:	4911      	ldr	r1, [pc, #68]	@ (80056d0 <_dtoa_r+0x588>)
 800568a:	2000      	movs	r0, #0
 800568c:	f7fa fe04 	bl	8000298 <__aeabi_dsub>
 8005690:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005694:	f7fb fa2a 	bl	8000aec <__aeabi_dcmplt>
 8005698:	2800      	cmp	r0, #0
 800569a:	f040 80b4 	bne.w	8005806 <_dtoa_r+0x6be>
 800569e:	42a6      	cmp	r6, r4
 80056a0:	f43f af70 	beq.w	8005584 <_dtoa_r+0x43c>
 80056a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80056a8:	4b0a      	ldr	r3, [pc, #40]	@ (80056d4 <_dtoa_r+0x58c>)
 80056aa:	2200      	movs	r2, #0
 80056ac:	f7fa ffac 	bl	8000608 <__aeabi_dmul>
 80056b0:	4b08      	ldr	r3, [pc, #32]	@ (80056d4 <_dtoa_r+0x58c>)
 80056b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80056b6:	2200      	movs	r2, #0
 80056b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056bc:	f7fa ffa4 	bl	8000608 <__aeabi_dmul>
 80056c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80056c4:	e7c4      	b.n	8005650 <_dtoa_r+0x508>
 80056c6:	bf00      	nop
 80056c8:	080071e0 	.word	0x080071e0
 80056cc:	080071b8 	.word	0x080071b8
 80056d0:	3ff00000 	.word	0x3ff00000
 80056d4:	40240000 	.word	0x40240000
 80056d8:	401c0000 	.word	0x401c0000
 80056dc:	40140000 	.word	0x40140000
 80056e0:	3fe00000 	.word	0x3fe00000
 80056e4:	4631      	mov	r1, r6
 80056e6:	4628      	mov	r0, r5
 80056e8:	f7fa ff8e 	bl	8000608 <__aeabi_dmul>
 80056ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80056f0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80056f2:	4656      	mov	r6, sl
 80056f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056f8:	f7fb fa36 	bl	8000b68 <__aeabi_d2iz>
 80056fc:	4605      	mov	r5, r0
 80056fe:	f7fa ff19 	bl	8000534 <__aeabi_i2d>
 8005702:	4602      	mov	r2, r0
 8005704:	460b      	mov	r3, r1
 8005706:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800570a:	f7fa fdc5 	bl	8000298 <__aeabi_dsub>
 800570e:	3530      	adds	r5, #48	@ 0x30
 8005710:	f806 5b01 	strb.w	r5, [r6], #1
 8005714:	4602      	mov	r2, r0
 8005716:	460b      	mov	r3, r1
 8005718:	42a6      	cmp	r6, r4
 800571a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800571e:	f04f 0200 	mov.w	r2, #0
 8005722:	d124      	bne.n	800576e <_dtoa_r+0x626>
 8005724:	4baf      	ldr	r3, [pc, #700]	@ (80059e4 <_dtoa_r+0x89c>)
 8005726:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800572a:	f7fa fdb7 	bl	800029c <__adddf3>
 800572e:	4602      	mov	r2, r0
 8005730:	460b      	mov	r3, r1
 8005732:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005736:	f7fb f9f7 	bl	8000b28 <__aeabi_dcmpgt>
 800573a:	2800      	cmp	r0, #0
 800573c:	d163      	bne.n	8005806 <_dtoa_r+0x6be>
 800573e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005742:	49a8      	ldr	r1, [pc, #672]	@ (80059e4 <_dtoa_r+0x89c>)
 8005744:	2000      	movs	r0, #0
 8005746:	f7fa fda7 	bl	8000298 <__aeabi_dsub>
 800574a:	4602      	mov	r2, r0
 800574c:	460b      	mov	r3, r1
 800574e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005752:	f7fb f9cb 	bl	8000aec <__aeabi_dcmplt>
 8005756:	2800      	cmp	r0, #0
 8005758:	f43f af14 	beq.w	8005584 <_dtoa_r+0x43c>
 800575c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800575e:	1e73      	subs	r3, r6, #1
 8005760:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005762:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005766:	2b30      	cmp	r3, #48	@ 0x30
 8005768:	d0f8      	beq.n	800575c <_dtoa_r+0x614>
 800576a:	4647      	mov	r7, r8
 800576c:	e03b      	b.n	80057e6 <_dtoa_r+0x69e>
 800576e:	4b9e      	ldr	r3, [pc, #632]	@ (80059e8 <_dtoa_r+0x8a0>)
 8005770:	f7fa ff4a 	bl	8000608 <__aeabi_dmul>
 8005774:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005778:	e7bc      	b.n	80056f4 <_dtoa_r+0x5ac>
 800577a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800577e:	4656      	mov	r6, sl
 8005780:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005784:	4620      	mov	r0, r4
 8005786:	4629      	mov	r1, r5
 8005788:	f7fb f868 	bl	800085c <__aeabi_ddiv>
 800578c:	f7fb f9ec 	bl	8000b68 <__aeabi_d2iz>
 8005790:	4680      	mov	r8, r0
 8005792:	f7fa fecf 	bl	8000534 <__aeabi_i2d>
 8005796:	e9dd 2300 	ldrd	r2, r3, [sp]
 800579a:	f7fa ff35 	bl	8000608 <__aeabi_dmul>
 800579e:	4602      	mov	r2, r0
 80057a0:	460b      	mov	r3, r1
 80057a2:	4620      	mov	r0, r4
 80057a4:	4629      	mov	r1, r5
 80057a6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80057aa:	f7fa fd75 	bl	8000298 <__aeabi_dsub>
 80057ae:	f806 4b01 	strb.w	r4, [r6], #1
 80057b2:	9d03      	ldr	r5, [sp, #12]
 80057b4:	eba6 040a 	sub.w	r4, r6, sl
 80057b8:	42a5      	cmp	r5, r4
 80057ba:	4602      	mov	r2, r0
 80057bc:	460b      	mov	r3, r1
 80057be:	d133      	bne.n	8005828 <_dtoa_r+0x6e0>
 80057c0:	f7fa fd6c 	bl	800029c <__adddf3>
 80057c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80057c8:	4604      	mov	r4, r0
 80057ca:	460d      	mov	r5, r1
 80057cc:	f7fb f9ac 	bl	8000b28 <__aeabi_dcmpgt>
 80057d0:	b9c0      	cbnz	r0, 8005804 <_dtoa_r+0x6bc>
 80057d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80057d6:	4620      	mov	r0, r4
 80057d8:	4629      	mov	r1, r5
 80057da:	f7fb f97d 	bl	8000ad8 <__aeabi_dcmpeq>
 80057de:	b110      	cbz	r0, 80057e6 <_dtoa_r+0x69e>
 80057e0:	f018 0f01 	tst.w	r8, #1
 80057e4:	d10e      	bne.n	8005804 <_dtoa_r+0x6bc>
 80057e6:	9902      	ldr	r1, [sp, #8]
 80057e8:	4648      	mov	r0, r9
 80057ea:	f000 fbbd 	bl	8005f68 <_Bfree>
 80057ee:	2300      	movs	r3, #0
 80057f0:	7033      	strb	r3, [r6, #0]
 80057f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80057f4:	3701      	adds	r7, #1
 80057f6:	601f      	str	r7, [r3, #0]
 80057f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	f000 824b 	beq.w	8005c96 <_dtoa_r+0xb4e>
 8005800:	601e      	str	r6, [r3, #0]
 8005802:	e248      	b.n	8005c96 <_dtoa_r+0xb4e>
 8005804:	46b8      	mov	r8, r7
 8005806:	4633      	mov	r3, r6
 8005808:	461e      	mov	r6, r3
 800580a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800580e:	2a39      	cmp	r2, #57	@ 0x39
 8005810:	d106      	bne.n	8005820 <_dtoa_r+0x6d8>
 8005812:	459a      	cmp	sl, r3
 8005814:	d1f8      	bne.n	8005808 <_dtoa_r+0x6c0>
 8005816:	2230      	movs	r2, #48	@ 0x30
 8005818:	f108 0801 	add.w	r8, r8, #1
 800581c:	f88a 2000 	strb.w	r2, [sl]
 8005820:	781a      	ldrb	r2, [r3, #0]
 8005822:	3201      	adds	r2, #1
 8005824:	701a      	strb	r2, [r3, #0]
 8005826:	e7a0      	b.n	800576a <_dtoa_r+0x622>
 8005828:	4b6f      	ldr	r3, [pc, #444]	@ (80059e8 <_dtoa_r+0x8a0>)
 800582a:	2200      	movs	r2, #0
 800582c:	f7fa feec 	bl	8000608 <__aeabi_dmul>
 8005830:	2200      	movs	r2, #0
 8005832:	2300      	movs	r3, #0
 8005834:	4604      	mov	r4, r0
 8005836:	460d      	mov	r5, r1
 8005838:	f7fb f94e 	bl	8000ad8 <__aeabi_dcmpeq>
 800583c:	2800      	cmp	r0, #0
 800583e:	d09f      	beq.n	8005780 <_dtoa_r+0x638>
 8005840:	e7d1      	b.n	80057e6 <_dtoa_r+0x69e>
 8005842:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005844:	2a00      	cmp	r2, #0
 8005846:	f000 80ea 	beq.w	8005a1e <_dtoa_r+0x8d6>
 800584a:	9a07      	ldr	r2, [sp, #28]
 800584c:	2a01      	cmp	r2, #1
 800584e:	f300 80cd 	bgt.w	80059ec <_dtoa_r+0x8a4>
 8005852:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005854:	2a00      	cmp	r2, #0
 8005856:	f000 80c1 	beq.w	80059dc <_dtoa_r+0x894>
 800585a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800585e:	9c08      	ldr	r4, [sp, #32]
 8005860:	9e00      	ldr	r6, [sp, #0]
 8005862:	9a00      	ldr	r2, [sp, #0]
 8005864:	441a      	add	r2, r3
 8005866:	9200      	str	r2, [sp, #0]
 8005868:	9a06      	ldr	r2, [sp, #24]
 800586a:	2101      	movs	r1, #1
 800586c:	441a      	add	r2, r3
 800586e:	4648      	mov	r0, r9
 8005870:	9206      	str	r2, [sp, #24]
 8005872:	f000 fc2d 	bl	80060d0 <__i2b>
 8005876:	4605      	mov	r5, r0
 8005878:	b166      	cbz	r6, 8005894 <_dtoa_r+0x74c>
 800587a:	9b06      	ldr	r3, [sp, #24]
 800587c:	2b00      	cmp	r3, #0
 800587e:	dd09      	ble.n	8005894 <_dtoa_r+0x74c>
 8005880:	42b3      	cmp	r3, r6
 8005882:	9a00      	ldr	r2, [sp, #0]
 8005884:	bfa8      	it	ge
 8005886:	4633      	movge	r3, r6
 8005888:	1ad2      	subs	r2, r2, r3
 800588a:	9200      	str	r2, [sp, #0]
 800588c:	9a06      	ldr	r2, [sp, #24]
 800588e:	1af6      	subs	r6, r6, r3
 8005890:	1ad3      	subs	r3, r2, r3
 8005892:	9306      	str	r3, [sp, #24]
 8005894:	9b08      	ldr	r3, [sp, #32]
 8005896:	b30b      	cbz	r3, 80058dc <_dtoa_r+0x794>
 8005898:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800589a:	2b00      	cmp	r3, #0
 800589c:	f000 80c6 	beq.w	8005a2c <_dtoa_r+0x8e4>
 80058a0:	2c00      	cmp	r4, #0
 80058a2:	f000 80c0 	beq.w	8005a26 <_dtoa_r+0x8de>
 80058a6:	4629      	mov	r1, r5
 80058a8:	4622      	mov	r2, r4
 80058aa:	4648      	mov	r0, r9
 80058ac:	f000 fcc8 	bl	8006240 <__pow5mult>
 80058b0:	9a02      	ldr	r2, [sp, #8]
 80058b2:	4601      	mov	r1, r0
 80058b4:	4605      	mov	r5, r0
 80058b6:	4648      	mov	r0, r9
 80058b8:	f000 fc20 	bl	80060fc <__multiply>
 80058bc:	9902      	ldr	r1, [sp, #8]
 80058be:	4680      	mov	r8, r0
 80058c0:	4648      	mov	r0, r9
 80058c2:	f000 fb51 	bl	8005f68 <_Bfree>
 80058c6:	9b08      	ldr	r3, [sp, #32]
 80058c8:	1b1b      	subs	r3, r3, r4
 80058ca:	9308      	str	r3, [sp, #32]
 80058cc:	f000 80b1 	beq.w	8005a32 <_dtoa_r+0x8ea>
 80058d0:	9a08      	ldr	r2, [sp, #32]
 80058d2:	4641      	mov	r1, r8
 80058d4:	4648      	mov	r0, r9
 80058d6:	f000 fcb3 	bl	8006240 <__pow5mult>
 80058da:	9002      	str	r0, [sp, #8]
 80058dc:	2101      	movs	r1, #1
 80058de:	4648      	mov	r0, r9
 80058e0:	f000 fbf6 	bl	80060d0 <__i2b>
 80058e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80058e6:	4604      	mov	r4, r0
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	f000 81d8 	beq.w	8005c9e <_dtoa_r+0xb56>
 80058ee:	461a      	mov	r2, r3
 80058f0:	4601      	mov	r1, r0
 80058f2:	4648      	mov	r0, r9
 80058f4:	f000 fca4 	bl	8006240 <__pow5mult>
 80058f8:	9b07      	ldr	r3, [sp, #28]
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	4604      	mov	r4, r0
 80058fe:	f300 809f 	bgt.w	8005a40 <_dtoa_r+0x8f8>
 8005902:	9b04      	ldr	r3, [sp, #16]
 8005904:	2b00      	cmp	r3, #0
 8005906:	f040 8097 	bne.w	8005a38 <_dtoa_r+0x8f0>
 800590a:	9b05      	ldr	r3, [sp, #20]
 800590c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005910:	2b00      	cmp	r3, #0
 8005912:	f040 8093 	bne.w	8005a3c <_dtoa_r+0x8f4>
 8005916:	9b05      	ldr	r3, [sp, #20]
 8005918:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800591c:	0d1b      	lsrs	r3, r3, #20
 800591e:	051b      	lsls	r3, r3, #20
 8005920:	b133      	cbz	r3, 8005930 <_dtoa_r+0x7e8>
 8005922:	9b00      	ldr	r3, [sp, #0]
 8005924:	3301      	adds	r3, #1
 8005926:	9300      	str	r3, [sp, #0]
 8005928:	9b06      	ldr	r3, [sp, #24]
 800592a:	3301      	adds	r3, #1
 800592c:	9306      	str	r3, [sp, #24]
 800592e:	2301      	movs	r3, #1
 8005930:	9308      	str	r3, [sp, #32]
 8005932:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005934:	2b00      	cmp	r3, #0
 8005936:	f000 81b8 	beq.w	8005caa <_dtoa_r+0xb62>
 800593a:	6923      	ldr	r3, [r4, #16]
 800593c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005940:	6918      	ldr	r0, [r3, #16]
 8005942:	f000 fb79 	bl	8006038 <__hi0bits>
 8005946:	f1c0 0020 	rsb	r0, r0, #32
 800594a:	9b06      	ldr	r3, [sp, #24]
 800594c:	4418      	add	r0, r3
 800594e:	f010 001f 	ands.w	r0, r0, #31
 8005952:	f000 8082 	beq.w	8005a5a <_dtoa_r+0x912>
 8005956:	f1c0 0320 	rsb	r3, r0, #32
 800595a:	2b04      	cmp	r3, #4
 800595c:	dd73      	ble.n	8005a46 <_dtoa_r+0x8fe>
 800595e:	9b00      	ldr	r3, [sp, #0]
 8005960:	f1c0 001c 	rsb	r0, r0, #28
 8005964:	4403      	add	r3, r0
 8005966:	9300      	str	r3, [sp, #0]
 8005968:	9b06      	ldr	r3, [sp, #24]
 800596a:	4403      	add	r3, r0
 800596c:	4406      	add	r6, r0
 800596e:	9306      	str	r3, [sp, #24]
 8005970:	9b00      	ldr	r3, [sp, #0]
 8005972:	2b00      	cmp	r3, #0
 8005974:	dd05      	ble.n	8005982 <_dtoa_r+0x83a>
 8005976:	9902      	ldr	r1, [sp, #8]
 8005978:	461a      	mov	r2, r3
 800597a:	4648      	mov	r0, r9
 800597c:	f000 fcba 	bl	80062f4 <__lshift>
 8005980:	9002      	str	r0, [sp, #8]
 8005982:	9b06      	ldr	r3, [sp, #24]
 8005984:	2b00      	cmp	r3, #0
 8005986:	dd05      	ble.n	8005994 <_dtoa_r+0x84c>
 8005988:	4621      	mov	r1, r4
 800598a:	461a      	mov	r2, r3
 800598c:	4648      	mov	r0, r9
 800598e:	f000 fcb1 	bl	80062f4 <__lshift>
 8005992:	4604      	mov	r4, r0
 8005994:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005996:	2b00      	cmp	r3, #0
 8005998:	d061      	beq.n	8005a5e <_dtoa_r+0x916>
 800599a:	9802      	ldr	r0, [sp, #8]
 800599c:	4621      	mov	r1, r4
 800599e:	f000 fd15 	bl	80063cc <__mcmp>
 80059a2:	2800      	cmp	r0, #0
 80059a4:	da5b      	bge.n	8005a5e <_dtoa_r+0x916>
 80059a6:	2300      	movs	r3, #0
 80059a8:	9902      	ldr	r1, [sp, #8]
 80059aa:	220a      	movs	r2, #10
 80059ac:	4648      	mov	r0, r9
 80059ae:	f000 fafd 	bl	8005fac <__multadd>
 80059b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059b4:	9002      	str	r0, [sp, #8]
 80059b6:	f107 38ff 	add.w	r8, r7, #4294967295
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	f000 8177 	beq.w	8005cae <_dtoa_r+0xb66>
 80059c0:	4629      	mov	r1, r5
 80059c2:	2300      	movs	r3, #0
 80059c4:	220a      	movs	r2, #10
 80059c6:	4648      	mov	r0, r9
 80059c8:	f000 faf0 	bl	8005fac <__multadd>
 80059cc:	f1bb 0f00 	cmp.w	fp, #0
 80059d0:	4605      	mov	r5, r0
 80059d2:	dc6f      	bgt.n	8005ab4 <_dtoa_r+0x96c>
 80059d4:	9b07      	ldr	r3, [sp, #28]
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	dc49      	bgt.n	8005a6e <_dtoa_r+0x926>
 80059da:	e06b      	b.n	8005ab4 <_dtoa_r+0x96c>
 80059dc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80059de:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80059e2:	e73c      	b.n	800585e <_dtoa_r+0x716>
 80059e4:	3fe00000 	.word	0x3fe00000
 80059e8:	40240000 	.word	0x40240000
 80059ec:	9b03      	ldr	r3, [sp, #12]
 80059ee:	1e5c      	subs	r4, r3, #1
 80059f0:	9b08      	ldr	r3, [sp, #32]
 80059f2:	42a3      	cmp	r3, r4
 80059f4:	db09      	blt.n	8005a0a <_dtoa_r+0x8c2>
 80059f6:	1b1c      	subs	r4, r3, r4
 80059f8:	9b03      	ldr	r3, [sp, #12]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	f6bf af30 	bge.w	8005860 <_dtoa_r+0x718>
 8005a00:	9b00      	ldr	r3, [sp, #0]
 8005a02:	9a03      	ldr	r2, [sp, #12]
 8005a04:	1a9e      	subs	r6, r3, r2
 8005a06:	2300      	movs	r3, #0
 8005a08:	e72b      	b.n	8005862 <_dtoa_r+0x71a>
 8005a0a:	9b08      	ldr	r3, [sp, #32]
 8005a0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005a0e:	9408      	str	r4, [sp, #32]
 8005a10:	1ae3      	subs	r3, r4, r3
 8005a12:	441a      	add	r2, r3
 8005a14:	9e00      	ldr	r6, [sp, #0]
 8005a16:	9b03      	ldr	r3, [sp, #12]
 8005a18:	920d      	str	r2, [sp, #52]	@ 0x34
 8005a1a:	2400      	movs	r4, #0
 8005a1c:	e721      	b.n	8005862 <_dtoa_r+0x71a>
 8005a1e:	9c08      	ldr	r4, [sp, #32]
 8005a20:	9e00      	ldr	r6, [sp, #0]
 8005a22:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8005a24:	e728      	b.n	8005878 <_dtoa_r+0x730>
 8005a26:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005a2a:	e751      	b.n	80058d0 <_dtoa_r+0x788>
 8005a2c:	9a08      	ldr	r2, [sp, #32]
 8005a2e:	9902      	ldr	r1, [sp, #8]
 8005a30:	e750      	b.n	80058d4 <_dtoa_r+0x78c>
 8005a32:	f8cd 8008 	str.w	r8, [sp, #8]
 8005a36:	e751      	b.n	80058dc <_dtoa_r+0x794>
 8005a38:	2300      	movs	r3, #0
 8005a3a:	e779      	b.n	8005930 <_dtoa_r+0x7e8>
 8005a3c:	9b04      	ldr	r3, [sp, #16]
 8005a3e:	e777      	b.n	8005930 <_dtoa_r+0x7e8>
 8005a40:	2300      	movs	r3, #0
 8005a42:	9308      	str	r3, [sp, #32]
 8005a44:	e779      	b.n	800593a <_dtoa_r+0x7f2>
 8005a46:	d093      	beq.n	8005970 <_dtoa_r+0x828>
 8005a48:	9a00      	ldr	r2, [sp, #0]
 8005a4a:	331c      	adds	r3, #28
 8005a4c:	441a      	add	r2, r3
 8005a4e:	9200      	str	r2, [sp, #0]
 8005a50:	9a06      	ldr	r2, [sp, #24]
 8005a52:	441a      	add	r2, r3
 8005a54:	441e      	add	r6, r3
 8005a56:	9206      	str	r2, [sp, #24]
 8005a58:	e78a      	b.n	8005970 <_dtoa_r+0x828>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	e7f4      	b.n	8005a48 <_dtoa_r+0x900>
 8005a5e:	9b03      	ldr	r3, [sp, #12]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	46b8      	mov	r8, r7
 8005a64:	dc20      	bgt.n	8005aa8 <_dtoa_r+0x960>
 8005a66:	469b      	mov	fp, r3
 8005a68:	9b07      	ldr	r3, [sp, #28]
 8005a6a:	2b02      	cmp	r3, #2
 8005a6c:	dd1e      	ble.n	8005aac <_dtoa_r+0x964>
 8005a6e:	f1bb 0f00 	cmp.w	fp, #0
 8005a72:	f47f adb1 	bne.w	80055d8 <_dtoa_r+0x490>
 8005a76:	4621      	mov	r1, r4
 8005a78:	465b      	mov	r3, fp
 8005a7a:	2205      	movs	r2, #5
 8005a7c:	4648      	mov	r0, r9
 8005a7e:	f000 fa95 	bl	8005fac <__multadd>
 8005a82:	4601      	mov	r1, r0
 8005a84:	4604      	mov	r4, r0
 8005a86:	9802      	ldr	r0, [sp, #8]
 8005a88:	f000 fca0 	bl	80063cc <__mcmp>
 8005a8c:	2800      	cmp	r0, #0
 8005a8e:	f77f ada3 	ble.w	80055d8 <_dtoa_r+0x490>
 8005a92:	4656      	mov	r6, sl
 8005a94:	2331      	movs	r3, #49	@ 0x31
 8005a96:	f806 3b01 	strb.w	r3, [r6], #1
 8005a9a:	f108 0801 	add.w	r8, r8, #1
 8005a9e:	e59f      	b.n	80055e0 <_dtoa_r+0x498>
 8005aa0:	9c03      	ldr	r4, [sp, #12]
 8005aa2:	46b8      	mov	r8, r7
 8005aa4:	4625      	mov	r5, r4
 8005aa6:	e7f4      	b.n	8005a92 <_dtoa_r+0x94a>
 8005aa8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8005aac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	f000 8101 	beq.w	8005cb6 <_dtoa_r+0xb6e>
 8005ab4:	2e00      	cmp	r6, #0
 8005ab6:	dd05      	ble.n	8005ac4 <_dtoa_r+0x97c>
 8005ab8:	4629      	mov	r1, r5
 8005aba:	4632      	mov	r2, r6
 8005abc:	4648      	mov	r0, r9
 8005abe:	f000 fc19 	bl	80062f4 <__lshift>
 8005ac2:	4605      	mov	r5, r0
 8005ac4:	9b08      	ldr	r3, [sp, #32]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d05c      	beq.n	8005b84 <_dtoa_r+0xa3c>
 8005aca:	6869      	ldr	r1, [r5, #4]
 8005acc:	4648      	mov	r0, r9
 8005ace:	f000 fa0b 	bl	8005ee8 <_Balloc>
 8005ad2:	4606      	mov	r6, r0
 8005ad4:	b928      	cbnz	r0, 8005ae2 <_dtoa_r+0x99a>
 8005ad6:	4b82      	ldr	r3, [pc, #520]	@ (8005ce0 <_dtoa_r+0xb98>)
 8005ad8:	4602      	mov	r2, r0
 8005ada:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005ade:	f7ff bb4a 	b.w	8005176 <_dtoa_r+0x2e>
 8005ae2:	692a      	ldr	r2, [r5, #16]
 8005ae4:	3202      	adds	r2, #2
 8005ae6:	0092      	lsls	r2, r2, #2
 8005ae8:	f105 010c 	add.w	r1, r5, #12
 8005aec:	300c      	adds	r0, #12
 8005aee:	f000 fff7 	bl	8006ae0 <memcpy>
 8005af2:	2201      	movs	r2, #1
 8005af4:	4631      	mov	r1, r6
 8005af6:	4648      	mov	r0, r9
 8005af8:	f000 fbfc 	bl	80062f4 <__lshift>
 8005afc:	f10a 0301 	add.w	r3, sl, #1
 8005b00:	9300      	str	r3, [sp, #0]
 8005b02:	eb0a 030b 	add.w	r3, sl, fp
 8005b06:	9308      	str	r3, [sp, #32]
 8005b08:	9b04      	ldr	r3, [sp, #16]
 8005b0a:	f003 0301 	and.w	r3, r3, #1
 8005b0e:	462f      	mov	r7, r5
 8005b10:	9306      	str	r3, [sp, #24]
 8005b12:	4605      	mov	r5, r0
 8005b14:	9b00      	ldr	r3, [sp, #0]
 8005b16:	9802      	ldr	r0, [sp, #8]
 8005b18:	4621      	mov	r1, r4
 8005b1a:	f103 3bff 	add.w	fp, r3, #4294967295
 8005b1e:	f7ff fa8a 	bl	8005036 <quorem>
 8005b22:	4603      	mov	r3, r0
 8005b24:	3330      	adds	r3, #48	@ 0x30
 8005b26:	9003      	str	r0, [sp, #12]
 8005b28:	4639      	mov	r1, r7
 8005b2a:	9802      	ldr	r0, [sp, #8]
 8005b2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b2e:	f000 fc4d 	bl	80063cc <__mcmp>
 8005b32:	462a      	mov	r2, r5
 8005b34:	9004      	str	r0, [sp, #16]
 8005b36:	4621      	mov	r1, r4
 8005b38:	4648      	mov	r0, r9
 8005b3a:	f000 fc63 	bl	8006404 <__mdiff>
 8005b3e:	68c2      	ldr	r2, [r0, #12]
 8005b40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b42:	4606      	mov	r6, r0
 8005b44:	bb02      	cbnz	r2, 8005b88 <_dtoa_r+0xa40>
 8005b46:	4601      	mov	r1, r0
 8005b48:	9802      	ldr	r0, [sp, #8]
 8005b4a:	f000 fc3f 	bl	80063cc <__mcmp>
 8005b4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b50:	4602      	mov	r2, r0
 8005b52:	4631      	mov	r1, r6
 8005b54:	4648      	mov	r0, r9
 8005b56:	920c      	str	r2, [sp, #48]	@ 0x30
 8005b58:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b5a:	f000 fa05 	bl	8005f68 <_Bfree>
 8005b5e:	9b07      	ldr	r3, [sp, #28]
 8005b60:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005b62:	9e00      	ldr	r6, [sp, #0]
 8005b64:	ea42 0103 	orr.w	r1, r2, r3
 8005b68:	9b06      	ldr	r3, [sp, #24]
 8005b6a:	4319      	orrs	r1, r3
 8005b6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b6e:	d10d      	bne.n	8005b8c <_dtoa_r+0xa44>
 8005b70:	2b39      	cmp	r3, #57	@ 0x39
 8005b72:	d027      	beq.n	8005bc4 <_dtoa_r+0xa7c>
 8005b74:	9a04      	ldr	r2, [sp, #16]
 8005b76:	2a00      	cmp	r2, #0
 8005b78:	dd01      	ble.n	8005b7e <_dtoa_r+0xa36>
 8005b7a:	9b03      	ldr	r3, [sp, #12]
 8005b7c:	3331      	adds	r3, #49	@ 0x31
 8005b7e:	f88b 3000 	strb.w	r3, [fp]
 8005b82:	e52e      	b.n	80055e2 <_dtoa_r+0x49a>
 8005b84:	4628      	mov	r0, r5
 8005b86:	e7b9      	b.n	8005afc <_dtoa_r+0x9b4>
 8005b88:	2201      	movs	r2, #1
 8005b8a:	e7e2      	b.n	8005b52 <_dtoa_r+0xa0a>
 8005b8c:	9904      	ldr	r1, [sp, #16]
 8005b8e:	2900      	cmp	r1, #0
 8005b90:	db04      	blt.n	8005b9c <_dtoa_r+0xa54>
 8005b92:	9807      	ldr	r0, [sp, #28]
 8005b94:	4301      	orrs	r1, r0
 8005b96:	9806      	ldr	r0, [sp, #24]
 8005b98:	4301      	orrs	r1, r0
 8005b9a:	d120      	bne.n	8005bde <_dtoa_r+0xa96>
 8005b9c:	2a00      	cmp	r2, #0
 8005b9e:	ddee      	ble.n	8005b7e <_dtoa_r+0xa36>
 8005ba0:	9902      	ldr	r1, [sp, #8]
 8005ba2:	9300      	str	r3, [sp, #0]
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	4648      	mov	r0, r9
 8005ba8:	f000 fba4 	bl	80062f4 <__lshift>
 8005bac:	4621      	mov	r1, r4
 8005bae:	9002      	str	r0, [sp, #8]
 8005bb0:	f000 fc0c 	bl	80063cc <__mcmp>
 8005bb4:	2800      	cmp	r0, #0
 8005bb6:	9b00      	ldr	r3, [sp, #0]
 8005bb8:	dc02      	bgt.n	8005bc0 <_dtoa_r+0xa78>
 8005bba:	d1e0      	bne.n	8005b7e <_dtoa_r+0xa36>
 8005bbc:	07da      	lsls	r2, r3, #31
 8005bbe:	d5de      	bpl.n	8005b7e <_dtoa_r+0xa36>
 8005bc0:	2b39      	cmp	r3, #57	@ 0x39
 8005bc2:	d1da      	bne.n	8005b7a <_dtoa_r+0xa32>
 8005bc4:	2339      	movs	r3, #57	@ 0x39
 8005bc6:	f88b 3000 	strb.w	r3, [fp]
 8005bca:	4633      	mov	r3, r6
 8005bcc:	461e      	mov	r6, r3
 8005bce:	3b01      	subs	r3, #1
 8005bd0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005bd4:	2a39      	cmp	r2, #57	@ 0x39
 8005bd6:	d04e      	beq.n	8005c76 <_dtoa_r+0xb2e>
 8005bd8:	3201      	adds	r2, #1
 8005bda:	701a      	strb	r2, [r3, #0]
 8005bdc:	e501      	b.n	80055e2 <_dtoa_r+0x49a>
 8005bde:	2a00      	cmp	r2, #0
 8005be0:	dd03      	ble.n	8005bea <_dtoa_r+0xaa2>
 8005be2:	2b39      	cmp	r3, #57	@ 0x39
 8005be4:	d0ee      	beq.n	8005bc4 <_dtoa_r+0xa7c>
 8005be6:	3301      	adds	r3, #1
 8005be8:	e7c9      	b.n	8005b7e <_dtoa_r+0xa36>
 8005bea:	9a00      	ldr	r2, [sp, #0]
 8005bec:	9908      	ldr	r1, [sp, #32]
 8005bee:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005bf2:	428a      	cmp	r2, r1
 8005bf4:	d028      	beq.n	8005c48 <_dtoa_r+0xb00>
 8005bf6:	9902      	ldr	r1, [sp, #8]
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	220a      	movs	r2, #10
 8005bfc:	4648      	mov	r0, r9
 8005bfe:	f000 f9d5 	bl	8005fac <__multadd>
 8005c02:	42af      	cmp	r7, r5
 8005c04:	9002      	str	r0, [sp, #8]
 8005c06:	f04f 0300 	mov.w	r3, #0
 8005c0a:	f04f 020a 	mov.w	r2, #10
 8005c0e:	4639      	mov	r1, r7
 8005c10:	4648      	mov	r0, r9
 8005c12:	d107      	bne.n	8005c24 <_dtoa_r+0xadc>
 8005c14:	f000 f9ca 	bl	8005fac <__multadd>
 8005c18:	4607      	mov	r7, r0
 8005c1a:	4605      	mov	r5, r0
 8005c1c:	9b00      	ldr	r3, [sp, #0]
 8005c1e:	3301      	adds	r3, #1
 8005c20:	9300      	str	r3, [sp, #0]
 8005c22:	e777      	b.n	8005b14 <_dtoa_r+0x9cc>
 8005c24:	f000 f9c2 	bl	8005fac <__multadd>
 8005c28:	4629      	mov	r1, r5
 8005c2a:	4607      	mov	r7, r0
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	220a      	movs	r2, #10
 8005c30:	4648      	mov	r0, r9
 8005c32:	f000 f9bb 	bl	8005fac <__multadd>
 8005c36:	4605      	mov	r5, r0
 8005c38:	e7f0      	b.n	8005c1c <_dtoa_r+0xad4>
 8005c3a:	f1bb 0f00 	cmp.w	fp, #0
 8005c3e:	bfcc      	ite	gt
 8005c40:	465e      	movgt	r6, fp
 8005c42:	2601      	movle	r6, #1
 8005c44:	4456      	add	r6, sl
 8005c46:	2700      	movs	r7, #0
 8005c48:	9902      	ldr	r1, [sp, #8]
 8005c4a:	9300      	str	r3, [sp, #0]
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	4648      	mov	r0, r9
 8005c50:	f000 fb50 	bl	80062f4 <__lshift>
 8005c54:	4621      	mov	r1, r4
 8005c56:	9002      	str	r0, [sp, #8]
 8005c58:	f000 fbb8 	bl	80063cc <__mcmp>
 8005c5c:	2800      	cmp	r0, #0
 8005c5e:	dcb4      	bgt.n	8005bca <_dtoa_r+0xa82>
 8005c60:	d102      	bne.n	8005c68 <_dtoa_r+0xb20>
 8005c62:	9b00      	ldr	r3, [sp, #0]
 8005c64:	07db      	lsls	r3, r3, #31
 8005c66:	d4b0      	bmi.n	8005bca <_dtoa_r+0xa82>
 8005c68:	4633      	mov	r3, r6
 8005c6a:	461e      	mov	r6, r3
 8005c6c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c70:	2a30      	cmp	r2, #48	@ 0x30
 8005c72:	d0fa      	beq.n	8005c6a <_dtoa_r+0xb22>
 8005c74:	e4b5      	b.n	80055e2 <_dtoa_r+0x49a>
 8005c76:	459a      	cmp	sl, r3
 8005c78:	d1a8      	bne.n	8005bcc <_dtoa_r+0xa84>
 8005c7a:	2331      	movs	r3, #49	@ 0x31
 8005c7c:	f108 0801 	add.w	r8, r8, #1
 8005c80:	f88a 3000 	strb.w	r3, [sl]
 8005c84:	e4ad      	b.n	80055e2 <_dtoa_r+0x49a>
 8005c86:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005c88:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005ce4 <_dtoa_r+0xb9c>
 8005c8c:	b11b      	cbz	r3, 8005c96 <_dtoa_r+0xb4e>
 8005c8e:	f10a 0308 	add.w	r3, sl, #8
 8005c92:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005c94:	6013      	str	r3, [r2, #0]
 8005c96:	4650      	mov	r0, sl
 8005c98:	b017      	add	sp, #92	@ 0x5c
 8005c9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c9e:	9b07      	ldr	r3, [sp, #28]
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	f77f ae2e 	ble.w	8005902 <_dtoa_r+0x7ba>
 8005ca6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ca8:	9308      	str	r3, [sp, #32]
 8005caa:	2001      	movs	r0, #1
 8005cac:	e64d      	b.n	800594a <_dtoa_r+0x802>
 8005cae:	f1bb 0f00 	cmp.w	fp, #0
 8005cb2:	f77f aed9 	ble.w	8005a68 <_dtoa_r+0x920>
 8005cb6:	4656      	mov	r6, sl
 8005cb8:	9802      	ldr	r0, [sp, #8]
 8005cba:	4621      	mov	r1, r4
 8005cbc:	f7ff f9bb 	bl	8005036 <quorem>
 8005cc0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005cc4:	f806 3b01 	strb.w	r3, [r6], #1
 8005cc8:	eba6 020a 	sub.w	r2, r6, sl
 8005ccc:	4593      	cmp	fp, r2
 8005cce:	ddb4      	ble.n	8005c3a <_dtoa_r+0xaf2>
 8005cd0:	9902      	ldr	r1, [sp, #8]
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	220a      	movs	r2, #10
 8005cd6:	4648      	mov	r0, r9
 8005cd8:	f000 f968 	bl	8005fac <__multadd>
 8005cdc:	9002      	str	r0, [sp, #8]
 8005cde:	e7eb      	b.n	8005cb8 <_dtoa_r+0xb70>
 8005ce0:	080070e4 	.word	0x080070e4
 8005ce4:	08007068 	.word	0x08007068

08005ce8 <_free_r>:
 8005ce8:	b538      	push	{r3, r4, r5, lr}
 8005cea:	4605      	mov	r5, r0
 8005cec:	2900      	cmp	r1, #0
 8005cee:	d041      	beq.n	8005d74 <_free_r+0x8c>
 8005cf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005cf4:	1f0c      	subs	r4, r1, #4
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	bfb8      	it	lt
 8005cfa:	18e4      	addlt	r4, r4, r3
 8005cfc:	f000 f8e8 	bl	8005ed0 <__malloc_lock>
 8005d00:	4a1d      	ldr	r2, [pc, #116]	@ (8005d78 <_free_r+0x90>)
 8005d02:	6813      	ldr	r3, [r2, #0]
 8005d04:	b933      	cbnz	r3, 8005d14 <_free_r+0x2c>
 8005d06:	6063      	str	r3, [r4, #4]
 8005d08:	6014      	str	r4, [r2, #0]
 8005d0a:	4628      	mov	r0, r5
 8005d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d10:	f000 b8e4 	b.w	8005edc <__malloc_unlock>
 8005d14:	42a3      	cmp	r3, r4
 8005d16:	d908      	bls.n	8005d2a <_free_r+0x42>
 8005d18:	6820      	ldr	r0, [r4, #0]
 8005d1a:	1821      	adds	r1, r4, r0
 8005d1c:	428b      	cmp	r3, r1
 8005d1e:	bf01      	itttt	eq
 8005d20:	6819      	ldreq	r1, [r3, #0]
 8005d22:	685b      	ldreq	r3, [r3, #4]
 8005d24:	1809      	addeq	r1, r1, r0
 8005d26:	6021      	streq	r1, [r4, #0]
 8005d28:	e7ed      	b.n	8005d06 <_free_r+0x1e>
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	b10b      	cbz	r3, 8005d34 <_free_r+0x4c>
 8005d30:	42a3      	cmp	r3, r4
 8005d32:	d9fa      	bls.n	8005d2a <_free_r+0x42>
 8005d34:	6811      	ldr	r1, [r2, #0]
 8005d36:	1850      	adds	r0, r2, r1
 8005d38:	42a0      	cmp	r0, r4
 8005d3a:	d10b      	bne.n	8005d54 <_free_r+0x6c>
 8005d3c:	6820      	ldr	r0, [r4, #0]
 8005d3e:	4401      	add	r1, r0
 8005d40:	1850      	adds	r0, r2, r1
 8005d42:	4283      	cmp	r3, r0
 8005d44:	6011      	str	r1, [r2, #0]
 8005d46:	d1e0      	bne.n	8005d0a <_free_r+0x22>
 8005d48:	6818      	ldr	r0, [r3, #0]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	6053      	str	r3, [r2, #4]
 8005d4e:	4408      	add	r0, r1
 8005d50:	6010      	str	r0, [r2, #0]
 8005d52:	e7da      	b.n	8005d0a <_free_r+0x22>
 8005d54:	d902      	bls.n	8005d5c <_free_r+0x74>
 8005d56:	230c      	movs	r3, #12
 8005d58:	602b      	str	r3, [r5, #0]
 8005d5a:	e7d6      	b.n	8005d0a <_free_r+0x22>
 8005d5c:	6820      	ldr	r0, [r4, #0]
 8005d5e:	1821      	adds	r1, r4, r0
 8005d60:	428b      	cmp	r3, r1
 8005d62:	bf04      	itt	eq
 8005d64:	6819      	ldreq	r1, [r3, #0]
 8005d66:	685b      	ldreq	r3, [r3, #4]
 8005d68:	6063      	str	r3, [r4, #4]
 8005d6a:	bf04      	itt	eq
 8005d6c:	1809      	addeq	r1, r1, r0
 8005d6e:	6021      	streq	r1, [r4, #0]
 8005d70:	6054      	str	r4, [r2, #4]
 8005d72:	e7ca      	b.n	8005d0a <_free_r+0x22>
 8005d74:	bd38      	pop	{r3, r4, r5, pc}
 8005d76:	bf00      	nop
 8005d78:	20000418 	.word	0x20000418

08005d7c <malloc>:
 8005d7c:	4b02      	ldr	r3, [pc, #8]	@ (8005d88 <malloc+0xc>)
 8005d7e:	4601      	mov	r1, r0
 8005d80:	6818      	ldr	r0, [r3, #0]
 8005d82:	f000 b825 	b.w	8005dd0 <_malloc_r>
 8005d86:	bf00      	nop
 8005d88:	20000018 	.word	0x20000018

08005d8c <sbrk_aligned>:
 8005d8c:	b570      	push	{r4, r5, r6, lr}
 8005d8e:	4e0f      	ldr	r6, [pc, #60]	@ (8005dcc <sbrk_aligned+0x40>)
 8005d90:	460c      	mov	r4, r1
 8005d92:	6831      	ldr	r1, [r6, #0]
 8005d94:	4605      	mov	r5, r0
 8005d96:	b911      	cbnz	r1, 8005d9e <sbrk_aligned+0x12>
 8005d98:	f000 fe92 	bl	8006ac0 <_sbrk_r>
 8005d9c:	6030      	str	r0, [r6, #0]
 8005d9e:	4621      	mov	r1, r4
 8005da0:	4628      	mov	r0, r5
 8005da2:	f000 fe8d 	bl	8006ac0 <_sbrk_r>
 8005da6:	1c43      	adds	r3, r0, #1
 8005da8:	d103      	bne.n	8005db2 <sbrk_aligned+0x26>
 8005daa:	f04f 34ff 	mov.w	r4, #4294967295
 8005dae:	4620      	mov	r0, r4
 8005db0:	bd70      	pop	{r4, r5, r6, pc}
 8005db2:	1cc4      	adds	r4, r0, #3
 8005db4:	f024 0403 	bic.w	r4, r4, #3
 8005db8:	42a0      	cmp	r0, r4
 8005dba:	d0f8      	beq.n	8005dae <sbrk_aligned+0x22>
 8005dbc:	1a21      	subs	r1, r4, r0
 8005dbe:	4628      	mov	r0, r5
 8005dc0:	f000 fe7e 	bl	8006ac0 <_sbrk_r>
 8005dc4:	3001      	adds	r0, #1
 8005dc6:	d1f2      	bne.n	8005dae <sbrk_aligned+0x22>
 8005dc8:	e7ef      	b.n	8005daa <sbrk_aligned+0x1e>
 8005dca:	bf00      	nop
 8005dcc:	20000414 	.word	0x20000414

08005dd0 <_malloc_r>:
 8005dd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005dd4:	1ccd      	adds	r5, r1, #3
 8005dd6:	f025 0503 	bic.w	r5, r5, #3
 8005dda:	3508      	adds	r5, #8
 8005ddc:	2d0c      	cmp	r5, #12
 8005dde:	bf38      	it	cc
 8005de0:	250c      	movcc	r5, #12
 8005de2:	2d00      	cmp	r5, #0
 8005de4:	4606      	mov	r6, r0
 8005de6:	db01      	blt.n	8005dec <_malloc_r+0x1c>
 8005de8:	42a9      	cmp	r1, r5
 8005dea:	d904      	bls.n	8005df6 <_malloc_r+0x26>
 8005dec:	230c      	movs	r3, #12
 8005dee:	6033      	str	r3, [r6, #0]
 8005df0:	2000      	movs	r0, #0
 8005df2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005df6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ecc <_malloc_r+0xfc>
 8005dfa:	f000 f869 	bl	8005ed0 <__malloc_lock>
 8005dfe:	f8d8 3000 	ldr.w	r3, [r8]
 8005e02:	461c      	mov	r4, r3
 8005e04:	bb44      	cbnz	r4, 8005e58 <_malloc_r+0x88>
 8005e06:	4629      	mov	r1, r5
 8005e08:	4630      	mov	r0, r6
 8005e0a:	f7ff ffbf 	bl	8005d8c <sbrk_aligned>
 8005e0e:	1c43      	adds	r3, r0, #1
 8005e10:	4604      	mov	r4, r0
 8005e12:	d158      	bne.n	8005ec6 <_malloc_r+0xf6>
 8005e14:	f8d8 4000 	ldr.w	r4, [r8]
 8005e18:	4627      	mov	r7, r4
 8005e1a:	2f00      	cmp	r7, #0
 8005e1c:	d143      	bne.n	8005ea6 <_malloc_r+0xd6>
 8005e1e:	2c00      	cmp	r4, #0
 8005e20:	d04b      	beq.n	8005eba <_malloc_r+0xea>
 8005e22:	6823      	ldr	r3, [r4, #0]
 8005e24:	4639      	mov	r1, r7
 8005e26:	4630      	mov	r0, r6
 8005e28:	eb04 0903 	add.w	r9, r4, r3
 8005e2c:	f000 fe48 	bl	8006ac0 <_sbrk_r>
 8005e30:	4581      	cmp	r9, r0
 8005e32:	d142      	bne.n	8005eba <_malloc_r+0xea>
 8005e34:	6821      	ldr	r1, [r4, #0]
 8005e36:	1a6d      	subs	r5, r5, r1
 8005e38:	4629      	mov	r1, r5
 8005e3a:	4630      	mov	r0, r6
 8005e3c:	f7ff ffa6 	bl	8005d8c <sbrk_aligned>
 8005e40:	3001      	adds	r0, #1
 8005e42:	d03a      	beq.n	8005eba <_malloc_r+0xea>
 8005e44:	6823      	ldr	r3, [r4, #0]
 8005e46:	442b      	add	r3, r5
 8005e48:	6023      	str	r3, [r4, #0]
 8005e4a:	f8d8 3000 	ldr.w	r3, [r8]
 8005e4e:	685a      	ldr	r2, [r3, #4]
 8005e50:	bb62      	cbnz	r2, 8005eac <_malloc_r+0xdc>
 8005e52:	f8c8 7000 	str.w	r7, [r8]
 8005e56:	e00f      	b.n	8005e78 <_malloc_r+0xa8>
 8005e58:	6822      	ldr	r2, [r4, #0]
 8005e5a:	1b52      	subs	r2, r2, r5
 8005e5c:	d420      	bmi.n	8005ea0 <_malloc_r+0xd0>
 8005e5e:	2a0b      	cmp	r2, #11
 8005e60:	d917      	bls.n	8005e92 <_malloc_r+0xc2>
 8005e62:	1961      	adds	r1, r4, r5
 8005e64:	42a3      	cmp	r3, r4
 8005e66:	6025      	str	r5, [r4, #0]
 8005e68:	bf18      	it	ne
 8005e6a:	6059      	strne	r1, [r3, #4]
 8005e6c:	6863      	ldr	r3, [r4, #4]
 8005e6e:	bf08      	it	eq
 8005e70:	f8c8 1000 	streq.w	r1, [r8]
 8005e74:	5162      	str	r2, [r4, r5]
 8005e76:	604b      	str	r3, [r1, #4]
 8005e78:	4630      	mov	r0, r6
 8005e7a:	f000 f82f 	bl	8005edc <__malloc_unlock>
 8005e7e:	f104 000b 	add.w	r0, r4, #11
 8005e82:	1d23      	adds	r3, r4, #4
 8005e84:	f020 0007 	bic.w	r0, r0, #7
 8005e88:	1ac2      	subs	r2, r0, r3
 8005e8a:	bf1c      	itt	ne
 8005e8c:	1a1b      	subne	r3, r3, r0
 8005e8e:	50a3      	strne	r3, [r4, r2]
 8005e90:	e7af      	b.n	8005df2 <_malloc_r+0x22>
 8005e92:	6862      	ldr	r2, [r4, #4]
 8005e94:	42a3      	cmp	r3, r4
 8005e96:	bf0c      	ite	eq
 8005e98:	f8c8 2000 	streq.w	r2, [r8]
 8005e9c:	605a      	strne	r2, [r3, #4]
 8005e9e:	e7eb      	b.n	8005e78 <_malloc_r+0xa8>
 8005ea0:	4623      	mov	r3, r4
 8005ea2:	6864      	ldr	r4, [r4, #4]
 8005ea4:	e7ae      	b.n	8005e04 <_malloc_r+0x34>
 8005ea6:	463c      	mov	r4, r7
 8005ea8:	687f      	ldr	r7, [r7, #4]
 8005eaa:	e7b6      	b.n	8005e1a <_malloc_r+0x4a>
 8005eac:	461a      	mov	r2, r3
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	42a3      	cmp	r3, r4
 8005eb2:	d1fb      	bne.n	8005eac <_malloc_r+0xdc>
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	6053      	str	r3, [r2, #4]
 8005eb8:	e7de      	b.n	8005e78 <_malloc_r+0xa8>
 8005eba:	230c      	movs	r3, #12
 8005ebc:	6033      	str	r3, [r6, #0]
 8005ebe:	4630      	mov	r0, r6
 8005ec0:	f000 f80c 	bl	8005edc <__malloc_unlock>
 8005ec4:	e794      	b.n	8005df0 <_malloc_r+0x20>
 8005ec6:	6005      	str	r5, [r0, #0]
 8005ec8:	e7d6      	b.n	8005e78 <_malloc_r+0xa8>
 8005eca:	bf00      	nop
 8005ecc:	20000418 	.word	0x20000418

08005ed0 <__malloc_lock>:
 8005ed0:	4801      	ldr	r0, [pc, #4]	@ (8005ed8 <__malloc_lock+0x8>)
 8005ed2:	f7ff b8ae 	b.w	8005032 <__retarget_lock_acquire_recursive>
 8005ed6:	bf00      	nop
 8005ed8:	20000410 	.word	0x20000410

08005edc <__malloc_unlock>:
 8005edc:	4801      	ldr	r0, [pc, #4]	@ (8005ee4 <__malloc_unlock+0x8>)
 8005ede:	f7ff b8a9 	b.w	8005034 <__retarget_lock_release_recursive>
 8005ee2:	bf00      	nop
 8005ee4:	20000410 	.word	0x20000410

08005ee8 <_Balloc>:
 8005ee8:	b570      	push	{r4, r5, r6, lr}
 8005eea:	69c6      	ldr	r6, [r0, #28]
 8005eec:	4604      	mov	r4, r0
 8005eee:	460d      	mov	r5, r1
 8005ef0:	b976      	cbnz	r6, 8005f10 <_Balloc+0x28>
 8005ef2:	2010      	movs	r0, #16
 8005ef4:	f7ff ff42 	bl	8005d7c <malloc>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	61e0      	str	r0, [r4, #28]
 8005efc:	b920      	cbnz	r0, 8005f08 <_Balloc+0x20>
 8005efe:	4b18      	ldr	r3, [pc, #96]	@ (8005f60 <_Balloc+0x78>)
 8005f00:	4818      	ldr	r0, [pc, #96]	@ (8005f64 <_Balloc+0x7c>)
 8005f02:	216b      	movs	r1, #107	@ 0x6b
 8005f04:	f000 fdfa 	bl	8006afc <__assert_func>
 8005f08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f0c:	6006      	str	r6, [r0, #0]
 8005f0e:	60c6      	str	r6, [r0, #12]
 8005f10:	69e6      	ldr	r6, [r4, #28]
 8005f12:	68f3      	ldr	r3, [r6, #12]
 8005f14:	b183      	cbz	r3, 8005f38 <_Balloc+0x50>
 8005f16:	69e3      	ldr	r3, [r4, #28]
 8005f18:	68db      	ldr	r3, [r3, #12]
 8005f1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005f1e:	b9b8      	cbnz	r0, 8005f50 <_Balloc+0x68>
 8005f20:	2101      	movs	r1, #1
 8005f22:	fa01 f605 	lsl.w	r6, r1, r5
 8005f26:	1d72      	adds	r2, r6, #5
 8005f28:	0092      	lsls	r2, r2, #2
 8005f2a:	4620      	mov	r0, r4
 8005f2c:	f000 fe04 	bl	8006b38 <_calloc_r>
 8005f30:	b160      	cbz	r0, 8005f4c <_Balloc+0x64>
 8005f32:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005f36:	e00e      	b.n	8005f56 <_Balloc+0x6e>
 8005f38:	2221      	movs	r2, #33	@ 0x21
 8005f3a:	2104      	movs	r1, #4
 8005f3c:	4620      	mov	r0, r4
 8005f3e:	f000 fdfb 	bl	8006b38 <_calloc_r>
 8005f42:	69e3      	ldr	r3, [r4, #28]
 8005f44:	60f0      	str	r0, [r6, #12]
 8005f46:	68db      	ldr	r3, [r3, #12]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d1e4      	bne.n	8005f16 <_Balloc+0x2e>
 8005f4c:	2000      	movs	r0, #0
 8005f4e:	bd70      	pop	{r4, r5, r6, pc}
 8005f50:	6802      	ldr	r2, [r0, #0]
 8005f52:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005f56:	2300      	movs	r3, #0
 8005f58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005f5c:	e7f7      	b.n	8005f4e <_Balloc+0x66>
 8005f5e:	bf00      	nop
 8005f60:	08007075 	.word	0x08007075
 8005f64:	080070f5 	.word	0x080070f5

08005f68 <_Bfree>:
 8005f68:	b570      	push	{r4, r5, r6, lr}
 8005f6a:	69c6      	ldr	r6, [r0, #28]
 8005f6c:	4605      	mov	r5, r0
 8005f6e:	460c      	mov	r4, r1
 8005f70:	b976      	cbnz	r6, 8005f90 <_Bfree+0x28>
 8005f72:	2010      	movs	r0, #16
 8005f74:	f7ff ff02 	bl	8005d7c <malloc>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	61e8      	str	r0, [r5, #28]
 8005f7c:	b920      	cbnz	r0, 8005f88 <_Bfree+0x20>
 8005f7e:	4b09      	ldr	r3, [pc, #36]	@ (8005fa4 <_Bfree+0x3c>)
 8005f80:	4809      	ldr	r0, [pc, #36]	@ (8005fa8 <_Bfree+0x40>)
 8005f82:	218f      	movs	r1, #143	@ 0x8f
 8005f84:	f000 fdba 	bl	8006afc <__assert_func>
 8005f88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f8c:	6006      	str	r6, [r0, #0]
 8005f8e:	60c6      	str	r6, [r0, #12]
 8005f90:	b13c      	cbz	r4, 8005fa2 <_Bfree+0x3a>
 8005f92:	69eb      	ldr	r3, [r5, #28]
 8005f94:	6862      	ldr	r2, [r4, #4]
 8005f96:	68db      	ldr	r3, [r3, #12]
 8005f98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f9c:	6021      	str	r1, [r4, #0]
 8005f9e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005fa2:	bd70      	pop	{r4, r5, r6, pc}
 8005fa4:	08007075 	.word	0x08007075
 8005fa8:	080070f5 	.word	0x080070f5

08005fac <__multadd>:
 8005fac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fb0:	690d      	ldr	r5, [r1, #16]
 8005fb2:	4607      	mov	r7, r0
 8005fb4:	460c      	mov	r4, r1
 8005fb6:	461e      	mov	r6, r3
 8005fb8:	f101 0c14 	add.w	ip, r1, #20
 8005fbc:	2000      	movs	r0, #0
 8005fbe:	f8dc 3000 	ldr.w	r3, [ip]
 8005fc2:	b299      	uxth	r1, r3
 8005fc4:	fb02 6101 	mla	r1, r2, r1, r6
 8005fc8:	0c1e      	lsrs	r6, r3, #16
 8005fca:	0c0b      	lsrs	r3, r1, #16
 8005fcc:	fb02 3306 	mla	r3, r2, r6, r3
 8005fd0:	b289      	uxth	r1, r1
 8005fd2:	3001      	adds	r0, #1
 8005fd4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005fd8:	4285      	cmp	r5, r0
 8005fda:	f84c 1b04 	str.w	r1, [ip], #4
 8005fde:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005fe2:	dcec      	bgt.n	8005fbe <__multadd+0x12>
 8005fe4:	b30e      	cbz	r6, 800602a <__multadd+0x7e>
 8005fe6:	68a3      	ldr	r3, [r4, #8]
 8005fe8:	42ab      	cmp	r3, r5
 8005fea:	dc19      	bgt.n	8006020 <__multadd+0x74>
 8005fec:	6861      	ldr	r1, [r4, #4]
 8005fee:	4638      	mov	r0, r7
 8005ff0:	3101      	adds	r1, #1
 8005ff2:	f7ff ff79 	bl	8005ee8 <_Balloc>
 8005ff6:	4680      	mov	r8, r0
 8005ff8:	b928      	cbnz	r0, 8006006 <__multadd+0x5a>
 8005ffa:	4602      	mov	r2, r0
 8005ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8006030 <__multadd+0x84>)
 8005ffe:	480d      	ldr	r0, [pc, #52]	@ (8006034 <__multadd+0x88>)
 8006000:	21ba      	movs	r1, #186	@ 0xba
 8006002:	f000 fd7b 	bl	8006afc <__assert_func>
 8006006:	6922      	ldr	r2, [r4, #16]
 8006008:	3202      	adds	r2, #2
 800600a:	f104 010c 	add.w	r1, r4, #12
 800600e:	0092      	lsls	r2, r2, #2
 8006010:	300c      	adds	r0, #12
 8006012:	f000 fd65 	bl	8006ae0 <memcpy>
 8006016:	4621      	mov	r1, r4
 8006018:	4638      	mov	r0, r7
 800601a:	f7ff ffa5 	bl	8005f68 <_Bfree>
 800601e:	4644      	mov	r4, r8
 8006020:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006024:	3501      	adds	r5, #1
 8006026:	615e      	str	r6, [r3, #20]
 8006028:	6125      	str	r5, [r4, #16]
 800602a:	4620      	mov	r0, r4
 800602c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006030:	080070e4 	.word	0x080070e4
 8006034:	080070f5 	.word	0x080070f5

08006038 <__hi0bits>:
 8006038:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800603c:	4603      	mov	r3, r0
 800603e:	bf36      	itet	cc
 8006040:	0403      	lslcc	r3, r0, #16
 8006042:	2000      	movcs	r0, #0
 8006044:	2010      	movcc	r0, #16
 8006046:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800604a:	bf3c      	itt	cc
 800604c:	021b      	lslcc	r3, r3, #8
 800604e:	3008      	addcc	r0, #8
 8006050:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006054:	bf3c      	itt	cc
 8006056:	011b      	lslcc	r3, r3, #4
 8006058:	3004      	addcc	r0, #4
 800605a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800605e:	bf3c      	itt	cc
 8006060:	009b      	lslcc	r3, r3, #2
 8006062:	3002      	addcc	r0, #2
 8006064:	2b00      	cmp	r3, #0
 8006066:	db05      	blt.n	8006074 <__hi0bits+0x3c>
 8006068:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800606c:	f100 0001 	add.w	r0, r0, #1
 8006070:	bf08      	it	eq
 8006072:	2020      	moveq	r0, #32
 8006074:	4770      	bx	lr

08006076 <__lo0bits>:
 8006076:	6803      	ldr	r3, [r0, #0]
 8006078:	4602      	mov	r2, r0
 800607a:	f013 0007 	ands.w	r0, r3, #7
 800607e:	d00b      	beq.n	8006098 <__lo0bits+0x22>
 8006080:	07d9      	lsls	r1, r3, #31
 8006082:	d421      	bmi.n	80060c8 <__lo0bits+0x52>
 8006084:	0798      	lsls	r0, r3, #30
 8006086:	bf49      	itett	mi
 8006088:	085b      	lsrmi	r3, r3, #1
 800608a:	089b      	lsrpl	r3, r3, #2
 800608c:	2001      	movmi	r0, #1
 800608e:	6013      	strmi	r3, [r2, #0]
 8006090:	bf5c      	itt	pl
 8006092:	6013      	strpl	r3, [r2, #0]
 8006094:	2002      	movpl	r0, #2
 8006096:	4770      	bx	lr
 8006098:	b299      	uxth	r1, r3
 800609a:	b909      	cbnz	r1, 80060a0 <__lo0bits+0x2a>
 800609c:	0c1b      	lsrs	r3, r3, #16
 800609e:	2010      	movs	r0, #16
 80060a0:	b2d9      	uxtb	r1, r3
 80060a2:	b909      	cbnz	r1, 80060a8 <__lo0bits+0x32>
 80060a4:	3008      	adds	r0, #8
 80060a6:	0a1b      	lsrs	r3, r3, #8
 80060a8:	0719      	lsls	r1, r3, #28
 80060aa:	bf04      	itt	eq
 80060ac:	091b      	lsreq	r3, r3, #4
 80060ae:	3004      	addeq	r0, #4
 80060b0:	0799      	lsls	r1, r3, #30
 80060b2:	bf04      	itt	eq
 80060b4:	089b      	lsreq	r3, r3, #2
 80060b6:	3002      	addeq	r0, #2
 80060b8:	07d9      	lsls	r1, r3, #31
 80060ba:	d403      	bmi.n	80060c4 <__lo0bits+0x4e>
 80060bc:	085b      	lsrs	r3, r3, #1
 80060be:	f100 0001 	add.w	r0, r0, #1
 80060c2:	d003      	beq.n	80060cc <__lo0bits+0x56>
 80060c4:	6013      	str	r3, [r2, #0]
 80060c6:	4770      	bx	lr
 80060c8:	2000      	movs	r0, #0
 80060ca:	4770      	bx	lr
 80060cc:	2020      	movs	r0, #32
 80060ce:	4770      	bx	lr

080060d0 <__i2b>:
 80060d0:	b510      	push	{r4, lr}
 80060d2:	460c      	mov	r4, r1
 80060d4:	2101      	movs	r1, #1
 80060d6:	f7ff ff07 	bl	8005ee8 <_Balloc>
 80060da:	4602      	mov	r2, r0
 80060dc:	b928      	cbnz	r0, 80060ea <__i2b+0x1a>
 80060de:	4b05      	ldr	r3, [pc, #20]	@ (80060f4 <__i2b+0x24>)
 80060e0:	4805      	ldr	r0, [pc, #20]	@ (80060f8 <__i2b+0x28>)
 80060e2:	f240 1145 	movw	r1, #325	@ 0x145
 80060e6:	f000 fd09 	bl	8006afc <__assert_func>
 80060ea:	2301      	movs	r3, #1
 80060ec:	6144      	str	r4, [r0, #20]
 80060ee:	6103      	str	r3, [r0, #16]
 80060f0:	bd10      	pop	{r4, pc}
 80060f2:	bf00      	nop
 80060f4:	080070e4 	.word	0x080070e4
 80060f8:	080070f5 	.word	0x080070f5

080060fc <__multiply>:
 80060fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006100:	4617      	mov	r7, r2
 8006102:	690a      	ldr	r2, [r1, #16]
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	429a      	cmp	r2, r3
 8006108:	bfa8      	it	ge
 800610a:	463b      	movge	r3, r7
 800610c:	4689      	mov	r9, r1
 800610e:	bfa4      	itt	ge
 8006110:	460f      	movge	r7, r1
 8006112:	4699      	movge	r9, r3
 8006114:	693d      	ldr	r5, [r7, #16]
 8006116:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	6879      	ldr	r1, [r7, #4]
 800611e:	eb05 060a 	add.w	r6, r5, sl
 8006122:	42b3      	cmp	r3, r6
 8006124:	b085      	sub	sp, #20
 8006126:	bfb8      	it	lt
 8006128:	3101      	addlt	r1, #1
 800612a:	f7ff fedd 	bl	8005ee8 <_Balloc>
 800612e:	b930      	cbnz	r0, 800613e <__multiply+0x42>
 8006130:	4602      	mov	r2, r0
 8006132:	4b41      	ldr	r3, [pc, #260]	@ (8006238 <__multiply+0x13c>)
 8006134:	4841      	ldr	r0, [pc, #260]	@ (800623c <__multiply+0x140>)
 8006136:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800613a:	f000 fcdf 	bl	8006afc <__assert_func>
 800613e:	f100 0414 	add.w	r4, r0, #20
 8006142:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006146:	4623      	mov	r3, r4
 8006148:	2200      	movs	r2, #0
 800614a:	4573      	cmp	r3, lr
 800614c:	d320      	bcc.n	8006190 <__multiply+0x94>
 800614e:	f107 0814 	add.w	r8, r7, #20
 8006152:	f109 0114 	add.w	r1, r9, #20
 8006156:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800615a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800615e:	9302      	str	r3, [sp, #8]
 8006160:	1beb      	subs	r3, r5, r7
 8006162:	3b15      	subs	r3, #21
 8006164:	f023 0303 	bic.w	r3, r3, #3
 8006168:	3304      	adds	r3, #4
 800616a:	3715      	adds	r7, #21
 800616c:	42bd      	cmp	r5, r7
 800616e:	bf38      	it	cc
 8006170:	2304      	movcc	r3, #4
 8006172:	9301      	str	r3, [sp, #4]
 8006174:	9b02      	ldr	r3, [sp, #8]
 8006176:	9103      	str	r1, [sp, #12]
 8006178:	428b      	cmp	r3, r1
 800617a:	d80c      	bhi.n	8006196 <__multiply+0x9a>
 800617c:	2e00      	cmp	r6, #0
 800617e:	dd03      	ble.n	8006188 <__multiply+0x8c>
 8006180:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006184:	2b00      	cmp	r3, #0
 8006186:	d055      	beq.n	8006234 <__multiply+0x138>
 8006188:	6106      	str	r6, [r0, #16]
 800618a:	b005      	add	sp, #20
 800618c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006190:	f843 2b04 	str.w	r2, [r3], #4
 8006194:	e7d9      	b.n	800614a <__multiply+0x4e>
 8006196:	f8b1 a000 	ldrh.w	sl, [r1]
 800619a:	f1ba 0f00 	cmp.w	sl, #0
 800619e:	d01f      	beq.n	80061e0 <__multiply+0xe4>
 80061a0:	46c4      	mov	ip, r8
 80061a2:	46a1      	mov	r9, r4
 80061a4:	2700      	movs	r7, #0
 80061a6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80061aa:	f8d9 3000 	ldr.w	r3, [r9]
 80061ae:	fa1f fb82 	uxth.w	fp, r2
 80061b2:	b29b      	uxth	r3, r3
 80061b4:	fb0a 330b 	mla	r3, sl, fp, r3
 80061b8:	443b      	add	r3, r7
 80061ba:	f8d9 7000 	ldr.w	r7, [r9]
 80061be:	0c12      	lsrs	r2, r2, #16
 80061c0:	0c3f      	lsrs	r7, r7, #16
 80061c2:	fb0a 7202 	mla	r2, sl, r2, r7
 80061c6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80061d0:	4565      	cmp	r5, ip
 80061d2:	f849 3b04 	str.w	r3, [r9], #4
 80061d6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80061da:	d8e4      	bhi.n	80061a6 <__multiply+0xaa>
 80061dc:	9b01      	ldr	r3, [sp, #4]
 80061de:	50e7      	str	r7, [r4, r3]
 80061e0:	9b03      	ldr	r3, [sp, #12]
 80061e2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80061e6:	3104      	adds	r1, #4
 80061e8:	f1b9 0f00 	cmp.w	r9, #0
 80061ec:	d020      	beq.n	8006230 <__multiply+0x134>
 80061ee:	6823      	ldr	r3, [r4, #0]
 80061f0:	4647      	mov	r7, r8
 80061f2:	46a4      	mov	ip, r4
 80061f4:	f04f 0a00 	mov.w	sl, #0
 80061f8:	f8b7 b000 	ldrh.w	fp, [r7]
 80061fc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006200:	fb09 220b 	mla	r2, r9, fp, r2
 8006204:	4452      	add	r2, sl
 8006206:	b29b      	uxth	r3, r3
 8006208:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800620c:	f84c 3b04 	str.w	r3, [ip], #4
 8006210:	f857 3b04 	ldr.w	r3, [r7], #4
 8006214:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006218:	f8bc 3000 	ldrh.w	r3, [ip]
 800621c:	fb09 330a 	mla	r3, r9, sl, r3
 8006220:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006224:	42bd      	cmp	r5, r7
 8006226:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800622a:	d8e5      	bhi.n	80061f8 <__multiply+0xfc>
 800622c:	9a01      	ldr	r2, [sp, #4]
 800622e:	50a3      	str	r3, [r4, r2]
 8006230:	3404      	adds	r4, #4
 8006232:	e79f      	b.n	8006174 <__multiply+0x78>
 8006234:	3e01      	subs	r6, #1
 8006236:	e7a1      	b.n	800617c <__multiply+0x80>
 8006238:	080070e4 	.word	0x080070e4
 800623c:	080070f5 	.word	0x080070f5

08006240 <__pow5mult>:
 8006240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006244:	4615      	mov	r5, r2
 8006246:	f012 0203 	ands.w	r2, r2, #3
 800624a:	4607      	mov	r7, r0
 800624c:	460e      	mov	r6, r1
 800624e:	d007      	beq.n	8006260 <__pow5mult+0x20>
 8006250:	4c25      	ldr	r4, [pc, #148]	@ (80062e8 <__pow5mult+0xa8>)
 8006252:	3a01      	subs	r2, #1
 8006254:	2300      	movs	r3, #0
 8006256:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800625a:	f7ff fea7 	bl	8005fac <__multadd>
 800625e:	4606      	mov	r6, r0
 8006260:	10ad      	asrs	r5, r5, #2
 8006262:	d03d      	beq.n	80062e0 <__pow5mult+0xa0>
 8006264:	69fc      	ldr	r4, [r7, #28]
 8006266:	b97c      	cbnz	r4, 8006288 <__pow5mult+0x48>
 8006268:	2010      	movs	r0, #16
 800626a:	f7ff fd87 	bl	8005d7c <malloc>
 800626e:	4602      	mov	r2, r0
 8006270:	61f8      	str	r0, [r7, #28]
 8006272:	b928      	cbnz	r0, 8006280 <__pow5mult+0x40>
 8006274:	4b1d      	ldr	r3, [pc, #116]	@ (80062ec <__pow5mult+0xac>)
 8006276:	481e      	ldr	r0, [pc, #120]	@ (80062f0 <__pow5mult+0xb0>)
 8006278:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800627c:	f000 fc3e 	bl	8006afc <__assert_func>
 8006280:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006284:	6004      	str	r4, [r0, #0]
 8006286:	60c4      	str	r4, [r0, #12]
 8006288:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800628c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006290:	b94c      	cbnz	r4, 80062a6 <__pow5mult+0x66>
 8006292:	f240 2171 	movw	r1, #625	@ 0x271
 8006296:	4638      	mov	r0, r7
 8006298:	f7ff ff1a 	bl	80060d0 <__i2b>
 800629c:	2300      	movs	r3, #0
 800629e:	f8c8 0008 	str.w	r0, [r8, #8]
 80062a2:	4604      	mov	r4, r0
 80062a4:	6003      	str	r3, [r0, #0]
 80062a6:	f04f 0900 	mov.w	r9, #0
 80062aa:	07eb      	lsls	r3, r5, #31
 80062ac:	d50a      	bpl.n	80062c4 <__pow5mult+0x84>
 80062ae:	4631      	mov	r1, r6
 80062b0:	4622      	mov	r2, r4
 80062b2:	4638      	mov	r0, r7
 80062b4:	f7ff ff22 	bl	80060fc <__multiply>
 80062b8:	4631      	mov	r1, r6
 80062ba:	4680      	mov	r8, r0
 80062bc:	4638      	mov	r0, r7
 80062be:	f7ff fe53 	bl	8005f68 <_Bfree>
 80062c2:	4646      	mov	r6, r8
 80062c4:	106d      	asrs	r5, r5, #1
 80062c6:	d00b      	beq.n	80062e0 <__pow5mult+0xa0>
 80062c8:	6820      	ldr	r0, [r4, #0]
 80062ca:	b938      	cbnz	r0, 80062dc <__pow5mult+0x9c>
 80062cc:	4622      	mov	r2, r4
 80062ce:	4621      	mov	r1, r4
 80062d0:	4638      	mov	r0, r7
 80062d2:	f7ff ff13 	bl	80060fc <__multiply>
 80062d6:	6020      	str	r0, [r4, #0]
 80062d8:	f8c0 9000 	str.w	r9, [r0]
 80062dc:	4604      	mov	r4, r0
 80062de:	e7e4      	b.n	80062aa <__pow5mult+0x6a>
 80062e0:	4630      	mov	r0, r6
 80062e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062e6:	bf00      	nop
 80062e8:	080071a8 	.word	0x080071a8
 80062ec:	08007075 	.word	0x08007075
 80062f0:	080070f5 	.word	0x080070f5

080062f4 <__lshift>:
 80062f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062f8:	460c      	mov	r4, r1
 80062fa:	6849      	ldr	r1, [r1, #4]
 80062fc:	6923      	ldr	r3, [r4, #16]
 80062fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006302:	68a3      	ldr	r3, [r4, #8]
 8006304:	4607      	mov	r7, r0
 8006306:	4691      	mov	r9, r2
 8006308:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800630c:	f108 0601 	add.w	r6, r8, #1
 8006310:	42b3      	cmp	r3, r6
 8006312:	db0b      	blt.n	800632c <__lshift+0x38>
 8006314:	4638      	mov	r0, r7
 8006316:	f7ff fde7 	bl	8005ee8 <_Balloc>
 800631a:	4605      	mov	r5, r0
 800631c:	b948      	cbnz	r0, 8006332 <__lshift+0x3e>
 800631e:	4602      	mov	r2, r0
 8006320:	4b28      	ldr	r3, [pc, #160]	@ (80063c4 <__lshift+0xd0>)
 8006322:	4829      	ldr	r0, [pc, #164]	@ (80063c8 <__lshift+0xd4>)
 8006324:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006328:	f000 fbe8 	bl	8006afc <__assert_func>
 800632c:	3101      	adds	r1, #1
 800632e:	005b      	lsls	r3, r3, #1
 8006330:	e7ee      	b.n	8006310 <__lshift+0x1c>
 8006332:	2300      	movs	r3, #0
 8006334:	f100 0114 	add.w	r1, r0, #20
 8006338:	f100 0210 	add.w	r2, r0, #16
 800633c:	4618      	mov	r0, r3
 800633e:	4553      	cmp	r3, sl
 8006340:	db33      	blt.n	80063aa <__lshift+0xb6>
 8006342:	6920      	ldr	r0, [r4, #16]
 8006344:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006348:	f104 0314 	add.w	r3, r4, #20
 800634c:	f019 091f 	ands.w	r9, r9, #31
 8006350:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006354:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006358:	d02b      	beq.n	80063b2 <__lshift+0xbe>
 800635a:	f1c9 0e20 	rsb	lr, r9, #32
 800635e:	468a      	mov	sl, r1
 8006360:	2200      	movs	r2, #0
 8006362:	6818      	ldr	r0, [r3, #0]
 8006364:	fa00 f009 	lsl.w	r0, r0, r9
 8006368:	4310      	orrs	r0, r2
 800636a:	f84a 0b04 	str.w	r0, [sl], #4
 800636e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006372:	459c      	cmp	ip, r3
 8006374:	fa22 f20e 	lsr.w	r2, r2, lr
 8006378:	d8f3      	bhi.n	8006362 <__lshift+0x6e>
 800637a:	ebac 0304 	sub.w	r3, ip, r4
 800637e:	3b15      	subs	r3, #21
 8006380:	f023 0303 	bic.w	r3, r3, #3
 8006384:	3304      	adds	r3, #4
 8006386:	f104 0015 	add.w	r0, r4, #21
 800638a:	4560      	cmp	r0, ip
 800638c:	bf88      	it	hi
 800638e:	2304      	movhi	r3, #4
 8006390:	50ca      	str	r2, [r1, r3]
 8006392:	b10a      	cbz	r2, 8006398 <__lshift+0xa4>
 8006394:	f108 0602 	add.w	r6, r8, #2
 8006398:	3e01      	subs	r6, #1
 800639a:	4638      	mov	r0, r7
 800639c:	612e      	str	r6, [r5, #16]
 800639e:	4621      	mov	r1, r4
 80063a0:	f7ff fde2 	bl	8005f68 <_Bfree>
 80063a4:	4628      	mov	r0, r5
 80063a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80063ae:	3301      	adds	r3, #1
 80063b0:	e7c5      	b.n	800633e <__lshift+0x4a>
 80063b2:	3904      	subs	r1, #4
 80063b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80063b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80063bc:	459c      	cmp	ip, r3
 80063be:	d8f9      	bhi.n	80063b4 <__lshift+0xc0>
 80063c0:	e7ea      	b.n	8006398 <__lshift+0xa4>
 80063c2:	bf00      	nop
 80063c4:	080070e4 	.word	0x080070e4
 80063c8:	080070f5 	.word	0x080070f5

080063cc <__mcmp>:
 80063cc:	690a      	ldr	r2, [r1, #16]
 80063ce:	4603      	mov	r3, r0
 80063d0:	6900      	ldr	r0, [r0, #16]
 80063d2:	1a80      	subs	r0, r0, r2
 80063d4:	b530      	push	{r4, r5, lr}
 80063d6:	d10e      	bne.n	80063f6 <__mcmp+0x2a>
 80063d8:	3314      	adds	r3, #20
 80063da:	3114      	adds	r1, #20
 80063dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80063e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80063e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80063e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80063ec:	4295      	cmp	r5, r2
 80063ee:	d003      	beq.n	80063f8 <__mcmp+0x2c>
 80063f0:	d205      	bcs.n	80063fe <__mcmp+0x32>
 80063f2:	f04f 30ff 	mov.w	r0, #4294967295
 80063f6:	bd30      	pop	{r4, r5, pc}
 80063f8:	42a3      	cmp	r3, r4
 80063fa:	d3f3      	bcc.n	80063e4 <__mcmp+0x18>
 80063fc:	e7fb      	b.n	80063f6 <__mcmp+0x2a>
 80063fe:	2001      	movs	r0, #1
 8006400:	e7f9      	b.n	80063f6 <__mcmp+0x2a>
	...

08006404 <__mdiff>:
 8006404:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006408:	4689      	mov	r9, r1
 800640a:	4606      	mov	r6, r0
 800640c:	4611      	mov	r1, r2
 800640e:	4648      	mov	r0, r9
 8006410:	4614      	mov	r4, r2
 8006412:	f7ff ffdb 	bl	80063cc <__mcmp>
 8006416:	1e05      	subs	r5, r0, #0
 8006418:	d112      	bne.n	8006440 <__mdiff+0x3c>
 800641a:	4629      	mov	r1, r5
 800641c:	4630      	mov	r0, r6
 800641e:	f7ff fd63 	bl	8005ee8 <_Balloc>
 8006422:	4602      	mov	r2, r0
 8006424:	b928      	cbnz	r0, 8006432 <__mdiff+0x2e>
 8006426:	4b3f      	ldr	r3, [pc, #252]	@ (8006524 <__mdiff+0x120>)
 8006428:	f240 2137 	movw	r1, #567	@ 0x237
 800642c:	483e      	ldr	r0, [pc, #248]	@ (8006528 <__mdiff+0x124>)
 800642e:	f000 fb65 	bl	8006afc <__assert_func>
 8006432:	2301      	movs	r3, #1
 8006434:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006438:	4610      	mov	r0, r2
 800643a:	b003      	add	sp, #12
 800643c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006440:	bfbc      	itt	lt
 8006442:	464b      	movlt	r3, r9
 8006444:	46a1      	movlt	r9, r4
 8006446:	4630      	mov	r0, r6
 8006448:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800644c:	bfba      	itte	lt
 800644e:	461c      	movlt	r4, r3
 8006450:	2501      	movlt	r5, #1
 8006452:	2500      	movge	r5, #0
 8006454:	f7ff fd48 	bl	8005ee8 <_Balloc>
 8006458:	4602      	mov	r2, r0
 800645a:	b918      	cbnz	r0, 8006464 <__mdiff+0x60>
 800645c:	4b31      	ldr	r3, [pc, #196]	@ (8006524 <__mdiff+0x120>)
 800645e:	f240 2145 	movw	r1, #581	@ 0x245
 8006462:	e7e3      	b.n	800642c <__mdiff+0x28>
 8006464:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006468:	6926      	ldr	r6, [r4, #16]
 800646a:	60c5      	str	r5, [r0, #12]
 800646c:	f109 0310 	add.w	r3, r9, #16
 8006470:	f109 0514 	add.w	r5, r9, #20
 8006474:	f104 0e14 	add.w	lr, r4, #20
 8006478:	f100 0b14 	add.w	fp, r0, #20
 800647c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006480:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006484:	9301      	str	r3, [sp, #4]
 8006486:	46d9      	mov	r9, fp
 8006488:	f04f 0c00 	mov.w	ip, #0
 800648c:	9b01      	ldr	r3, [sp, #4]
 800648e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006492:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006496:	9301      	str	r3, [sp, #4]
 8006498:	fa1f f38a 	uxth.w	r3, sl
 800649c:	4619      	mov	r1, r3
 800649e:	b283      	uxth	r3, r0
 80064a0:	1acb      	subs	r3, r1, r3
 80064a2:	0c00      	lsrs	r0, r0, #16
 80064a4:	4463      	add	r3, ip
 80064a6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80064aa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80064b4:	4576      	cmp	r6, lr
 80064b6:	f849 3b04 	str.w	r3, [r9], #4
 80064ba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80064be:	d8e5      	bhi.n	800648c <__mdiff+0x88>
 80064c0:	1b33      	subs	r3, r6, r4
 80064c2:	3b15      	subs	r3, #21
 80064c4:	f023 0303 	bic.w	r3, r3, #3
 80064c8:	3415      	adds	r4, #21
 80064ca:	3304      	adds	r3, #4
 80064cc:	42a6      	cmp	r6, r4
 80064ce:	bf38      	it	cc
 80064d0:	2304      	movcc	r3, #4
 80064d2:	441d      	add	r5, r3
 80064d4:	445b      	add	r3, fp
 80064d6:	461e      	mov	r6, r3
 80064d8:	462c      	mov	r4, r5
 80064da:	4544      	cmp	r4, r8
 80064dc:	d30e      	bcc.n	80064fc <__mdiff+0xf8>
 80064de:	f108 0103 	add.w	r1, r8, #3
 80064e2:	1b49      	subs	r1, r1, r5
 80064e4:	f021 0103 	bic.w	r1, r1, #3
 80064e8:	3d03      	subs	r5, #3
 80064ea:	45a8      	cmp	r8, r5
 80064ec:	bf38      	it	cc
 80064ee:	2100      	movcc	r1, #0
 80064f0:	440b      	add	r3, r1
 80064f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80064f6:	b191      	cbz	r1, 800651e <__mdiff+0x11a>
 80064f8:	6117      	str	r7, [r2, #16]
 80064fa:	e79d      	b.n	8006438 <__mdiff+0x34>
 80064fc:	f854 1b04 	ldr.w	r1, [r4], #4
 8006500:	46e6      	mov	lr, ip
 8006502:	0c08      	lsrs	r0, r1, #16
 8006504:	fa1c fc81 	uxtah	ip, ip, r1
 8006508:	4471      	add	r1, lr
 800650a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800650e:	b289      	uxth	r1, r1
 8006510:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006514:	f846 1b04 	str.w	r1, [r6], #4
 8006518:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800651c:	e7dd      	b.n	80064da <__mdiff+0xd6>
 800651e:	3f01      	subs	r7, #1
 8006520:	e7e7      	b.n	80064f2 <__mdiff+0xee>
 8006522:	bf00      	nop
 8006524:	080070e4 	.word	0x080070e4
 8006528:	080070f5 	.word	0x080070f5

0800652c <__d2b>:
 800652c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006530:	460f      	mov	r7, r1
 8006532:	2101      	movs	r1, #1
 8006534:	ec59 8b10 	vmov	r8, r9, d0
 8006538:	4616      	mov	r6, r2
 800653a:	f7ff fcd5 	bl	8005ee8 <_Balloc>
 800653e:	4604      	mov	r4, r0
 8006540:	b930      	cbnz	r0, 8006550 <__d2b+0x24>
 8006542:	4602      	mov	r2, r0
 8006544:	4b23      	ldr	r3, [pc, #140]	@ (80065d4 <__d2b+0xa8>)
 8006546:	4824      	ldr	r0, [pc, #144]	@ (80065d8 <__d2b+0xac>)
 8006548:	f240 310f 	movw	r1, #783	@ 0x30f
 800654c:	f000 fad6 	bl	8006afc <__assert_func>
 8006550:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006554:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006558:	b10d      	cbz	r5, 800655e <__d2b+0x32>
 800655a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800655e:	9301      	str	r3, [sp, #4]
 8006560:	f1b8 0300 	subs.w	r3, r8, #0
 8006564:	d023      	beq.n	80065ae <__d2b+0x82>
 8006566:	4668      	mov	r0, sp
 8006568:	9300      	str	r3, [sp, #0]
 800656a:	f7ff fd84 	bl	8006076 <__lo0bits>
 800656e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006572:	b1d0      	cbz	r0, 80065aa <__d2b+0x7e>
 8006574:	f1c0 0320 	rsb	r3, r0, #32
 8006578:	fa02 f303 	lsl.w	r3, r2, r3
 800657c:	430b      	orrs	r3, r1
 800657e:	40c2      	lsrs	r2, r0
 8006580:	6163      	str	r3, [r4, #20]
 8006582:	9201      	str	r2, [sp, #4]
 8006584:	9b01      	ldr	r3, [sp, #4]
 8006586:	61a3      	str	r3, [r4, #24]
 8006588:	2b00      	cmp	r3, #0
 800658a:	bf0c      	ite	eq
 800658c:	2201      	moveq	r2, #1
 800658e:	2202      	movne	r2, #2
 8006590:	6122      	str	r2, [r4, #16]
 8006592:	b1a5      	cbz	r5, 80065be <__d2b+0x92>
 8006594:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006598:	4405      	add	r5, r0
 800659a:	603d      	str	r5, [r7, #0]
 800659c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80065a0:	6030      	str	r0, [r6, #0]
 80065a2:	4620      	mov	r0, r4
 80065a4:	b003      	add	sp, #12
 80065a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80065aa:	6161      	str	r1, [r4, #20]
 80065ac:	e7ea      	b.n	8006584 <__d2b+0x58>
 80065ae:	a801      	add	r0, sp, #4
 80065b0:	f7ff fd61 	bl	8006076 <__lo0bits>
 80065b4:	9b01      	ldr	r3, [sp, #4]
 80065b6:	6163      	str	r3, [r4, #20]
 80065b8:	3020      	adds	r0, #32
 80065ba:	2201      	movs	r2, #1
 80065bc:	e7e8      	b.n	8006590 <__d2b+0x64>
 80065be:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80065c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80065c6:	6038      	str	r0, [r7, #0]
 80065c8:	6918      	ldr	r0, [r3, #16]
 80065ca:	f7ff fd35 	bl	8006038 <__hi0bits>
 80065ce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80065d2:	e7e5      	b.n	80065a0 <__d2b+0x74>
 80065d4:	080070e4 	.word	0x080070e4
 80065d8:	080070f5 	.word	0x080070f5

080065dc <__sfputc_r>:
 80065dc:	6893      	ldr	r3, [r2, #8]
 80065de:	3b01      	subs	r3, #1
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	b410      	push	{r4}
 80065e4:	6093      	str	r3, [r2, #8]
 80065e6:	da08      	bge.n	80065fa <__sfputc_r+0x1e>
 80065e8:	6994      	ldr	r4, [r2, #24]
 80065ea:	42a3      	cmp	r3, r4
 80065ec:	db01      	blt.n	80065f2 <__sfputc_r+0x16>
 80065ee:	290a      	cmp	r1, #10
 80065f0:	d103      	bne.n	80065fa <__sfputc_r+0x1e>
 80065f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065f6:	f7fe bc0a 	b.w	8004e0e <__swbuf_r>
 80065fa:	6813      	ldr	r3, [r2, #0]
 80065fc:	1c58      	adds	r0, r3, #1
 80065fe:	6010      	str	r0, [r2, #0]
 8006600:	7019      	strb	r1, [r3, #0]
 8006602:	4608      	mov	r0, r1
 8006604:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006608:	4770      	bx	lr

0800660a <__sfputs_r>:
 800660a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800660c:	4606      	mov	r6, r0
 800660e:	460f      	mov	r7, r1
 8006610:	4614      	mov	r4, r2
 8006612:	18d5      	adds	r5, r2, r3
 8006614:	42ac      	cmp	r4, r5
 8006616:	d101      	bne.n	800661c <__sfputs_r+0x12>
 8006618:	2000      	movs	r0, #0
 800661a:	e007      	b.n	800662c <__sfputs_r+0x22>
 800661c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006620:	463a      	mov	r2, r7
 8006622:	4630      	mov	r0, r6
 8006624:	f7ff ffda 	bl	80065dc <__sfputc_r>
 8006628:	1c43      	adds	r3, r0, #1
 800662a:	d1f3      	bne.n	8006614 <__sfputs_r+0xa>
 800662c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006630 <_vfiprintf_r>:
 8006630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006634:	460d      	mov	r5, r1
 8006636:	b09d      	sub	sp, #116	@ 0x74
 8006638:	4614      	mov	r4, r2
 800663a:	4698      	mov	r8, r3
 800663c:	4606      	mov	r6, r0
 800663e:	b118      	cbz	r0, 8006648 <_vfiprintf_r+0x18>
 8006640:	6a03      	ldr	r3, [r0, #32]
 8006642:	b90b      	cbnz	r3, 8006648 <_vfiprintf_r+0x18>
 8006644:	f7fe fafa 	bl	8004c3c <__sinit>
 8006648:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800664a:	07d9      	lsls	r1, r3, #31
 800664c:	d405      	bmi.n	800665a <_vfiprintf_r+0x2a>
 800664e:	89ab      	ldrh	r3, [r5, #12]
 8006650:	059a      	lsls	r2, r3, #22
 8006652:	d402      	bmi.n	800665a <_vfiprintf_r+0x2a>
 8006654:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006656:	f7fe fcec 	bl	8005032 <__retarget_lock_acquire_recursive>
 800665a:	89ab      	ldrh	r3, [r5, #12]
 800665c:	071b      	lsls	r3, r3, #28
 800665e:	d501      	bpl.n	8006664 <_vfiprintf_r+0x34>
 8006660:	692b      	ldr	r3, [r5, #16]
 8006662:	b99b      	cbnz	r3, 800668c <_vfiprintf_r+0x5c>
 8006664:	4629      	mov	r1, r5
 8006666:	4630      	mov	r0, r6
 8006668:	f7fe fc10 	bl	8004e8c <__swsetup_r>
 800666c:	b170      	cbz	r0, 800668c <_vfiprintf_r+0x5c>
 800666e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006670:	07dc      	lsls	r4, r3, #31
 8006672:	d504      	bpl.n	800667e <_vfiprintf_r+0x4e>
 8006674:	f04f 30ff 	mov.w	r0, #4294967295
 8006678:	b01d      	add	sp, #116	@ 0x74
 800667a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800667e:	89ab      	ldrh	r3, [r5, #12]
 8006680:	0598      	lsls	r0, r3, #22
 8006682:	d4f7      	bmi.n	8006674 <_vfiprintf_r+0x44>
 8006684:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006686:	f7fe fcd5 	bl	8005034 <__retarget_lock_release_recursive>
 800668a:	e7f3      	b.n	8006674 <_vfiprintf_r+0x44>
 800668c:	2300      	movs	r3, #0
 800668e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006690:	2320      	movs	r3, #32
 8006692:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006696:	f8cd 800c 	str.w	r8, [sp, #12]
 800669a:	2330      	movs	r3, #48	@ 0x30
 800669c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800684c <_vfiprintf_r+0x21c>
 80066a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80066a4:	f04f 0901 	mov.w	r9, #1
 80066a8:	4623      	mov	r3, r4
 80066aa:	469a      	mov	sl, r3
 80066ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80066b0:	b10a      	cbz	r2, 80066b6 <_vfiprintf_r+0x86>
 80066b2:	2a25      	cmp	r2, #37	@ 0x25
 80066b4:	d1f9      	bne.n	80066aa <_vfiprintf_r+0x7a>
 80066b6:	ebba 0b04 	subs.w	fp, sl, r4
 80066ba:	d00b      	beq.n	80066d4 <_vfiprintf_r+0xa4>
 80066bc:	465b      	mov	r3, fp
 80066be:	4622      	mov	r2, r4
 80066c0:	4629      	mov	r1, r5
 80066c2:	4630      	mov	r0, r6
 80066c4:	f7ff ffa1 	bl	800660a <__sfputs_r>
 80066c8:	3001      	adds	r0, #1
 80066ca:	f000 80a7 	beq.w	800681c <_vfiprintf_r+0x1ec>
 80066ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80066d0:	445a      	add	r2, fp
 80066d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80066d4:	f89a 3000 	ldrb.w	r3, [sl]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	f000 809f 	beq.w	800681c <_vfiprintf_r+0x1ec>
 80066de:	2300      	movs	r3, #0
 80066e0:	f04f 32ff 	mov.w	r2, #4294967295
 80066e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80066e8:	f10a 0a01 	add.w	sl, sl, #1
 80066ec:	9304      	str	r3, [sp, #16]
 80066ee:	9307      	str	r3, [sp, #28]
 80066f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80066f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80066f6:	4654      	mov	r4, sl
 80066f8:	2205      	movs	r2, #5
 80066fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066fe:	4853      	ldr	r0, [pc, #332]	@ (800684c <_vfiprintf_r+0x21c>)
 8006700:	f7f9 fd6e 	bl	80001e0 <memchr>
 8006704:	9a04      	ldr	r2, [sp, #16]
 8006706:	b9d8      	cbnz	r0, 8006740 <_vfiprintf_r+0x110>
 8006708:	06d1      	lsls	r1, r2, #27
 800670a:	bf44      	itt	mi
 800670c:	2320      	movmi	r3, #32
 800670e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006712:	0713      	lsls	r3, r2, #28
 8006714:	bf44      	itt	mi
 8006716:	232b      	movmi	r3, #43	@ 0x2b
 8006718:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800671c:	f89a 3000 	ldrb.w	r3, [sl]
 8006720:	2b2a      	cmp	r3, #42	@ 0x2a
 8006722:	d015      	beq.n	8006750 <_vfiprintf_r+0x120>
 8006724:	9a07      	ldr	r2, [sp, #28]
 8006726:	4654      	mov	r4, sl
 8006728:	2000      	movs	r0, #0
 800672a:	f04f 0c0a 	mov.w	ip, #10
 800672e:	4621      	mov	r1, r4
 8006730:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006734:	3b30      	subs	r3, #48	@ 0x30
 8006736:	2b09      	cmp	r3, #9
 8006738:	d94b      	bls.n	80067d2 <_vfiprintf_r+0x1a2>
 800673a:	b1b0      	cbz	r0, 800676a <_vfiprintf_r+0x13a>
 800673c:	9207      	str	r2, [sp, #28]
 800673e:	e014      	b.n	800676a <_vfiprintf_r+0x13a>
 8006740:	eba0 0308 	sub.w	r3, r0, r8
 8006744:	fa09 f303 	lsl.w	r3, r9, r3
 8006748:	4313      	orrs	r3, r2
 800674a:	9304      	str	r3, [sp, #16]
 800674c:	46a2      	mov	sl, r4
 800674e:	e7d2      	b.n	80066f6 <_vfiprintf_r+0xc6>
 8006750:	9b03      	ldr	r3, [sp, #12]
 8006752:	1d19      	adds	r1, r3, #4
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	9103      	str	r1, [sp, #12]
 8006758:	2b00      	cmp	r3, #0
 800675a:	bfbb      	ittet	lt
 800675c:	425b      	neglt	r3, r3
 800675e:	f042 0202 	orrlt.w	r2, r2, #2
 8006762:	9307      	strge	r3, [sp, #28]
 8006764:	9307      	strlt	r3, [sp, #28]
 8006766:	bfb8      	it	lt
 8006768:	9204      	strlt	r2, [sp, #16]
 800676a:	7823      	ldrb	r3, [r4, #0]
 800676c:	2b2e      	cmp	r3, #46	@ 0x2e
 800676e:	d10a      	bne.n	8006786 <_vfiprintf_r+0x156>
 8006770:	7863      	ldrb	r3, [r4, #1]
 8006772:	2b2a      	cmp	r3, #42	@ 0x2a
 8006774:	d132      	bne.n	80067dc <_vfiprintf_r+0x1ac>
 8006776:	9b03      	ldr	r3, [sp, #12]
 8006778:	1d1a      	adds	r2, r3, #4
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	9203      	str	r2, [sp, #12]
 800677e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006782:	3402      	adds	r4, #2
 8006784:	9305      	str	r3, [sp, #20]
 8006786:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800685c <_vfiprintf_r+0x22c>
 800678a:	7821      	ldrb	r1, [r4, #0]
 800678c:	2203      	movs	r2, #3
 800678e:	4650      	mov	r0, sl
 8006790:	f7f9 fd26 	bl	80001e0 <memchr>
 8006794:	b138      	cbz	r0, 80067a6 <_vfiprintf_r+0x176>
 8006796:	9b04      	ldr	r3, [sp, #16]
 8006798:	eba0 000a 	sub.w	r0, r0, sl
 800679c:	2240      	movs	r2, #64	@ 0x40
 800679e:	4082      	lsls	r2, r0
 80067a0:	4313      	orrs	r3, r2
 80067a2:	3401      	adds	r4, #1
 80067a4:	9304      	str	r3, [sp, #16]
 80067a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067aa:	4829      	ldr	r0, [pc, #164]	@ (8006850 <_vfiprintf_r+0x220>)
 80067ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80067b0:	2206      	movs	r2, #6
 80067b2:	f7f9 fd15 	bl	80001e0 <memchr>
 80067b6:	2800      	cmp	r0, #0
 80067b8:	d03f      	beq.n	800683a <_vfiprintf_r+0x20a>
 80067ba:	4b26      	ldr	r3, [pc, #152]	@ (8006854 <_vfiprintf_r+0x224>)
 80067bc:	bb1b      	cbnz	r3, 8006806 <_vfiprintf_r+0x1d6>
 80067be:	9b03      	ldr	r3, [sp, #12]
 80067c0:	3307      	adds	r3, #7
 80067c2:	f023 0307 	bic.w	r3, r3, #7
 80067c6:	3308      	adds	r3, #8
 80067c8:	9303      	str	r3, [sp, #12]
 80067ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067cc:	443b      	add	r3, r7
 80067ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80067d0:	e76a      	b.n	80066a8 <_vfiprintf_r+0x78>
 80067d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80067d6:	460c      	mov	r4, r1
 80067d8:	2001      	movs	r0, #1
 80067da:	e7a8      	b.n	800672e <_vfiprintf_r+0xfe>
 80067dc:	2300      	movs	r3, #0
 80067de:	3401      	adds	r4, #1
 80067e0:	9305      	str	r3, [sp, #20]
 80067e2:	4619      	mov	r1, r3
 80067e4:	f04f 0c0a 	mov.w	ip, #10
 80067e8:	4620      	mov	r0, r4
 80067ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80067ee:	3a30      	subs	r2, #48	@ 0x30
 80067f0:	2a09      	cmp	r2, #9
 80067f2:	d903      	bls.n	80067fc <_vfiprintf_r+0x1cc>
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d0c6      	beq.n	8006786 <_vfiprintf_r+0x156>
 80067f8:	9105      	str	r1, [sp, #20]
 80067fa:	e7c4      	b.n	8006786 <_vfiprintf_r+0x156>
 80067fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8006800:	4604      	mov	r4, r0
 8006802:	2301      	movs	r3, #1
 8006804:	e7f0      	b.n	80067e8 <_vfiprintf_r+0x1b8>
 8006806:	ab03      	add	r3, sp, #12
 8006808:	9300      	str	r3, [sp, #0]
 800680a:	462a      	mov	r2, r5
 800680c:	4b12      	ldr	r3, [pc, #72]	@ (8006858 <_vfiprintf_r+0x228>)
 800680e:	a904      	add	r1, sp, #16
 8006810:	4630      	mov	r0, r6
 8006812:	f7fd fdd1 	bl	80043b8 <_printf_float>
 8006816:	4607      	mov	r7, r0
 8006818:	1c78      	adds	r0, r7, #1
 800681a:	d1d6      	bne.n	80067ca <_vfiprintf_r+0x19a>
 800681c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800681e:	07d9      	lsls	r1, r3, #31
 8006820:	d405      	bmi.n	800682e <_vfiprintf_r+0x1fe>
 8006822:	89ab      	ldrh	r3, [r5, #12]
 8006824:	059a      	lsls	r2, r3, #22
 8006826:	d402      	bmi.n	800682e <_vfiprintf_r+0x1fe>
 8006828:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800682a:	f7fe fc03 	bl	8005034 <__retarget_lock_release_recursive>
 800682e:	89ab      	ldrh	r3, [r5, #12]
 8006830:	065b      	lsls	r3, r3, #25
 8006832:	f53f af1f 	bmi.w	8006674 <_vfiprintf_r+0x44>
 8006836:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006838:	e71e      	b.n	8006678 <_vfiprintf_r+0x48>
 800683a:	ab03      	add	r3, sp, #12
 800683c:	9300      	str	r3, [sp, #0]
 800683e:	462a      	mov	r2, r5
 8006840:	4b05      	ldr	r3, [pc, #20]	@ (8006858 <_vfiprintf_r+0x228>)
 8006842:	a904      	add	r1, sp, #16
 8006844:	4630      	mov	r0, r6
 8006846:	f7fe f84f 	bl	80048e8 <_printf_i>
 800684a:	e7e4      	b.n	8006816 <_vfiprintf_r+0x1e6>
 800684c:	0800714e 	.word	0x0800714e
 8006850:	08007158 	.word	0x08007158
 8006854:	080043b9 	.word	0x080043b9
 8006858:	0800660b 	.word	0x0800660b
 800685c:	08007154 	.word	0x08007154

08006860 <__sflush_r>:
 8006860:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006868:	0716      	lsls	r6, r2, #28
 800686a:	4605      	mov	r5, r0
 800686c:	460c      	mov	r4, r1
 800686e:	d454      	bmi.n	800691a <__sflush_r+0xba>
 8006870:	684b      	ldr	r3, [r1, #4]
 8006872:	2b00      	cmp	r3, #0
 8006874:	dc02      	bgt.n	800687c <__sflush_r+0x1c>
 8006876:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006878:	2b00      	cmp	r3, #0
 800687a:	dd48      	ble.n	800690e <__sflush_r+0xae>
 800687c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800687e:	2e00      	cmp	r6, #0
 8006880:	d045      	beq.n	800690e <__sflush_r+0xae>
 8006882:	2300      	movs	r3, #0
 8006884:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006888:	682f      	ldr	r7, [r5, #0]
 800688a:	6a21      	ldr	r1, [r4, #32]
 800688c:	602b      	str	r3, [r5, #0]
 800688e:	d030      	beq.n	80068f2 <__sflush_r+0x92>
 8006890:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006892:	89a3      	ldrh	r3, [r4, #12]
 8006894:	0759      	lsls	r1, r3, #29
 8006896:	d505      	bpl.n	80068a4 <__sflush_r+0x44>
 8006898:	6863      	ldr	r3, [r4, #4]
 800689a:	1ad2      	subs	r2, r2, r3
 800689c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800689e:	b10b      	cbz	r3, 80068a4 <__sflush_r+0x44>
 80068a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80068a2:	1ad2      	subs	r2, r2, r3
 80068a4:	2300      	movs	r3, #0
 80068a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80068a8:	6a21      	ldr	r1, [r4, #32]
 80068aa:	4628      	mov	r0, r5
 80068ac:	47b0      	blx	r6
 80068ae:	1c43      	adds	r3, r0, #1
 80068b0:	89a3      	ldrh	r3, [r4, #12]
 80068b2:	d106      	bne.n	80068c2 <__sflush_r+0x62>
 80068b4:	6829      	ldr	r1, [r5, #0]
 80068b6:	291d      	cmp	r1, #29
 80068b8:	d82b      	bhi.n	8006912 <__sflush_r+0xb2>
 80068ba:	4a2a      	ldr	r2, [pc, #168]	@ (8006964 <__sflush_r+0x104>)
 80068bc:	40ca      	lsrs	r2, r1
 80068be:	07d6      	lsls	r6, r2, #31
 80068c0:	d527      	bpl.n	8006912 <__sflush_r+0xb2>
 80068c2:	2200      	movs	r2, #0
 80068c4:	6062      	str	r2, [r4, #4]
 80068c6:	04d9      	lsls	r1, r3, #19
 80068c8:	6922      	ldr	r2, [r4, #16]
 80068ca:	6022      	str	r2, [r4, #0]
 80068cc:	d504      	bpl.n	80068d8 <__sflush_r+0x78>
 80068ce:	1c42      	adds	r2, r0, #1
 80068d0:	d101      	bne.n	80068d6 <__sflush_r+0x76>
 80068d2:	682b      	ldr	r3, [r5, #0]
 80068d4:	b903      	cbnz	r3, 80068d8 <__sflush_r+0x78>
 80068d6:	6560      	str	r0, [r4, #84]	@ 0x54
 80068d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80068da:	602f      	str	r7, [r5, #0]
 80068dc:	b1b9      	cbz	r1, 800690e <__sflush_r+0xae>
 80068de:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80068e2:	4299      	cmp	r1, r3
 80068e4:	d002      	beq.n	80068ec <__sflush_r+0x8c>
 80068e6:	4628      	mov	r0, r5
 80068e8:	f7ff f9fe 	bl	8005ce8 <_free_r>
 80068ec:	2300      	movs	r3, #0
 80068ee:	6363      	str	r3, [r4, #52]	@ 0x34
 80068f0:	e00d      	b.n	800690e <__sflush_r+0xae>
 80068f2:	2301      	movs	r3, #1
 80068f4:	4628      	mov	r0, r5
 80068f6:	47b0      	blx	r6
 80068f8:	4602      	mov	r2, r0
 80068fa:	1c50      	adds	r0, r2, #1
 80068fc:	d1c9      	bne.n	8006892 <__sflush_r+0x32>
 80068fe:	682b      	ldr	r3, [r5, #0]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d0c6      	beq.n	8006892 <__sflush_r+0x32>
 8006904:	2b1d      	cmp	r3, #29
 8006906:	d001      	beq.n	800690c <__sflush_r+0xac>
 8006908:	2b16      	cmp	r3, #22
 800690a:	d11e      	bne.n	800694a <__sflush_r+0xea>
 800690c:	602f      	str	r7, [r5, #0]
 800690e:	2000      	movs	r0, #0
 8006910:	e022      	b.n	8006958 <__sflush_r+0xf8>
 8006912:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006916:	b21b      	sxth	r3, r3
 8006918:	e01b      	b.n	8006952 <__sflush_r+0xf2>
 800691a:	690f      	ldr	r7, [r1, #16]
 800691c:	2f00      	cmp	r7, #0
 800691e:	d0f6      	beq.n	800690e <__sflush_r+0xae>
 8006920:	0793      	lsls	r3, r2, #30
 8006922:	680e      	ldr	r6, [r1, #0]
 8006924:	bf08      	it	eq
 8006926:	694b      	ldreq	r3, [r1, #20]
 8006928:	600f      	str	r7, [r1, #0]
 800692a:	bf18      	it	ne
 800692c:	2300      	movne	r3, #0
 800692e:	eba6 0807 	sub.w	r8, r6, r7
 8006932:	608b      	str	r3, [r1, #8]
 8006934:	f1b8 0f00 	cmp.w	r8, #0
 8006938:	dde9      	ble.n	800690e <__sflush_r+0xae>
 800693a:	6a21      	ldr	r1, [r4, #32]
 800693c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800693e:	4643      	mov	r3, r8
 8006940:	463a      	mov	r2, r7
 8006942:	4628      	mov	r0, r5
 8006944:	47b0      	blx	r6
 8006946:	2800      	cmp	r0, #0
 8006948:	dc08      	bgt.n	800695c <__sflush_r+0xfc>
 800694a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800694e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006952:	81a3      	strh	r3, [r4, #12]
 8006954:	f04f 30ff 	mov.w	r0, #4294967295
 8006958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800695c:	4407      	add	r7, r0
 800695e:	eba8 0800 	sub.w	r8, r8, r0
 8006962:	e7e7      	b.n	8006934 <__sflush_r+0xd4>
 8006964:	20400001 	.word	0x20400001

08006968 <_fflush_r>:
 8006968:	b538      	push	{r3, r4, r5, lr}
 800696a:	690b      	ldr	r3, [r1, #16]
 800696c:	4605      	mov	r5, r0
 800696e:	460c      	mov	r4, r1
 8006970:	b913      	cbnz	r3, 8006978 <_fflush_r+0x10>
 8006972:	2500      	movs	r5, #0
 8006974:	4628      	mov	r0, r5
 8006976:	bd38      	pop	{r3, r4, r5, pc}
 8006978:	b118      	cbz	r0, 8006982 <_fflush_r+0x1a>
 800697a:	6a03      	ldr	r3, [r0, #32]
 800697c:	b90b      	cbnz	r3, 8006982 <_fflush_r+0x1a>
 800697e:	f7fe f95d 	bl	8004c3c <__sinit>
 8006982:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d0f3      	beq.n	8006972 <_fflush_r+0xa>
 800698a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800698c:	07d0      	lsls	r0, r2, #31
 800698e:	d404      	bmi.n	800699a <_fflush_r+0x32>
 8006990:	0599      	lsls	r1, r3, #22
 8006992:	d402      	bmi.n	800699a <_fflush_r+0x32>
 8006994:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006996:	f7fe fb4c 	bl	8005032 <__retarget_lock_acquire_recursive>
 800699a:	4628      	mov	r0, r5
 800699c:	4621      	mov	r1, r4
 800699e:	f7ff ff5f 	bl	8006860 <__sflush_r>
 80069a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80069a4:	07da      	lsls	r2, r3, #31
 80069a6:	4605      	mov	r5, r0
 80069a8:	d4e4      	bmi.n	8006974 <_fflush_r+0xc>
 80069aa:	89a3      	ldrh	r3, [r4, #12]
 80069ac:	059b      	lsls	r3, r3, #22
 80069ae:	d4e1      	bmi.n	8006974 <_fflush_r+0xc>
 80069b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80069b2:	f7fe fb3f 	bl	8005034 <__retarget_lock_release_recursive>
 80069b6:	e7dd      	b.n	8006974 <_fflush_r+0xc>

080069b8 <__swhatbuf_r>:
 80069b8:	b570      	push	{r4, r5, r6, lr}
 80069ba:	460c      	mov	r4, r1
 80069bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069c0:	2900      	cmp	r1, #0
 80069c2:	b096      	sub	sp, #88	@ 0x58
 80069c4:	4615      	mov	r5, r2
 80069c6:	461e      	mov	r6, r3
 80069c8:	da0d      	bge.n	80069e6 <__swhatbuf_r+0x2e>
 80069ca:	89a3      	ldrh	r3, [r4, #12]
 80069cc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80069d0:	f04f 0100 	mov.w	r1, #0
 80069d4:	bf14      	ite	ne
 80069d6:	2340      	movne	r3, #64	@ 0x40
 80069d8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80069dc:	2000      	movs	r0, #0
 80069de:	6031      	str	r1, [r6, #0]
 80069e0:	602b      	str	r3, [r5, #0]
 80069e2:	b016      	add	sp, #88	@ 0x58
 80069e4:	bd70      	pop	{r4, r5, r6, pc}
 80069e6:	466a      	mov	r2, sp
 80069e8:	f000 f848 	bl	8006a7c <_fstat_r>
 80069ec:	2800      	cmp	r0, #0
 80069ee:	dbec      	blt.n	80069ca <__swhatbuf_r+0x12>
 80069f0:	9901      	ldr	r1, [sp, #4]
 80069f2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80069f6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80069fa:	4259      	negs	r1, r3
 80069fc:	4159      	adcs	r1, r3
 80069fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006a02:	e7eb      	b.n	80069dc <__swhatbuf_r+0x24>

08006a04 <__smakebuf_r>:
 8006a04:	898b      	ldrh	r3, [r1, #12]
 8006a06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a08:	079d      	lsls	r5, r3, #30
 8006a0a:	4606      	mov	r6, r0
 8006a0c:	460c      	mov	r4, r1
 8006a0e:	d507      	bpl.n	8006a20 <__smakebuf_r+0x1c>
 8006a10:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006a14:	6023      	str	r3, [r4, #0]
 8006a16:	6123      	str	r3, [r4, #16]
 8006a18:	2301      	movs	r3, #1
 8006a1a:	6163      	str	r3, [r4, #20]
 8006a1c:	b003      	add	sp, #12
 8006a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a20:	ab01      	add	r3, sp, #4
 8006a22:	466a      	mov	r2, sp
 8006a24:	f7ff ffc8 	bl	80069b8 <__swhatbuf_r>
 8006a28:	9f00      	ldr	r7, [sp, #0]
 8006a2a:	4605      	mov	r5, r0
 8006a2c:	4639      	mov	r1, r7
 8006a2e:	4630      	mov	r0, r6
 8006a30:	f7ff f9ce 	bl	8005dd0 <_malloc_r>
 8006a34:	b948      	cbnz	r0, 8006a4a <__smakebuf_r+0x46>
 8006a36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a3a:	059a      	lsls	r2, r3, #22
 8006a3c:	d4ee      	bmi.n	8006a1c <__smakebuf_r+0x18>
 8006a3e:	f023 0303 	bic.w	r3, r3, #3
 8006a42:	f043 0302 	orr.w	r3, r3, #2
 8006a46:	81a3      	strh	r3, [r4, #12]
 8006a48:	e7e2      	b.n	8006a10 <__smakebuf_r+0xc>
 8006a4a:	89a3      	ldrh	r3, [r4, #12]
 8006a4c:	6020      	str	r0, [r4, #0]
 8006a4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a52:	81a3      	strh	r3, [r4, #12]
 8006a54:	9b01      	ldr	r3, [sp, #4]
 8006a56:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006a5a:	b15b      	cbz	r3, 8006a74 <__smakebuf_r+0x70>
 8006a5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a60:	4630      	mov	r0, r6
 8006a62:	f000 f81d 	bl	8006aa0 <_isatty_r>
 8006a66:	b128      	cbz	r0, 8006a74 <__smakebuf_r+0x70>
 8006a68:	89a3      	ldrh	r3, [r4, #12]
 8006a6a:	f023 0303 	bic.w	r3, r3, #3
 8006a6e:	f043 0301 	orr.w	r3, r3, #1
 8006a72:	81a3      	strh	r3, [r4, #12]
 8006a74:	89a3      	ldrh	r3, [r4, #12]
 8006a76:	431d      	orrs	r5, r3
 8006a78:	81a5      	strh	r5, [r4, #12]
 8006a7a:	e7cf      	b.n	8006a1c <__smakebuf_r+0x18>

08006a7c <_fstat_r>:
 8006a7c:	b538      	push	{r3, r4, r5, lr}
 8006a7e:	4d07      	ldr	r5, [pc, #28]	@ (8006a9c <_fstat_r+0x20>)
 8006a80:	2300      	movs	r3, #0
 8006a82:	4604      	mov	r4, r0
 8006a84:	4608      	mov	r0, r1
 8006a86:	4611      	mov	r1, r2
 8006a88:	602b      	str	r3, [r5, #0]
 8006a8a:	f7fa ffd2 	bl	8001a32 <_fstat>
 8006a8e:	1c43      	adds	r3, r0, #1
 8006a90:	d102      	bne.n	8006a98 <_fstat_r+0x1c>
 8006a92:	682b      	ldr	r3, [r5, #0]
 8006a94:	b103      	cbz	r3, 8006a98 <_fstat_r+0x1c>
 8006a96:	6023      	str	r3, [r4, #0]
 8006a98:	bd38      	pop	{r3, r4, r5, pc}
 8006a9a:	bf00      	nop
 8006a9c:	2000040c 	.word	0x2000040c

08006aa0 <_isatty_r>:
 8006aa0:	b538      	push	{r3, r4, r5, lr}
 8006aa2:	4d06      	ldr	r5, [pc, #24]	@ (8006abc <_isatty_r+0x1c>)
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	4604      	mov	r4, r0
 8006aa8:	4608      	mov	r0, r1
 8006aaa:	602b      	str	r3, [r5, #0]
 8006aac:	f7fa ffd1 	bl	8001a52 <_isatty>
 8006ab0:	1c43      	adds	r3, r0, #1
 8006ab2:	d102      	bne.n	8006aba <_isatty_r+0x1a>
 8006ab4:	682b      	ldr	r3, [r5, #0]
 8006ab6:	b103      	cbz	r3, 8006aba <_isatty_r+0x1a>
 8006ab8:	6023      	str	r3, [r4, #0]
 8006aba:	bd38      	pop	{r3, r4, r5, pc}
 8006abc:	2000040c 	.word	0x2000040c

08006ac0 <_sbrk_r>:
 8006ac0:	b538      	push	{r3, r4, r5, lr}
 8006ac2:	4d06      	ldr	r5, [pc, #24]	@ (8006adc <_sbrk_r+0x1c>)
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	4604      	mov	r4, r0
 8006ac8:	4608      	mov	r0, r1
 8006aca:	602b      	str	r3, [r5, #0]
 8006acc:	f7fa ffda 	bl	8001a84 <_sbrk>
 8006ad0:	1c43      	adds	r3, r0, #1
 8006ad2:	d102      	bne.n	8006ada <_sbrk_r+0x1a>
 8006ad4:	682b      	ldr	r3, [r5, #0]
 8006ad6:	b103      	cbz	r3, 8006ada <_sbrk_r+0x1a>
 8006ad8:	6023      	str	r3, [r4, #0]
 8006ada:	bd38      	pop	{r3, r4, r5, pc}
 8006adc:	2000040c 	.word	0x2000040c

08006ae0 <memcpy>:
 8006ae0:	440a      	add	r2, r1
 8006ae2:	4291      	cmp	r1, r2
 8006ae4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ae8:	d100      	bne.n	8006aec <memcpy+0xc>
 8006aea:	4770      	bx	lr
 8006aec:	b510      	push	{r4, lr}
 8006aee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006af2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006af6:	4291      	cmp	r1, r2
 8006af8:	d1f9      	bne.n	8006aee <memcpy+0xe>
 8006afa:	bd10      	pop	{r4, pc}

08006afc <__assert_func>:
 8006afc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006afe:	4614      	mov	r4, r2
 8006b00:	461a      	mov	r2, r3
 8006b02:	4b09      	ldr	r3, [pc, #36]	@ (8006b28 <__assert_func+0x2c>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4605      	mov	r5, r0
 8006b08:	68d8      	ldr	r0, [r3, #12]
 8006b0a:	b14c      	cbz	r4, 8006b20 <__assert_func+0x24>
 8006b0c:	4b07      	ldr	r3, [pc, #28]	@ (8006b2c <__assert_func+0x30>)
 8006b0e:	9100      	str	r1, [sp, #0]
 8006b10:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006b14:	4906      	ldr	r1, [pc, #24]	@ (8006b30 <__assert_func+0x34>)
 8006b16:	462b      	mov	r3, r5
 8006b18:	f000 f842 	bl	8006ba0 <fiprintf>
 8006b1c:	f000 f852 	bl	8006bc4 <abort>
 8006b20:	4b04      	ldr	r3, [pc, #16]	@ (8006b34 <__assert_func+0x38>)
 8006b22:	461c      	mov	r4, r3
 8006b24:	e7f3      	b.n	8006b0e <__assert_func+0x12>
 8006b26:	bf00      	nop
 8006b28:	20000018 	.word	0x20000018
 8006b2c:	08007169 	.word	0x08007169
 8006b30:	08007176 	.word	0x08007176
 8006b34:	080071a4 	.word	0x080071a4

08006b38 <_calloc_r>:
 8006b38:	b570      	push	{r4, r5, r6, lr}
 8006b3a:	fba1 5402 	umull	r5, r4, r1, r2
 8006b3e:	b934      	cbnz	r4, 8006b4e <_calloc_r+0x16>
 8006b40:	4629      	mov	r1, r5
 8006b42:	f7ff f945 	bl	8005dd0 <_malloc_r>
 8006b46:	4606      	mov	r6, r0
 8006b48:	b928      	cbnz	r0, 8006b56 <_calloc_r+0x1e>
 8006b4a:	4630      	mov	r0, r6
 8006b4c:	bd70      	pop	{r4, r5, r6, pc}
 8006b4e:	220c      	movs	r2, #12
 8006b50:	6002      	str	r2, [r0, #0]
 8006b52:	2600      	movs	r6, #0
 8006b54:	e7f9      	b.n	8006b4a <_calloc_r+0x12>
 8006b56:	462a      	mov	r2, r5
 8006b58:	4621      	mov	r1, r4
 8006b5a:	f7fe f9ed 	bl	8004f38 <memset>
 8006b5e:	e7f4      	b.n	8006b4a <_calloc_r+0x12>

08006b60 <__ascii_mbtowc>:
 8006b60:	b082      	sub	sp, #8
 8006b62:	b901      	cbnz	r1, 8006b66 <__ascii_mbtowc+0x6>
 8006b64:	a901      	add	r1, sp, #4
 8006b66:	b142      	cbz	r2, 8006b7a <__ascii_mbtowc+0x1a>
 8006b68:	b14b      	cbz	r3, 8006b7e <__ascii_mbtowc+0x1e>
 8006b6a:	7813      	ldrb	r3, [r2, #0]
 8006b6c:	600b      	str	r3, [r1, #0]
 8006b6e:	7812      	ldrb	r2, [r2, #0]
 8006b70:	1e10      	subs	r0, r2, #0
 8006b72:	bf18      	it	ne
 8006b74:	2001      	movne	r0, #1
 8006b76:	b002      	add	sp, #8
 8006b78:	4770      	bx	lr
 8006b7a:	4610      	mov	r0, r2
 8006b7c:	e7fb      	b.n	8006b76 <__ascii_mbtowc+0x16>
 8006b7e:	f06f 0001 	mvn.w	r0, #1
 8006b82:	e7f8      	b.n	8006b76 <__ascii_mbtowc+0x16>

08006b84 <__ascii_wctomb>:
 8006b84:	4603      	mov	r3, r0
 8006b86:	4608      	mov	r0, r1
 8006b88:	b141      	cbz	r1, 8006b9c <__ascii_wctomb+0x18>
 8006b8a:	2aff      	cmp	r2, #255	@ 0xff
 8006b8c:	d904      	bls.n	8006b98 <__ascii_wctomb+0x14>
 8006b8e:	228a      	movs	r2, #138	@ 0x8a
 8006b90:	601a      	str	r2, [r3, #0]
 8006b92:	f04f 30ff 	mov.w	r0, #4294967295
 8006b96:	4770      	bx	lr
 8006b98:	700a      	strb	r2, [r1, #0]
 8006b9a:	2001      	movs	r0, #1
 8006b9c:	4770      	bx	lr
	...

08006ba0 <fiprintf>:
 8006ba0:	b40e      	push	{r1, r2, r3}
 8006ba2:	b503      	push	{r0, r1, lr}
 8006ba4:	4601      	mov	r1, r0
 8006ba6:	ab03      	add	r3, sp, #12
 8006ba8:	4805      	ldr	r0, [pc, #20]	@ (8006bc0 <fiprintf+0x20>)
 8006baa:	f853 2b04 	ldr.w	r2, [r3], #4
 8006bae:	6800      	ldr	r0, [r0, #0]
 8006bb0:	9301      	str	r3, [sp, #4]
 8006bb2:	f7ff fd3d 	bl	8006630 <_vfiprintf_r>
 8006bb6:	b002      	add	sp, #8
 8006bb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006bbc:	b003      	add	sp, #12
 8006bbe:	4770      	bx	lr
 8006bc0:	20000018 	.word	0x20000018

08006bc4 <abort>:
 8006bc4:	b508      	push	{r3, lr}
 8006bc6:	2006      	movs	r0, #6
 8006bc8:	f000 f82c 	bl	8006c24 <raise>
 8006bcc:	2001      	movs	r0, #1
 8006bce:	f7fa fefc 	bl	80019ca <_exit>

08006bd2 <_raise_r>:
 8006bd2:	291f      	cmp	r1, #31
 8006bd4:	b538      	push	{r3, r4, r5, lr}
 8006bd6:	4605      	mov	r5, r0
 8006bd8:	460c      	mov	r4, r1
 8006bda:	d904      	bls.n	8006be6 <_raise_r+0x14>
 8006bdc:	2316      	movs	r3, #22
 8006bde:	6003      	str	r3, [r0, #0]
 8006be0:	f04f 30ff 	mov.w	r0, #4294967295
 8006be4:	bd38      	pop	{r3, r4, r5, pc}
 8006be6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006be8:	b112      	cbz	r2, 8006bf0 <_raise_r+0x1e>
 8006bea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006bee:	b94b      	cbnz	r3, 8006c04 <_raise_r+0x32>
 8006bf0:	4628      	mov	r0, r5
 8006bf2:	f000 f831 	bl	8006c58 <_getpid_r>
 8006bf6:	4622      	mov	r2, r4
 8006bf8:	4601      	mov	r1, r0
 8006bfa:	4628      	mov	r0, r5
 8006bfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c00:	f000 b818 	b.w	8006c34 <_kill_r>
 8006c04:	2b01      	cmp	r3, #1
 8006c06:	d00a      	beq.n	8006c1e <_raise_r+0x4c>
 8006c08:	1c59      	adds	r1, r3, #1
 8006c0a:	d103      	bne.n	8006c14 <_raise_r+0x42>
 8006c0c:	2316      	movs	r3, #22
 8006c0e:	6003      	str	r3, [r0, #0]
 8006c10:	2001      	movs	r0, #1
 8006c12:	e7e7      	b.n	8006be4 <_raise_r+0x12>
 8006c14:	2100      	movs	r1, #0
 8006c16:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006c1a:	4620      	mov	r0, r4
 8006c1c:	4798      	blx	r3
 8006c1e:	2000      	movs	r0, #0
 8006c20:	e7e0      	b.n	8006be4 <_raise_r+0x12>
	...

08006c24 <raise>:
 8006c24:	4b02      	ldr	r3, [pc, #8]	@ (8006c30 <raise+0xc>)
 8006c26:	4601      	mov	r1, r0
 8006c28:	6818      	ldr	r0, [r3, #0]
 8006c2a:	f7ff bfd2 	b.w	8006bd2 <_raise_r>
 8006c2e:	bf00      	nop
 8006c30:	20000018 	.word	0x20000018

08006c34 <_kill_r>:
 8006c34:	b538      	push	{r3, r4, r5, lr}
 8006c36:	4d07      	ldr	r5, [pc, #28]	@ (8006c54 <_kill_r+0x20>)
 8006c38:	2300      	movs	r3, #0
 8006c3a:	4604      	mov	r4, r0
 8006c3c:	4608      	mov	r0, r1
 8006c3e:	4611      	mov	r1, r2
 8006c40:	602b      	str	r3, [r5, #0]
 8006c42:	f7fa feb2 	bl	80019aa <_kill>
 8006c46:	1c43      	adds	r3, r0, #1
 8006c48:	d102      	bne.n	8006c50 <_kill_r+0x1c>
 8006c4a:	682b      	ldr	r3, [r5, #0]
 8006c4c:	b103      	cbz	r3, 8006c50 <_kill_r+0x1c>
 8006c4e:	6023      	str	r3, [r4, #0]
 8006c50:	bd38      	pop	{r3, r4, r5, pc}
 8006c52:	bf00      	nop
 8006c54:	2000040c 	.word	0x2000040c

08006c58 <_getpid_r>:
 8006c58:	f7fa be9f 	b.w	800199a <_getpid>

08006c5c <atan2f>:
 8006c5c:	f000 b822 	b.w	8006ca4 <__ieee754_atan2f>

08006c60 <sqrtf>:
 8006c60:	b508      	push	{r3, lr}
 8006c62:	ed2d 8b02 	vpush	{d8}
 8006c66:	eeb0 8a40 	vmov.f32	s16, s0
 8006c6a:	f000 f817 	bl	8006c9c <__ieee754_sqrtf>
 8006c6e:	eeb4 8a48 	vcmp.f32	s16, s16
 8006c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c76:	d60c      	bvs.n	8006c92 <sqrtf+0x32>
 8006c78:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8006c98 <sqrtf+0x38>
 8006c7c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8006c80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c84:	d505      	bpl.n	8006c92 <sqrtf+0x32>
 8006c86:	f7fe f9a9 	bl	8004fdc <__errno>
 8006c8a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8006c8e:	2321      	movs	r3, #33	@ 0x21
 8006c90:	6003      	str	r3, [r0, #0]
 8006c92:	ecbd 8b02 	vpop	{d8}
 8006c96:	bd08      	pop	{r3, pc}
 8006c98:	00000000 	.word	0x00000000

08006c9c <__ieee754_sqrtf>:
 8006c9c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8006ca0:	4770      	bx	lr
	...

08006ca4 <__ieee754_atan2f>:
 8006ca4:	ee10 2a90 	vmov	r2, s1
 8006ca8:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8006cac:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8006cb0:	b510      	push	{r4, lr}
 8006cb2:	eef0 7a40 	vmov.f32	s15, s0
 8006cb6:	d806      	bhi.n	8006cc6 <__ieee754_atan2f+0x22>
 8006cb8:	ee10 0a10 	vmov	r0, s0
 8006cbc:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8006cc0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006cc4:	d904      	bls.n	8006cd0 <__ieee754_atan2f+0x2c>
 8006cc6:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8006cca:	eeb0 0a67 	vmov.f32	s0, s15
 8006cce:	bd10      	pop	{r4, pc}
 8006cd0:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8006cd4:	d103      	bne.n	8006cde <__ieee754_atan2f+0x3a>
 8006cd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cda:	f000 b883 	b.w	8006de4 <atanf>
 8006cde:	1794      	asrs	r4, r2, #30
 8006ce0:	f004 0402 	and.w	r4, r4, #2
 8006ce4:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8006ce8:	b943      	cbnz	r3, 8006cfc <__ieee754_atan2f+0x58>
 8006cea:	2c02      	cmp	r4, #2
 8006cec:	d05e      	beq.n	8006dac <__ieee754_atan2f+0x108>
 8006cee:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8006dc0 <__ieee754_atan2f+0x11c>
 8006cf2:	2c03      	cmp	r4, #3
 8006cf4:	bf08      	it	eq
 8006cf6:	eef0 7a47 	vmoveq.f32	s15, s14
 8006cfa:	e7e6      	b.n	8006cca <__ieee754_atan2f+0x26>
 8006cfc:	b941      	cbnz	r1, 8006d10 <__ieee754_atan2f+0x6c>
 8006cfe:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8006dc4 <__ieee754_atan2f+0x120>
 8006d02:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8006dc8 <__ieee754_atan2f+0x124>
 8006d06:	2800      	cmp	r0, #0
 8006d08:	bfa8      	it	ge
 8006d0a:	eef0 7a47 	vmovge.f32	s15, s14
 8006d0e:	e7dc      	b.n	8006cca <__ieee754_atan2f+0x26>
 8006d10:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8006d14:	d110      	bne.n	8006d38 <__ieee754_atan2f+0x94>
 8006d16:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006d1a:	f104 34ff 	add.w	r4, r4, #4294967295
 8006d1e:	d107      	bne.n	8006d30 <__ieee754_atan2f+0x8c>
 8006d20:	2c02      	cmp	r4, #2
 8006d22:	d846      	bhi.n	8006db2 <__ieee754_atan2f+0x10e>
 8006d24:	4b29      	ldr	r3, [pc, #164]	@ (8006dcc <__ieee754_atan2f+0x128>)
 8006d26:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006d2a:	edd3 7a00 	vldr	s15, [r3]
 8006d2e:	e7cc      	b.n	8006cca <__ieee754_atan2f+0x26>
 8006d30:	2c02      	cmp	r4, #2
 8006d32:	d841      	bhi.n	8006db8 <__ieee754_atan2f+0x114>
 8006d34:	4b26      	ldr	r3, [pc, #152]	@ (8006dd0 <__ieee754_atan2f+0x12c>)
 8006d36:	e7f6      	b.n	8006d26 <__ieee754_atan2f+0x82>
 8006d38:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006d3c:	d0df      	beq.n	8006cfe <__ieee754_atan2f+0x5a>
 8006d3e:	1a5b      	subs	r3, r3, r1
 8006d40:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8006d44:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8006d48:	da1a      	bge.n	8006d80 <__ieee754_atan2f+0xdc>
 8006d4a:	2a00      	cmp	r2, #0
 8006d4c:	da01      	bge.n	8006d52 <__ieee754_atan2f+0xae>
 8006d4e:	313c      	adds	r1, #60	@ 0x3c
 8006d50:	db19      	blt.n	8006d86 <__ieee754_atan2f+0xe2>
 8006d52:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8006d56:	f000 f919 	bl	8006f8c <fabsf>
 8006d5a:	f000 f843 	bl	8006de4 <atanf>
 8006d5e:	eef0 7a40 	vmov.f32	s15, s0
 8006d62:	2c01      	cmp	r4, #1
 8006d64:	d012      	beq.n	8006d8c <__ieee754_atan2f+0xe8>
 8006d66:	2c02      	cmp	r4, #2
 8006d68:	d017      	beq.n	8006d9a <__ieee754_atan2f+0xf6>
 8006d6a:	2c00      	cmp	r4, #0
 8006d6c:	d0ad      	beq.n	8006cca <__ieee754_atan2f+0x26>
 8006d6e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8006dd4 <__ieee754_atan2f+0x130>
 8006d72:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006d76:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8006dd8 <__ieee754_atan2f+0x134>
 8006d7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006d7e:	e7a4      	b.n	8006cca <__ieee754_atan2f+0x26>
 8006d80:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8006dc8 <__ieee754_atan2f+0x124>
 8006d84:	e7ed      	b.n	8006d62 <__ieee754_atan2f+0xbe>
 8006d86:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8006ddc <__ieee754_atan2f+0x138>
 8006d8a:	e7ea      	b.n	8006d62 <__ieee754_atan2f+0xbe>
 8006d8c:	ee17 3a90 	vmov	r3, s15
 8006d90:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8006d94:	ee07 3a90 	vmov	s15, r3
 8006d98:	e797      	b.n	8006cca <__ieee754_atan2f+0x26>
 8006d9a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8006dd4 <__ieee754_atan2f+0x130>
 8006d9e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006da2:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8006dd8 <__ieee754_atan2f+0x134>
 8006da6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006daa:	e78e      	b.n	8006cca <__ieee754_atan2f+0x26>
 8006dac:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8006dd8 <__ieee754_atan2f+0x134>
 8006db0:	e78b      	b.n	8006cca <__ieee754_atan2f+0x26>
 8006db2:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8006de0 <__ieee754_atan2f+0x13c>
 8006db6:	e788      	b.n	8006cca <__ieee754_atan2f+0x26>
 8006db8:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8006ddc <__ieee754_atan2f+0x138>
 8006dbc:	e785      	b.n	8006cca <__ieee754_atan2f+0x26>
 8006dbe:	bf00      	nop
 8006dc0:	c0490fdb 	.word	0xc0490fdb
 8006dc4:	bfc90fdb 	.word	0xbfc90fdb
 8006dc8:	3fc90fdb 	.word	0x3fc90fdb
 8006dcc:	080073b8 	.word	0x080073b8
 8006dd0:	080073ac 	.word	0x080073ac
 8006dd4:	33bbbd2e 	.word	0x33bbbd2e
 8006dd8:	40490fdb 	.word	0x40490fdb
 8006ddc:	00000000 	.word	0x00000000
 8006de0:	3f490fdb 	.word	0x3f490fdb

08006de4 <atanf>:
 8006de4:	b538      	push	{r3, r4, r5, lr}
 8006de6:	ee10 5a10 	vmov	r5, s0
 8006dea:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8006dee:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8006df2:	eef0 7a40 	vmov.f32	s15, s0
 8006df6:	d310      	bcc.n	8006e1a <atanf+0x36>
 8006df8:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8006dfc:	d904      	bls.n	8006e08 <atanf+0x24>
 8006dfe:	ee70 7a00 	vadd.f32	s15, s0, s0
 8006e02:	eeb0 0a67 	vmov.f32	s0, s15
 8006e06:	bd38      	pop	{r3, r4, r5, pc}
 8006e08:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8006f40 <atanf+0x15c>
 8006e0c:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8006f44 <atanf+0x160>
 8006e10:	2d00      	cmp	r5, #0
 8006e12:	bfc8      	it	gt
 8006e14:	eef0 7a47 	vmovgt.f32	s15, s14
 8006e18:	e7f3      	b.n	8006e02 <atanf+0x1e>
 8006e1a:	4b4b      	ldr	r3, [pc, #300]	@ (8006f48 <atanf+0x164>)
 8006e1c:	429c      	cmp	r4, r3
 8006e1e:	d810      	bhi.n	8006e42 <atanf+0x5e>
 8006e20:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8006e24:	d20a      	bcs.n	8006e3c <atanf+0x58>
 8006e26:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8006f4c <atanf+0x168>
 8006e2a:	ee30 7a07 	vadd.f32	s14, s0, s14
 8006e2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e32:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8006e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e3a:	dce2      	bgt.n	8006e02 <atanf+0x1e>
 8006e3c:	f04f 33ff 	mov.w	r3, #4294967295
 8006e40:	e013      	b.n	8006e6a <atanf+0x86>
 8006e42:	f000 f8a3 	bl	8006f8c <fabsf>
 8006e46:	4b42      	ldr	r3, [pc, #264]	@ (8006f50 <atanf+0x16c>)
 8006e48:	429c      	cmp	r4, r3
 8006e4a:	d84f      	bhi.n	8006eec <atanf+0x108>
 8006e4c:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8006e50:	429c      	cmp	r4, r3
 8006e52:	d841      	bhi.n	8006ed8 <atanf+0xf4>
 8006e54:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8006e58:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8006e5c:	eea0 7a27 	vfma.f32	s14, s0, s15
 8006e60:	2300      	movs	r3, #0
 8006e62:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006e66:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006e6a:	1c5a      	adds	r2, r3, #1
 8006e6c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8006e70:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8006f54 <atanf+0x170>
 8006e74:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8006f58 <atanf+0x174>
 8006e78:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8006f5c <atanf+0x178>
 8006e7c:	ee66 6a06 	vmul.f32	s13, s12, s12
 8006e80:	eee6 5a87 	vfma.f32	s11, s13, s14
 8006e84:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8006f60 <atanf+0x17c>
 8006e88:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8006e8c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8006f64 <atanf+0x180>
 8006e90:	eee7 5a26 	vfma.f32	s11, s14, s13
 8006e94:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8006f68 <atanf+0x184>
 8006e98:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8006e9c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8006f6c <atanf+0x188>
 8006ea0:	eee7 5a26 	vfma.f32	s11, s14, s13
 8006ea4:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8006f70 <atanf+0x18c>
 8006ea8:	eea6 5a87 	vfma.f32	s10, s13, s14
 8006eac:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8006f74 <atanf+0x190>
 8006eb0:	eea5 7a26 	vfma.f32	s14, s10, s13
 8006eb4:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8006f78 <atanf+0x194>
 8006eb8:	eea7 5a26 	vfma.f32	s10, s14, s13
 8006ebc:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8006f7c <atanf+0x198>
 8006ec0:	eea5 7a26 	vfma.f32	s14, s10, s13
 8006ec4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8006ec8:	eea5 7a86 	vfma.f32	s14, s11, s12
 8006ecc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006ed0:	d121      	bne.n	8006f16 <atanf+0x132>
 8006ed2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006ed6:	e794      	b.n	8006e02 <atanf+0x1e>
 8006ed8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8006edc:	ee30 7a67 	vsub.f32	s14, s0, s15
 8006ee0:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006eea:	e7be      	b.n	8006e6a <atanf+0x86>
 8006eec:	4b24      	ldr	r3, [pc, #144]	@ (8006f80 <atanf+0x19c>)
 8006eee:	429c      	cmp	r4, r3
 8006ef0:	d80b      	bhi.n	8006f0a <atanf+0x126>
 8006ef2:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8006ef6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006efa:	eea0 7a27 	vfma.f32	s14, s0, s15
 8006efe:	2302      	movs	r3, #2
 8006f00:	ee70 6a67 	vsub.f32	s13, s0, s15
 8006f04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f08:	e7af      	b.n	8006e6a <atanf+0x86>
 8006f0a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8006f0e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006f12:	2303      	movs	r3, #3
 8006f14:	e7a9      	b.n	8006e6a <atanf+0x86>
 8006f16:	4a1b      	ldr	r2, [pc, #108]	@ (8006f84 <atanf+0x1a0>)
 8006f18:	491b      	ldr	r1, [pc, #108]	@ (8006f88 <atanf+0x1a4>)
 8006f1a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8006f1e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8006f22:	edd3 6a00 	vldr	s13, [r3]
 8006f26:	ee37 7a66 	vsub.f32	s14, s14, s13
 8006f2a:	2d00      	cmp	r5, #0
 8006f2c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006f30:	edd2 7a00 	vldr	s15, [r2]
 8006f34:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006f38:	bfb8      	it	lt
 8006f3a:	eef1 7a67 	vneglt.f32	s15, s15
 8006f3e:	e760      	b.n	8006e02 <atanf+0x1e>
 8006f40:	bfc90fdb 	.word	0xbfc90fdb
 8006f44:	3fc90fdb 	.word	0x3fc90fdb
 8006f48:	3edfffff 	.word	0x3edfffff
 8006f4c:	7149f2ca 	.word	0x7149f2ca
 8006f50:	3f97ffff 	.word	0x3f97ffff
 8006f54:	3c8569d7 	.word	0x3c8569d7
 8006f58:	3d4bda59 	.word	0x3d4bda59
 8006f5c:	bd6ef16b 	.word	0xbd6ef16b
 8006f60:	3d886b35 	.word	0x3d886b35
 8006f64:	3dba2e6e 	.word	0x3dba2e6e
 8006f68:	3e124925 	.word	0x3e124925
 8006f6c:	3eaaaaab 	.word	0x3eaaaaab
 8006f70:	bd15a221 	.word	0xbd15a221
 8006f74:	bd9d8795 	.word	0xbd9d8795
 8006f78:	bde38e38 	.word	0xbde38e38
 8006f7c:	be4ccccd 	.word	0xbe4ccccd
 8006f80:	401bffff 	.word	0x401bffff
 8006f84:	080073d4 	.word	0x080073d4
 8006f88:	080073c4 	.word	0x080073c4

08006f8c <fabsf>:
 8006f8c:	ee10 3a10 	vmov	r3, s0
 8006f90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006f94:	ee00 3a10 	vmov	s0, r3
 8006f98:	4770      	bx	lr
	...

08006f9c <_init>:
 8006f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f9e:	bf00      	nop
 8006fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fa2:	bc08      	pop	{r3}
 8006fa4:	469e      	mov	lr, r3
 8006fa6:	4770      	bx	lr

08006fa8 <_fini>:
 8006fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006faa:	bf00      	nop
 8006fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fae:	bc08      	pop	{r3}
 8006fb0:	469e      	mov	lr, r3
 8006fb2:	4770      	bx	lr
