2019,J. Parallel Distrib. Comput.,"Data-flow analysis and optimization for data coherence in heterogeneous architectures.",Rafael C. F. Sousa; Marcio Machado Pereira; Fernando Magno Quintão Pereira; Guido Araujo,https://doi.org/10.1016/j.jpdc.2019.04.004,null,J,no_arxiv,2
2019,IEEE TPDS,"The Case for Phase-Based Transactional Memory.",Joao P. L. de Carvalho; Guido Araujo; Alexandro Baldassin,https://doi.org/10.1109/TPDS.2018.2861712,top,J,no_arxiv,0
2019,MICRO,"Adding Tightly-Integrated Task Scheduling Acceleration to a RISC-V Multi-core Processor.",Lucas Morais; Vitor Silva; Alfredo Goldman; Carlos Álvarez 0001; Jaume Bosch; Michael Frank; Guido Araujo,https://doi.org/10.1145/3352460.3358271,top,C,no_arxiv,0
2018,ACM TACO,"Cluster Programming using the OpenMP Accelerator Model.",Hervé Yviquel; Lauro Cruz; Guido Araujo,https://doi.org/10.1145/3226112,top,J,no_arxiv,1
2018,IEEE TPDS,"Using Hardware-Transactional-Memory Support to Implement Thread-Level Speculation.",Juan Salamanca 0001; José Nelson Amaral; Guido Araujo,https://doi.org/10.1109/TPDS.2017.2752169,top,J,no_arxiv,3
2018,PACT,"Automatic annotation of tasks in structured code.",Pedro Ramos; Gleison Souza Diniz Mendonca; Divino Soares; Guido Araújo; Fernando Magno Quintão Pereira,https://doi.org/10.1145/3243176.3243200,null,C,no_arxiv,1
2017,Euro-Par,"Performance Evaluation of Thread-Level Speculation in Off-the-Shelf Hardware Transactional Memories.",Juan Salamanca 0001; José Nelson Amaral; Guido Araujo,https://doi.org/10.1007/978-3-319-64203-1_44,null,C,no_arxiv,1
2017,ICPP,"The Cloud as an OpenMP Offloading Device.",Hervé Yviquel; Guido Araujo,https://doi.org/10.1109/ICPP.2017.44,null,C,no_arxiv,1
2017,ICS,"Revisiting phased transactional memory.",Joao P. L. de Carvalho; Guido Araujo; Alexandro Baldassin,https://doi.org/10.1145/3079079.3079094,null,C,no_arxiv,1
2016,Parallel Computing,"Study of hardware transactional memory characteristics and serialization policies on Haswell.",Marcio Machado Pereira; Matthew Gaudet; José Nelson Amaral; Guido Araujo,https://doi.org/10.1016/j.parco.2015.12.002,null,J,no_arxiv,2
2016,IPDPS,"Evaluating and Improving Thread-Level Speculation in Hardware Transactional Memories.",Juan Salamanca 0001; José Nelson Amaral; Guido Araujo,https://doi.org/10.1109/IPDPS.2016.84,null,C,no_arxiv,5
2014,Int. J. Parallel Programming,"Microcode Compression Using Structured-Constrained Clustering.",Edson Borin; Guido Araujo; Mauricio Breternitz Jr.; Youfeng Wu,https://doi.org/10.1007/s10766-012-0206-9,null,J,no_arxiv,0
2014,ICPP,"Measuring Effective Work to Reward Success in Dynamic Transaction Scheduling.",Marcio Machado Pereira; José Nelson Amaral; Guido Araujo,https://doi.org/10.1109/ICPP.2014.23,null,C,no_arxiv,0
2017,TACO,"DawnCC: Automatic Annotation for Data Parallelism and Offloading.",Gleison Souza Diniz Mendonca; Breno Campos Ferreira Guimarães; Péricles Alves; Marcio Machado Pereira; Guido Araujo; Fernando Magno Quintão Pereira,https://doi.org/10.1145/3084540,top,J,no_arxiv,5
2015,PPoPP,"Performance implications of dynamic memory allocators on transactional memory systems.",Alexandro Baldassin; Edson Borin; Guido Araujo,https://doi.org/10.1145/2688500.2688504,null,C,no_arxiv,7
