{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714163236805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714163236805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 17:27:16 2024 " "Processing started: Fri Apr 26 17:27:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714163236805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163236805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exp_07 -c Exp_07 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exp_07 -c Exp_07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163236805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714163237365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714163237365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia07/vhdl/uc_sha256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia07/vhdl/uc_sha256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uc_sha256-arch_uc " "Found design unit 1: uc_sha256-arch_uc" {  } { { "../VHDL/uc_sha256.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/uc_sha256.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247653 ""} { "Info" "ISGN_ENTITY_NAME" "1 uc_sha256 " "Found entity 1: uc_sha256" {  } { { "../VHDL/uc_sha256.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/uc_sha256.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia07/vhdl/stepfun.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/operador/documents/temp/pcs3335/experiencia07/vhdl/stepfun.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arch_somador " "Found design unit 1: somador-arch_somador" {  } { { "../VHDL/Stepfun.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/Stepfun.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 stepfun-arch_stepfun " "Found design unit 2: stepfun-arch_stepfun" {  } { { "../VHDL/Stepfun.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/Stepfun.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247656 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "../VHDL/Stepfun.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/Stepfun.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247656 ""} { "Info" "ISGN_ENTITY_NAME" "2 stepfun " "Found entity 2: stepfun" {  } { { "../VHDL/Stepfun.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/Stepfun.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia07/vhdl/sout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia07/vhdl/sout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sout-arch_serial " "Found design unit 1: sout-arch_serial" {  } { { "../VHDL/sout.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sout.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247658 ""} { "Info" "ISGN_ENTITY_NAME" "1 sout " "Found entity 1: sout" {  } { { "../VHDL/sout.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sout.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia07/vhdl/sin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia07/vhdl/sin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin-arch_serial " "Found design unit 1: sin-arch_serial" {  } { { "../VHDL/sin.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sin.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247660 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin " "Found entity 1: sin" {  } { { "../VHDL/sin.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sin.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia07/vhdl/shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia07/vhdl/shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-arch_shift " "Found design unit 1: shift_register-arch_shift" {  } { { "../VHDL/shift_register.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/shift_register.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247663 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "../VHDL/shift_register.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/shift_register.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia07/vhdl/sha256_1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia07/vhdl/sha256_1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sha256_1b-arch_sha " "Found design unit 1: sha256_1b-arch_sha" {  } { { "../VHDL/sha256_1b.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sha256_1b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247665 ""} { "Info" "ISGN_ENTITY_NAME" "1 sha256_1b " "Found entity 1: sha256_1b" {  } { { "../VHDL/sha256_1b.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sha256_1b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia07/vhdl/registrador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia07/vhdl/registrador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_N-arch_reg " "Found design unit 1: registrador_N-arch_reg" {  } { { "../VHDL/registrador_N.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/registrador_N.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247667 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_N " "Found entity 1: registrador_N" {  } { { "../VHDL/registrador_N.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/registrador_N.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia07/vhdl/multisteps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia07/vhdl/multisteps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multisteps-arch_multi " "Found design unit 1: multisteps-arch_multi" {  } { { "../VHDL/multisteps.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/multisteps.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247669 ""} { "Info" "ISGN_ENTITY_NAME" "1 multisteps " "Found entity 1: multisteps" {  } { { "../VHDL/multisteps.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/multisteps.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia07/vhdl/hex2seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia07/vhdl/hex2seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex2seg-comportamental " "Found design unit 1: hex2seg-comportamental" {  } { { "../VHDL/hex2seg.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/hex2seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247671 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "../VHDL/hex2seg.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/hex2seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia07/vhdl/funcoes.vhd 12 6 " "Found 12 design units, including 6 entities, in source file /users/operador/documents/temp/pcs3335/experiencia07/vhdl/funcoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ch-arq_ch " "Found design unit 1: ch-arq_ch" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/funcoes.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247673 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 maj-arq_maj " "Found design unit 2: maj-arq_maj" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/funcoes.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247673 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sum0-arq_sum0 " "Found design unit 3: sum0-arq_sum0" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/funcoes.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247673 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sum1-arq_sum1 " "Found design unit 4: sum1-arq_sum1" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/funcoes.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247673 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sigma0-arq_sigma0 " "Found design unit 5: sigma0-arq_sigma0" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/funcoes.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247673 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sigma1-arq_sigma1 " "Found design unit 6: sigma1-arq_sigma1" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/funcoes.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247673 ""} { "Info" "ISGN_ENTITY_NAME" "1 ch " "Found entity 1: ch" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/funcoes.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247673 ""} { "Info" "ISGN_ENTITY_NAME" "2 maj " "Found entity 2: maj" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/funcoes.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247673 ""} { "Info" "ISGN_ENTITY_NAME" "3 sum0 " "Found entity 3: sum0" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/funcoes.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247673 ""} { "Info" "ISGN_ENTITY_NAME" "4 sum1 " "Found entity 4: sum1" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/funcoes.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247673 ""} { "Info" "ISGN_ENTITY_NAME" "5 sigma0 " "Found entity 5: sigma0" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/funcoes.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247673 ""} { "Info" "ISGN_ENTITY_NAME" "6 sigma1 " "Found entity 6: sigma1" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/funcoes.vhd" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia07/vhdl/divisor_clock_send.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia07/vhdl/divisor_clock_send.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_clock_send-arch_div " "Found design unit 1: divisor_clock_send-arch_div" {  } { { "../VHDL/divisor_clock_send.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/divisor_clock_send.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247676 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock_send " "Found entity 1: divisor_clock_send" {  } { { "../VHDL/divisor_clock_send.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/divisor_clock_send.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia07/vhdl/divisor_clock_receive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia07/vhdl/divisor_clock_receive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_clock_receive-arch_div " "Found design unit 1: divisor_clock_receive-arch_div" {  } { { "../VHDL/divisor_clock_receive.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/divisor_clock_receive.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247678 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock_receive " "Found entity 1: divisor_clock_receive" {  } { { "../VHDL/divisor_clock_receive.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/divisor_clock_receive.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia07/vhdl/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia07/vhdl/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arch_contador " "Found design unit 1: contador-arch_contador" {  } { { "../VHDL/contador.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/contador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247680 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "../VHDL/contador.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/contador.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia07/vhdl/calcula_kpw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia07/vhdl/calcula_kpw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcula_kpw-arch_calcula " "Found design unit 1: calcula_kpw-arch_calcula" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247682 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcula_kpw " "Found entity 1: calcula_kpw" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia07/vhdl/experiencia_07.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia07/vhdl/experiencia_07.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 experiencia_07-arch " "Found design unit 1: experiencia_07-arch" {  } { { "../VHDL/experiencia_07.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/experiencia_07.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247684 ""} { "Info" "ISGN_ENTITY_NAME" "1 experiencia_07 " "Found entity 1: experiencia_07" {  } { { "../VHDL/experiencia_07.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/experiencia_07.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714163247684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247684 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiencia_07 " "Elaborating entity \"experiencia_07\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714163247731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_1b sha256_1b:INST " "Elaborating entity \"sha256_1b\" for hierarchy \"sha256_1b:INST\"" {  } { { "../VHDL/experiencia_07.vhd" "INST" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/experiencia_07.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714163247740 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rx_go sha256_1b.vhd(92) " "VHDL Signal Declaration warning at sha256_1b.vhd(92): used implicit default value for signal \"rx_go\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/sha256_1b.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sha256_1b.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714163247741 "|sha256_1b"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parity_b sha256_1b.vhd(92) " "Verilog HDL or VHDL warning at sha256_1b.vhd(92): object \"parity_b\" assigned a value but never read" {  } { { "../VHDL/sha256_1b.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sha256_1b.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714163247741 "|sha256_1b"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multisteps_reset sha256_1b.vhd(92) " "Verilog HDL or VHDL warning at sha256_1b.vhd(92): object \"multisteps_reset\" assigned a value but never read" {  } { { "../VHDL/sha256_1b.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sha256_1b.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714163247741 "|sha256_1b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock_send sha256_1b:INST\|divisor_clock_send:CLKSND " "Elaborating entity \"divisor_clock_send\" for hierarchy \"sha256_1b:INST\|divisor_clock_send:CLKSND\"" {  } { { "../VHDL/sha256_1b.vhd" "CLKSND" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sha256_1b.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714163247742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock_receive sha256_1b:INST\|divisor_clock_receive:CLKRCV " "Elaborating entity \"divisor_clock_receive\" for hierarchy \"sha256_1b:INST\|divisor_clock_receive:CLKRCV\"" {  } { { "../VHDL/sha256_1b.vhd" "CLKRCV" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sha256_1b.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714163247744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_N sha256_1b:INST\|registrador_N:REGN " "Elaborating entity \"registrador_N\" for hierarchy \"sha256_1b:INST\|registrador_N:REGN\"" {  } { { "../VHDL/sha256_1b.vhd" "REGN" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sha256_1b.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714163247746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc_sha256 sha256_1b:INST\|uc_sha256:UC " "Elaborating entity \"uc_sha256\" for hierarchy \"sha256_1b:INST\|uc_sha256:UC\"" {  } { { "../VHDL/sha256_1b.vhd" "UC" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sha256_1b.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714163247748 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "multisteps_reset uc_sha256.vhd(19) " "VHDL Process Statement warning at uc_sha256.vhd(19): inferring latch(es) for signal or variable \"multisteps_reset\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/uc_sha256.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/uc_sha256.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714163247749 "|sha256_1b|uc_sha256:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multisteps_reset uc_sha256.vhd(19) " "Inferred latch for \"multisteps_reset\" at uc_sha256.vhd(19)" {  } { { "../VHDL/uc_sha256.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/uc_sha256.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247749 "|sha256_1b|uc_sha256:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin sha256_1b:INST\|sin:TX " "Elaborating entity \"sin\" for hierarchy \"sha256_1b:INST\|sin:TX\"" {  } { { "../VHDL/sha256_1b.vhd" "TX" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sha256_1b.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714163247750 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable_storage sin.vhd(41) " "Verilog HDL or VHDL warning at sin.vhd(41): object \"enable_storage\" assigned a value but never read" {  } { { "../VHDL/sin.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sin.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714163247751 "|sha256_1b|sin:TX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parallel_intern sin.vhd(44) " "Verilog HDL or VHDL warning at sin.vhd(44): object \"parallel_intern\" assigned a value but never read" {  } { { "../VHDL/sin.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sin.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714163247752 "|sha256_1b|sin:TX"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_intern sin.vhd(68) " "VHDL Process Statement warning at sin.vhd(68): inferring latch(es) for signal or variable \"reset_intern\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/sin.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sin.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714163247752 "|sha256_1b|sin:TX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_intern sin.vhd(68) " "Inferred latch for \"reset_intern\" at sin.vhd(68)" {  } { { "../VHDL/sin.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sin.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247752 "|sha256_1b|sin:TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register sha256_1b:INST\|sin:TX\|shift_register:DATA_STORAGE " "Elaborating entity \"shift_register\" for hierarchy \"sha256_1b:INST\|sin:TX\|shift_register:DATA_STORAGE\"" {  } { { "../VHDL/sin.vhd" "DATA_STORAGE" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sin.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714163247753 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable shift_register.vhd(30) " "VHDL Process Statement warning at shift_register.vhd(30): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/shift_register.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/shift_register.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714163247753 "|sha256_1b|sin:TX|shift_register:DATA_STORAGE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data shift_register.vhd(25) " "VHDL Process Statement warning at shift_register.vhd(25): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/shift_register.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/shift_register.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714163247753 "|sha256_1b|sin:TX|shift_register:DATA_STORAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] shift_register.vhd(25) " "Inferred latch for \"data\[0\]\" at shift_register.vhd(25)" {  } { { "../VHDL/shift_register.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/shift_register.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247753 "|sha256_1b|sin:TX|shift_register:DATA_STORAGE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sout sha256_1b:INST\|sout:RX " "Elaborating entity \"sout\" for hierarchy \"sha256_1b:INST\|sout:RX\"" {  } { { "../VHDL/sha256_1b.vhd" "RX" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sha256_1b.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714163247754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multisteps sha256_1b:INST\|multisteps:MULTI " "Elaborating entity \"multisteps\" for hierarchy \"sha256_1b:INST\|multisteps:MULTI\"" {  } { { "../VHDL/sha256_1b.vhd" "MULTI" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sha256_1b.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714163247757 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "done multisteps.vhd(9) " "VHDL Signal Declaration warning at multisteps.vhd(9): used implicit default value for signal \"done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/multisteps.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/multisteps.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714163247760 "|sha256_1b|multisteps:MULTI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fim_contagem multisteps.vhd(45) " "Verilog HDL or VHDL warning at multisteps.vhd(45): object \"fim_contagem\" assigned a value but never read" {  } { { "../VHDL/multisteps.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/multisteps.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714163247760 "|sha256_1b|multisteps:MULTI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador sha256_1b:INST\|multisteps:MULTI\|contador:CONTAGEM_LBL " "Elaborating entity \"contador\" for hierarchy \"sha256_1b:INST\|multisteps:MULTI\|contador:CONTAGEM_LBL\"" {  } { { "../VHDL/multisteps.vhd" "CONTAGEM_LBL" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/multisteps.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714163247761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calcula_kpw sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW " "Elaborating entity \"calcula_kpw\" for hierarchy \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\"" {  } { { "../VHDL/multisteps.vhd" "CALCULO_KPW" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/multisteps.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714163247763 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado calcula_kpw.vhd(63) " "VHDL Process Statement warning at calcula_kpw.vhd(63): signal \"estado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714163247790 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "msg calcula_kpw.vhd(67) " "VHDL Process Statement warning at calcula_kpw.vhd(67): signal \"msg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714163247790 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice calcula_kpw.vhd(67) " "VHDL Process Statement warning at calcula_kpw.vhd(67): signal \"indice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714163247790 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig1_saida calcula_kpw.vhd(77) " "VHDL Process Statement warning at calcula_kpw.vhd(77): signal \"sig1_saida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714163247790 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W calcula_kpw.vhd(77) " "VHDL Process Statement warning at calcula_kpw.vhd(77): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714163247790 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice calcula_kpw.vhd(77) " "VHDL Process Statement warning at calcula_kpw.vhd(77): signal \"indice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714163247790 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig0_saida calcula_kpw.vhd(77) " "VHDL Process Statement warning at calcula_kpw.vhd(77): signal \"sig0_saida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714163247790 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W calcula_kpw.vhd(78) " "VHDL Process Statement warning at calcula_kpw.vhd(78): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714163247790 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice calcula_kpw.vhd(78) " "VHDL Process Statement warning at calcula_kpw.vhd(78): signal \"indice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714163247790 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "W calcula_kpw.vhd(61) " "VHDL Process Statement warning at calcula_kpw.vhd(61): inferring latch(es) for signal or variable \"W\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714163247790 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247790 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247790 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247790 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247791 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[63\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[63\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247792 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[62\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[62\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247793 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[61\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[61\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247794 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247795 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247795 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247795 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247795 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247795 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247795 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247795 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247795 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247795 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247795 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247795 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247795 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247795 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247795 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247795 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247795 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247795 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247795 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247795 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247795 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[60\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[60\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247796 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[59\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[59\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247797 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247798 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[58\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[58\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247799 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[57\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[57\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247800 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[56\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[56\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247801 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247802 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[55\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[55\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247803 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[54\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[54\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247804 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[53\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[53\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247805 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247806 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[52\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[52\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247807 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[51\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[51\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247808 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247809 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[50\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[50\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247810 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[49\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[49\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247811 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[48\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[48\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247812 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247813 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[47\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[47\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247814 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[46\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[46\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247815 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247816 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247816 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247816 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247816 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247816 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247816 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247816 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247816 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247816 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247816 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247816 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247816 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247816 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247816 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247816 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247816 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247816 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[45\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[45\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247816 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247816 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247816 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247817 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[44\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[44\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247818 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[43\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[43\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247819 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247820 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[42\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[42\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247821 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[41\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[41\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247822 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[40\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[40\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247823 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247824 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[39\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[39\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247825 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247826 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247826 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247826 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247826 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247826 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247826 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247826 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247826 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247826 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247826 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247826 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247826 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247826 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247826 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247826 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[38\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[38\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247826 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247826 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247826 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247826 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247826 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247827 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[37\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[37\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247828 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[36\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[36\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247829 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[35\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[35\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247830 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247831 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[34\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[34\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247832 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247833 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247833 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247833 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247833 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247833 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247833 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247833 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247833 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247833 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247833 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247833 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247833 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247833 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247833 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[33\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[33\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247833 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247833 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247833 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247833 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247833 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247833 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247834 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[32\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[32\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247835 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[31\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[31\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247836 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247837 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[30\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[30\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247838 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[29\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[29\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247839 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247840 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247840 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247840 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247840 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247840 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247840 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247840 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247840 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247840 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247840 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247840 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247840 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247840 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247840 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247840 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247840 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247840 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247840 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247840 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[28\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[28\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247840 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247841 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[27\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[27\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247842 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[26\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[26\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247843 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247844 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[25\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[25\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247845 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[24\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[24\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247846 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[23\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[23\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247847 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247848 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[22\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[22\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247849 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247850 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247850 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247850 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247850 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247850 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247850 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247850 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247850 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247850 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247850 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247850 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247850 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247851 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247851 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247851 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247851 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[21\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[21\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247851 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247851 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247851 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247851 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247851 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247851 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247851 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247851 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247851 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247852 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[20\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[20\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247853 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[19\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[19\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247854 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[18\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[18\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247855 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247856 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[17\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[17\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247857 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247858 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247858 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247858 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247858 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247858 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247858 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247858 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247858 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247858 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247858 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247858 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247858 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[16\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[16\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247858 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247858 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247858 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247858 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247858 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247858 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247858 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247858 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247859 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[15\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247860 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[14\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247861 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[13\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247862 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247863 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[12\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247864 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[11\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247865 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247866 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[10\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247867 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247868 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247868 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247868 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247868 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247868 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247868 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247868 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247868 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247868 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247868 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247868 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[9\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247868 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247868 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247868 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247868 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247868 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247868 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247868 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247868 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247868 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247869 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[8\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247870 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[7\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247871 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[6\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247872 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247873 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[5\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247874 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[4\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247875 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[3\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247876 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247877 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[2\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247878 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[1\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[0\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[0\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[1\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[1\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[2\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[2\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[3\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[3\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[4\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[4\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[5\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[5\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247879 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[6\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[6\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[7\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[7\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[8\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[8\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[9\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[9\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[10\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[10\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[11\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[11\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[12\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[12\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[13\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[13\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[14\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[14\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[15\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[15\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[16\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[16\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[17\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[17\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[18\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[18\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[19\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[19\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[20\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[20\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[21\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[21\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[22\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[22\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[23\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[23\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[24\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[24\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[25\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[25\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[26\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[26\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[27\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[27\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[28\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[28\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247880 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[29\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[29\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247881 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[30\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[30\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247881 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\]\[31\] calcula_kpw.vhd(61) " "Inferred latch for \"W\[0\]\[31\]\" at calcula_kpw.vhd(61)" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163247881 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma0 sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|sigma0:instance_sig0 " "Elaborating entity \"sigma0\" for hierarchy \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|sigma0:instance_sig0\"" {  } { { "../VHDL/calcula_kpw.vhd" "instance_sig0" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714163247883 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "internal funcoes.vhd(114) " "VHDL Variable Declaration warning at funcoes.vhd(114): used initial value expression for variable \"internal\" because variable was never assigned a value" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/funcoes.vhd" 114 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714163247884 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW|sigma0:instance_sig0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma1 sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|sigma1:instance_sig1 " "Elaborating entity \"sigma1\" for hierarchy \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|sigma1:instance_sig1\"" {  } { { "../VHDL/calcula_kpw.vhd" "instance_sig1" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714163247885 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "internal funcoes.vhd(156) " "VHDL Variable Declaration warning at funcoes.vhd(156): used initial value expression for variable \"internal\" because variable was never assigned a value" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/funcoes.vhd" 156 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714163247885 "|sha256_1b|multisteps:MULTI|calcula_kpw:CALCULO_KPW|sigma1:instance_sig1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepfun sha256_1b:INST\|multisteps:MULTI\|stepfun:STEP_INST " "Elaborating entity \"stepfun\" for hierarchy \"sha256_1b:INST\|multisteps:MULTI\|stepfun:STEP_INST\"" {  } { { "../VHDL/multisteps.vhd" "STEP_INST" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/multisteps.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714163247887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador sha256_1b:INST\|multisteps:MULTI\|stepfun:STEP_INST\|somador:soma1_port " "Elaborating entity \"somador\" for hierarchy \"sha256_1b:INST\|multisteps:MULTI\|stepfun:STEP_INST\|somador:soma1_port\"" {  } { { "../VHDL/Stepfun.vhd" "soma1_port" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/Stepfun.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714163247890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ch sha256_1b:INST\|multisteps:MULTI\|stepfun:STEP_INST\|ch:ch_port " "Elaborating entity \"ch\" for hierarchy \"sha256_1b:INST\|multisteps:MULTI\|stepfun:STEP_INST\|ch:ch_port\"" {  } { { "../VHDL/Stepfun.vhd" "ch_port" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/Stepfun.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714163247895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum0 sha256_1b:INST\|multisteps:MULTI\|stepfun:STEP_INST\|sum0:sum0_port " "Elaborating entity \"sum0\" for hierarchy \"sha256_1b:INST\|multisteps:MULTI\|stepfun:STEP_INST\|sum0:sum0_port\"" {  } { { "../VHDL/Stepfun.vhd" "sum0_port" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/Stepfun.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714163247896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum1 sha256_1b:INST\|multisteps:MULTI\|stepfun:STEP_INST\|sum1:sum1_port " "Elaborating entity \"sum1\" for hierarchy \"sha256_1b:INST\|multisteps:MULTI\|stepfun:STEP_INST\|sum1:sum1_port\"" {  } { { "../VHDL/Stepfun.vhd" "sum1_port" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/Stepfun.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714163247898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maj sha256_1b:INST\|multisteps:MULTI\|stepfun:STEP_INST\|maj:maj_port " "Elaborating entity \"maj\" for hierarchy \"sha256_1b:INST\|multisteps:MULTI\|stepfun:STEP_INST\|maj:maj_port\"" {  } { { "../VHDL/Stepfun.vhd" "maj_port" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/Stepfun.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714163247899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[0\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[0\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[1\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[1\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[2\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[2\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[3\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[3\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[4\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[4\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[5\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[5\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[6\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[6\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[7\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[7\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[8\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[8\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[9\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[9\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[10\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[10\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[11\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[11\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[12\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[12\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[13\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[13\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[14\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[14\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[15\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[15\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[16\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[16\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[17\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[17\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[18\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[18\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[19\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[19\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[20\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[20\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[21\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[21\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[22\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[22\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[23\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[23\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[24\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[24\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[25\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[25\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[26\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[26\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[27\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[27\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[28\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[28\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[29\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[29\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[30\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[30\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[31\] " "LATCH primitive \"sha256_1b:INST\|multisteps:MULTI\|calcula_kpw:CALCULO_KPW\|W\[63\]\[31\]\" is permanently disabled" {  } { { "../VHDL/calcula_kpw.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/calcula_kpw.vhd" 61 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714163248964 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714163249614 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sha256_1b:INST\|sout:RX\|serial_intern High " "Register sha256_1b:INST\|sout:RX\|serial_intern will power up to High" {  } { { "../VHDL/sout.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/sout.vhd" 45 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714163249786 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1714163249786 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "108 " "108 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714163249831 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714163250056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714163250056 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada_serial " "No output dependent on input pin \"entrada_serial\"" {  } { { "../VHDL/experiencia_07.vhd" "" { Text "C:/Users/Operador/Documents/temp/PCS3335/Experiencia07/VHDL/experiencia_07.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714163250103 "|experiencia_07|entrada_serial"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714163250103 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714163250104 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714163250104 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714163250104 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714163250104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714163250207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 17:27:30 2024 " "Processing ended: Fri Apr 26 17:27:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714163250207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714163250207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714163250207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714163250207 ""}
