# 5-stage-pipeline-processor-based-on-MIPS
a verilog 5-stage pipeline processor based on the subset of MIPS instruction set
