TimeQuest Timing Analyzer report for VGAExample
Fri May 07 13:47:48 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Slow Corner Signal Integrity Metrics
 58. Fast Corner Signal Integrity Metrics
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; VGAExample                                                        ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; clk                                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { clk }                                              ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 285.14 MHz ; 285.14 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 36.493 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.359 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; 9.825  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 19.755 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 36.493 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.438      ;
; 36.493 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.438      ;
; 36.494 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.437      ;
; 36.499 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.432      ;
; 36.521 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.411      ;
; 36.521 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.411      ;
; 36.539 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.392      ;
; 36.539 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.392      ;
; 36.541 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.390      ;
; 36.546 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.385      ;
; 36.554 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.378      ;
; 36.554 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.378      ;
; 36.663 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.268      ;
; 36.663 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.268      ;
; 36.665 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.266      ;
; 36.670 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.261      ;
; 36.675 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.257      ;
; 36.675 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.257      ;
; 36.675 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.256      ;
; 36.675 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.256      ;
; 36.677 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.255      ;
; 36.677 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.254      ;
; 36.678 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.254      ;
; 36.678 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.254      ;
; 36.682 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.249      ;
; 36.690 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.242      ;
; 36.690 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.242      ;
; 36.691 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.240      ;
; 36.691 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.240      ;
; 36.693 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.238      ;
; 36.698 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.233      ;
; 36.701 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.231      ;
; 36.701 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.231      ;
; 36.705 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.227      ;
; 36.706 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.226      ;
; 36.706 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.226      ;
; 36.771 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.160      ;
; 36.771 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.160      ;
; 36.773 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.158      ;
; 36.778 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.153      ;
; 36.785 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.146      ;
; 36.786 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.146      ;
; 36.786 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.146      ;
; 36.817 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.114      ;
; 36.825 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.107      ;
; 36.825 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.107      ;
; 36.829 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.103      ;
; 36.837 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.095      ;
; 36.837 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.095      ;
; 36.841 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.091      ;
; 36.853 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.079      ;
; 36.853 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.079      ;
; 36.857 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.075      ;
; 36.878 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.054      ;
; 36.878 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.054      ;
; 36.879 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.053      ;
; 36.884 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.048      ;
; 36.902 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.029      ;
; 36.902 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.029      ;
; 36.903 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.028      ;
; 36.906 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.027      ;
; 36.906 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.027      ;
; 36.908 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.023      ;
; 36.921 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.010      ;
; 36.921 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.010      ;
; 36.923 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.008      ;
; 36.928 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.003      ;
; 36.930 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.002      ;
; 36.930 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.002      ;
; 36.933 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.999      ;
; 36.933 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.999      ;
; 36.936 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.996      ;
; 36.936 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.996      ;
; 36.937 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.995      ;
; 36.941 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 2.990      ;
; 36.953 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 2.978      ;
; 36.962 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.971      ;
; 36.962 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.971      ;
; 36.964 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.969      ;
; 36.969 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.964      ;
; 36.969 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 2.962      ;
; 36.977 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.957      ;
; 36.977 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.957      ;
; 36.987 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 2.944      ;
; 36.996 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.938      ;
; 36.996 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.938      ;
; 36.998 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.936      ;
; 37.003 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.931      ;
; 37.008 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.926      ;
; 37.011 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.924      ;
; 37.011 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.924      ;
; 37.026 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.907      ;
; 37.049 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 2.882      ;
; 37.060 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.873      ;
; 37.060 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.873      ;
; 37.062 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.871      ;
; 37.083 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.849      ;
; 37.083 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.849      ;
; 37.084 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.848      ;
; 37.084 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.848      ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.359 ; VGA_SYNC:inst1|v_count[7] ; VGA_SYNC:inst1|v_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_SYNC:inst1|v_count[8] ; VGA_SYNC:inst1|v_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_SYNC:inst1|v_count[2] ; VGA_SYNC:inst1|v_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_SYNC:inst1|v_count[3] ; VGA_SYNC:inst1|v_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_SYNC:inst1|v_count[5] ; VGA_SYNC:inst1|v_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_SYNC:inst1|v_count[6] ; VGA_SYNC:inst1|v_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.376 ; VGA_SYNC:inst1|vert_sync  ; VGA_SYNC:inst1|vert_sync_out  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.437 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|video_on_h     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.655      ;
; 0.494 ; VGA_SYNC:inst1|video_on_h ; VGA_SYNC:inst1|blue_out       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.712      ;
; 0.496 ; VGA_SYNC:inst1|video_on_h ; VGA_SYNC:inst1|red_out        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.714      ;
; 0.506 ; VGA_SYNC:inst1|horiz_sync ; VGA_SYNC:inst1|horiz_sync_out ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.723      ;
; 0.508 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.726      ;
; 0.520 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.739      ;
; 0.548 ; VGA_SYNC:inst1|video_on_v ; VGA_SYNC:inst1|red_out        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.549 ; VGA_SYNC:inst1|video_on_v ; VGA_SYNC:inst1|green_out      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.552 ; VGA_SYNC:inst1|video_on_v ; VGA_SYNC:inst1|blue_out       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.569 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.572 ; VGA_SYNC:inst1|video_on_h ; VGA_SYNC:inst1|green_out      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|h_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.576 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.795      ;
; 0.585 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|h_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.804      ;
; 0.597 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.816      ;
; 0.606 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.824      ;
; 0.661 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|video_on_h     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.879      ;
; 0.667 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.885      ;
; 0.723 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.942      ;
; 0.806 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|video_on_h     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.024      ;
; 0.848 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|h_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.067      ;
; 0.850 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.861 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.864 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.083      ;
; 0.866 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.873 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.092      ;
; 0.875 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.093      ;
; 0.875 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.094      ;
; 0.889 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.106      ;
; 0.892 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.109      ;
; 0.913 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.131      ;
; 0.915 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|h_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.133      ;
; 0.920 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.138      ;
; 0.943 ; VGA_SYNC:inst1|v_count[6] ; VGA_SYNC:inst1|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.162      ;
; 0.958 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.177      ;
; 0.960 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.179      ;
; 0.962 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.181      ;
; 0.972 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.191      ;
; 0.976 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.195      ;
; 0.978 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.197      ;
; 0.981 ; VGA_SYNC:inst1|v_count[8] ; VGA_SYNC:inst1|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.199      ;
; 0.985 ; VGA_SYNC:inst1|v_count[7] ; VGA_SYNC:inst1|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.203      ;
; 0.987 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.206      ;
; 1.013 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.232      ;
; 1.049 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.267      ;
; 1.051 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|h_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.269      ;
; 1.065 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.284      ;
; 1.067 ; VGA_SYNC:inst1|v_count[5] ; VGA_SYNC:inst1|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.286      ;
; 1.072 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.291      ;
; 1.072 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.291      ;
; 1.090 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.309      ;
; 1.095 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.313      ;
; 1.097 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.316      ;
; 1.098 ; VGA_SYNC:inst1|v_count[0] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.316      ;
; 1.099 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.318      ;
; 1.105 ; VGA_SYNC:inst1|v_count[6] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.324      ;
; 1.113 ; VGA_SYNC:inst1|v_count[3] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.332      ;
; 1.123 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.342      ;
; 1.143 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.361      ;
; 1.143 ; VGA_SYNC:inst1|v_count[6] ; VGA_SYNC:inst1|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.362      ;
; 1.143 ; VGA_SYNC:inst1|v_count[8] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.361      ;
; 1.145 ; VGA_SYNC:inst1|v_count[3] ; VGA_SYNC:inst1|v_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.363      ;
; 1.146 ; VGA_SYNC:inst1|v_count[6] ; VGA_SYNC:inst1|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.365      ;
; 1.147 ; VGA_SYNC:inst1|v_count[7] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.365      ;
; 1.149 ; VGA_SYNC:inst1|v_count[5] ; VGA_SYNC:inst1|v_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.367      ;
; 1.162 ; VGA_SYNC:inst1|v_count[1] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.380      ;
; 1.163 ; VGA_SYNC:inst1|v_count[2] ; VGA_SYNC:inst1|v_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.381      ;
; 1.182 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.401      ;
; 1.200 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.419      ;
; 1.201 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.420      ;
; 1.207 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.425      ;
; 1.229 ; VGA_SYNC:inst1|v_count[5] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.448      ;
; 1.251 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.469      ;
; 1.251 ; VGA_SYNC:inst1|v_count[7] ; VGA_SYNC:inst1|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.469      ;
; 1.253 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|h_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.471      ;
; 1.254 ; VGA_SYNC:inst1|v_count[7] ; VGA_SYNC:inst1|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.472      ;
; 1.255 ; VGA_SYNC:inst1|v_count[8] ; VGA_SYNC:inst1|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.473      ;
; 1.257 ; VGA_SYNC:inst1|v_count[3] ; VGA_SYNC:inst1|v_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.475      ;
; 1.258 ; VGA_SYNC:inst1|v_count[3] ; VGA_SYNC:inst1|v_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.476      ;
; 1.259 ; VGA_SYNC:inst1|v_count[8] ; VGA_SYNC:inst1|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.477      ;
; 1.273 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.490      ;
; 1.275 ; VGA_SYNC:inst1|v_count[2] ; VGA_SYNC:inst1|v_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.493      ;
; 1.276 ; VGA_SYNC:inst1|v_count[2] ; VGA_SYNC:inst1|v_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.494      ;
; 1.277 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.494      ;
; 1.288 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.506      ;
; 1.289 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.507      ;
; 1.303 ; VGA_SYNC:inst1|v_count[1] ; VGA_SYNC:inst1|v_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.520      ;
; 1.303 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.521      ;
; 1.303 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.521      ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|horiz_sync_out                                          ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[0]                                              ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[1]                                              ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[7]                                              ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[8]                                              ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[9]                                              ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|vert_sync                                               ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|vert_sync_out                                           ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|video_on_v                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|blue_out                                                ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|green_out                                               ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[0]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[1]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[2]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[3]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[4]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[5]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[6]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[7]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[8]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[9]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|horiz_sync                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|red_out                                                 ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[2]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[3]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[4]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[5]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[6]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|video_on_h                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|blue_out                                                ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|green_out                                               ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[0]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[1]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[2]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[3]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[4]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[5]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[6]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[7]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[8]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[9]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|horiz_sync                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|horiz_sync_out                                          ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|red_out                                                 ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[0]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[1]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[2]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[3]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[4]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[5]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[6]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[7]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[8]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[9]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|vert_sync                                               ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|vert_sync_out                                           ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|video_on_h                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|video_on_v                                              ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|blue_out|clk                                                     ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|green_out|clk                                                    ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[0]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[1]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[2]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[3]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[4]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[5]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[6]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[7]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[8]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[9]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|horiz_sync_out|clk                                               ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|horiz_sync|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|red_out|clk                                                      ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[0]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[1]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[2]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[3]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[4]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[5]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[6]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[7]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[8]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[9]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|vert_sync_out|clk                                                ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|vert_sync|clk                                                    ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|video_on_h|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|video_on_v|clk                                                   ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|blue_out|clk                                                     ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|green_out|clk                                                    ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[0]|clk                                                   ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[1]|clk                                                   ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[2]|clk                                                   ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[3]|clk                                                   ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[4]|clk                                                   ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[5]|clk                                                   ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[6]|clk                                                   ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[7]|clk                                                   ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[8]|clk                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; blue      ; clk        ; 4.875 ; 5.369 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green     ; clk        ; 4.780 ; 5.307 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red       ; clk        ; 4.711 ; 5.221 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; blue      ; clk        ; -4.143 ; -4.601 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green     ; clk        ; -4.063 ; -4.564 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red       ; clk        ; -3.986 ; -4.459 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; blue_out       ; clk        ; 3.990 ; 4.001 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green_out      ; clk        ; 4.342 ; 4.389 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; horiz_sync_out ; clk        ; 3.681 ; 3.691 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red_out        ; clk        ; 4.249 ; 4.268 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; vert_sync_out  ; clk        ; 3.734 ; 3.753 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; blue_out       ; clk        ; 3.542 ; 3.552 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green_out      ; clk        ; 3.879 ; 3.923 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; horiz_sync_out ; clk        ; 3.245 ; 3.254 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red_out        ; clk        ; 3.789 ; 3.807 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; vert_sync_out  ; clk        ; 3.296 ; 3.314 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 319.59 MHz ; 319.59 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 36.871 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; 9.785  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 19.749 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 36.871 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 3.068      ;
; 36.871 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 3.068      ;
; 36.872 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 3.067      ;
; 36.877 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 3.062      ;
; 36.880 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 3.059      ;
; 36.880 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 3.059      ;
; 36.881 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 3.058      ;
; 36.881 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 3.058      ;
; 36.881 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 3.058      ;
; 36.887 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 3.052      ;
; 36.897 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 3.042      ;
; 36.897 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 3.042      ;
; 36.997 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.942      ;
; 36.997 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.942      ;
; 36.998 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.941      ;
; 36.998 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.941      ;
; 36.998 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.941      ;
; 37.004 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.935      ;
; 37.010 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.929      ;
; 37.010 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.929      ;
; 37.011 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.928      ;
; 37.011 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.928      ;
; 37.011 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.928      ;
; 37.012 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.927      ;
; 37.012 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.927      ;
; 37.013 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.926      ;
; 37.013 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.926      ;
; 37.013 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.926      ;
; 37.017 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.922      ;
; 37.019 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.920      ;
; 37.023 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.916      ;
; 37.024 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.915      ;
; 37.027 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.912      ;
; 37.046 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.893      ;
; 37.046 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.893      ;
; 37.047 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.892      ;
; 37.091 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.848      ;
; 37.091 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.848      ;
; 37.092 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.847      ;
; 37.092 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.847      ;
; 37.092 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.847      ;
; 37.098 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.841      ;
; 37.126 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.813      ;
; 37.135 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.804      ;
; 37.140 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.799      ;
; 37.141 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.798      ;
; 37.144 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.795      ;
; 37.153 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.786      ;
; 37.154 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.785      ;
; 37.155 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.784      ;
; 37.156 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.783      ;
; 37.157 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.782      ;
; 37.159 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.780      ;
; 37.213 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.726      ;
; 37.213 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.726      ;
; 37.214 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.725      ;
; 37.219 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.720      ;
; 37.222 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.717      ;
; 37.222 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.717      ;
; 37.223 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.716      ;
; 37.227 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.712      ;
; 37.227 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.712      ;
; 37.228 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.711      ;
; 37.234 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.705      ;
; 37.235 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.704      ;
; 37.238 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.701      ;
; 37.239 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.700      ;
; 37.239 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.700      ;
; 37.240 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.699      ;
; 37.240 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.699      ;
; 37.241 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.698      ;
; 37.243 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.696      ;
; 37.246 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.693      ;
; 37.248 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.691      ;
; 37.248 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.691      ;
; 37.256 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.683      ;
; 37.258 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.681      ;
; 37.279 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.661      ;
; 37.279 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.661      ;
; 37.279 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.660      ;
; 37.280 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.660      ;
; 37.280 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.660      ;
; 37.280 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.660      ;
; 37.286 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.654      ;
; 37.290 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.651      ;
; 37.290 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.651      ;
; 37.291 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.650      ;
; 37.296 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.645      ;
; 37.301 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.640      ;
; 37.301 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.640      ;
; 37.319 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.622      ;
; 37.333 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.607      ;
; 37.337 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.602      ;
; 37.369 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.570      ;
; 37.370 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.569      ;
; 37.373 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.566      ;
; 37.388 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.551      ;
; 37.388 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.551      ;
; 37.389 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.550      ;
; 37.390 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.549      ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.312 ; VGA_SYNC:inst1|v_count[7] ; VGA_SYNC:inst1|v_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VGA_SYNC:inst1|v_count[8] ; VGA_SYNC:inst1|v_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; VGA_SYNC:inst1|v_count[2] ; VGA_SYNC:inst1|v_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGA_SYNC:inst1|v_count[3] ; VGA_SYNC:inst1|v_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGA_SYNC:inst1|v_count[5] ; VGA_SYNC:inst1|v_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGA_SYNC:inst1|v_count[6] ; VGA_SYNC:inst1|v_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.340 ; VGA_SYNC:inst1|vert_sync  ; VGA_SYNC:inst1|vert_sync_out  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.389 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|video_on_h     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.588      ;
; 0.444 ; VGA_SYNC:inst1|video_on_h ; VGA_SYNC:inst1|blue_out       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.643      ;
; 0.446 ; VGA_SYNC:inst1|video_on_h ; VGA_SYNC:inst1|red_out        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.645      ;
; 0.456 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.655      ;
; 0.465 ; VGA_SYNC:inst1|horiz_sync ; VGA_SYNC:inst1|horiz_sync_out ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.663      ;
; 0.481 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.680      ;
; 0.505 ; VGA_SYNC:inst1|video_on_v ; VGA_SYNC:inst1|green_out      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.705      ;
; 0.505 ; VGA_SYNC:inst1|video_on_v ; VGA_SYNC:inst1|red_out        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.705      ;
; 0.508 ; VGA_SYNC:inst1|video_on_v ; VGA_SYNC:inst1|blue_out       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.708      ;
; 0.511 ; VGA_SYNC:inst1|video_on_h ; VGA_SYNC:inst1|green_out      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.515 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.517 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|h_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.527 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|h_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.725      ;
; 0.533 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.731      ;
; 0.539 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.738      ;
; 0.597 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|video_on_h     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.796      ;
; 0.601 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.799      ;
; 0.661 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.859      ;
; 0.722 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|video_on_h     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.920      ;
; 0.760 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.761 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|h_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.959      ;
; 0.766 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.773 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.774 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.972      ;
; 0.776 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.974      ;
; 0.783 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.982      ;
; 0.783 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.981      ;
; 0.802 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.000      ;
; 0.806 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.004      ;
; 0.821 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.020      ;
; 0.823 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|h_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.022      ;
; 0.840 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.038      ;
; 0.850 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.048      ;
; 0.856 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.054      ;
; 0.857 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.055      ;
; 0.860 ; VGA_SYNC:inst1|v_count[6] ; VGA_SYNC:inst1|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.059      ;
; 0.862 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.060      ;
; 0.863 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.061      ;
; 0.869 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.067      ;
; 0.877 ; VGA_SYNC:inst1|v_count[8] ; VGA_SYNC:inst1|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.076      ;
; 0.879 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.077      ;
; 0.880 ; VGA_SYNC:inst1|v_count[7] ; VGA_SYNC:inst1|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.079      ;
; 0.917 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.115      ;
; 0.945 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.948 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.147      ;
; 0.950 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|h_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.149      ;
; 0.953 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.151      ;
; 0.965 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.163      ;
; 0.968 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.167      ;
; 0.968 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.972 ; VGA_SYNC:inst1|v_count[5] ; VGA_SYNC:inst1|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.171      ;
; 0.986 ; VGA_SYNC:inst1|v_count[0] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.185      ;
; 0.990 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.188      ;
; 0.991 ; VGA_SYNC:inst1|v_count[3] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.190      ;
; 0.996 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.195      ;
; 1.005 ; VGA_SYNC:inst1|v_count[6] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.204      ;
; 1.006 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.204      ;
; 1.015 ; VGA_SYNC:inst1|v_count[6] ; VGA_SYNC:inst1|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.214      ;
; 1.018 ; VGA_SYNC:inst1|v_count[6] ; VGA_SYNC:inst1|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.217      ;
; 1.022 ; VGA_SYNC:inst1|v_count[8] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.221      ;
; 1.025 ; VGA_SYNC:inst1|v_count[7] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.224      ;
; 1.030 ; VGA_SYNC:inst1|v_count[3] ; VGA_SYNC:inst1|v_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.228      ;
; 1.035 ; VGA_SYNC:inst1|v_count[5] ; VGA_SYNC:inst1|v_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.233      ;
; 1.037 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.235      ;
; 1.042 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.240      ;
; 1.046 ; VGA_SYNC:inst1|v_count[2] ; VGA_SYNC:inst1|v_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.244      ;
; 1.054 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.252      ;
; 1.056 ; VGA_SYNC:inst1|v_count[1] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.255      ;
; 1.087 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.285      ;
; 1.095 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.294      ;
; 1.117 ; VGA_SYNC:inst1|v_count[5] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.316      ;
; 1.117 ; VGA_SYNC:inst1|v_count[7] ; VGA_SYNC:inst1|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.316      ;
; 1.119 ; VGA_SYNC:inst1|v_count[3] ; VGA_SYNC:inst1|v_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.317      ;
; 1.119 ; VGA_SYNC:inst1|v_count[8] ; VGA_SYNC:inst1|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.318      ;
; 1.120 ; VGA_SYNC:inst1|v_count[7] ; VGA_SYNC:inst1|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.319      ;
; 1.122 ; VGA_SYNC:inst1|v_count[8] ; VGA_SYNC:inst1|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.321      ;
; 1.127 ; VGA_SYNC:inst1|v_count[3] ; VGA_SYNC:inst1|v_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.325      ;
; 1.135 ; VGA_SYNC:inst1|v_count[2] ; VGA_SYNC:inst1|v_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.333      ;
; 1.139 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.337      ;
; 1.141 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|h_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.339      ;
; 1.143 ; VGA_SYNC:inst1|v_count[2] ; VGA_SYNC:inst1|v_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.341      ;
; 1.145 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.343      ;
; 1.147 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.345      ;
; 1.159 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.357      ;
; 1.163 ; VGA_SYNC:inst1|v_count[6] ; VGA_SYNC:inst1|v_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.362      ;
; 1.167 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.365      ;
; 1.173 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.371      ;
; 1.176 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|h_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.374      ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|blue_out                                                ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|green_out                                               ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[8]                                              ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[9]                                              ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|horiz_sync                                              ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|horiz_sync_out                                          ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|red_out                                                 ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[0]                                              ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[1]                                              ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[7]                                              ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[8]                                              ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[9]                                              ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|vert_sync                                               ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|vert_sync_out                                           ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|video_on_h                                              ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|video_on_v                                              ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[0]                                              ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[1]                                              ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[2]                                              ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[3]                                              ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[4]                                              ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[5]                                              ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[6]                                              ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[7]                                              ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[2]                                              ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[3]                                              ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[4]                                              ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[5]                                              ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[6]                                              ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|blue_out                                                ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|green_out                                               ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[8]                                              ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[9]                                              ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|horiz_sync                                              ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|horiz_sync_out                                          ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|red_out                                                 ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[0]                                              ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[1]                                              ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[7]                                              ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[8]                                              ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[9]                                              ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|vert_sync                                               ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|vert_sync_out                                           ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|video_on_h                                              ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|video_on_v                                              ;
; 19.850 ; 20.034       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[0]                                              ;
; 19.850 ; 20.034       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[1]                                              ;
; 19.850 ; 20.034       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[2]                                              ;
; 19.850 ; 20.034       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[3]                                              ;
; 19.850 ; 20.034       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[4]                                              ;
; 19.850 ; 20.034       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[5]                                              ;
; 19.850 ; 20.034       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[6]                                              ;
; 19.850 ; 20.034       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[7]                                              ;
; 19.850 ; 20.034       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[2]                                              ;
; 19.850 ; 20.034       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[3]                                              ;
; 19.850 ; 20.034       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[4]                                              ;
; 19.850 ; 20.034       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[5]                                              ;
; 19.850 ; 20.034       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[6]                                              ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|blue_out|clk                                                     ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|green_out|clk                                                    ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[8]|clk                                                   ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[9]|clk                                                   ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|horiz_sync_out|clk                                               ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|horiz_sync|clk                                                   ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|red_out|clk                                                      ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[0]|clk                                                   ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[1]|clk                                                   ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[7]|clk                                                   ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[8]|clk                                                   ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[9]|clk                                                   ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|vert_sync_out|clk                                                ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|vert_sync|clk                                                    ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|video_on_h|clk                                                   ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|video_on_v|clk                                                   ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[0]|clk                                                   ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[1]|clk                                                   ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[2]|clk                                                   ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[3]|clk                                                   ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[4]|clk                                                   ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[5]|clk                                                   ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[6]|clk                                                   ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[7]|clk                                                   ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[2]|clk                                                   ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[3]|clk                                                   ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[4]|clk                                                   ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[5]|clk                                                   ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[6]|clk                                                   ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|blue_out|clk                                                     ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|green_out|clk                                                    ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[8]|clk                                                   ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[9]|clk                                                   ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|horiz_sync_out|clk                                               ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|horiz_sync|clk                                                   ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|red_out|clk                                                      ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[0]|clk                                                   ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[1]|clk                                                   ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[7]|clk                                                   ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[8]|clk                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; blue      ; clk        ; 4.271 ; 4.644 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green     ; clk        ; 4.177 ; 4.584 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red       ; clk        ; 4.118 ; 4.509 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; blue      ; clk        ; -3.619 ; -3.967 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green     ; clk        ; -3.541 ; -3.930 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red       ; clk        ; -3.472 ; -3.838 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; blue_out       ; clk        ; 3.954 ; 3.918 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green_out      ; clk        ; 4.282 ; 4.293 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; horiz_sync_out ; clk        ; 3.672 ; 3.657 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red_out        ; clk        ; 4.193 ; 4.177 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; vert_sync_out  ; clk        ; 3.715 ; 3.688 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; blue_out       ; clk        ; 3.555 ; 3.520 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green_out      ; clk        ; 3.869 ; 3.879 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; horiz_sync_out ; clk        ; 3.284 ; 3.268 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red_out        ; clk        ; 3.783 ; 3.768 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; vert_sync_out  ; clk        ; 3.325 ; 3.298 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 38.039 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.188 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; 9.585  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 19.785 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 38.039 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.911      ;
; 38.040 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.910      ;
; 38.041 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.909      ;
; 38.046 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.904      ;
; 38.051 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.900      ;
; 38.051 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.900      ;
; 38.081 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.869      ;
; 38.082 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.868      ;
; 38.083 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.867      ;
; 38.089 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.861      ;
; 38.108 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.843      ;
; 38.108 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.843      ;
; 38.132 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.819      ;
; 38.135 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.816      ;
; 38.136 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.815      ;
; 38.146 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.804      ;
; 38.147 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.803      ;
; 38.148 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.802      ;
; 38.149 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.801      ;
; 38.150 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.800      ;
; 38.151 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.799      ;
; 38.154 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.796      ;
; 38.157 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.793      ;
; 38.169 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.781      ;
; 38.170 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.780      ;
; 38.171 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.779      ;
; 38.173 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.778      ;
; 38.173 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.778      ;
; 38.176 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.775      ;
; 38.176 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.775      ;
; 38.177 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.773      ;
; 38.180 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.771      ;
; 38.183 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.768      ;
; 38.184 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.767      ;
; 38.190 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.761      ;
; 38.190 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.761      ;
; 38.200 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.750      ;
; 38.213 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.737      ;
; 38.214 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.736      ;
; 38.215 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.735      ;
; 38.221 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.729      ;
; 38.240 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.711      ;
; 38.240 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.711      ;
; 38.244 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.706      ;
; 38.245 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.706      ;
; 38.248 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.703      ;
; 38.248 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.703      ;
; 38.249 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.702      ;
; 38.251 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.700      ;
; 38.252 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.699      ;
; 38.254 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.696      ;
; 38.255 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.695      ;
; 38.256 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.694      ;
; 38.257 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.693      ;
; 38.258 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.692      ;
; 38.259 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.691      ;
; 38.261 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.689      ;
; 38.261 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.689      ;
; 38.262 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.688      ;
; 38.263 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.687      ;
; 38.264 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.686      ;
; 38.266 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.685      ;
; 38.266 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.685      ;
; 38.268 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.683      ;
; 38.269 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.682      ;
; 38.269 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.682      ;
; 38.269 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.681      ;
; 38.271 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.680      ;
; 38.272 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.679      ;
; 38.288 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.663      ;
; 38.288 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.663      ;
; 38.289 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.662      ;
; 38.290 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.661      ;
; 38.291 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.660      ;
; 38.297 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.654      ;
; 38.309 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.641      ;
; 38.312 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.639      ;
; 38.312 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.638      ;
; 38.315 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.636      ;
; 38.316 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.636      ;
; 38.316 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.636      ;
; 38.316 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.635      ;
; 38.331 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.621      ;
; 38.332 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.620      ;
; 38.332 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.618      ;
; 38.333 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.619      ;
; 38.338 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.614      ;
; 38.339 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.613      ;
; 38.342 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.609      ;
; 38.347 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.604      ;
; 38.347 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.603      ;
; 38.350 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.601      ;
; 38.350 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.601      ;
; 38.351 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.600      ;
; 38.353 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.598      ;
; 38.354 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.597      ;
; 38.358 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.595      ;
; 38.358 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.595      ;
; 38.360 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.591      ;
; 38.363 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.588      ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.188 ; VGA_SYNC:inst1|v_count[7] ; VGA_SYNC:inst1|v_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_SYNC:inst1|v_count[8] ; VGA_SYNC:inst1|v_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|v_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_SYNC:inst1|v_count[2] ; VGA_SYNC:inst1|v_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_SYNC:inst1|v_count[3] ; VGA_SYNC:inst1|v_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_SYNC:inst1|v_count[5] ; VGA_SYNC:inst1|v_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_SYNC:inst1|v_count[6] ; VGA_SYNC:inst1|v_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; VGA_SYNC:inst1|vert_sync  ; VGA_SYNC:inst1|vert_sync_out  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.236 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|video_on_h     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.356      ;
; 0.260 ; VGA_SYNC:inst1|horiz_sync ; VGA_SYNC:inst1|horiz_sync_out ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.379      ;
; 0.262 ; VGA_SYNC:inst1|video_on_h ; VGA_SYNC:inst1|blue_out       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.265 ; VGA_SYNC:inst1|video_on_h ; VGA_SYNC:inst1|red_out        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.268 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.280 ; VGA_SYNC:inst1|video_on_v ; VGA_SYNC:inst1|red_out        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; VGA_SYNC:inst1|video_on_v ; VGA_SYNC:inst1|green_out      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.284 ; VGA_SYNC:inst1|video_on_v ; VGA_SYNC:inst1|blue_out       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.306 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; VGA_SYNC:inst1|video_on_h ; VGA_SYNC:inst1|green_out      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.310 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|h_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
; 0.315 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|h_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.434      ;
; 0.322 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.441      ;
; 0.324 ; VGA_SYNC:inst1|v_count[9] ; VGA_SYNC:inst1|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.443      ;
; 0.350 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|video_on_h     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.470      ;
; 0.351 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.470      ;
; 0.384 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.503      ;
; 0.426 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|video_on_h     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.545      ;
; 0.459 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|h_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.578      ;
; 0.466 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.469 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.472 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.473 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.592      ;
; 0.476 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.595      ;
; 0.478 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.597      ;
; 0.482 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.601      ;
; 0.482 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.602      ;
; 0.487 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.606      ;
; 0.492 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.612      ;
; 0.495 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|h_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.615      ;
; 0.499 ; VGA_SYNC:inst1|v_count[6] ; VGA_SYNC:inst1|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.619      ;
; 0.522 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.525 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.644      ;
; 0.525 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.644      ;
; 0.530 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.649      ;
; 0.533 ; VGA_SYNC:inst1|v_count[8] ; VGA_SYNC:inst1|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.652      ;
; 0.535 ; VGA_SYNC:inst1|v_count[7] ; VGA_SYNC:inst1|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.654      ;
; 0.535 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.654      ;
; 0.538 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.657      ;
; 0.542 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.661      ;
; 0.545 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.664      ;
; 0.561 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.681      ;
; 0.564 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|h_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.684      ;
; 0.566 ; VGA_SYNC:inst1|v_count[5] ; VGA_SYNC:inst1|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.686      ;
; 0.568 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.688      ;
; 0.577 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.697      ;
; 0.583 ; VGA_SYNC:inst1|v_count[6] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.588 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.707      ;
; 0.591 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.710      ;
; 0.593 ; VGA_SYNC:inst1|v_count[0] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.712      ;
; 0.594 ; VGA_SYNC:inst1|h_count[5] ; VGA_SYNC:inst1|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.713      ;
; 0.602 ; VGA_SYNC:inst1|h_count[3] ; VGA_SYNC:inst1|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.721      ;
; 0.604 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.723      ;
; 0.605 ; VGA_SYNC:inst1|h_count[2] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.724      ;
; 0.607 ; VGA_SYNC:inst1|v_count[3] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.727      ;
; 0.608 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.727      ;
; 0.611 ; VGA_SYNC:inst1|v_count[3] ; VGA_SYNC:inst1|v_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.730      ;
; 0.617 ; VGA_SYNC:inst1|v_count[8] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.736      ;
; 0.618 ; VGA_SYNC:inst1|v_count[5] ; VGA_SYNC:inst1|v_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.737      ;
; 0.619 ; VGA_SYNC:inst1|v_count[7] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.738      ;
; 0.621 ; VGA_SYNC:inst1|v_count[1] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.740      ;
; 0.625 ; VGA_SYNC:inst1|v_count[2] ; VGA_SYNC:inst1|v_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.744      ;
; 0.626 ; VGA_SYNC:inst1|v_count[6] ; VGA_SYNC:inst1|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.746      ;
; 0.627 ; VGA_SYNC:inst1|v_count[6] ; VGA_SYNC:inst1|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.747      ;
; 0.637 ; VGA_SYNC:inst1|h_count[8] ; VGA_SYNC:inst1|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.757      ;
; 0.641 ; VGA_SYNC:inst1|h_count[7] ; VGA_SYNC:inst1|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.760      ;
; 0.650 ; VGA_SYNC:inst1|v_count[5] ; VGA_SYNC:inst1|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.770      ;
; 0.654 ; VGA_SYNC:inst1|h_count[1] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.773      ;
; 0.662 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.781      ;
; 0.665 ; VGA_SYNC:inst1|h_count[4] ; VGA_SYNC:inst1|h_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.784      ;
; 0.667 ; VGA_SYNC:inst1|h_count[0] ; VGA_SYNC:inst1|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.786      ;
; 0.676 ; VGA_SYNC:inst1|v_count[3] ; VGA_SYNC:inst1|v_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.795      ;
; 0.679 ; VGA_SYNC:inst1|v_count[3] ; VGA_SYNC:inst1|v_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.798      ;
; 0.686 ; VGA_SYNC:inst1|v_count[8] ; VGA_SYNC:inst1|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.686 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.687 ; VGA_SYNC:inst1|v_count[1] ; VGA_SYNC:inst1|v_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.805      ;
; 0.689 ; VGA_SYNC:inst1|v_count[4] ; VGA_SYNC:inst1|v_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.808      ;
; 0.690 ; VGA_SYNC:inst1|v_count[7] ; VGA_SYNC:inst1|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.809      ;
; 0.690 ; VGA_SYNC:inst1|v_count[2] ; VGA_SYNC:inst1|v_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.809      ;
; 0.691 ; VGA_SYNC:inst1|v_count[7] ; VGA_SYNC:inst1|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.810      ;
; 0.691 ; VGA_SYNC:inst1|v_count[8] ; VGA_SYNC:inst1|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.810      ;
; 0.693 ; VGA_SYNC:inst1|v_count[2] ; VGA_SYNC:inst1|v_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.812      ;
; 0.694 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.813      ;
; 0.695 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.814      ;
; 0.695 ; VGA_SYNC:inst1|h_count[9] ; VGA_SYNC:inst1|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.814      ;
; 0.698 ; VGA_SYNC:inst1|h_count[6] ; VGA_SYNC:inst1|h_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.817      ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[0]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[1]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[2]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[3]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[4]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[5]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[6]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[7]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|horiz_sync_out                                          ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[0]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[1]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[7]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[8]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[9]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|vert_sync                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|vert_sync_out                                           ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|video_on_v                                              ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|blue_out                                                ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|green_out                                               ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[8]                                              ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[9]                                              ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|horiz_sync                                              ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|red_out                                                 ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[2]                                              ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[3]                                              ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[4]                                              ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[5]                                              ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[6]                                              ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|video_on_h                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|blue_out                                                ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|green_out                                               ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[0]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[1]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[2]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[3]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[4]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[5]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[6]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[7]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[8]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|h_count[9]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|horiz_sync                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|horiz_sync_out                                          ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|red_out                                                 ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[0]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[1]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[2]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[3]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[4]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[5]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[6]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[7]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[8]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|v_count[9]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|vert_sync                                               ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|vert_sync_out                                           ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|video_on_h                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst1|video_on_v                                              ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|blue_out|clk                                                     ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|green_out|clk                                                    ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[0]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[1]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[2]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[3]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[4]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[5]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[6]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[7]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[8]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[9]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|horiz_sync_out|clk                                               ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|horiz_sync|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|red_out|clk                                                      ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[0]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[1]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[2]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[3]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[4]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[5]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[6]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[7]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[8]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|v_count[9]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|vert_sync_out|clk                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|vert_sync|clk                                                    ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|video_on_h|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|video_on_v|clk                                                   ;
; 19.999 ; 19.999       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.999 ; 19.999       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.001 ; 20.001       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.001 ; 20.001       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[0]|clk                                                   ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[1]|clk                                                   ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[2]|clk                                                   ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[3]|clk                                                   ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[4]|clk                                                   ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[5]|clk                                                   ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[6]|clk                                                   ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|h_count[7]|clk                                                   ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|horiz_sync_out|clk                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; blue      ; clk        ; 2.815 ; 3.486 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green     ; clk        ; 2.772 ; 3.432 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red       ; clk        ; 2.724 ; 3.396 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; blue      ; clk        ; -2.387 ; -3.030 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green     ; clk        ; -2.352 ; -2.996 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red       ; clk        ; -2.301 ; -2.943 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; blue_out       ; clk        ; 2.394 ; 2.465 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green_out      ; clk        ; 2.606 ; 2.729 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; horiz_sync_out ; clk        ; 2.238 ; 2.294 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red_out        ; clk        ; 2.551 ; 2.646 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; vert_sync_out  ; clk        ; 2.264 ; 2.310 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; blue_out       ; clk        ; 2.126 ; 2.194 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green_out      ; clk        ; 2.329 ; 2.447 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; horiz_sync_out ; clk        ; 1.978 ; 2.030 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red_out        ; clk        ; 2.277 ; 2.366 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; vert_sync_out  ; clk        ; 2.002 ; 2.046 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 36.493 ; 0.188 ; N/A      ; N/A     ; 9.585               ;
;  clk                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 9.585               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 36.493 ; 0.188 ; N/A      ; N/A     ; 19.749              ;
; Design-wide TNS                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; blue      ; clk        ; 4.875 ; 5.369 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green     ; clk        ; 4.780 ; 5.307 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red       ; clk        ; 4.711 ; 5.221 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; blue      ; clk        ; -2.387 ; -3.030 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green     ; clk        ; -2.352 ; -2.996 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red       ; clk        ; -2.301 ; -2.943 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; blue_out       ; clk        ; 3.990 ; 4.001 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green_out      ; clk        ; 4.342 ; 4.389 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; horiz_sync_out ; clk        ; 3.681 ; 3.691 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red_out        ; clk        ; 4.249 ; 4.268 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; vert_sync_out  ; clk        ; 3.734 ; 3.753 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; blue_out       ; clk        ; 2.126 ; 2.194 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green_out      ; clk        ; 2.329 ; 2.447 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; horiz_sync_out ; clk        ; 1.978 ; 2.030 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red_out        ; clk        ; 2.277 ; 2.366 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; vert_sync_out  ; clk        ; 2.002 ; 2.046 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; red_out        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green_out      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue_out       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; horiz_sync_out ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vert_sync_out  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; red                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; green                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; blue                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; red_out        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; green_out      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; blue_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; horiz_sync_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; vert_sync_out  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; red_out        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; green_out      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; blue_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; horiz_sync_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; vert_sync_out  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 665      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 665      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 07 13:47:45 2021
Info: Command: quartus_sta VGAExample -c VGAExample
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGAExample.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 36.493
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.493         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.359
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.359         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.825
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.825         0.000 clk 
    Info (332119):    19.755         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 36.871
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.871         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.785
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.785         0.000 clk 
    Info (332119):    19.749         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 38.039
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    38.039         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.188
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.188         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.585
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.585         0.000 clk 
    Info (332119):    19.785         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4587 megabytes
    Info: Processing ended: Fri May 07 13:47:48 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


