* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Aug 15 2020 12:51:01

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 3 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX8K
    Package:       CT256

Design statistics:
------------------
    FFs:                  212
    LUTs:                 1320
    RAMs:                 0
    IOBs:                 5
    GBs:                  2
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 1546/7680
        Combinational Logic Cells: 1334     out of   7680      17.3698%
        Sequential Logic Cells:    212      out of   7680      2.76042%
        Logic Tiles:               245      out of   960       25.5208%
    Registers: 
        Logic Registers:           212      out of   7680      2.76042%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                1        out of   206       0.485437%
        Output Pins:               4        out of   206       1.94175%
        InOut Pins:                0        out of   206       0%
    Global Buffers:                2        out of   8         25%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 0        out of   52        0%
    Bank 1: 0        out of   52        0%
    Bank 0: 3        out of   52        5.76923%
    Bank 2: 2        out of   50        4%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    R9          Input      SB_LVCMOS    No       2        Simple Input   CLK     

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    B4          Output     SB_LVCMOS    No       0        Simple Output  GPIO9   
    C3          Output     SB_LVCMOS    No       0        Simple Output  GPIO3   
    D4          Output     SB_LVCMOS    No       0        Simple Output  GPIO11  
    T13         Output     SB_LVCMOS    No       2        Simple Output  TX      

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    6              2        IO         206     CLK_c_g    
    3              3                   44      params5_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 27 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile    10289 out of 146184      7.03839%
                          Span 4     3429 out of  29696      11.547%
                         Span 12      441 out of   5632      7.83026%
                  Global network        2 out of      8      25%
      Vertical Inter-LUT Connect      267 out of   6720      3.97321%

