Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Nov 20 19:25:33 2021
| Host         : Aaron-Linux running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file uart_top_controller_timing_summary_routed.rpt -pb uart_top_controller_timing_summary_routed.pb -rpx uart_top_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top_controller
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.103        0.000                      0                  110        0.183        0.000                      0                  110        3.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.103        0.000                      0                  110        0.183        0.000                      0                  110        3.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 uart_rx_instance/s_baud_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_baud_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 1.251ns (34.455%)  route 2.380ns (65.545%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 13.466 - 8.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.859     5.957    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X108Y87        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.478     6.435 f  uart_rx_instance/s_baud_counter_reg[1]/Q
                         net (fo=8, routed)           0.850     7.285    uart_rx_instance/s_baud_counter_reg_n_0_[1]
    SLICE_X107Y87        LUT4 (Prop_lut4_I0_O)        0.323     7.608 r  uart_rx_instance/Rx_UART_State[1]_i_4/O
                         net (fo=1, routed)           0.433     8.041    uart_rx_instance/Rx_UART_State[1]_i_4_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I1_O)        0.326     8.367 r  uart_rx_instance/Rx_UART_State[1]_i_2/O
                         net (fo=3, routed)           0.578     8.946    uart_rx_instance/Rx_UART_State[1]_i_2_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I1_O)        0.124     9.070 r  uart_rx_instance/s_baud_counter[10]_i_2/O
                         net (fo=11, routed)          0.518     9.588    uart_rx_instance/s_baud_counter[10]_i_2_n_0
    SLICE_X106Y86        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.678    13.466    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X106Y86        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[6]/C
                         clock pessimism              0.465    13.931    
                         clock uncertainty           -0.035    13.895    
    SLICE_X106Y86        FDRE (Setup_fdre_C_CE)      -0.205    13.690    uart_rx_instance/s_baud_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 uart_rx_instance/s_baud_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_baud_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 1.251ns (34.455%)  route 2.380ns (65.545%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 13.466 - 8.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.859     5.957    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X108Y87        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.478     6.435 f  uart_rx_instance/s_baud_counter_reg[1]/Q
                         net (fo=8, routed)           0.850     7.285    uart_rx_instance/s_baud_counter_reg_n_0_[1]
    SLICE_X107Y87        LUT4 (Prop_lut4_I0_O)        0.323     7.608 r  uart_rx_instance/Rx_UART_State[1]_i_4/O
                         net (fo=1, routed)           0.433     8.041    uart_rx_instance/Rx_UART_State[1]_i_4_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I1_O)        0.326     8.367 r  uart_rx_instance/Rx_UART_State[1]_i_2/O
                         net (fo=3, routed)           0.578     8.946    uart_rx_instance/Rx_UART_State[1]_i_2_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I1_O)        0.124     9.070 r  uart_rx_instance/s_baud_counter[10]_i_2/O
                         net (fo=11, routed)          0.518     9.588    uart_rx_instance/s_baud_counter[10]_i_2_n_0
    SLICE_X106Y86        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.678    13.466    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X106Y86        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[7]/C
                         clock pessimism              0.465    13.931    
                         clock uncertainty           -0.035    13.895    
    SLICE_X106Y86        FDRE (Setup_fdre_C_CE)      -0.205    13.690    uart_rx_instance/s_baud_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 uart_rx_instance/s_baud_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_baud_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.251ns (34.003%)  route 2.428ns (65.997%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 13.467 - 8.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.859     5.957    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X108Y87        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.478     6.435 f  uart_rx_instance/s_baud_counter_reg[1]/Q
                         net (fo=8, routed)           0.850     7.285    uart_rx_instance/s_baud_counter_reg_n_0_[1]
    SLICE_X107Y87        LUT4 (Prop_lut4_I0_O)        0.323     7.608 r  uart_rx_instance/Rx_UART_State[1]_i_4/O
                         net (fo=1, routed)           0.433     8.041    uart_rx_instance/Rx_UART_State[1]_i_4_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I1_O)        0.326     8.367 r  uart_rx_instance/Rx_UART_State[1]_i_2/O
                         net (fo=3, routed)           0.578     8.946    uart_rx_instance/Rx_UART_State[1]_i_2_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I1_O)        0.124     9.070 r  uart_rx_instance/s_baud_counter[10]_i_2/O
                         net (fo=11, routed)          0.566     9.636    uart_rx_instance/s_baud_counter[10]_i_2_n_0
    SLICE_X108Y87        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.679    13.467    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X108Y87        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[0]/C
                         clock pessimism              0.490    13.957    
                         clock uncertainty           -0.035    13.921    
    SLICE_X108Y87        FDRE (Setup_fdre_C_CE)      -0.169    13.752    uart_rx_instance/s_baud_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 uart_rx_instance/s_baud_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_baud_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.251ns (34.003%)  route 2.428ns (65.997%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 13.467 - 8.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.859     5.957    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X108Y87        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.478     6.435 f  uart_rx_instance/s_baud_counter_reg[1]/Q
                         net (fo=8, routed)           0.850     7.285    uart_rx_instance/s_baud_counter_reg_n_0_[1]
    SLICE_X107Y87        LUT4 (Prop_lut4_I0_O)        0.323     7.608 r  uart_rx_instance/Rx_UART_State[1]_i_4/O
                         net (fo=1, routed)           0.433     8.041    uart_rx_instance/Rx_UART_State[1]_i_4_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I1_O)        0.326     8.367 r  uart_rx_instance/Rx_UART_State[1]_i_2/O
                         net (fo=3, routed)           0.578     8.946    uart_rx_instance/Rx_UART_State[1]_i_2_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I1_O)        0.124     9.070 r  uart_rx_instance/s_baud_counter[10]_i_2/O
                         net (fo=11, routed)          0.566     9.636    uart_rx_instance/s_baud_counter[10]_i_2_n_0
    SLICE_X108Y87        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.679    13.467    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X108Y87        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[1]/C
                         clock pessimism              0.490    13.957    
                         clock uncertainty           -0.035    13.921    
    SLICE_X108Y87        FDRE (Setup_fdre_C_CE)      -0.169    13.752    uart_rx_instance/s_baud_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 uart_rx_instance/s_baud_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_baud_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.251ns (34.003%)  route 2.428ns (65.997%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 13.467 - 8.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.859     5.957    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X108Y87        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.478     6.435 f  uart_rx_instance/s_baud_counter_reg[1]/Q
                         net (fo=8, routed)           0.850     7.285    uart_rx_instance/s_baud_counter_reg_n_0_[1]
    SLICE_X107Y87        LUT4 (Prop_lut4_I0_O)        0.323     7.608 r  uart_rx_instance/Rx_UART_State[1]_i_4/O
                         net (fo=1, routed)           0.433     8.041    uart_rx_instance/Rx_UART_State[1]_i_4_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I1_O)        0.326     8.367 r  uart_rx_instance/Rx_UART_State[1]_i_2/O
                         net (fo=3, routed)           0.578     8.946    uart_rx_instance/Rx_UART_State[1]_i_2_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I1_O)        0.124     9.070 r  uart_rx_instance/s_baud_counter[10]_i_2/O
                         net (fo=11, routed)          0.566     9.636    uart_rx_instance/s_baud_counter[10]_i_2_n_0
    SLICE_X108Y87        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.679    13.467    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X108Y87        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[5]/C
                         clock pessimism              0.490    13.957    
                         clock uncertainty           -0.035    13.921    
    SLICE_X108Y87        FDRE (Setup_fdre_C_CE)      -0.169    13.752    uart_rx_instance/s_baud_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 uart_rx_instance/s_baud_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_baud_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.251ns (35.938%)  route 2.230ns (64.062%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 13.467 - 8.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.859     5.957    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X108Y87        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.478     6.435 f  uart_rx_instance/s_baud_counter_reg[1]/Q
                         net (fo=8, routed)           0.850     7.285    uart_rx_instance/s_baud_counter_reg_n_0_[1]
    SLICE_X107Y87        LUT4 (Prop_lut4_I0_O)        0.323     7.608 r  uart_rx_instance/Rx_UART_State[1]_i_4/O
                         net (fo=1, routed)           0.433     8.041    uart_rx_instance/Rx_UART_State[1]_i_4_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I1_O)        0.326     8.367 r  uart_rx_instance/Rx_UART_State[1]_i_2/O
                         net (fo=3, routed)           0.578     8.946    uart_rx_instance/Rx_UART_State[1]_i_2_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I1_O)        0.124     9.070 r  uart_rx_instance/s_baud_counter[10]_i_2/O
                         net (fo=11, routed)          0.368     9.438    uart_rx_instance/s_baud_counter[10]_i_2_n_0
    SLICE_X106Y87        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.679    13.467    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X106Y87        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[8]/C
                         clock pessimism              0.465    13.932    
                         clock uncertainty           -0.035    13.896    
    SLICE_X106Y87        FDRE (Setup_fdre_C_CE)      -0.205    13.691    uart_rx_instance/s_baud_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 uart_rx_instance/s_baud_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_baud_counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 1.251ns (36.033%)  route 2.221ns (63.967%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.859     5.957    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X108Y87        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.478     6.435 f  uart_rx_instance/s_baud_counter_reg[1]/Q
                         net (fo=8, routed)           0.850     7.285    uart_rx_instance/s_baud_counter_reg_n_0_[1]
    SLICE_X107Y87        LUT4 (Prop_lut4_I0_O)        0.323     7.608 r  uart_rx_instance/Rx_UART_State[1]_i_4/O
                         net (fo=1, routed)           0.433     8.041    uart_rx_instance/Rx_UART_State[1]_i_4_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I1_O)        0.326     8.367 r  uart_rx_instance/Rx_UART_State[1]_i_2/O
                         net (fo=3, routed)           0.578     8.946    uart_rx_instance/Rx_UART_State[1]_i_2_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I1_O)        0.124     9.070 r  uart_rx_instance/s_baud_counter[10]_i_2/O
                         net (fo=11, routed)          0.359     9.429    uart_rx_instance/s_baud_counter[10]_i_2_n_0
    SLICE_X106Y88        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.680    13.468    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X106Y88        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[10]/C
                         clock pessimism              0.465    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X106Y88        FDRE (Setup_fdre_C_CE)      -0.205    13.692    uart_rx_instance/s_baud_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 uart_rx_instance/s_baud_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_baud_counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 1.251ns (36.033%)  route 2.221ns (63.967%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.859     5.957    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X108Y87        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.478     6.435 f  uart_rx_instance/s_baud_counter_reg[1]/Q
                         net (fo=8, routed)           0.850     7.285    uart_rx_instance/s_baud_counter_reg_n_0_[1]
    SLICE_X107Y87        LUT4 (Prop_lut4_I0_O)        0.323     7.608 r  uart_rx_instance/Rx_UART_State[1]_i_4/O
                         net (fo=1, routed)           0.433     8.041    uart_rx_instance/Rx_UART_State[1]_i_4_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I1_O)        0.326     8.367 r  uart_rx_instance/Rx_UART_State[1]_i_2/O
                         net (fo=3, routed)           0.578     8.946    uart_rx_instance/Rx_UART_State[1]_i_2_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I1_O)        0.124     9.070 r  uart_rx_instance/s_baud_counter[10]_i_2/O
                         net (fo=11, routed)          0.359     9.429    uart_rx_instance/s_baud_counter[10]_i_2_n_0
    SLICE_X106Y88        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.680    13.468    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X106Y88        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[9]/C
                         clock pessimism              0.465    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X106Y88        FDRE (Setup_fdre_C_CE)      -0.205    13.692    uart_rx_instance/s_baud_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 uart_rx_instance/s_baud_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_baud_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 1.251ns (35.917%)  route 2.232ns (64.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 13.466 - 8.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.859     5.957    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X108Y87        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.478     6.435 f  uart_rx_instance/s_baud_counter_reg[1]/Q
                         net (fo=8, routed)           0.850     7.285    uart_rx_instance/s_baud_counter_reg_n_0_[1]
    SLICE_X107Y87        LUT4 (Prop_lut4_I0_O)        0.323     7.608 r  uart_rx_instance/Rx_UART_State[1]_i_4/O
                         net (fo=1, routed)           0.433     8.041    uart_rx_instance/Rx_UART_State[1]_i_4_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I1_O)        0.326     8.367 r  uart_rx_instance/Rx_UART_State[1]_i_2/O
                         net (fo=3, routed)           0.578     8.946    uart_rx_instance/Rx_UART_State[1]_i_2_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I1_O)        0.124     9.070 r  uart_rx_instance/s_baud_counter[10]_i_2/O
                         net (fo=11, routed)          0.370     9.440    uart_rx_instance/s_baud_counter[10]_i_2_n_0
    SLICE_X108Y86        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.678    13.466    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X108Y86        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[2]/C
                         clock pessimism              0.465    13.931    
                         clock uncertainty           -0.035    13.895    
    SLICE_X108Y86        FDRE (Setup_fdre_C_CE)      -0.169    13.726    uart_rx_instance/s_baud_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.726    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 uart_rx_instance/s_baud_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_baud_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 1.251ns (35.917%)  route 2.232ns (64.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 13.466 - 8.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.859     5.957    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X108Y87        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.478     6.435 f  uart_rx_instance/s_baud_counter_reg[1]/Q
                         net (fo=8, routed)           0.850     7.285    uart_rx_instance/s_baud_counter_reg_n_0_[1]
    SLICE_X107Y87        LUT4 (Prop_lut4_I0_O)        0.323     7.608 r  uart_rx_instance/Rx_UART_State[1]_i_4/O
                         net (fo=1, routed)           0.433     8.041    uart_rx_instance/Rx_UART_State[1]_i_4_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I1_O)        0.326     8.367 r  uart_rx_instance/Rx_UART_State[1]_i_2/O
                         net (fo=3, routed)           0.578     8.946    uart_rx_instance/Rx_UART_State[1]_i_2_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I1_O)        0.124     9.070 r  uart_rx_instance/s_baud_counter[10]_i_2/O
                         net (fo=11, routed)          0.370     9.440    uart_rx_instance/s_baud_counter[10]_i_2_n_0
    SLICE_X108Y86        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.678    13.466    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X108Y86        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[3]/C
                         clock pessimism              0.465    13.931    
                         clock uncertainty           -0.035    13.895    
    SLICE_X108Y86        FDRE (Setup_fdre_C_CE)      -0.169    13.726    uart_rx_instance/s_baud_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.726    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  4.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_instance/s_data_byte_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.546%)  route 0.133ns (48.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.634     1.744    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X110Y88        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.141     1.885 r  uart_rx_instance/s_data_out_byte_rx_reg[4]/Q
                         net (fo=2, routed)           0.133     2.018    uart_tx_instance/D[4]
    SLICE_X110Y89        FDRE                                         r  uart_tx_instance/s_data_byte_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.906     2.273    uart_tx_instance/i_clk_IBUF_BUFG
    SLICE_X110Y89        FDRE                                         r  uart_tx_instance/s_data_byte_tx_reg[4]/C
                         clock pessimism             -0.512     1.760    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.075     1.835    uart_tx_instance/s_data_byte_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_instance/s_data_byte_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.301%)  route 0.129ns (47.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.633     1.743    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X109Y89        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.141     1.884 r  uart_rx_instance/s_data_out_byte_rx_reg[3]/Q
                         net (fo=2, routed)           0.129     2.013    uart_tx_instance/D[3]
    SLICE_X110Y89        FDRE                                         r  uart_tx_instance/s_data_byte_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.906     2.273    uart_tx_instance/i_clk_IBUF_BUFG
    SLICE_X110Y89        FDRE                                         r  uart_tx_instance/s_data_byte_tx_reg[3]/C
                         clock pessimism             -0.490     1.782    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.047     1.829    uart_tx_instance/s_data_byte_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_instance/s_data_byte_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.951%)  route 0.130ns (48.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.633     1.743    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X109Y89        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.141     1.884 r  uart_rx_instance/s_data_out_byte_rx_reg[0]/Q
                         net (fo=2, routed)           0.130     2.015    uart_tx_instance/D[0]
    SLICE_X110Y89        FDRE                                         r  uart_tx_instance/s_data_byte_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.906     2.273    uart_tx_instance/i_clk_IBUF_BUFG
    SLICE_X110Y89        FDRE                                         r  uart_tx_instance/s_data_byte_tx_reg[0]/C
                         clock pessimism             -0.490     1.782    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.046     1.828    uart_tx_instance/s_data_byte_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_rx_bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_data_out_byte_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.672%)  route 0.095ns (31.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.633     1.743    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X108Y89        FDRE                                         r  uart_rx_instance/s_rx_bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164     1.907 r  uart_rx_instance/s_rx_bit_counter_reg[2]/Q
                         net (fo=10, routed)          0.095     2.002    uart_rx_instance/s_rx_bit_counter_reg_n_0_[2]
    SLICE_X109Y89        LUT6 (Prop_lut6_I4_O)        0.045     2.047 r  uart_rx_instance/s_data_out_byte_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     2.047    uart_rx_instance/s_data_out_byte_rx[1]_i_1_n_0
    SLICE_X109Y89        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.903     2.270    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X109Y89        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[1]/C
                         clock pessimism             -0.513     1.756    
    SLICE_X109Y89        FDRE (Hold_fdre_C_D)         0.092     1.848    uart_rx_instance/s_data_out_byte_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_rx_bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_data_out_byte_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.447%)  route 0.096ns (31.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.633     1.743    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X108Y89        FDRE                                         r  uart_rx_instance/s_rx_bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164     1.907 r  uart_rx_instance/s_rx_bit_counter_reg[2]/Q
                         net (fo=10, routed)          0.096     2.003    uart_rx_instance/s_rx_bit_counter_reg_n_0_[2]
    SLICE_X109Y89        LUT6 (Prop_lut6_I4_O)        0.045     2.048 r  uart_rx_instance/s_data_out_byte_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     2.048    uart_rx_instance/s_data_out_byte_rx[0]_i_1_n_0
    SLICE_X109Y89        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.903     2.270    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X109Y89        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[0]/C
                         clock pessimism             -0.513     1.756    
    SLICE_X109Y89        FDRE (Hold_fdre_C_D)         0.091     1.847    uart_rx_instance/s_data_out_byte_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uart_tx_instance/s_baud_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_instance/s_baud_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.843%)  route 0.141ns (43.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.636     1.746    uart_tx_instance/i_clk_IBUF_BUFG
    SLICE_X110Y95        FDRE                                         r  uart_tx_instance/s_baud_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDRE (Prop_fdre_C_Q)         0.141     1.887 r  uart_tx_instance/s_baud_counter_reg[6]/Q
                         net (fo=6, routed)           0.141     2.028    uart_tx_instance/s_baud_counter_reg[6]
    SLICE_X110Y94        LUT6 (Prop_lut6_I2_O)        0.045     2.073 r  uart_tx_instance/s_baud_counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.073    uart_tx_instance/s_baud_counter[9]
    SLICE_X110Y94        FDRE                                         r  uart_tx_instance/s_baud_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.908     2.275    uart_tx_instance/i_clk_IBUF_BUFG
    SLICE_X110Y94        FDRE                                         r  uart_tx_instance/s_baud_counter_reg[9]/C
                         clock pessimism             -0.512     1.762    
    SLICE_X110Y94        FDRE (Hold_fdre_C_D)         0.092     1.854    uart_tx_instance/s_baud_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_instance/s_data_byte_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.366%)  route 0.177ns (55.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.634     1.744    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X110Y88        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.141     1.885 r  uart_rx_instance/s_data_out_byte_rx_reg[6]/Q
                         net (fo=2, routed)           0.177     2.062    uart_tx_instance/D[6]
    SLICE_X110Y89        FDRE                                         r  uart_tx_instance/s_data_byte_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.906     2.273    uart_tx_instance/i_clk_IBUF_BUFG
    SLICE_X110Y89        FDRE                                         r  uart_tx_instance/s_data_byte_tx_reg[6]/C
                         clock pessimism             -0.512     1.760    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.076     1.836    uart_tx_instance/s_data_byte_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_instance/s_data_byte_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.774%)  route 0.172ns (51.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.633     1.743    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X108Y89        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164     1.907 r  uart_rx_instance/s_data_out_byte_rx_reg[5]/Q
                         net (fo=2, routed)           0.172     2.079    uart_tx_instance/D[5]
    SLICE_X110Y89        FDRE                                         r  uart_tx_instance/s_data_byte_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.906     2.273    uart_tx_instance/i_clk_IBUF_BUFG
    SLICE_X110Y89        FDRE                                         r  uart_tx_instance/s_data_byte_tx_reg[5]/C
                         clock pessimism             -0.490     1.782    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.071     1.853    uart_tx_instance/s_data_byte_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_instance/s_data_byte_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.560%)  route 0.181ns (52.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.633     1.743    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X108Y89        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164     1.907 r  uart_rx_instance/s_data_out_byte_rx_reg[7]/Q
                         net (fo=2, routed)           0.181     2.088    uart_tx_instance/D[7]
    SLICE_X110Y89        FDRE                                         r  uart_tx_instance/s_data_byte_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.906     2.273    uart_tx_instance/i_clk_IBUF_BUFG
    SLICE_X110Y89        FDRE                                         r  uart_tx_instance/s_data_byte_tx_reg[7]/C
                         clock pessimism             -0.490     1.782    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.078     1.860    uart_tx_instance/s_data_byte_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_instance/s_data_byte_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.792%)  route 0.174ns (55.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.633     1.743    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X109Y89        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.141     1.884 r  uart_rx_instance/s_data_out_byte_rx_reg[1]/Q
                         net (fo=2, routed)           0.174     2.058    uart_tx_instance/D[1]
    SLICE_X110Y89        FDRE                                         r  uart_tx_instance/s_data_byte_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.906     2.273    uart_tx_instance/i_clk_IBUF_BUFG
    SLICE_X110Y89        FDRE                                         r  uart_tx_instance/s_data_byte_tx_reg[1]/C
                         clock pessimism             -0.490     1.782    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.047     1.829    uart_tx_instance/s_data_byte_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y88   uart_rx_instance/Rx_UART_State_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y88   uart_rx_instance/Rx_UART_State_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y88   uart_rx_instance/Rx_UART_State_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y88   uart_rx_instance/o_rx_dv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y87   uart_rx_instance/s_baud_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y88   uart_rx_instance/s_baud_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y87   uart_rx_instance/s_baud_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y86   uart_rx_instance/s_baud_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y86   uart_rx_instance/s_baud_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y91   uart_tx_instance/o_tx_active_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y91   uart_tx_instance/o_tx_done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y92   uart_tx_instance/s_baud_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y92   uart_tx_instance/s_baud_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y92   uart_tx_instance/s_baud_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y88   uart_rx_instance/Rx_UART_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y88   uart_rx_instance/Rx_UART_State_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y88   uart_rx_instance/Rx_UART_State_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y88   uart_rx_instance/o_rx_dv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y87   uart_rx_instance/s_baud_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y88   uart_rx_instance/Rx_UART_State_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y88   uart_rx_instance/Rx_UART_State_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y88   uart_rx_instance/Rx_UART_State_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y88   uart_rx_instance/o_rx_dv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y87   uart_rx_instance/s_baud_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y88   uart_rx_instance/s_baud_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y87   uart_rx_instance/s_baud_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y86   uart_rx_instance/s_baud_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y86   uart_rx_instance/s_baud_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y86   uart_rx_instance/s_baud_counter_reg[4]/C



