basic_output.v,verilog,xil_defaultlib,../../../../basic_output_vivado.srcs/sources_1/bd/design_1/ipshared/2450/hdl/verilog/basic_output.v,
design_1_basic_output_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_basic_output_0_0/sim/design_1_basic_output_0_0.v,
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
