// [Asm] pre_assigned_registers: Insn(iref=%1) -> v4, Mem(fref=f4, mref=m0) -> v2, Self(fref=f4) -> v0, Insn(iref=%0) -> v3
// [Asm] defs: []
// [Asm] live_set: [s11, zero]
// [Asm] move_origin: []
// [Asm] defs: [v6]
// [Asm] live_set: [v6, s11, zero]
// [Asm] move_origin: []
// [Asm] defined: v6 is X
// [Asm] defs: [v7]
// [Asm] live_set: [zero, v7]
// [Asm] move_origin: []
// [Asm] defined: v7 is X
// [Asm] defs: [v2]
// [Asm] live_set: [zero, v2]
// [Asm] move_origin: []
// [Asm] defined: v2 is X
// [Asm] defs: [s11]
// [Asm] live_set: [zero, v2]
// [Asm] move_origin: [v2]
// [Asm] defined: s11 is X
// [Asm] defs: [v9]
// [Asm] live_set: [zero, v9, v2]
// [Asm] move_origin: []
// [Asm] defined: v9 is X
// [Asm] defs: [a1]
// [Asm] live_set: [a1, zero, v2]
// [Asm] move_origin: [v9]
// [Asm] defined: a1 is X
// [Asm] defs: [a0]
// [Asm] live_set: [a1, zero, a0, v2]
// [Asm] move_origin: [v2]
// [Asm] defined: a0 is X
// [Asm] defs: [a2]
// [Asm] live_set: [a2, a1, zero, a0, v2]
// [Asm] move_origin: [zero]
// [Asm] defined: a2 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, v2]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: []
// [Asm] live_set: [zero, v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [zero, a0, v2]
// [Asm] move_origin: [zero]
// [Asm] defined: a0 is X
// [Asm] defs: [a1]
// [Asm] live_set: [a1, zero, a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a1 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v4]
// [Asm] live_set: [zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v4 is X
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [zero]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of main136l2_4"];
// [Asm]   r0 [label="v6 ← a0", color=green];
// [Asm]   r3 [label="v7 ← a0", color=green];
// [Asm]   r9 [label="t0", color=blue];
// [Asm]   r6 [label="a1", color=blue];
// [Asm]   r13 [label="t4", color=blue];
// [Asm]   r4 [label="v2 ← s0", color=green];
// [Asm]   r1 [label="s11", color=blue];
// [Asm]   r11 [label="t2", color=blue];
// [Asm]   r7 [label="a0", color=blue];
// [Asm]   r10 [label="t1", color=blue];
// [Asm]   r14 [label="a3", color=blue];
// [Asm]   r8 [label="a2", color=blue];
// [Asm]   r5 [label="v9 ← a0", color=green];
// [Asm]   r15 [label="a4", color=blue];
// [Asm]   r2 [label="zero", color=blue];
// [Asm]   r16 [label="a5", color=blue];
// [Asm]   r18 [label="a7", color=blue];
// [Asm]   r19 [label="v4 ← a0", color=green];
// [Asm]   r17 [label="a6", color=blue];
// [Asm]   r12 [label="t3", color=blue];
// [Asm]   r6 -- r7;
// [Asm]   r4 -- r13;
// [Asm]   r2 -- r6;
// [Asm]   r4 -- r15;
// [Asm]   r4 -- r16;
// [Asm]   r4 -- r11;
// [Asm]   r4 -- r5;
// [Asm]   r2 -- r14;
// [Asm]   r2 -- r15;
// [Asm]   r0 -- r2;
// [Asm]   r2 -- r4;
// [Asm]   r2 -- r18;
// [Asm]   r7 -- r15;
// [Asm]   r7 -- r10;
// [Asm]   r2 -- r12;
// [Asm]   r2 -- r8;
// [Asm]   r7 -- r11;
// [Asm]   r4 -- r12;
// [Asm]   r1 -- r2;
// [Asm]   r7 -- r13;
// [Asm]   r2 -- r5;
// [Asm]   r2 -- r10;
// [Asm]   r2 -- r13;
// [Asm]   r0 -- r1;
// [Asm]   r2 -- r17;
// [Asm]   r4 -- r7;
// [Asm]   r4 -- r8;
// [Asm]   r2 -- r16;
// [Asm]   r4 -- r18;
// [Asm]   r2 -- r7;
// [Asm]   r2 -- r11;
// [Asm]   r4 -- r17;
// [Asm]   r7 -- r16;
// [Asm]   r7 -- r18;
// [Asm]   r2 -- r9;
// [Asm]   r7 -- r9;
// [Asm]   r4 -- r10;
// [Asm]   r4 -- r6;
// [Asm]   r7 -- r8;
// [Asm]   r2 -- r19;
// [Asm]   r7 -- r12;
// [Asm]   r4 -- r14;
// [Asm]   r2 -- r3;
// [Asm]   r7 -- r14;
// [Asm]   r4 -- r9;
// [Asm]   r6 -- r8;
// [Asm]   r7 -- r17;
// [Asm]   comment = "0:v6-> 1:s11-> 2:zero-> 3:v7-> 4:v2-> 5:v9-> 6:a1-> 7:a0-> 8:a2-> 9:t0-> 10:t1-> 11:t2-> 12:t3-> 13:t4-> 14:a3-> 15:a4-> 16:a5-> 17:a6-> 18:a7-> 19:v4"
// [Asm]   comment = "v6<-a0;v7<-a0;v2<-s0;v9<-a0;v4<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of main136l2_4"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   li v6, 4096 ->   li a0, 4096
// [Asm] subst   sub v7, s11, v6 ->   sub a0, s11, a0
// [Asm] subst   andi v2, v7, -8 ->   andi s0, a0, -8
// [Asm] subst   mv s11, v2 ->   mv s11, s0
// [Asm] subst   li v9, 1024 ->   li a0, 1024
// [Asm] subst   mv a1, v9 ->   mv a1, a0
// [Asm] subst   mv a0, v2 ->   mv a0, s0
// [Asm] subst   mv a2, zero ->   mv a2, zero
// [Asm] subst   call memseti32 ->   call memseti32
// [Asm] subst   mv a0, zero ->   mv a0, zero
// [Asm] subst   mv a1, v2 ->   mv a1, s0
// [Asm] subst   call read_prog140l3_3 ->   call read_prog140l3_3
// [Asm] subst   mv a0, zero ->   mv a0, zero
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: BlockParam(bref=b12, bpref=$b.0) -> v23, FnParam(fref=f1, fpref=$f.0) -> v2, FnParam(fref=f1, fpref=$f.3) -> v5, Insn(iref=%9) -> v17, Insn(iref=%8) -> v16, BlockParam(bref=b10, bpref=$b.0) -> v19, BlockParam(bref=b0, bpref=$b.3) -> v9, BlockParam(bref=b0, bpref=$b.0) -> v6, BlockParam(bref=b0, bpref=$b.1) -> v7, BlockParam(bref=b0, bpref=$b.2) -> v8, Insn(iref=%0) -> v10, Insn(iref=%4) -> v22, Insn(iref=%3) -> v21, BlockParam(bref=b11, bpref=$b.0) -> v20, FnParam(fref=f1, fpref=$f.1) -> v3, Insn(iref=%7) -> v15, FnParam(fref=f1, fpref=$f.2) -> v4, Insn(iref=%2) -> v12, Insn(iref=%1) -> v11, Insn(iref=%11) -> v14, Self(fref=f1) -> v0, Insn(iref=%6) -> v13, BlockParam(bref=b9, bpref=$b.0) -> v18
// [Asm] skipping Op(ty=Bool, op=Eq, args=[BlockParam(bref=b0, bpref=$b.1), Int32(val=0)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=93)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=91)])
// [Asm] skipping Op(ty=Bool, op=Le, args=[BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.0)])
// [Asm] defs: [v14]
// [Asm] live_set: [v7, v14, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defined: v14 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v14]
// [Asm] defined: v6 is X
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v7]
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v8]
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [v19]
// [Asm] live_set: [v19]
// [Asm] move_origin: [v18]
// [Asm] defined: v19 is X
// [Asm] defs: [v16]
// [Asm] live_set: [v7, v16, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defined: v16 is X
// [Asm] defs: [v17]
// [Asm] live_set: [v17, v16, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defined: v17 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v6, v17, v9, zero, v8]
// [Asm] move_origin: [v16]
// [Asm] defined: v6 is X
// [Asm] defs: [v7]
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v17]
// [Asm] defined: v7 is X
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v8]
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [v31]
// [Asm] live_set: [zero, v7, v8, v6, v31, v9]
// [Asm] move_origin: []
// [Asm] defined: v31 is X
// [Asm] defs: [v32]
// [Asm] live_set: [zero, v7, v8, v32, v6, v9]
// [Asm] move_origin: []
// [Asm] defined: v32 is X
// [Asm] defs: [v11]
// [Asm] live_set: [v11, zero, v7, v8, v6, v9]
// [Asm] move_origin: []
// [Asm] defined: v11 is X
// [Asm] defs: [v30]
// [Asm] live_set: [v11, zero, v30, v7, v8, v6, v9]
// [Asm] move_origin: []
// [Asm] defined: v30 is X
// [Asm] defs: []
// [Asm] live_set: [v7, v11, v6, zero, v9, v8]
// [Asm] move_origin: []
// [Asm] defs: [v23]
// [Asm] live_set: [v23]
// [Asm] move_origin: [v20]
// [Asm] defined: v23 is X
// [Asm] defs: []
// [Asm] live_set: [v23]
// [Asm] move_origin: []
// [Asm] defs: [v20]
// [Asm] live_set: [v20]
// [Asm] move_origin: [v19]
// [Asm] defined: v20 is X
// [Asm] defs: [v18]
// [Asm] live_set: [v18]
// [Asm] move_origin: [v6]
// [Asm] defined: v18 is X
// [Asm] defs: [v23]
// [Asm] live_set: [v23]
// [Asm] move_origin: [v6]
// [Asm] defined: v23 is X
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [v21]
// [Asm] live_set: [v7, v21, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defined: v21 is X
// [Asm] defs: [v22]
// [Asm] live_set: [v8, v21, v9, zero, v22]
// [Asm] move_origin: []
// [Asm] defined: v22 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v8, v6, v9, zero, v22]
// [Asm] move_origin: [v21]
// [Asm] defined: v6 is X
// [Asm] defs: [v7]
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v22]
// [Asm] defined: v7 is X
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v8]
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [v29]
// [Asm] live_set: [v11, zero, v29, v7, v8, v6, v9]
// [Asm] move_origin: []
// [Asm] defined: v29 is X
// [Asm] defs: []
// [Asm] live_set: [v7, v6, zero, v9, v8]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [a2, a1, a3, zero, a0]
// [Asm] move_origin: []
// [Asm] defs: [v2]
// [Asm] live_set: [a2, a1, a3, zero, v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: [v3]
// [Asm] live_set: [v2, a2, a3, zero, v3]
// [Asm] move_origin: [a1]
// [Asm] defined: v3 is X
// [Asm] defs: [v4]
// [Asm] live_set: [v2, v4, a3, zero, v3]
// [Asm] move_origin: [a2]
// [Asm] defined: v4 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v2, v4, v5, zero, v3]
// [Asm] move_origin: [a3]
// [Asm] defined: v5 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v4, v6, v5, zero, v3]
// [Asm] move_origin: [v2]
// [Asm] defined: v6 is X
// [Asm] defs: [v7]
// [Asm] live_set: [v4, v6, v5, zero, v7]
// [Asm] move_origin: [v3]
// [Asm] defined: v7 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v7, v6, v5, zero, v8]
// [Asm] move_origin: [v4]
// [Asm] defined: v8 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v5]
// [Asm] defined: v9 is X
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v23]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of skip21l2_1"];
// [Asm]   r0 [label="v14 ← a0", color=green];
// [Asm]   r20 [label="a2", color=blue];
// [Asm]   r23 [label="v3 ← a1", color=green];
// [Asm]   r3 [label="zero", color=blue];
// [Asm]   r9 [label="v31 ← a4", color=green];
// [Asm]   r26 [label="a0", color=blue];
// [Asm]   r6 [label="v19 ← a0", color=green];
// [Asm]   r13 [label="v23 ← a0", color=green];
// [Asm]   r4 [label="v8 ← a3", color=green];
// [Asm]   r1 [label="v7 ← a1", color=green];
// [Asm]   r11 [label="v11 ← a4", color=green];
// [Asm]   r7 [label="v16 ← a0", color=green];
// [Asm]   r10 [label="v32 ← a4", color=green];
// [Asm]   r22 [label="a3", color=blue];
// [Asm]   r14 [label="v20 ← a0", color=green];
// [Asm]   r8 [label="v17 ← a1", color=green];
// [Asm]   r5 [label="v6 ← a0", color=green];
// [Asm]   r15 [label="v18 ← a0", color=green];
// [Asm]   r24 [label="v4 ← a4", color=green];
// [Asm]   r25 [label="v5 ← a2", color=green];
// [Asm]   r2 [label="v9 ← a2", color=green];
// [Asm]   r16 [label="v21 ← a0", color=green];
// [Asm]   r18 [label="v29 ← a5", color=green];
// [Asm]   r19 [label="v2 ← a0", color=green];
// [Asm]   r17 [label="v22 ← a1", color=green];
// [Asm]   r21 [label="a1", color=blue];
// [Asm]   r12 [label="v30 ← a5", color=green];
// [Asm]   r3 -- r19;
// [Asm]   r4 -- r16;
// [Asm]   r3 -- r25;
// [Asm]   r1 -- r12;
// [Asm]   r4 -- r5;
// [Asm]   r5 -- r8;
// [Asm]   r3 -- r16;
// [Asm]   r2 -- r4;
// [Asm]   r2 -- r18;
// [Asm]   r5 -- r10;
// [Asm]   r1 -- r4;
// [Asm]   r5 -- r23;
// [Asm]   r5 -- r17;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r18;
// [Asm]   r3 -- r12;
// [Asm]   r1 -- r10;
// [Asm]   r5 -- r18;
// [Asm]   r2 -- r10;
// [Asm]   r3 -- r9;
// [Asm]   r11 -- r12;
// [Asm]   r3 -- r11;
// [Asm]   r19 -- r24;
// [Asm]   r2 -- r16;
// [Asm]   r3 -- r24;
// [Asm]   r4 -- r18;
// [Asm]   r2 -- r7;
// [Asm]   r2 -- r11;
// [Asm]   r11 -- r18;
// [Asm]   r1 -- r16;
// [Asm]   r19 -- r21;
// [Asm]   r3 -- r18;
// [Asm]   r5 -- r11;
// [Asm]   r3 -- r5;
// [Asm]   r22 -- r24;
// [Asm]   r16 -- r17;
// [Asm]   r3 -- r8;
// [Asm]   r20 -- r23;
// [Asm]   r1 -- r9;
// [Asm]   r4 -- r11;
// [Asm]   r23 -- r25;
// [Asm]   r3 -- r4;
// [Asm]   r19 -- r23;
// [Asm]   r0 -- r2;
// [Asm]   r5 -- r9;
// [Asm]   r5 -- r24;
// [Asm]   r0 -- r3;
// [Asm]   r19 -- r22;
// [Asm]   r2 -- r12;
// [Asm]   r2 -- r8;
// [Asm]   r22 -- r23;
// [Asm]   r3 -- r10;
// [Asm]   r1 -- r25;
// [Asm]   r1 -- r2;
// [Asm]   r4 -- r12;
// [Asm]   r2 -- r5;
// [Asm]   r0 -- r1;
// [Asm]   r2 -- r17;
// [Asm]   r4 -- r7;
// [Asm]   r23 -- r24;
// [Asm]   r1 -- r11;
// [Asm]   r3 -- r17;
// [Asm]   r4 -- r25;
// [Asm]   r4 -- r8;
// [Asm]   r5 -- r25;
// [Asm]   r4 -- r17;
// [Asm]   r3 -- r7;
// [Asm]   r1 -- r5;
// [Asm]   r0 -- r4;
// [Asm]   r2 -- r9;
// [Asm]   r4 -- r10;
// [Asm]   r1 -- r3;
// [Asm]   r7 -- r8;
// [Asm]   r24 -- r25;
// [Asm]   r19 -- r25;
// [Asm]   r2 -- r3;
// [Asm]   r3 -- r23;
// [Asm]   r4 -- r9;
// [Asm]   r19 -- r20;
// [Asm]   r1 -- r24;
// [Asm]   r5 -- r12;
// [Asm]   comment = "0:v14-> 1:v7-> 2:v9-> 3:zero-> 4:v8-> 5:v6-> 9:v31-> 10:v32-> 11:v11-> 12:v30-> 18:v29-> 7:v16-> 8:v17-> 16:v21-> 17:v22-> 25:v5-> 24:v4-> 23:v3-> 19:v2-> 22:a3-> 20:a2-> 21:a1-> 6:v19-> 13:v23-> 14:v20-> 15:v18-> 26:a0"
// [Asm]   comment = "v14<-a0;v3<-a1;v31<-a4;v19<-a0;v23<-a0;v8<-a3;v7<-a1;v11<-a4;v16<-a0;v32<-a4;v20<-a0;v17<-a1;v6<-a0;v18<-a0;v4<-a4;v5<-a2;v9<-a2;v21<-a0;v29<-a5;v2<-a0;v22<-a1;v30<-a5;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of skip21l2_1"];
// [Asm]   comment = ""
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   addi v14, v6, 1 ->   addi a0, a0, 1
// [Asm] subst   j .skip21l2_1_0 ->   j .skip21l2_1_0
// [Asm] subst   addi v16, v6, 1 ->   addi a0, a0, 1
// [Asm] subst   addi v17, v7, -1 ->   addi a1, a1, -1
// [Asm] subst   j .skip21l2_1_0 ->   j .skip21l2_1_0
// [Asm] subst   slliw v31, v6, 2 ->   slliw a4, a0, 2
// [Asm] subst   add v32, v9, v31 ->   add a4, a2, a4
// [Asm] subst   lw v11, 0(v32) ->   lw a4, 0(a4)
// [Asm] subst   li v30, 91 ->   li a5, 91
// [Asm] subst   beq v11, v30, .skip21l2_1_3 ->   beq a4, a5, .skip21l2_1_3
// [Asm] subst   j .skip21l2_1_12 ->   j .skip21l2_1_12
// [Asm] subst   beq v7, zero, .skip21l2_1_7 ->   beq a1, zero, .skip21l2_1_7
// [Asm] subst   bge v6, v8, .skip21l2_1_1 ->   bge a0, a3, .skip21l2_1_1
// [Asm] subst   addi v21, v6, 1 ->   addi a0, a0, 1
// [Asm] subst   addi v22, v7, 1 ->   addi a1, a1, 1
// [Asm] subst   j .skip21l2_1_0 ->   j .skip21l2_1_0
// [Asm] subst   li v29, 93 ->   li a5, 93
// [Asm] subst   bne v11, v29, .skip21l2_1_6 ->   bne a4, a5, .skip21l2_1_6
// [Asm] subst   mv v4, a2 ->   mv a4, a2
// [Asm] subst   mv v5, a3 ->   mv a2, a3
// [Asm] subst   mv v8, v4 ->   mv a3, a4
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: FreeVar(fvref=^5) -> v6, BlockParam(bref=b3, bpref=$b.0) -> v18, FreeVar(fvref=^1) -> v2, FreeVar(fvref=^2) -> v3, Insn(iref=%8) -> v14, Self(fref=f10) -> v0, FreeVar(fvref=^4) -> v5, FreeVar(fvref=^7) -> v8, Insn(iref=%5) -> v17, Insn(iref=%0) -> v9, Insn(iref=%4) -> v16, FreeVar(fvref=^6) -> v7, Insn(iref=%3) -> v15, Insn(iref=%7) -> v13, Insn(iref=%2) -> v11, Insn(iref=%1) -> v10, FreeVar(fvref=^3) -> v4, Insn(iref=%6) -> v12
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=0)])
// [Asm] defs: [v15]
// [Asm] live_set: [v6, v5, v15, zero, v7]
// [Asm] move_origin: []
// [Asm] defined: v15 is X
// [Asm] defs: []
// [Asm] live_set: [v6, v5, v15, zero, v7]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v6, v5, zero, a0, v7]
// [Asm] move_origin: [v15]
// [Asm] defined: a0 is X
// [Asm] defs: [a1]
// [Asm] live_set: [a1, v6, v5, zero, a0, v7]
// [Asm] move_origin: [zero]
// [Asm] defined: a1 is X
// [Asm] defs: [a2]
// [Asm] live_set: [a2, a1, v6, zero, a0, v7]
// [Asm] move_origin: [v5]
// [Asm] defined: a2 is X
// [Asm] defs: [a3]
// [Asm] live_set: [a2, a1, a3, zero, a0, v7]
// [Asm] move_origin: [v6]
// [Asm] defined: a3 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0, v7]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v16]
// [Asm] live_set: [v16, zero, v7]
// [Asm] move_origin: [a0]
// [Asm] defined: v16 is X
// [Asm] defs: []
// [Asm] live_set: [v16, zero, v7]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: [v18]
// [Asm] live_set: [v18]
// [Asm] move_origin: [zero]
// [Asm] defined: v18 is X
// [Asm] defs: [v12]
// [Asm] live_set: [v3, v5, zero, v8, v7, v4, v6, v12, v2]
// [Asm] move_origin: []
// [Asm] defined: v12 is X
// [Asm] defs: [s10]
// [Asm] live_set: [v3, v5, zero, v8, v7, v4, v6, v12, v2]
// [Asm] move_origin: [v8]
// [Asm] defined: s10 is X
// [Asm] defs: [v21]
// [Asm] live_set: [v3, v5, v21, zero, v8, v7, v4, v6, v12, v2]
// [Asm] move_origin: []
// [Asm] defined: v21 is X
// [Asm] defs: []
// [Asm] live_set: [v3, v5, v21, zero, v8, v7, v4, v6, v12, v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v3, v5, v21, zero, a0, v8, v7, v4, v6, v2]
// [Asm] move_origin: [v12]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v3, v5, zero, a0, v8, v7, v4, v6, v2]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v13]
// [Asm] live_set: [v3, v5, zero, v13, v8, v7, v4, v6, v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v13 is X
// [Asm] defs: []
// [Asm] live_set: [v3, v5, zero, v13, v8, v7, v4, v6, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v3, v5, zero, v8, v7, v4, v6, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v3, v5, zero, v8, v7, v4, v6, v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v18]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [v9]
// [Asm] live_set: [v3, v5, zero, v8, v7, v4, v6, v9, v2]
// [Asm] move_origin: []
// [Asm] defined: v9 is X
// [Asm] defs: [v24]
// [Asm] live_set: [v3, v5, zero, v8, v7, v4, v6, v24, v2]
// [Asm] move_origin: []
// [Asm] defined: v24 is X
// [Asm] defs: [v25]
// [Asm] live_set: [v3, v25, v5, zero, v8, v7, v4, v6, v2]
// [Asm] move_origin: []
// [Asm] defined: v25 is X
// [Asm] defs: [v10]
// [Asm] live_set: [v3, v5, v10, zero, v8, v7, v4, v6, v2]
// [Asm] move_origin: []
// [Asm] defined: v10 is X
// [Asm] defs: []
// [Asm] live_set: [v3, v5, zero, v8, v7, v4, v6, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [zero, s10]
// [Asm] move_origin: []
// [Asm] defs: [v0]
// [Asm] live_set: [zero, v0]
// [Asm] move_origin: [s10]
// [Asm] defined: v0 is X
// [Asm] defs: [v2]
// [Asm] live_set: [zero, v0, v2]
// [Asm] move_origin: []
// [Asm] defined: v2 is X
// [Asm] defs: [v3]
// [Asm] live_set: [v3, zero, v0, v2]
// [Asm] move_origin: []
// [Asm] defined: v3 is X
// [Asm] defs: [v4]
// [Asm] live_set: [v3, zero, v0, v4, v2]
// [Asm] move_origin: []
// [Asm] defined: v4 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v3, v5, zero, v0, v4, v2]
// [Asm] move_origin: []
// [Asm] defined: v5 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v3, v5, zero, v0, v4, v6, v2]
// [Asm] move_origin: []
// [Asm] defined: v6 is X
// [Asm] defs: [v7]
// [Asm] live_set: [v3, v5, zero, v7, v0, v4, v6, v2]
// [Asm] move_origin: []
// [Asm] defined: v7 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v3, v5, zero, v8, v7, v4, v6, v2]
// [Asm] move_origin: []
// [Asm] defined: v8 is X
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of lp108_10"];
// [Asm]   r0 [label="v15 ← a0", color=green];
// [Asm]   r9 [label="t0", color=blue];
// [Asm]   r26 [label="v21 ← a1", color=green];
// [Asm]   r6 [label="a1", color=blue];
// [Asm]   r13 [label="t4", color=blue];
// [Asm]   r4 [label="v7 ← s2", color=green];
// [Asm]   r29 [label="v24 ← a0", color=green];
// [Asm]   r7 [label="a2", color=blue];
// [Asm]   r10 [label="t1", color=blue];
// [Asm]   r8 [label="a3", color=blue];
// [Asm]   r5 [label="a0", color=blue];
// [Asm]   r24 [label="v2 ← s6", color=green];
// [Asm]   r15 [label="a5", color=blue];
// [Asm]   r32 [label="v0 ← a0", color=green];
// [Asm]   r31 [label="v10 ← a0", color=green];
// [Asm]   r17 [label="a7", color=blue];
// [Asm]   r12 [label="t3", color=blue];
// [Asm]   r20 [label="v12 ← a0", color=green];
// [Asm]   r23 [label="v4 ← s5", color=green];
// [Asm]   r3 [label="zero", color=blue];
// [Asm]   r27 [label="v13 ← a0", color=green];
// [Asm]   r1 [label="v6 ← s0", color=green];
// [Asm]   r28 [label="v9 ← a0", color=green];
// [Asm]   r11 [label="t2", color=blue];
// [Asm]   r22 [label="v8 ← s4", color=green];
// [Asm]   r14 [label="a4", color=blue];
// [Asm]   r30 [label="v25 ← a0", color=green];
// [Asm]   r25 [label="s10", color=blue];
// [Asm]   r2 [label="v5 ← s1", color=green];
// [Asm]   r16 [label="a6", color=blue];
// [Asm]   r18 [label="v16 ← a0", color=green];
// [Asm]   r19 [label="v18 ← a0", color=green];
// [Asm]   r21 [label="v3 ← s3", color=green];
// [Asm]   r21 -- r24;
// [Asm]   r2 -- r32;
// [Asm]   r2 -- r31;
// [Asm]   r5 -- r21;
// [Asm]   r1 -- r26;
// [Asm]   r3 -- r15;
// [Asm]   r1 -- r30;
// [Asm]   r3 -- r16;
// [Asm]   r5 -- r10;
// [Asm]   r3 -- r6;
// [Asm]   r5 -- r17;
// [Asm]   r5 -- r22;
// [Asm]   r3 -- r9;
// [Asm]   r3 -- r11;
// [Asm]   r2 -- r7;
// [Asm]   r1 -- r16;
// [Asm]   r3 -- r26;
// [Asm]   r3 -- r31;
// [Asm]   r3 -- r5;
// [Asm]   r4 -- r31;
// [Asm]   r3 -- r8;
// [Asm]   r20 -- r23;
// [Asm]   r8 -- r24;
// [Asm]   r1 -- r9;
// [Asm]   r2 -- r25;
// [Asm]   r2 -- r6;
// [Asm]   r20 -- r22;
// [Asm]   r5 -- r6;
// [Asm]   r9 -- r23;
// [Asm]   r2 -- r12;
// [Asm]   r22 -- r27;
// [Asm]   r8 -- r23;
// [Asm]   r10 -- r22;
// [Asm]   r1 -- r2;
// [Asm]   r4 -- r29;
// [Asm]   r2 -- r5;
// [Asm]   r0 -- r1;
// [Asm]   r2 -- r13;
// [Asm]   r23 -- r24;
// [Asm]   r3 -- r17;
// [Asm]   r4 -- r25;
// [Asm]   r1 -- r11;
// [Asm]   r12 -- r23;
// [Asm]   r15 -- r23;
// [Asm]   r16 -- r21;
// [Asm]   r2 -- r22;
// [Asm]   r12 -- r21;
// [Asm]   r1 -- r5;
// [Asm]   r6 -- r23;
// [Asm]   r0 -- r4;
// [Asm]   r24 -- r25;
// [Asm]   r16 -- r24;
// [Asm]   r4 -- r14;
// [Asm]   r23 -- r29;
// [Asm]   r4 -- r13;
// [Asm]   r3 -- r25;
// [Asm]   r2 -- r26;
// [Asm]   r1 -- r8;
// [Asm]   r4 -- r23;
// [Asm]   r2 -- r4;
// [Asm]   r20 -- r26;
// [Asm]   r7 -- r24;
// [Asm]   r21 -- r28;
// [Asm]   r21 -- r29;
// [Asm]   r1 -- r22;
// [Asm]   r22 -- r26;
// [Asm]   r11 -- r23;
// [Asm]   r1 -- r13;
// [Asm]   r17 -- r24;
// [Asm]   r11 -- r22;
// [Asm]   r4 -- r18;
// [Asm]   r6 -- r22;
// [Asm]   r2 -- r11;
// [Asm]   r5 -- r11;
// [Asm]   r24 -- r29;
// [Asm]   r24 -- r28;
// [Asm]   r24 -- r26;
// [Asm]   r21 -- r23;
// [Asm]   r3 -- r22;
// [Asm]   r23 -- r26;
// [Asm]   r7 -- r22;
// [Asm]   r4 -- r15;
// [Asm]   r23 -- r25;
// [Asm]   r2 -- r14;
// [Asm]   r5 -- r9;
// [Asm]   r21 -- r30;
// [Asm]   r3 -- r21;
// [Asm]   r13 -- r23;
// [Asm]   r23 -- r30;
// [Asm]   r0 -- r3;
// [Asm]   r4 -- r32;
// [Asm]   r22 -- r28;
// [Asm]   r14 -- r21;
// [Asm]   r1 -- r29;
// [Asm]   r9 -- r24;
// [Asm]   r12 -- r22;
// [Asm]   r3 -- r29;
// [Asm]   r3 -- r20;
// [Asm]   r1 -- r25;
// [Asm]   r15 -- r24;
// [Asm]   r2 -- r17;
// [Asm]   r4 -- r7;
// [Asm]   r2 -- r30;
// [Asm]   r2 -- r9;
// [Asm]   r4 -- r10;
// [Asm]   r4 -- r6;
// [Asm]   r20 -- r21;
// [Asm]   r3 -- r23;
// [Asm]   r2 -- r27;
// [Asm]   r9 -- r21;
// [Asm]   r1 -- r24;
// [Asm]   r5 -- r12;
// [Asm]   r2 -- r20;
// [Asm]   r6 -- r21;
// [Asm]   r23 -- r31;
// [Asm]   r17 -- r21;
// [Asm]   r1 -- r12;
// [Asm]   r7 -- r21;
// [Asm]   r2 -- r15;
// [Asm]   r5 -- r8;
// [Asm]   r1 -- r4;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r10;
// [Asm]   r2 -- r10;
// [Asm]   r24 -- r32;
// [Asm]   r3 -- r32;
// [Asm]   r1 -- r17;
// [Asm]   r22 -- r31;
// [Asm]   r1 -- r20;
// [Asm]   r2 -- r16;
// [Asm]   r4 -- r27;
// [Asm]   r3 -- r24;
// [Asm]   r11 -- r24;
// [Asm]   r4 -- r22;
// [Asm]   r3 -- r18;
// [Asm]   r1 -- r31;
// [Asm]   r4 -- r21;
// [Asm]   r12 -- r24;
// [Asm]   r24 -- r31;
// [Asm]   r3 -- r30;
// [Asm]   r3 -- r4;
// [Asm]   r0 -- r2;
// [Asm]   r1 -- r21;
// [Asm]   r3 -- r13;
// [Asm]   r21 -- r27;
// [Asm]   r4 -- r28;
// [Asm]   r21 -- r32;
// [Asm]   r17 -- r22;
// [Asm]   r23 -- r32;
// [Asm]   r2 -- r8;
// [Asm]   r24 -- r27;
// [Asm]   r3 -- r10;
// [Asm]   r1 -- r27;
// [Asm]   r4 -- r12;
// [Asm]   r3 -- r27;
// [Asm]   r8 -- r22;
// [Asm]   r5 -- r7;
// [Asm]   r4 -- r8;
// [Asm]   r8 -- r21;
// [Asm]   r5 -- r14;
// [Asm]   r13 -- r22;
// [Asm]   r3 -- r7;
// [Asm]   r1 -- r6;
// [Asm]   r2 -- r24;
// [Asm]   r21 -- r22;
// [Asm]   r13 -- r21;
// [Asm]   r7 -- r8;
// [Asm]   r16 -- r23;
// [Asm]   r2 -- r23;
// [Asm]   r4 -- r9;
// [Asm]   r14 -- r22;
// [Asm]   r16 -- r22;
// [Asm]   r6 -- r7;
// [Asm]   r13 -- r24;
// [Asm]   r4 -- r16;
// [Asm]   r20 -- r24;
// [Asm]   r4 -- r24;
// [Asm]   r4 -- r5;
// [Asm]   r1 -- r23;
// [Asm]   r5 -- r23;
// [Asm]   r15 -- r22;
// [Asm]   r14 -- r23;
// [Asm]   r3 -- r12;
// [Asm]   r5 -- r13;
// [Asm]   r22 -- r29;
// [Asm]   r1 -- r32;
// [Asm]   r1 -- r15;
// [Asm]   r4 -- r20;
// [Asm]   r3 -- r28;
// [Asm]   r4 -- r30;
// [Asm]   r14 -- r24;
// [Asm]   r23 -- r27;
// [Asm]   r5 -- r16;
// [Asm]   r20 -- r25;
// [Asm]   r6 -- r24;
// [Asm]   r22 -- r24;
// [Asm]   r1 -- r28;
// [Asm]   r24 -- r30;
// [Asm]   r6 -- r8;
// [Asm]   r9 -- r22;
// [Asm]   r2 -- r28;
// [Asm]   r2 -- r29;
// [Asm]   r4 -- r11;
// [Asm]   r17 -- r23;
// [Asm]   r22 -- r30;
// [Asm]   r21 -- r31;
// [Asm]   r5 -- r26;
// [Asm]   r5 -- r24;
// [Asm]   r15 -- r21;
// [Asm]   r21 -- r25;
// [Asm]   r23 -- r28;
// [Asm]   r10 -- r23;
// [Asm]   r22 -- r23;
// [Asm]   r2 -- r21;
// [Asm]   r3 -- r14;
// [Asm]   r21 -- r26;
// [Asm]   r4 -- r17;
// [Asm]   r7 -- r23;
// [Asm]   r1 -- r14;
// [Asm]   r4 -- r26;
// [Asm]   r1 -- r3;
// [Asm]   r2 -- r3;
// [Asm]   r10 -- r24;
// [Asm]   r10 -- r21;
// [Asm]   r11 -- r21;
// [Asm]   r5 -- r15;
// [Asm]   comment = "0:v15-> 1:v6-> 2:v5-> 3:zero-> 4:v7-> 5:a0-> 6:a1-> 7:a2-> 8:a3-> 21:v3-> 22:v8-> 23:v4-> 24:v2-> 9:t0-> 10:t1-> 11:t2-> 12:t3-> 13:t4-> 14:a4-> 15:a5-> 16:a6-> 17:a7-> 26:v21-> 20:v12-> 25:s10-> 27:v13-> 28:v9-> 29:v24-> 30:v25-> 31:v10-> 32:v0-> 18:v16-> 19:v18"
// [Asm]   comment = "v15<-a0;v21<-a1;v7<-s2;v24<-a0;v2<-s6;v0<-a0;v10<-a0;v12<-a0;v4<-s5;v13<-a0;v6<-s0;v9<-a0;v8<-s4;v25<-a0;v5<-s1;v16<-a0;v18<-a0;v3<-s3;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of lp108_10"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   addi v15, v4, 1 ->   addi a0, s5, 1
// [Asm] subst   mv a1, zero ->   mv a1, zero
// [Asm] subst   mv a2, v5 ->   mv a2, s1
// [Asm] subst   mv a3, v6 ->   mv a3, s0
// [Asm] subst   call skip21l2_1 ->   call skip21l2_1
// [Asm] subst   sw v16, 0(v7) ->   sw a0, 0(s2)
// [Asm] subst   mv v18, zero ->   mv a0, zero
// [Asm] subst   addi v12, v4, 1 ->   addi a0, s5, 1
// [Asm] subst   mv s10, v8 ->   mv s10, s4
// [Asm] subst   ld v21, 0(v8) ->   ld a1, 0(s4)
// [Asm] subst   jalr v21 ->   jalr a1
// [Asm] subst   sw v13, 0(v7) ->   sw a0, 0(s2)
// [Asm] subst   j .lp108_10_0 ->   j .lp108_10_0
// [Asm] subst   ret ->   ret
// [Asm] subst   lw v9, 0(v2) ->   lw a0, 0(s6)
// [Asm] subst   slliw v24, v9, 2 ->   slliw a0, a0, 2
// [Asm] subst   add v25, v3, v24 ->   add a0, s3, a0
// [Asm] subst   lw v10, 0(v25) ->   lw a0, 0(a0)
// [Asm] subst   bne v10, zero, .lp108_10_2 ->   bne a0, zero, .lp108_10_2
// [Asm] subst   mv v0, s10 ->   mv a0, s10
// [Asm] subst   ld v2, 8(v0) ->   ld s6, 8(a0)
// [Asm] subst   ld v3, 16(v0) ->   ld s3, 16(a0)
// [Asm] subst   lw v4, 24(v0) ->   lw s5, 24(a0)
// [Asm] subst   lw v5, 32(v0) ->   lw s1, 32(a0)
// [Asm] subst   ld v6, 40(v0) ->   ld s0, 40(a0)
// [Asm] subst   ld v7, 48(v0) ->   ld s2, 48(a0)
// [Asm] subst   ld v8, 56(v0) ->   ld s4, 56(a0)
// [Asm] pre_assigned_registers: Insn(iref=%15) -> v47, FnParam(fref=f8, fpref=$f.0) -> v2, FreeVar(fvref=^5) -> v7, Insn(iref=%33) -> v39, FreeVar(fvref=^1) -> v3, FreeVar(fvref=^2) -> v4, Insn(iref=%8) -> v13, Insn(iref=%10) -> v54, Insn(iref=%27) -> v45, Insn(iref=%14) -> v14, Insn(iref=%25) -> v43, Insn(iref=%39) -> v35, FreeVar(fvref=^4) -> v6, BlockParam(bref=b26, bpref=$b.0) -> v27, Insn(iref=%4) -> v58, BlockParam(bref=b25, bpref=$b.0) -> v26, Insn(iref=%49) -> v19, Insn(iref=%42) -> v18, Insn(iref=%44) -> v29, Insn(iref=%32) -> v38, Mem(fref=f8, mref=m0) -> v8, Insn(iref=%1) -> v11, Insn(iref=%26) -> v44, Insn(iref=%11) -> v55, BlockParam(bref=b23, bpref=$b.0) -> v24, BlockParam(bref=b24, bpref=$b.0) -> v25, Insn(iref=%6) -> v60, Insn(iref=%31) -> v37, BlockParam(bref=b19, bpref=$b.0) -> v20, BlockParam(bref=b22, bpref=$b.0) -> v23, Insn(iref=%46) -> v31, Insn(iref=%38) -> v34, Insn(iref=%28) -> v46, Insn(iref=%24) -> v42, Insn(iref=%16) -> v48, Insn(iref=%9) -> v53, Insn(iref=%37) -> v33, BlockParam(bref=b0, bpref=$b.0) -> v9, Insn(iref=%45) -> v30, Insn(iref=%47) -> v32, Insn(iref=%5) -> v59, Insn(iref=%19) -> v51, Insn(iref=%0) -> v10, Insn(iref=%18) -> v50, Insn(iref=%3) -> v57, BlockParam(bref=b27, bpref=$b.0) -> v61, Insn(iref=%22) -> v15, Insn(iref=%23) -> v41, Insn(iref=%17) -> v49, Insn(iref=%2) -> v12, Insn(iref=%20) -> v52, Insn(iref=%43) -> v28, Insn(iref=%30) -> v16, BlockParam(bref=b21, bpref=$b.0) -> v22, FreeVar(fvref=^3) -> v5, Insn(iref=%34) -> v40, BlockParam(bref=b20, bpref=$b.0) -> v21, Self(fref=f8) -> v0, Insn(iref=%40) -> v36, Insn(iref=%36) -> v17, Insn(iref=%12) -> v56
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=93)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=91)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=44)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=46)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=45)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=43)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=60)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=62)])
// [Asm] skipping Op(ty=Bool, op=Le, args=[FreeVar(fvref=^1), BlockParam(bref=b0, bpref=$b.0)])
// [Asm] defs: [v22]
// [Asm] live_set: [v22]
// [Asm] move_origin: [v21]
// [Asm] defined: v22 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v33]
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v33, v3]
// [Asm] move_origin: []
// [Asm] defined: v33 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v33, v3]
// [Asm] move_origin: []
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v5, a0, v7, v0, v4, v6, s11, v9, v33, v3]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v34]
// [Asm] live_set: [v3, v5, v7, v0, v4, v6, s11, v9, v34, v33]
// [Asm] move_origin: [a0]
// [Asm] defined: v34 is X
// [Asm] defs: []
// [Asm] live_set: [v3, v5, v7, v0, v4, v6, s11, v9, v34, v33]
// [Asm] move_origin: []
// [Asm] defs: [v93]
// [Asm] live_set: [v93, v5, v7, v0, v4, v6, s11, v9, v34, v3]
// [Asm] move_origin: []
// [Asm] defined: v93 is X
// [Asm] defs: [v94]
// [Asm] live_set: [v94, v5, v7, v0, v4, v6, s11, v9, v34, v3]
// [Asm] move_origin: []
// [Asm] defined: v94 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v36]
// [Asm] live_set: [v5, v7, v36, v0, v4, v6, s11, v3]
// [Asm] move_origin: []
// [Asm] defined: v36 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: [v36]
// [Asm] defined: v9 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v37]
// [Asm] live_set: [v5, v7, v0, v4, v37, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v37 is X
// [Asm] defs: [v88]
// [Asm] live_set: [v5, v7, v0, v88, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v88 is X
// [Asm] defs: [v89]
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v89, v3]
// [Asm] move_origin: []
// [Asm] defined: v89 is X
// [Asm] defs: [v38]
// [Asm] live_set: [v5, v7, v0, v4, v38, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v38 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v0, v4, v38, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v5, a0, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: [v38]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v5, a0, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v39]
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: [a0]
// [Asm] defined: v39 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v40]
// [Asm] live_set: [v40, v5, v7, v0, v4, v6, s11, v3]
// [Asm] move_origin: []
// [Asm] defined: v40 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: [v40]
// [Asm] defined: v9 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v25]
// [Asm] live_set: [v25]
// [Asm] move_origin: [v24]
// [Asm] defined: v25 is X
// [Asm] defs: [v61]
// [Asm] live_set: [v61]
// [Asm] move_origin: [v9]
// [Asm] defined: v61 is X
// [Asm] defs: []
// [Asm] live_set: [v61]
// [Asm] move_origin: []
// [Asm] defs: [v47]
// [Asm] live_set: [v5, v7, v0, v4, v47, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v47 is X
// [Asm] defs: [v48]
// [Asm] live_set: [v5, v48, v7, v0, v4, v47, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v48 is X
// [Asm] defs: [v72]
// [Asm] live_set: [v72, v5, v7, v0, v4, v47, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v72 is X
// [Asm] defs: [v73]
// [Asm] live_set: [v73, v5, v7, v0, v4, v47, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v73 is X
// [Asm] defs: [v49]
// [Asm] live_set: [v5, v49, v7, v0, v4, v47, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v49 is X
// [Asm] defs: [v50]
// [Asm] live_set: [v5, v50, v7, v0, v4, v47, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v50 is X
// [Asm] defs: [v69]
// [Asm] live_set: [v5, v69, v50, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v69 is X
// [Asm] defs: [v70]
// [Asm] live_set: [v5, v50, v7, v0, v4, v6, v70, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v70 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v52]
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v52, v3]
// [Asm] move_origin: []
// [Asm] defined: v52 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: [v52]
// [Asm] defined: v9 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v105]
// [Asm] live_set: [v11, v5, v7, v0, v105, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v105 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v106]
// [Asm] live_set: [v11, v106, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v106 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v112]
// [Asm] live_set: [v112, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v112 is X
// [Asm] defs: [v113]
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v113, v3]
// [Asm] move_origin: []
// [Asm] defined: v113 is X
// [Asm] defs: [v11]
// [Asm] live_set: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v11 is X
// [Asm] defs: [v111]
// [Asm] live_set: [v11, v5, v7, v0, v4, v6, v111, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v111 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v41]
// [Asm] live_set: [v5, v7, v0, v4, v41, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v41 is X
// [Asm] defs: [v42]
// [Asm] live_set: [v5, v42, v7, v0, v4, v41, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v42 is X
// [Asm] defs: [v81]
// [Asm] live_set: [v5, v7, v0, v4, v41, v81, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v81 is X
// [Asm] defs: [v82]
// [Asm] live_set: [v5, v82, v7, v0, v4, v41, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v82 is X
// [Asm] defs: [v43]
// [Asm] live_set: [v5, v7, v0, v4, v41, v6, v43, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v43 is X
// [Asm] defs: [v44]
// [Asm] live_set: [v5, v7, v0, v4, v41, v6, s11, v44, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v44 is X
// [Asm] defs: [v78]
// [Asm] live_set: [v5, v78, v7, v0, v4, v6, s11, v44, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v78 is X
// [Asm] defs: [v79]
// [Asm] live_set: [v5, v79, v7, v0, v4, v6, s11, v44, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v79 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v46]
// [Asm] live_set: [v5, v46, v7, v0, v4, v6, s11, v3]
// [Asm] move_origin: []
// [Asm] defined: v46 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: [v46]
// [Asm] defined: v9 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v104]
// [Asm] live_set: [v11, v104, v9]
// [Asm] move_origin: []
// [Asm] defined: v104 is X
// [Asm] defs: []
// [Asm] live_set: [v9]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v101]
// [Asm] live_set: [v101, v5, v7, v0, v4, v6, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v101 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v5, v7, v8, v0, v4, v6, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v8 is X
// [Asm] defs: [s11]
// [Asm] live_set: [v5, v7, v8, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: [v8]
// [Asm] defined: s11 is X
// [Asm] defs: [v103]
// [Asm] live_set: [v5, v7, v8, v0, v103, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v103 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v8, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v8, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v8, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v8, v0, v4, v6, s11, v3]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v8, v0, v4, v6, s11, v3]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v8, v0, v4, v6, s11, v3]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v8, v0, v4, v6, s11, v3]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v8, v0, v4, v6, s11, v3]
// [Asm] move_origin: []
// [Asm] defs: [s10]
// [Asm] live_set: [v5, v7, v8, v0, v4, v6, s11, v3]
// [Asm] move_origin: [v8]
// [Asm] defined: s10 is X
// [Asm] defs: [v99]
// [Asm] live_set: [v5, v99, v7, v0, v4, v6, s11, v3]
// [Asm] move_origin: []
// [Asm] defined: v99 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v99, v7, v0, v4, v6, s11, v3]
// [Asm] move_origin: []
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v5, a0, v7, v0, v4, v6, s11, v3]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v30]
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v3]
// [Asm] move_origin: [a0]
// [Asm] defined: v30 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v3]
// [Asm] move_origin: []
// [Asm] defs: [v31]
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v31, v3]
// [Asm] move_origin: []
// [Asm] defined: v31 is X
// [Asm] defs: [v32]
// [Asm] live_set: [v5, v7, v0, v4, v32, v6, s11, v3]
// [Asm] move_origin: []
// [Asm] defined: v32 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: [v32]
// [Asm] defined: v9 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v21]
// [Asm] live_set: [v21]
// [Asm] move_origin: [v20]
// [Asm] defined: v21 is X
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v61]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [v110]
// [Asm] live_set: [v11, v5, v110, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v110 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v53]
// [Asm] live_set: [v5, v53, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v53 is X
// [Asm] defs: [v54]
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v54, v3]
// [Asm] move_origin: []
// [Asm] defined: v54 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v56]
// [Asm] live_set: [v5, v56, v7, v0, v4, v6, s11, v3]
// [Asm] move_origin: []
// [Asm] defined: v56 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: [v56]
// [Asm] defined: v9 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v109]
// [Asm] live_set: [v11, v109, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v109 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v57]
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v57, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v57 is X
// [Asm] defs: [v58]
// [Asm] live_set: [v5, v58, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v58 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v60]
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v60, v3]
// [Asm] move_origin: []
// [Asm] defined: v60 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: [v60]
// [Asm] defined: v9 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v20]
// [Asm] live_set: [v20]
// [Asm] move_origin: [v9]
// [Asm] defined: v20 is X
// [Asm] defs: [v27]
// [Asm] live_set: [v27]
// [Asm] move_origin: [v26]
// [Asm] defined: v27 is X
// [Asm] defs: []
// [Asm] live_set: [a0, s11, s10]
// [Asm] move_origin: []
// [Asm] defs: [v0]
// [Asm] live_set: [a0, v0, s11]
// [Asm] move_origin: [s10]
// [Asm] defined: v0 is X
// [Asm] defs: [v2]
// [Asm] live_set: [v0, s11, v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: [v3]
// [Asm] live_set: [v2, v0, s11, v3]
// [Asm] move_origin: []
// [Asm] defined: v3 is X
// [Asm] defs: [v4]
// [Asm] live_set: [v2, v0, v4, s11, v3]
// [Asm] move_origin: []
// [Asm] defined: v4 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v2, v5, v0, v4, s11, v3]
// [Asm] move_origin: []
// [Asm] defined: v5 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v2, v5, v0, v4, v6, s11, v3]
// [Asm] move_origin: []
// [Asm] defined: v6 is X
// [Asm] defs: [v7]
// [Asm] live_set: [v2, v5, v7, v0, v4, v6, s11, v3]
// [Asm] move_origin: []
// [Asm] defined: v7 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: [v2]
// [Asm] defined: v9 is X
// [Asm] defs: [v24]
// [Asm] live_set: [v24]
// [Asm] move_origin: [v23]
// [Asm] defined: v24 is X
// [Asm] defs: [v26]
// [Asm] live_set: [v26]
// [Asm] move_origin: [v25]
// [Asm] defined: v26 is X
// [Asm] defs: [v108]
// [Asm] live_set: [v11, v5, v7, v0, v4, v6, v108, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v108 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [v20]
// [Asm] live_set: [v20]
// [Asm] move_origin: [v9]
// [Asm] defined: v20 is X
// [Asm] defs: []
// [Asm] live_set: [v20]
// [Asm] move_origin: []
// [Asm] defs: [v61]
// [Asm] live_set: [v61]
// [Asm] move_origin: [v27]
// [Asm] defined: v61 is X
// [Asm] defs: [v23]
// [Asm] live_set: [v23]
// [Asm] move_origin: [v22]
// [Asm] defined: v23 is X
// [Asm] defs: [v107]
// [Asm] live_set: [v11, v5, v7, v0, v107, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v107 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of aux40_8"];
// [Asm]   r0 [label="v22 ← a0", color=green];
// [Asm]   r46 [label="v106 ← a0", color=green];
// [Asm]   r33 [label="v25 ← a0", color=green];
// [Asm]   r59 [label="v104 ← a0", color=green];
// [Asm]   r76 [label="v60 ← a0", color=green];
// [Asm]   r9 [label="v3 ← s7", color=green];
// [Asm]   r26 [label="v36 ← a0", color=green];
// [Asm]   r44 [label="v105 ← a0", color=green];
// [Asm]   r53 [label="v82 ← a1", color=green];
// [Asm]   r56 [label="v78 ← a0", color=green];
// [Asm]   r10 [label="t0", color=blue];
// [Asm]   r5 [label="v4 ← s4", color=green];
// [Asm]   r54 [label="v43 ← a1", color=green];
// [Asm]   r24 [label="v93 ← a1", color=green];
// [Asm]   r43 [label="v52 ← a0", color=green];
// [Asm]   r80 [label="v24 ← a0", color=green];
// [Asm]   r31 [label="v39 ← a0", color=green];
// [Asm]   r39 [label="v49 ← a1", color=green];
// [Asm]   r17 [label="a2", color=blue];
// [Asm]   r52 [label="v81 ← a1", color=green];
// [Asm]   r65 [label="v30 ← a0", color=green];
// [Asm]   r79 [label="v2 ← a0", color=green];
// [Asm]   r20 [label="a5", color=blue];
// [Asm]   r61 [label="v8 ← a1", color=green];
// [Asm]   r23 [label="v34 ← a0", color=green];
// [Asm]   r3 [label="v7 ← s2", color=green];
// [Asm]   r82 [label="v108 ← a0", color=green];
// [Asm]   r67 [label="v32 ← a0", color=green];
// [Asm]   r27 [label="v37 ← a0", color=green];
// [Asm]   r77 [label="v20 ← a0", color=green];
// [Asm]   r75 [label="v58 ← a0", color=green];
// [Asm]   r62 [label="v103 ← a0", color=green];
// [Asm]   r40 [label="v50 ← a1", color=green];
// [Asm]   r11 [label="a0", color=blue];
// [Asm]   r58 [label="v46 ← a0", color=green];
// [Asm]   r34 [label="v61 ← a0", color=green];
// [Asm]   r83 [label="v23 ← a0", color=green];
// [Asm]   r14 [label="t3", color=blue];
// [Asm]   r51 [label="v42 ← a1", color=green];
// [Asm]   r78 [label="v27 ← a0", color=green];
// [Asm]   r55 [label="v44 ← a1", color=green];
// [Asm]   r16 [label="a1", color=blue];
// [Asm]   r21 [label="a6", color=blue];
// [Asm]   r60 [label="v101 ← a0", color=green];
// [Asm]   r73 [label="v109 ← a0", color=green];
// [Asm]   r38 [label="v73 ← a1", color=green];
// [Asm]   r72 [label="v56 ← a0", color=green];
// [Asm]   r47 [label="v112 ← a0", color=green];
// [Asm]   r6 [label="v6 ← s5", color=green];
// [Asm]   r13 [label="t2", color=blue];
// [Asm]   r42 [label="v70 ← a0", color=green];
// [Asm]   r4 [label="v0 ← s3", color=green];
// [Asm]   r29 [label="v89 ← a0", color=green];
// [Asm]   r35 [label="v47 ← a0", color=green];
// [Asm]   r7 [label="s11", color=blue];
// [Asm]   r64 [label="v99 ← a0", color=green];
// [Asm]   r8 [label="v9 ← s6", color=green];
// [Asm]   r36 [label="v48 ← a1", color=green];
// [Asm]   r66 [label="v31 ← a0", color=green];
// [Asm]   r15 [label="t4", color=blue];
// [Asm]   r32 [label="v40 ← a0", color=green];
// [Asm]   r49 [label="v111 ← a0", color=green];
// [Asm]   r74 [label="v57 ← a0", color=green];
// [Asm]   r57 [label="v79 ← a0", color=green];
// [Asm]   r68 [label="v21 ← a0", color=green];
// [Asm]   r70 [label="v53 ← a0", color=green];
// [Asm]   r48 [label="v113 ← a0", color=green];
// [Asm]   r12 [label="t1", color=blue];
// [Asm]   r37 [label="v72 ← a1", color=green];
// [Asm]   r1 [label="v33 ← s0", color=green];
// [Asm]   r41 [label="v69 ← a0", color=green];
// [Asm]   r28 [label="v88 ← a0", color=green];
// [Asm]   r71 [label="v54 ← a0", color=green];
// [Asm]   r22 [label="a7", color=blue];
// [Asm]   r69 [label="v110 ← a0", color=green];
// [Asm]   r84 [label="v107 ← a0", color=green];
// [Asm]   r50 [label="v41 ← a0", color=green];
// [Asm]   r30 [label="v38 ← a0", color=green];
// [Asm]   r45 [label="v11 ← a1", color=green];
// [Asm]   r25 [label="v94 ← a1", color=green];
// [Asm]   r63 [label="s10", color=blue];
// [Asm]   r2 [label="v5 ← s1", color=green];
// [Asm]   r18 [label="a3", color=blue];
// [Asm]   r19 [label="a4", color=blue];
// [Asm]   r81 [label="v26 ← a0", color=green];
// [Asm]   r5 -- r69;
// [Asm]   r2 -- r31;
// [Asm]   r2 -- r38;
// [Asm]   r3 -- r52;
// [Asm]   r6 -- r70;
// [Asm]   r6 -- r48;
// [Asm]   r9 -- r53;
// [Asm]   r6 -- r75;
// [Asm]   r3 -- r15;
// [Asm]   r3 -- r16;
// [Asm]   r4 -- r51;
// [Asm]   r8 -- r36;
// [Asm]   r3 -- r53;
// [Asm]   r2 -- r49;
// [Asm]   r7 -- r25;
// [Asm]   r7 -- r72;
// [Asm]   r4 -- r64;
// [Asm]   r3 -- r62;
// [Asm]   r4 -- r44;
// [Asm]   r6 -- r84;
// [Asm]   r3 -- r9;
// [Asm]   r3 -- r11;
// [Asm]   r4 -- r48;
// [Asm]   r9 -- r26;
// [Asm]   r5 -- r65;
// [Asm]   r2 -- r51;
// [Asm]   r2 -- r7;
// [Asm]   r3 -- r26;
// [Asm]   r3 -- r70;
// [Asm]   r3 -- r31;
// [Asm]   r7 -- r62;
// [Asm]   r2 -- r41;
// [Asm]   r2 -- r42;
// [Asm]   r7 -- r35;
// [Asm]   r7 -- r32;
// [Asm]   r4 -- r57;
// [Asm]   r11 -- r19;
// [Asm]   r9 -- r73;
// [Asm]   r50 -- r55;
// [Asm]   r9 -- r82;
// [Asm]   r3 -- r48;
// [Asm]   r9 -- r14;
// [Asm]   r9 -- r56;
// [Asm]   r3 -- r8;
// [Asm]   r1 -- r9;
// [Asm]   r9 -- r62;
// [Asm]   r6 -- r69;
// [Asm]   r5 -- r35;
// [Asm]   r9 -- r75;
// [Asm]   r61 -- r62;
// [Asm]   r5 -- r6;
// [Asm]   r8 -- r16;
// [Asm]   r2 -- r48;
// [Asm]   r9 -- r66;
// [Asm]   r3 -- r74;
// [Asm]   r7 -- r79;
// [Asm]   r3 -- r39;
// [Asm]   r35 -- r38;
// [Asm]   r9 -- r12;
// [Asm]   r5 -- r58;
// [Asm]   r8 -- r23;
// [Asm]   r5 -- r32;
// [Asm]   r5 -- r54;
// [Asm]   r5 -- r60;
// [Asm]   r1 -- r2;
// [Asm]   r45 -- r82;
// [Asm]   r8 -- r59;
// [Asm]   r4 -- r29;
// [Asm]   r2 -- r5;
// [Asm]   r3 -- r71;
// [Asm]   r2 -- r13;
// [Asm]   r1 -- r11;
// [Asm]   r3 -- r17;
// [Asm]   r5 -- r51;
// [Asm]   r35 -- r37;
// [Asm]   r6 -- r72;
// [Asm]   r11 -- r15;
// [Asm]   r6 -- r50;
// [Asm]   r3 -- r35;
// [Asm]   r2 -- r22;
// [Asm]   r1 -- r5;
// [Asm]   r6 -- r56;
// [Asm]   r9 -- r39;
// [Asm]   r2 -- r69;
// [Asm]   r5 -- r36;
// [Asm]   r40 -- r42;
// [Asm]   r6 -- r25;
// [Asm]   r4 -- r13;
// [Asm]   r7 -- r44;
// [Asm]   r3 -- r25;
// [Asm]   r4 -- r76;
// [Asm]   r2 -- r73;
// [Asm]   r4 -- r62;
// [Asm]   r6 -- r62;
// [Asm]   r6 -- r41;
// [Asm]   r2 -- r4;
// [Asm]   r9 -- r40;
// [Asm]   r45 -- r69;
// [Asm]   r2 -- r84;
// [Asm]   r7 -- r20;
// [Asm]   r2 -- r50;
// [Asm]   r9 -- r61;
// [Asm]   r5 -- r19;
// [Asm]   r45 -- r84;
// [Asm]   r6 -- r53;
// [Asm]   r6 -- r46;
// [Asm]   r9 -- r76;
// [Asm]   r9 -- r30;
// [Asm]   r4 -- r18;
// [Asm]   r2 -- r11;
// [Asm]   r5 -- r11;
// [Asm]   r8 -- r42;
// [Asm]   r8 -- r25;
// [Asm]   r9 -- r84;
// [Asm]   r5 -- r38;
// [Asm]   r7 -- r75;
// [Asm]   r3 -- r22;
// [Asm]   r5 -- r74;
// [Asm]   r6 -- r19;
// [Asm]   r7 -- r22;
// [Asm]   r9 -- r11;
// [Asm]   r4 -- r55;
// [Asm]   r3 -- r65;
// [Asm]   r8 -- r62;
// [Asm]   r7 -- r19;
// [Asm]   r2 -- r14;
// [Asm]   r9 -- r63;
// [Asm]   r9 -- r24;
// [Asm]   r8 -- r18;
// [Asm]   r8 -- r35;
// [Asm]   r9 -- r36;
// [Asm]   r3 -- r29;
// [Asm]   r7 -- r36;
// [Asm]   r3 -- r66;
// [Asm]   r4 -- r36;
// [Asm]   r4 -- r7;
// [Asm]   r2 -- r60;
// [Asm]   r4 -- r63;
// [Asm]   r6 -- r39;
// [Asm]   r2 -- r75;
// [Asm]   r5 -- r25;
// [Asm]   r6 -- r38;
// [Asm]   r9 -- r46;
// [Asm]   r9 -- r58;
// [Asm]   r6 -- r74;
// [Asm]   r4 -- r74;
// [Asm]   r4 -- r10;
// [Asm]   r3 -- r23;
// [Asm]   r2 -- r27;
// [Asm]   r7 -- r46;
// [Asm]   r9 -- r21;
// [Asm]   r6 -- r52;
// [Asm]   r2 -- r58;
// [Asm]   r5 -- r12;
// [Asm]   r2 -- r62;
// [Asm]   r3 -- r67;
// [Asm]   r2 -- r45;
// [Asm]   r9 -- r25;
// [Asm]   r4 -- r41;
// [Asm]   r6 -- r36;
// [Asm]   r5 -- r63;
// [Asm]   r2 -- r15;
// [Asm]   r5 -- r8;
// [Asm]   r3 -- r56;
// [Asm]   r7 -- r56;
// [Asm]   r4 -- r58;
// [Asm]   r6 -- r66;
// [Asm]   r1 -- r19;
// [Asm]   r1 -- r10;
// [Asm]   r4 -- r54;
// [Asm]   r3 -- r32;
// [Asm]   r6 -- r54;
// [Asm]   r5 -- r42;
// [Asm]   r6 -- r63;
// [Asm]   r1 -- r17;
// [Asm]   r9 -- r45;
// [Asm]   r9 -- r31;
// [Asm]   r2 -- r16;
// [Asm]   r4 -- r22;
// [Asm]   r3 -- r18;
// [Asm]   r9 -- r41;
// [Asm]   r4 -- r35;
// [Asm]   r4 -- r69;
// [Asm]   r2 -- r54;
// [Asm]   r8 -- r71;
// [Asm]   r3 -- r30;
// [Asm]   r50 -- r51;
// [Asm]   r9 -- r28;
// [Asm]   r2 -- r46;
// [Asm]   r3 -- r13;
// [Asm]   r6 -- r18;
// [Asm]   r6 -- r43;
// [Asm]   r7 -- r63;
// [Asm]   r4 -- r28;
// [Asm]   r6 -- r10;
// [Asm]   r3 -- r40;
// [Asm]   r3 -- r10;
// [Asm]   r4 -- r12;
// [Asm]   r3 -- r27;
// [Asm]   r3 -- r69;
// [Asm]   r8 -- r29;
// [Asm]   r4 -- r84;
// [Asm]   r5 -- r7;
// [Asm]   r8 -- r11;
// [Asm]   r1 -- r6;
// [Asm]   r3 -- r7;
// [Asm]   r4 -- r49;
// [Asm]   r7 -- r54;
// [Asm]   r2 -- r23;
// [Asm]   r9 -- r47;
// [Asm]   r55 -- r56;
// [Asm]   r6 -- r32;
// [Asm]   r7 -- r82;
// [Asm]   r2 -- r72;
// [Asm]   r8 -- r82;
// [Asm]   r4 -- r16;
// [Asm]   r7 -- r52;
// [Asm]   r6 -- r11;
// [Asm]   r4 -- r5;
// [Asm]   r9 -- r57;
// [Asm]   r9 -- r60;
// [Asm]   r8 -- r56;
// [Asm]   r6 -- r49;
// [Asm]   r6 -- r14;
// [Asm]   r1 -- r23;
// [Asm]   r5 -- r23;
// [Asm]   r5 -- r48;
// [Asm]   r9 -- r29;
// [Asm]   r8 -- r19;
// [Asm]   r5 -- r79;
// [Asm]   r4 -- r79;
// [Asm]   r7 -- r71;
// [Asm]   r1 -- r15;
// [Asm]   r4 -- r20;
// [Asm]   r3 -- r47;
// [Asm]   r6 -- r16;
// [Asm]   r4 -- r30;
// [Asm]   r2 -- r55;
// [Asm]   r9 -- r67;
// [Asm]   r6 -- r12;
// [Asm]   r6 -- r24;
// [Asm]   r9 -- r51;
// [Asm]   r9 -- r44;
// [Asm]   r2 -- r63;
// [Asm]   r8 -- r54;
// [Asm]   r7 -- r73;
// [Asm]   r2 -- r28;
// [Asm]   r2 -- r29;
// [Asm]   r7 -- r37;
// [Asm]   r6 -- r37;
// [Asm]   r2 -- r57;
// [Asm]   r4 -- r11;
// [Asm]   r9 -- r38;
// [Asm]   r3 -- r84;
// [Asm]   r5 -- r24;
// [Asm]   r5 -- r26;
// [Asm]   r8 -- r52;
// [Asm]   r6 -- r28;
// [Asm]   r4 -- r72;
// [Asm]   r9 -- r69;
// [Asm]   r3 -- r55;
// [Asm]   r7 -- r11;
// [Asm]   r7 -- r47;
// [Asm]   r6 -- r67;
// [Asm]   r9 -- r37;
// [Asm]   r6 -- r82;
// [Asm]   r7 -- r39;
// [Asm]   r4 -- r47;
// [Asm]   r8 -- r73;
// [Asm]   r7 -- r43;
// [Asm]   r40 -- r41;
// [Asm]   r9 -- r65;
// [Asm]   r9 -- r16;
// [Asm]   r9 -- r32;
// [Asm]   r4 -- r39;
// [Asm]   r3 -- r36;
// [Asm]   r2 -- r71;
// [Asm]   r9 -- r19;
// [Asm]   r3 -- r54;
// [Asm]   r7 -- r50;
// [Asm]   r1 -- r3;
// [Asm]   r5 -- r43;
// [Asm]   r5 -- r30;
// [Asm]   r9 -- r54;
// [Asm]   r7 -- r69;
// [Asm]   r5 -- r76;
// [Asm]   r9 -- r50;
// [Asm]   r4 -- r52;
// [Asm]   r11 -- r21;
// [Asm]   r4 -- r19;
// [Asm]   r2 -- r64;
// [Asm]   r3 -- r44;
// [Asm]   r4 -- r53;
// [Asm]   r7 -- r51;
// [Asm]   r8 -- r31;
// [Asm]   r2 -- r32;
// [Asm]   r4 -- r75;
// [Asm]   r5 -- r82;
// [Asm]   r5 -- r21;
// [Asm]   r6 -- r73;
// [Asm]   r8 -- r51;
// [Asm]   r6 -- r35;
// [Asm]   r5 -- r72;
// [Asm]   r9 -- r79;
// [Asm]   r5 -- r10;
// [Asm]   r11 -- r14;
// [Asm]   r3 -- r6;
// [Asm]   r5 -- r17;
// [Asm]   r3 -- r42;
// [Asm]   r5 -- r22;
// [Asm]   r2 -- r43;
// [Asm]   r7 -- r84;
// [Asm]   r5 -- r18;
// [Asm]   r55 -- r57;
// [Asm]   r5 -- r47;
// [Asm]   r5 -- r29;
// [Asm]   r3 -- r37;
// [Asm]   r2 -- r37;
// [Asm]   r9 -- r17;
// [Asm]   r11 -- r18;
// [Asm]   r1 -- r16;
// [Asm]   r9 -- r49;
// [Asm]   r7 -- r27;
// [Asm]   r3 -- r5;
// [Asm]   r4 -- r31;
// [Asm]   r8 -- r12;
// [Asm]   r8 -- r61;
// [Asm]   r5 -- r31;
// [Asm]   r8 -- r45;
// [Asm]   r8 -- r24;
// [Asm]   r8 -- r75;
// [Asm]   r2 -- r25;
// [Asm]   r6 -- r60;
// [Asm]   r5 -- r62;
// [Asm]   r2 -- r6;
// [Asm]   r5 -- r57;
// [Asm]   r11 -- r13;
// [Asm]   r4 -- r67;
// [Asm]   r9 -- r23;
// [Asm]   r4 -- r65;
// [Asm]   r2 -- r67;
// [Asm]   r7 -- r38;
// [Asm]   r2 -- r12;
// [Asm]   r5 -- r67;
// [Asm]   r8 -- r48;
// [Asm]   r4 -- r56;
// [Asm]   r9 -- r20;
// [Asm]   r23 -- r24;
// [Asm]   r6 -- r64;
// [Asm]   r4 -- r25;
// [Asm]   r9 -- r74;
// [Asm]   r8 -- r70;
// [Asm]   r5 -- r55;
// [Asm]   r3 -- r49;
// [Asm]   r2 -- r36;
// [Asm]   r5 -- r66;
// [Asm]   r6 -- r55;
// [Asm]   r7 -- r42;
// [Asm]   r6 -- r23;
// [Asm]   r6 -- r65;
// [Asm]   r45 -- r73;
// [Asm]   r4 -- r14;
// [Asm]   r3 -- r46;
// [Asm]   r7 -- r65;
// [Asm]   r7 -- r67;
// [Asm]   r8 -- r30;
// [Asm]   r6 -- r76;
// [Asm]   r7 -- r76;
// [Asm]   r3 -- r19;
// [Asm]   r3 -- r45;
// [Asm]   r7 -- r29;
// [Asm]   r2 -- r26;
// [Asm]   r11 -- r20;
// [Asm]   r4 -- r23;
// [Asm]   r1 -- r8;
// [Asm]   r3 -- r38;
// [Asm]   r7 -- r24;
// [Asm]   r8 -- r27;
// [Asm]   r5 -- r71;
// [Asm]   r8 -- r9;
// [Asm]   r11 -- r16;
// [Asm]   r6 -- r30;
// [Asm]   r1 -- r22;
// [Asm]   r2 -- r52;
// [Asm]   r11 -- r12;
// [Asm]   r2 -- r65;
// [Asm]   r1 -- r13;
// [Asm]   r50 -- r54;
// [Asm]   r9 -- r64;
// [Asm]   r11 -- r22;
// [Asm]   r7 -- r74;
// [Asm]   r7 -- r48;
// [Asm]   r6 -- r22;
// [Asm]   r7 -- r49;
// [Asm]   r8 -- r20;
// [Asm]   r8 -- r47;
// [Asm]   r6 -- r20;
// [Asm]   r9 -- r52;
// [Asm]   r3 -- r50;
// [Asm]   r7 -- r17;
// [Asm]   r8 -- r41;
// [Asm]   r2 -- r44;
// [Asm]   r3 -- r57;
// [Asm]   r4 -- r71;
// [Asm]   r2 -- r40;
// [Asm]   r6 -- r27;
// [Asm]   r4 -- r15;
// [Asm]   r23 -- r25;
// [Asm]   r9 -- r70;
// [Asm]   r5 -- r28;
// [Asm]   r8 -- r53;
// [Asm]   r3 -- r21;
// [Asm]   r5 -- r9;
// [Asm]   r8 -- r15;
// [Asm]   r4 -- r32;
// [Asm]   r50 -- r53;
// [Asm]   r7 -- r15;
// [Asm]   r6 -- r57;
// [Asm]   r5 -- r45;
// [Asm]   r10 -- r11;
// [Asm]   r3 -- r20;
// [Asm]   r5 -- r70;
// [Asm]   r5 -- r56;
// [Asm]   r5 -- r61;
// [Asm]   r7 -- r41;
// [Asm]   r2 -- r17;
// [Asm]   r8 -- r10;
// [Asm]   r3 -- r73;
// [Asm]   r4 -- r82;
// [Asm]   r2 -- r30;
// [Asm]   r5 -- r39;
// [Asm]   r7 -- r57;
// [Asm]   r45 -- r59;
// [Asm]   r7 -- r16;
// [Asm]   r7 -- r18;
// [Asm]   r9 -- r48;
// [Asm]   r2 -- r35;
// [Asm]   r2 -- r9;
// [Asm]   r4 -- r6;
// [Asm]   r7 -- r12;
// [Asm]   r9 -- r13;
// [Asm]   r7 -- r14;
// [Asm]   r8 -- r50;
// [Asm]   r8 -- r60;
// [Asm]   r2 -- r39;
// [Asm]   r2 -- r20;
// [Asm]   r6 -- r71;
// [Asm]   r6 -- r21;
// [Asm]   r8 -- r57;
// [Asm]   r4 -- r38;
// [Asm]   r5 -- r41;
// [Asm]   r4 -- r66;
// [Asm]   r1 -- r12;
// [Asm]   r7 -- r21;
// [Asm]   r8 -- r84;
// [Asm]   r6 -- r47;
// [Asm]   r9 -- r27;
// [Asm]   r3 -- r43;
// [Asm]   r7 -- r40;
// [Asm]   r1 -- r4;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r18;
// [Asm]   r3 -- r60;
// [Asm]   r3 -- r79;
// [Asm]   r2 -- r10;
// [Asm]   r6 -- r29;
// [Asm]   r7 -- r53;
// [Asm]   r5 -- r49;
// [Asm]   r44 -- r45;
// [Asm]   r1 -- r20;
// [Asm]   r4 -- r27;
// [Asm]   r3 -- r24;
// [Asm]   r5 -- r73;
// [Asm]   r4 -- r40;
// [Asm]   r4 -- r42;
// [Asm]   r3 -- r51;
// [Asm]   r2 -- r74;
// [Asm]   r9 -- r18;
// [Asm]   r4 -- r21;
// [Asm]   r35 -- r39;
// [Asm]   r2 -- r76;
// [Asm]   r6 -- r13;
// [Asm]   r3 -- r76;
// [Asm]   r7 -- r55;
// [Asm]   r8 -- r17;
// [Asm]   r3 -- r4;
// [Asm]   r8 -- r69;
// [Asm]   r4 -- r43;
// [Asm]   r5 -- r75;
// [Asm]   r1 -- r21;
// [Asm]   r8 -- r37;
// [Asm]   r5 -- r53;
// [Asm]   r7 -- r10;
// [Asm]   r2 -- r47;
// [Asm]   r2 -- r8;
// [Asm]   r3 -- r82;
// [Asm]   r50 -- r52;
// [Asm]   r7 -- r70;
// [Asm]   r6 -- r31;
// [Asm]   r2 -- r79;
// [Asm]   r8 -- r44;
// [Asm]   r8 -- r39;
// [Asm]   r8 -- r22;
// [Asm]   r6 -- r45;
// [Asm]   r4 -- r50;
// [Asm]   r4 -- r8;
// [Asm]   r8 -- r21;
// [Asm]   r9 -- r10;
// [Asm]   r5 -- r14;
// [Asm]   r5 -- r50;
// [Asm]   r3 -- r61;
// [Asm]   r2 -- r24;
// [Asm]   r8 -- r14;
// [Asm]   r7 -- r8;
// [Asm]   r6 -- r61;
// [Asm]   r3 -- r58;
// [Asm]   r4 -- r9;
// [Asm]   r2 -- r53;
// [Asm]   r7 -- r64;
// [Asm]   r2 -- r70;
// [Asm]   r2 -- r61;
// [Asm]   r6 -- r58;
// [Asm]   r35 -- r36;
// [Asm]   r6 -- r7;
// [Asm]   r9 -- r72;
// [Asm]   r6 -- r9;
// [Asm]   r4 -- r24;
// [Asm]   r6 -- r15;
// [Asm]   r11 -- r17;
// [Asm]   r9 -- r35;
// [Asm]   r5 -- r20;
// [Asm]   r2 -- r18;
// [Asm]   r4 -- r37;
// [Asm]   r7 -- r45;
// [Asm]   r45 -- r49;
// [Asm]   r9 -- r15;
// [Asm]   r6 -- r44;
// [Asm]   r7 -- r26;
// [Asm]   r3 -- r12;
// [Asm]   r5 -- r13;
// [Asm]   r6 -- r79;
// [Asm]   r7 -- r13;
// [Asm]   r6 -- r51;
// [Asm]   r5 -- r52;
// [Asm]   r5 -- r84;
// [Asm]   r9 -- r42;
// [Asm]   r8 -- r55;
// [Asm]   r5 -- r44;
// [Asm]   r45 -- r46;
// [Asm]   r2 -- r82;
// [Asm]   r8 -- r38;
// [Asm]   r3 -- r28;
// [Asm]   r7 -- r30;
// [Asm]   r7 -- r9;
// [Asm]   r5 -- r16;
// [Asm]   r6 -- r26;
// [Asm]   r6 -- r40;
// [Asm]   r8 -- r49;
// [Asm]   r4 -- r60;
// [Asm]   r7 -- r66;
// [Asm]   r7 -- r28;
// [Asm]   r4 -- r70;
// [Asm]   r6 -- r8;
// [Asm]   r5 -- r64;
// [Asm]   r8 -- r28;
// [Asm]   r9 -- r22;
// [Asm]   r4 -- r46;
// [Asm]   r4 -- r73;
// [Asm]   r5 -- r46;
// [Asm]   r4 -- r45;
// [Asm]   r8 -- r13;
// [Asm]   r5 -- r37;
// [Asm]   r2 -- r56;
// [Asm]   r8 -- r74;
// [Asm]   r8 -- r40;
// [Asm]   r9 -- r43;
// [Asm]   r3 -- r64;
// [Asm]   r2 -- r66;
// [Asm]   r6 -- r42;
// [Asm]   r3 -- r72;
// [Asm]   r2 -- r21;
// [Asm]   r3 -- r41;
// [Asm]   r35 -- r40;
// [Asm]   r6 -- r17;
// [Asm]   r3 -- r14;
// [Asm]   r9 -- r55;
// [Asm]   r3 -- r75;
// [Asm]   r7 -- r58;
// [Asm]   r7 -- r31;
// [Asm]   r5 -- r27;
// [Asm]   r4 -- r17;
// [Asm]   r7 -- r23;
// [Asm]   r1 -- r14;
// [Asm]   r2 -- r19;
// [Asm]   r4 -- r26;
// [Asm]   r9 -- r71;
// [Asm]   r2 -- r3;
// [Asm]   r8 -- r46;
// [Asm]   r3 -- r63;
// [Asm]   r4 -- r61;
// [Asm]   r5 -- r40;
// [Asm]   r5 -- r15;
// [Asm]   comment = "0:v22-> 1:v33-> 2:v5-> 3:v7-> 4:v0-> 5:v4-> 6:v6-> 7:s11-> 8:v9-> 9:v3-> 10:t0-> 11:a0-> 12:t1-> 13:t2-> 14:t3-> 15:t4-> 16:a1-> 17:a2-> 18:a3-> 19:a4-> 20:a5-> 21:a6-> 22:a7-> 23:v34-> 24:v93-> 25:v94-> 27:v37-> 28:v88-> 29:v89-> 30:v38-> 31:v39-> 35:v47-> 36:v48-> 37:v72-> 38:v73-> 39:v49-> 40:v50-> 41:v69-> 42:v70-> 44:v105-> 45:v11-> 46:v106-> 49:v111-> 69:v110-> 73:v109-> 82:v108-> 84:v107-> 47:v112-> 48:v113-> 50:v41-> 51:v42-> 52:v81-> 53:v82-> 54:v43-> 55:v44-> 56:v78-> 57:v79-> 62:v103-> 61:v8-> 70:v53-> 71:v54-> 74:v57-> 75:v58-> 26:v36-> 32:v40-> 43:v52-> 58:v46-> 60:v101-> 63:s10-> 64:v99-> 65:v30-> 66:v31-> 67:v32-> 72:v56-> 76:v60-> 79:v2-> 59:v104-> 33:v25-> 34:v61-> 68:v21-> 77:v20-> 78:v27-> 80:v24-> 81:v26-> 83:v23"
// [Asm]   comment = "v22<-a0;v106<-a0;v25<-a0;v104<-a0;v60<-a0;v3<-s7;v36<-a0;v105<-a0;v82<-a1;v78<-a0;v4<-s4;v43<-a1;v93<-a1;v52<-a0;v24<-a0;v39<-a0;v49<-a1;v81<-a1;v30<-a0;v2<-a0;v8<-a1;v34<-a0;v7<-s2;v108<-a0;v32<-a0;v37<-a0;v20<-a0;v58<-a0;v103<-a0;v50<-a1;v46<-a0;v61<-a0;v23<-a0;v42<-a1;v27<-a0;v44<-a1;v101<-a0;v109<-a0;v73<-a1;v56<-a0;v112<-a0;v6<-s5;v70<-a0;v0<-s3;v89<-a0;v47<-a0;v99<-a0;v9<-s6;v48<-a1;v31<-a0;v40<-a0;v111<-a0;v57<-a0;v79<-a0;v21<-a0;v53<-a0;v113<-a0;v72<-a1;v33<-s0;v69<-a0;v88<-a0;v54<-a0;v110<-a0;v107<-a0;v41<-a0;v38<-a0;v11<-a1;v94<-a1;v5<-s1;v26<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of aux40_8"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   bge v9, v3, .aux40_8_1 ->   bge s6, s7, .aux40_8_1
// [Asm] subst   lw v33, 0(v5) ->   lw s0, 0(s1)
// [Asm] subst   call read_ch_until_newline_or_eof1l0_0 ->   call read_ch_until_newline_or_eof1l0_0
// [Asm] subst   slliw v93, v33, 2 ->   slliw a1, s0, 2
// [Asm] subst   add v94, v6, v93 ->   add a1, s5, a1
// [Asm] subst   sw v34, 0(v94) ->   sw a0, 0(a1)
// [Asm] subst   addi v36, v9, 1 ->   addi a0, s6, 1
// [Asm] subst   mv v9, v36 ->   mv s6, a0
// [Asm] subst   j .aux40_8_0 ->   j .aux40_8_0
// [Asm] subst   lw v37, 0(v5) ->   lw a0, 0(s1)
// [Asm] subst   slliw v88, v37, 2 ->   slliw a0, a0, 2
// [Asm] subst   add v89, v6, v88 ->   add a0, s5, a0
// [Asm] subst   lw v38, 0(v89) ->   lw a0, 0(a0)
// [Asm] subst   call minimbt_print_char ->   call minimbt_print_char
// [Asm] subst   addi v40, v9, 1 ->   addi a0, s6, 1
// [Asm] subst   mv v9, v40 ->   mv s6, a0
// [Asm] subst   j .aux40_8_0 ->   j .aux40_8_0
// [Asm] subst   mv v61, v9 ->   mv a0, s6
// [Asm] subst   j .aux40_8_27 ->   j .aux40_8_27
// [Asm] subst   lw v47, 0(v5) ->   lw a0, 0(s1)
// [Asm] subst   lw v48, 0(v5) ->   lw a1, 0(s1)
// [Asm] subst   slliw v72, v48, 2 ->   slliw a1, a1, 2
// [Asm] subst   add v73, v6, v72 ->   add a1, s5, a1
// [Asm] subst   lw v49, 0(v73) ->   lw a1, 0(a1)
// [Asm] subst   addi v50, v49, 1 ->   addi a1, a1, 1
// [Asm] subst   slliw v69, v47, 2 ->   slliw a0, a0, 2
// [Asm] subst   add v70, v6, v69 ->   add a0, s5, a0
// [Asm] subst   sw v50, 0(v70) ->   sw a1, 0(a0)
// [Asm] subst   addi v52, v9, 1 ->   addi a0, s6, 1
// [Asm] subst   mv v9, v52 ->   mv s6, a0
// [Asm] subst   j .aux40_8_0 ->   j .aux40_8_0
// [Asm] subst   li v105, 91 ->   li a0, 91
// [Asm] subst   beq v11, v105, .aux40_8_15 ->   beq a1, a0, .aux40_8_15
// [Asm] subst   li v106, 44 ->   li a0, 44
// [Asm] subst   beq v11, v106, .aux40_8_13 ->   beq a1, a0, .aux40_8_13
// [Asm] subst   slliw v112, v9, 2 ->   slliw a0, s6, 2
// [Asm] subst   add v113, v4, v112 ->   add a0, s4, a0
// [Asm] subst   lw v11, 0(v113) ->   lw a1, 0(a0)
// [Asm] subst   li v111, 62 ->   li a0, 62
// [Asm] subst   beq v11, v111, .aux40_8_3 ->   beq a1, a0, .aux40_8_3
// [Asm] subst   lw v41, 0(v5) ->   lw a0, 0(s1)
// [Asm] subst   lw v42, 0(v5) ->   lw a1, 0(s1)
// [Asm] subst   slliw v81, v42, 2 ->   slliw a1, a1, 2
// [Asm] subst   add v82, v6, v81 ->   add a1, s5, a1
// [Asm] subst   lw v43, 0(v82) ->   lw a1, 0(a1)
// [Asm] subst   addi v44, v43, -1 ->   addi a1, a1, -1
// [Asm] subst   slliw v78, v41, 2 ->   slliw a0, a0, 2
// [Asm] subst   add v79, v6, v78 ->   add a0, s5, a0
// [Asm] subst   sw v44, 0(v79) ->   sw a1, 0(a0)
// [Asm] subst   addi v46, v9, 1 ->   addi a0, s6, 1
// [Asm] subst   mv v9, v46 ->   mv s6, a0
// [Asm] subst   j .aux40_8_0 ->   j .aux40_8_0
// [Asm] subst   li v104, 93 ->   li a0, 93
// [Asm] subst   bne v11, v104, .aux40_8_18 ->   bne a1, a0, .aux40_8_18
// [Asm] subst   sw v9, 0(v7) ->   sw s6, 0(s2)
// [Asm] subst   addi v101, s11, -64 ->   addi a0, s11, -64
// [Asm] subst   andi v8, v101, -8 ->   andi a1, a0, -8
// [Asm] subst   mv s11, v8 ->   mv s11, a1
// [Asm] subst   la v103, lp108_10 ->   la a0, lp108_10
// [Asm] subst   sd v103, 0(v8) ->   sd a0, 0(a1)
// [Asm] subst   sd v5, 8(v8) ->   sd s1, 8(a1)
// [Asm] subst   sd v6, 16(v8) ->   sd s5, 16(a1)
// [Asm] subst   sd v9, 24(v8) ->   sd s6, 24(a1)
// [Asm] subst   sd v3, 32(v8) ->   sd s7, 32(a1)
// [Asm] subst   sd v4, 40(v8) ->   sd s4, 40(a1)
// [Asm] subst   sd v7, 48(v8) ->   sd s2, 48(a1)
// [Asm] subst   sd v0, 56(v8) ->   sd s3, 56(a1)
// [Asm] subst   mv s10, v8 ->   mv s10, a1
// [Asm] subst   ld v99, 0(v8) ->   ld a0, 0(a1)
// [Asm] subst   jalr v99 ->   jalr a0
// [Asm] subst   lw v31, 0(v7) ->   lw a0, 0(s2)
// [Asm] subst   addi v32, v31, 1 ->   addi a0, a0, 1
// [Asm] subst   mv v9, v32 ->   mv s6, a0
// [Asm] subst   j .aux40_8_0 ->   j .aux40_8_0
// [Asm] subst   ret ->   ret
// [Asm] subst   li v110, 60 ->   li a0, 60
// [Asm] subst   beq v11, v110, .aux40_8_5 ->   beq a1, a0, .aux40_8_5
// [Asm] subst   lw v53, 0(v5) ->   lw a0, 0(s1)
// [Asm] subst   addi v54, v53, -1 ->   addi a0, a0, -1
// [Asm] subst   sw v54, 0(v5) ->   sw a0, 0(s1)
// [Asm] subst   addi v56, v9, 1 ->   addi a0, s6, 1
// [Asm] subst   mv v9, v56 ->   mv s6, a0
// [Asm] subst   j .aux40_8_0 ->   j .aux40_8_0
// [Asm] subst   li v109, 43 ->   li a0, 43
// [Asm] subst   beq v11, v109, .aux40_8_7 ->   beq a1, a0, .aux40_8_7
// [Asm] subst   lw v57, 0(v5) ->   lw a0, 0(s1)
// [Asm] subst   addi v58, v57, 1 ->   addi a0, a0, 1
// [Asm] subst   sw v58, 0(v5) ->   sw a0, 0(s1)
// [Asm] subst   addi v60, v9, 1 ->   addi a0, s6, 1
// [Asm] subst   mv v9, v60 ->   mv s6, a0
// [Asm] subst   j .aux40_8_0 ->   j .aux40_8_0
// [Asm] subst   mv v20, v9 ->   mv a0, s6
// [Asm] subst   mv v0, s10 ->   mv s3, s10
// [Asm] subst   lw v3, 8(v0) ->   lw s7, 8(s3)
// [Asm] subst   ld v4, 16(v0) ->   ld s4, 16(s3)
// [Asm] subst   ld v5, 24(v0) ->   ld s1, 24(s3)
// [Asm] subst   ld v6, 32(v0) ->   ld s5, 32(s3)
// [Asm] subst   ld v7, 40(v0) ->   ld s2, 40(s3)
// [Asm] subst   mv v9, v2 ->   mv s6, a0
// [Asm] subst   li v108, 45 ->   li a0, 45
// [Asm] subst   beq v11, v108, .aux40_8_9 ->   beq a1, a0, .aux40_8_9
// [Asm] subst   mv v20, v9 ->   mv a0, s6
// [Asm] subst   j .aux40_8_19 ->   j .aux40_8_19
// [Asm] subst   li v107, 46 ->   li a0, 46
// [Asm] subst   beq v11, v107, .aux40_8_11 ->   beq a1, a0, .aux40_8_11
// [Asm] pre_assigned_registers: Mem(fref=f2, mref=m1) -> v5, Insn(iref=%3) -> v11, Mem(fref=f2, mref=m2) -> v6, Mem(fref=f2, mref=m0) -> v4, Mem(fref=f2, mref=m3) -> v7, Insn(iref=%2) -> v10, Self(fref=f2) -> v0, FnParam(fref=f2, fpref=$f.1) -> v3, Insn(iref=%1) -> v9, FnParam(fref=f2, fpref=$f.0) -> v2, Insn(iref=%5) -> v13, Insn(iref=%0) -> v8, Insn(iref=%4) -> v12
// [Asm] defs: []
// [Asm] live_set: [zero, a0, a1, s11]
// [Asm] move_origin: []
// [Asm] defs: [v2]
// [Asm] live_set: [zero, a1, s11, v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: [v3]
// [Asm] live_set: [v2, zero, s11, v3]
// [Asm] move_origin: [a1]
// [Asm] defined: v3 is X
// [Asm] defs: [v26]
// [Asm] live_set: [v2, zero, v26, v3]
// [Asm] move_origin: []
// [Asm] defined: v26 is X
// [Asm] defs: [v4]
// [Asm] live_set: [v2, zero, v4, v3]
// [Asm] move_origin: []
// [Asm] defined: v4 is X
// [Asm] defs: [s11]
// [Asm] live_set: [v2, zero, v4, s11, v3]
// [Asm] move_origin: [v4]
// [Asm] defined: s11 is X
// [Asm] defs: []
// [Asm] live_set: [v2, zero, v4, s11, v3]
// [Asm] move_origin: []
// [Asm] defs: [v24]
// [Asm] live_set: [v2, zero, v4, s11, v24, v3]
// [Asm] move_origin: []
// [Asm] defined: v24 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v2, zero, v4, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v9 is X
// [Asm] defs: [v21]
// [Asm] live_set: [v2, v21, zero, v4, s11, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v21 is X
// [Asm] defs: [v22]
// [Asm] live_set: [v2, zero, v22, v4, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v22 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v2, v5, zero, v4, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v5 is X
// [Asm] defs: [s11]
// [Asm] live_set: [v2, v5, zero, v4, s11, v9, v3]
// [Asm] move_origin: [v5]
// [Asm] defined: s11 is X
// [Asm] defs: [a1]
// [Asm] live_set: [v2, v5, zero, v4, a1, s11, v3]
// [Asm] move_origin: [v9]
// [Asm] defined: a1 is X
// [Asm] defs: [a0]
// [Asm] live_set: [v2, v5, zero, a0, v4, a1, s11, v3]
// [Asm] move_origin: [v5]
// [Asm] defined: a0 is X
// [Asm] defs: [a2]
// [Asm] live_set: [v2, v5, zero, a0, v4, a2, a1, s11, v3]
// [Asm] move_origin: [zero]
// [Asm] defined: a2 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v2, v5, zero, v4, s11, v3]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v19]
// [Asm] live_set: [v2, v5, zero, v19, v4, v3]
// [Asm] move_origin: []
// [Asm] defined: v19 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v2, v5, zero, v4, v6, v3]
// [Asm] move_origin: []
// [Asm] defined: v6 is X
// [Asm] defs: [s11]
// [Asm] live_set: [v2, v5, zero, v4, v6, s11, v3]
// [Asm] move_origin: [v6]
// [Asm] defined: s11 is X
// [Asm] defs: []
// [Asm] live_set: [v2, v5, zero, v4, v6, s11, v3]
// [Asm] move_origin: []
// [Asm] defs: [v16]
// [Asm] live_set: [v2, v5, v16, zero, v4, v6, v3]
// [Asm] move_origin: []
// [Asm] defined: v16 is X
// [Asm] defs: [v7]
// [Asm] live_set: [v2, v5, zero, v7, v4, v6, v3]
// [Asm] move_origin: []
// [Asm] defined: v7 is X
// [Asm] defs: [s11]
// [Asm] live_set: [v2, v5, zero, v7, v4, v6, v3]
// [Asm] move_origin: [v7]
// [Asm] defined: s11 is X
// [Asm] defs: [v18]
// [Asm] live_set: [v2, v5, v18, zero, v7, v4, v6, v3]
// [Asm] move_origin: []
// [Asm] defined: v18 is X
// [Asm] defs: []
// [Asm] live_set: [v2, v5, zero, v7, v4, v6, v3]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v5, zero, v7, v4, v6, v3]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v4, v6, v5, zero, v7]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v6, v5, zero, v7]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v6, zero, v7]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [zero, v7]
// [Asm] move_origin: []
// [Asm] defs: [s10]
// [Asm] live_set: [zero, v7]
// [Asm] move_origin: [v7]
// [Asm] defined: s10 is X
// [Asm] defs: [v14]
// [Asm] live_set: [v14, zero]
// [Asm] move_origin: []
// [Asm] defined: v14 is X
// [Asm] defs: []
// [Asm] live_set: [v14, zero]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v14, zero, a0]
// [Asm] move_origin: [zero]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v13]
// [Asm] live_set: [zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v13 is X
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [zero]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of bf5l1_2"];
// [Asm]   r0 [label="v2 ← s0", color=green];
// [Asm]   r20 [label="a4", color=blue];
// [Asm]   r23 [label="a7", color=blue];
// [Asm]   r3 [label="s11", color=blue];
// [Asm]   r9 [label="v21 ← a1", color=green];
// [Asm]   r26 [label="v16 ← a1", color=green];
// [Asm]   r27 [label="v7 ← a1", color=green];
// [Asm]   r6 [label="v4 ← s2", color=green];
// [Asm]   r13 [label="a2", color=blue];
// [Asm]   r4 [label="v3 ← s1", color=green];
// [Asm]   r1 [label="zero", color=blue];
// [Asm]   r29 [label="s10", color=blue];
// [Asm]   r28 [label="v18 ← a2", color=green];
// [Asm]   r11 [label="v5 ← s3", color=green];
// [Asm]   r7 [label="v24 ← a0", color=green];
// [Asm]   r10 [label="v22 ← a1", color=green];
// [Asm]   r22 [label="a6", color=blue];
// [Asm]   r14 [label="t0", color=blue];
// [Asm]   r8 [label="v9 ← a0", color=green];
// [Asm]   r30 [label="v14 ← a1", color=green];
// [Asm]   r5 [label="v26 ← a0", color=green];
// [Asm]   r15 [label="t1", color=blue];
// [Asm]   r24 [label="v19 ← a0", color=green];
// [Asm]   r25 [label="v6 ← a0", color=green];
// [Asm]   r2 [label="a1", color=blue];
// [Asm]   r16 [label="t2", color=blue];
// [Asm]   r18 [label="t4", color=blue];
// [Asm]   r19 [label="a3", color=blue];
// [Asm]   r31 [label="v13 ← a0", color=green];
// [Asm]   r17 [label="t3", color=blue];
// [Asm]   r21 [label="a5", color=blue];
// [Asm]   r12 [label="a0", color=blue];
// [Asm]   r6 -- r21;
// [Asm]   r25 -- r28;
// [Asm]   r0 -- r13;
// [Asm]   r1 -- r12;
// [Asm]   r1 -- r26;
// [Asm]   r3 -- r15;
// [Asm]   r1 -- r30;
// [Asm]   r3 -- r16;
// [Asm]   r3 -- r6;
// [Asm]   r1 -- r4;
// [Asm]   r11 -- r14;
// [Asm]   r0 -- r17;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r18;
// [Asm]   r1 -- r19;
// [Asm]   r1 -- r10;
// [Asm]   r0 -- r28;
// [Asm]   r0 -- r25;
// [Asm]   r3 -- r9;
// [Asm]   r3 -- r11;
// [Asm]   r1 -- r17;
// [Asm]   r1 -- r20;
// [Asm]   r0 -- r23;
// [Asm]   r0 -- r22;
// [Asm]   r4 -- r27;
// [Asm]   r27 -- r28;
// [Asm]   r11 -- r24;
// [Asm]   r11 -- r18;
// [Asm]   r4 -- r22;
// [Asm]   r1 -- r16;
// [Asm]   r3 -- r18;
// [Asm]   r0 -- r16;
// [Asm]   r12 -- r19;
// [Asm]   r11 -- r19;
// [Asm]   r0 -- r6;
// [Asm]   r3 -- r8;
// [Asm]   r4 -- r21;
// [Asm]   r1 -- r31;
// [Asm]   r6 -- r13;
// [Asm]   r1 -- r9;
// [Asm]   r2 -- r6;
// [Asm]   r0 -- r26;
// [Asm]   r3 -- r4;
// [Asm]   r11 -- r13;
// [Asm]   r0 -- r2;
// [Asm]   r1 -- r21;
// [Asm]   r0 -- r9;
// [Asm]   r3 -- r13;
// [Asm]   r6 -- r18;
// [Asm]   r6 -- r10;
// [Asm]   r4 -- r28;
// [Asm]   r2 -- r12;
// [Asm]   r1 -- r27;
// [Asm]   r1 -- r2;
// [Asm]   r4 -- r12;
// [Asm]   r0 -- r1;
// [Asm]   r2 -- r13;
// [Asm]   r0 -- r10;
// [Asm]   r1 -- r11;
// [Asm]   r3 -- r17;
// [Asm]   r4 -- r25;
// [Asm]   r4 -- r8;
// [Asm]   r12 -- r23;
// [Asm]   r11 -- r15;
// [Asm]   r0 -- r11;
// [Asm]   r8 -- r11;
// [Asm]   r1 -- r6;
// [Asm]   r3 -- r7;
// [Asm]   r1 -- r5;
// [Asm]   r12 -- r21;
// [Asm]   r6 -- r23;
// [Asm]   r0 -- r4;
// [Asm]   r4 -- r14;
// [Asm]   r4 -- r9;
// [Asm]   r11 -- r25;
// [Asm]   r0 -- r18;
// [Asm]   r6 -- r25;
// [Asm]   r6 -- r7;
// [Asm]   r6 -- r9;
// [Asm]   r4 -- r13;
// [Asm]   r0 -- r15;
// [Asm]   r3 -- r19;
// [Asm]   r4 -- r16;
// [Asm]   r6 -- r11;
// [Asm]   r3 -- r25;
// [Asm]   r4 -- r24;
// [Asm]   r4 -- r5;
// [Asm]   r11 -- r20;
// [Asm]   r6 -- r15;
// [Asm]   r11 -- r17;
// [Asm]   r1 -- r8;
// [Asm]   r4 -- r23;
// [Asm]   r2 -- r4;
// [Asm]   r0 -- r24;
// [Asm]   r6 -- r14;
// [Asm]   r1 -- r23;
// [Asm]   r12 -- r15;
// [Asm]   r8 -- r9;
// [Asm]   r25 -- r27;
// [Asm]   r11 -- r16;
// [Asm]   r3 -- r12;
// [Asm]   r1 -- r22;
// [Asm]   r0 -- r14;
// [Asm]   r11 -- r12;
// [Asm]   r0 -- r21;
// [Asm]   r1 -- r15;
// [Asm]   r4 -- r20;
// [Asm]   r1 -- r13;
// [Asm]   r11 -- r23;
// [Asm]   r6 -- r16;
// [Asm]   r25 -- r26;
// [Asm]   r11 -- r22;
// [Asm]   r4 -- r18;
// [Asm]   r2 -- r11;
// [Asm]   r6 -- r22;
// [Asm]   r6 -- r26;
// [Asm]   r6 -- r12;
// [Asm]   r0 -- r19;
// [Asm]   r6 -- r24;
// [Asm]   r6 -- r20;
// [Asm]   r1 -- r28;
// [Asm]   r3 -- r22;
// [Asm]   r6 -- r8;
// [Asm]   r6 -- r19;
// [Asm]   r6 -- r27;
// [Asm]   r12 -- r20;
// [Asm]   r4 -- r15;
// [Asm]   r4 -- r11;
// [Asm]   r12 -- r13;
// [Asm]   r3 -- r21;
// [Asm]   r0 -- r3;
// [Asm]   r0 -- r8;
// [Asm]   r6 -- r28;
// [Asm]   r1 -- r29;
// [Asm]   r12 -- r22;
// [Asm]   r3 -- r20;
// [Asm]   r0 -- r5;
// [Asm]   r1 -- r25;
// [Asm]   r6 -- r17;
// [Asm]   r3 -- r14;
// [Asm]   r8 -- r10;
// [Asm]   r4 -- r7;
// [Asm]   r12 -- r30;
// [Asm]   r11 -- r26;
// [Asm]   r0 -- r12;
// [Asm]   r12 -- r14;
// [Asm]   r12 -- r16;
// [Asm]   r4 -- r17;
// [Asm]   r11 -- r27;
// [Asm]   r12 -- r17;
// [Asm]   r1 -- r14;
// [Asm]   r4 -- r6;
// [Asm]   r4 -- r10;
// [Asm]   r1 -- r3;
// [Asm]   r4 -- r26;
// [Asm]   r0 -- r7;
// [Asm]   r0 -- r27;
// [Asm]   r2 -- r3;
// [Asm]   r0 -- r20;
// [Asm]   r11 -- r28;
// [Asm]   r3 -- r23;
// [Asm]   r11 -- r21;
// [Asm]   r12 -- r18;
// [Asm]   r4 -- r19;
// [Asm]   r1 -- r24;
// [Asm]   comment = "0:v2-> 1:zero-> 2:a1-> 3:s11-> 4:v3-> 6:v4-> 11:v5-> 12:a0-> 13:a2-> 14:t0-> 15:t1-> 16:t2-> 17:t3-> 18:t4-> 19:a3-> 20:a4-> 21:a5-> 22:a6-> 23:a7-> 8:v9-> 9:v21-> 25:v6-> 26:v16-> 27:v7-> 28:v18-> 7:v24-> 10:v22-> 24:v19-> 5:v26-> 30:v14-> 29:s10-> 31:v13"
// [Asm]   comment = "v2<-s0;v21<-a1;v16<-a1;v7<-a1;v4<-s2;v3<-s1;v18<-a2;v5<-s3;v24<-a0;v22<-a1;v9<-a0;v14<-a1;v26<-a0;v19<-a0;v6<-a0;v13<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of bf5l1_2"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   mv v2, a0 ->   mv s0, a0
// [Asm] subst   mv v3, a1 ->   mv s1, a1
// [Asm] subst   addi v26, s11, -4 ->   addi a0, s11, -4
// [Asm] subst   andi v4, v26, -8 ->   andi s2, a0, -8
// [Asm] subst   mv s11, v4 ->   mv s11, s2
// [Asm] subst   sw zero, 0(v4) ->   sw zero, 0(s2)
// [Asm] subst   li v24, 1024 ->   li a0, 1024
// [Asm] subst   mul v9, v24, v24 ->   mul a0, a0, a0
// [Asm] subst   slliw v21, v9, 2 ->   slliw a1, a0, 2
// [Asm] subst   sub v22, s11, v21 ->   sub a1, s11, a1
// [Asm] subst   andi v5, v22, -8 ->   andi s3, a1, -8
// [Asm] subst   mv s11, v5 ->   mv s11, s3
// [Asm] subst   mv a1, v9 ->   mv a1, a0
// [Asm] subst   mv a0, v5 ->   mv a0, s3
// [Asm] subst   mv a2, zero ->   mv a2, zero
// [Asm] subst   call memseti32 ->   call memseti32
// [Asm] subst   addi v19, s11, -4 ->   addi a0, s11, -4
// [Asm] subst   andi v6, v19, -8 ->   andi a0, a0, -8
// [Asm] subst   mv s11, v6 ->   mv s11, a0
// [Asm] subst   sw zero, 0(v6) ->   sw zero, 0(a0)
// [Asm] subst   addi v16, s11, -48 ->   addi a1, s11, -48
// [Asm] subst   andi v7, v16, -8 ->   andi a1, a1, -8
// [Asm] subst   mv s11, v7 ->   mv s11, a1
// [Asm] subst   la v18, aux40_8 ->   la a2, aux40_8
// [Asm] subst   sd v18, 0(v7) ->   sd a2, 0(a1)
// [Asm] subst   sd v2, 8(v7) ->   sd s0, 8(a1)
// [Asm] subst   sd v3, 16(v7) ->   sd s1, 16(a1)
// [Asm] subst   sd v4, 24(v7) ->   sd s2, 24(a1)
// [Asm] subst   sd v5, 32(v7) ->   sd s3, 32(a1)
// [Asm] subst   sd v6, 40(v7) ->   sd a0, 40(a1)
// [Asm] subst   mv s10, v7 ->   mv s10, a1
// [Asm] subst   ld v14, 0(v7) ->   ld a1, 0(a1)
// [Asm] subst   mv a0, zero ->   mv a0, zero
// [Asm] subst   jalr v14 ->   jalr a1
// [Asm] subst   mv a0, zero ->   mv a0, zero
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: Insn(iref=%4) -> v9, Insn(iref=%3) -> v8, FnParam(fref=f3, fpref=$f.1) -> v3, BlockParam(bref=b3, bpref=$b.0) -> v11, Insn(iref=%2) -> v10, Insn(iref=%1) -> v7, BlockParam(bref=b0, bpref=$b.0) -> v4, BlockParam(bref=b0, bpref=$b.1) -> v5, FnParam(fref=f3, fpref=$f.0) -> v2, Self(fref=f3) -> v0, Insn(iref=%0) -> v6
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%0), Int32(val=-1)])
// [Asm] defs: []
// [Asm] live_set: [v4, v5]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v5, a0]
// [Asm] move_origin: [v4]
// [Asm] defined: a0 is X
// [Asm] defs: [a1]
// [Asm] live_set: [a1, a0]
// [Asm] move_origin: [v5]
// [Asm] defined: a1 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v10]
// [Asm] live_set: [v10]
// [Asm] move_origin: [a0]
// [Asm] defined: v10 is X
// [Asm] defs: []
// [Asm] live_set: [v10]
// [Asm] move_origin: []
// [Asm] defs: [v11]
// [Asm] live_set: [v11]
// [Asm] move_origin: [v10]
// [Asm] defined: v11 is X
// [Asm] defs: []
// [Asm] live_set: [a1, a0]
// [Asm] move_origin: []
// [Asm] defs: [v2]
// [Asm] live_set: [a1, v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: [v3]
// [Asm] live_set: [v2, v3]
// [Asm] move_origin: [a1]
// [Asm] defined: v3 is X
// [Asm] defs: [v4]
// [Asm] live_set: [v4, v3]
// [Asm] move_origin: [v2]
// [Asm] defined: v4 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v4, v5]
// [Asm] move_origin: [v3]
// [Asm] defined: v5 is X
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v11]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [v14]
// [Asm] live_set: [v4, v5, v6, v14]
// [Asm] move_origin: []
// [Asm] defined: v14 is X
// [Asm] defs: [v15]
// [Asm] live_set: [v4, v5, v6, v15]
// [Asm] move_origin: []
// [Asm] defined: v15 is X
// [Asm] defs: []
// [Asm] live_set: [v4, v5]
// [Asm] move_origin: []
// [Asm] defs: [v9]
// [Asm] live_set: [v5, v9]
// [Asm] move_origin: []
// [Asm] defined: v9 is X
// [Asm] defs: [v4]
// [Asm] live_set: [v4, v5]
// [Asm] move_origin: [v9]
// [Asm] defined: v4 is X
// [Asm] defs: []
// [Asm] live_set: [v4, v5]
// [Asm] move_origin: [v5]
// [Asm] defs: []
// [Asm] live_set: [v4, v5]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v4, v5]
// [Asm] move_origin: []
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v4, v5, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v6]
// [Asm] live_set: [v4, v5, v6]
// [Asm] move_origin: [a0]
// [Asm] defined: v6 is X
// [Asm] defs: []
// [Asm] live_set: [v4, v5, v6]
// [Asm] move_origin: []
// [Asm] defs: [v16]
// [Asm] live_set: [v4, v5, v6, v16]
// [Asm] move_origin: []
// [Asm] defined: v16 is X
// [Asm] defs: []
// [Asm] live_set: [v4, v5, v6]
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of read_prog140l3_3"];
// [Asm]   r0 [label="a0", color=blue];
// [Asm]   r20 [label="v6 ← a1", color=green];
// [Asm]   r23 [label="v16 ← a0", color=green];
// [Asm]   r3 [label="t0", color=blue];
// [Asm]   r9 [label="a3", color=blue];
// [Asm]   r6 [label="t3", color=blue];
// [Asm]   r13 [label="a7", color=blue];
// [Asm]   r4 [label="t1", color=blue];
// [Asm]   r1 [label="v5 ← s0", color=green];
// [Asm]   r11 [label="a5", color=blue];
// [Asm]   r7 [label="t4", color=blue];
// [Asm]   r10 [label="a4", color=blue];
// [Asm]   r22 [label="v9 ← a0", color=green];
// [Asm]   r14 [label="v10 ← a0", color=green];
// [Asm]   r8 [label="a2", color=blue];
// [Asm]   r5 [label="t2", color=blue];
// [Asm]   r15 [label="v11 ← a0", color=green];
// [Asm]   r2 [label="a1", color=blue];
// [Asm]   r16 [label="v2 ← a0", color=green];
// [Asm]   r18 [label="v4 ← s1", color=green];
// [Asm]   r19 [label="v14 ← a0", color=green];
// [Asm]   r21 [label="v15 ← a0", color=green];
// [Asm]   r17 [label="v3 ← a1", color=green];
// [Asm]   r12 [label="a6", color=blue];
// [Asm]   r17 -- r18;
// [Asm]   r0 -- r13;
// [Asm]   r1 -- r12;
// [Asm]   r1 -- r8;
// [Asm]   r2 -- r18;
// [Asm]   r1 -- r4;
// [Asm]   r1 -- r23;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r18;
// [Asm]   r1 -- r22;
// [Asm]   r1 -- r19;
// [Asm]   r5 -- r18;
// [Asm]   r1 -- r10;
// [Asm]   r1 -- r13;
// [Asm]   r18 -- r21;
// [Asm]   r1 -- r20;
// [Asm]   r2 -- r16;
// [Asm]   r4 -- r18;
// [Asm]   r11 -- r18;
// [Asm]   r3 -- r18;
// [Asm]   r16 -- r17;
// [Asm]   r9 -- r18;
// [Asm]   r0 -- r6;
// [Asm]   r20 -- r23;
// [Asm]   r1 -- r9;
// [Asm]   r18 -- r19;
// [Asm]   r10 -- r18;
// [Asm]   r0 -- r2;
// [Asm]   r1 -- r21;
// [Asm]   r0 -- r3;
// [Asm]   r0 -- r9;
// [Asm]   r0 -- r8;
// [Asm]   r6 -- r18;
// [Asm]   r8 -- r18;
// [Asm]   r0 -- r5;
// [Asm]   r1 -- r2;
// [Asm]   r0 -- r1;
// [Asm]   r0 -- r10;
// [Asm]   r13 -- r18;
// [Asm]   r1 -- r11;
// [Asm]   r18 -- r20;
// [Asm]   r0 -- r12;
// [Asm]   r0 -- r11;
// [Asm]   r1 -- r6;
// [Asm]   r1 -- r5;
// [Asm]   r7 -- r18;
// [Asm]   r0 -- r4;
// [Asm]   r1 -- r3;
// [Asm]   r0 -- r7;
// [Asm]   r20 -- r21;
// [Asm]   r12 -- r18;
// [Asm]   r19 -- r20;
// [Asm]   r0 -- r18;
// [Asm]   r18 -- r23;
// [Asm]   comment = "0:a0-> 1:v5-> 2:a1-> 18:v4-> 3:t0-> 4:t1-> 5:t2-> 6:t3-> 7:t4-> 8:a2-> 9:a3-> 10:a4-> 11:a5-> 12:a6-> 13:a7-> 19:v14-> 20:v6-> 21:v15-> 23:v16-> 16:v2-> 17:v3-> 22:v9-> 14:v10-> 15:v11"
// [Asm]   comment = "v6<-a1;v16<-a0;v5<-s0;v9<-a0;v10<-a0;v11<-a0;v2<-a0;v4<-s1;v14<-a0;v15<-a0;v3<-a1;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of read_prog140l3_3"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   mv a0, v4 ->   mv a0, s1
// [Asm] subst   mv a1, v5 ->   mv a1, s0
// [Asm] subst   call bf5l1_2 ->   call bf5l1_2
// [Asm] subst   mv v4, v2 ->   mv s1, a0
// [Asm] subst   mv v5, v3 ->   mv s0, a1
// [Asm] subst   ret ->   ret
// [Asm] subst   slliw v14, v4, 2 ->   slliw a0, s1, 2
// [Asm] subst   add v15, v5, v14 ->   add a0, s0, a0
// [Asm] subst   sw v6, 0(v15) ->   sw a1, 0(a0)
// [Asm] subst   addi v9, v4, 1 ->   addi a0, s1, 1
// [Asm] subst   mv v4, v9 ->   mv s1, a0
// [Asm] subst   j .read_prog140l3_3_0 ->   j .read_prog140l3_3_0
// [Asm] subst   call read_ch_until_newline_or_eof1l0_0 ->   call read_ch_until_newline_or_eof1l0_0
// [Asm] subst   mv v6, a0 ->   mv a1, a0
// [Asm] subst   li v16, -1 ->   li a0, -1
// [Asm] subst   beq v6, v16, .read_prog140l3_3_1 ->   beq a1, a0, .read_prog140l3_3_1
// [Asm] pre_assigned_registers: Self(fref=f14) -> v0, Insn(iref=%0) -> v2
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of T$start_14"];
// [Asm]   r0 [label="t0", color=blue];
// [Asm]   r5 [label="t4", color=blue];
// [Asm]   r3 [label="t2", color=blue];
// [Asm]   r2 [label="t1", color=blue];
// [Asm]   r9 [label="a4", color=blue];
// [Asm]   r6 [label="a1", color=blue];
// [Asm]   r13 [label="v2 ← a0", color=green];
// [Asm]   r4 [label="t3", color=blue];
// [Asm]   r1 [label="a0", color=blue];
// [Asm]   r11 [label="a6", color=blue];
// [Asm]   r7 [label="a2", color=blue];
// [Asm]   r10 [label="a5", color=blue];
// [Asm]   r12 [label="a7", color=blue];
// [Asm]   r8 [label="a3", color=blue];
// [Asm]   r1 -- r2;
// [Asm]   r1 -- r8;
// [Asm]   r1 -- r5;
// [Asm]   r1 -- r9;
// [Asm]   r0 -- r1;
// [Asm]   r1 -- r3;
// [Asm]   r1 -- r4;
// [Asm]   r1 -- r11;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r12;
// [Asm]   r1 -- r6;
// [Asm]   r1 -- r10;
// [Asm]   comment = "0:t0-> 1:a0-> 2:t1-> 3:t2-> 4:t3-> 5:t4-> 6:a1-> 7:a2-> 8:a3-> 9:a4-> 10:a5-> 11:a6-> 12:a7-> 13:v2"
// [Asm]   comment = "v2<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of T$start_14"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   call main136l2_4 ->   call main136l2_4
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: Insn(iref=%1) -> v3, BlockParam(bref=b5, bpref=$b.0) -> v5, Self(fref=f0) -> v0, BlockParam(bref=b6, bpref=$b.0) -> v6, Insn(iref=%0) -> v2, Insn(iref=%2) -> v4
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%0), Int32(val=13)])
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%0), Int32(val=10)])
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [v10]
// [Asm] live_set: [v10, v2]
// [Asm] move_origin: []
// [Asm] defined: v10 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [v8]
// [Asm] live_set: [v8]
// [Asm] move_origin: []
// [Asm] defined: v8 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v5]
// [Asm] move_origin: [v8]
// [Asm] defined: v5 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v5]
// [Asm] move_origin: [v2]
// [Asm] defined: v5 is X
// [Asm] defs: []
// [Asm] live_set: [v5]
// [Asm] move_origin: []
// [Asm] defs: [v6]
// [Asm] live_set: [v6]
// [Asm] move_origin: [v5]
// [Asm] defined: v6 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v9, v2]
// [Asm] move_origin: []
// [Asm] defined: v9 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [v7]
// [Asm] live_set: [v7]
// [Asm] move_origin: []
// [Asm] defined: v7 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v6]
// [Asm] move_origin: [v7]
// [Asm] defined: v6 is X
// [Asm] defs: []
// [Asm] live_set: [v6]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v6]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of read_ch_until_newline_or_eof1l0_0"];
// [Asm]   r0 [label="t0", color=blue];
// [Asm]   r3 [label="t2", color=blue];
// [Asm]   r9 [label="a4", color=blue];
// [Asm]   r6 [label="a1", color=blue];
// [Asm]   r13 [label="v2 ← a0", color=green];
// [Asm]   r4 [label="t3", color=blue];
// [Asm]   r1 [label="a0", color=blue];
// [Asm]   r11 [label="a6", color=blue];
// [Asm]   r7 [label="a2", color=blue];
// [Asm]   r10 [label="a5", color=blue];
// [Asm]   r14 [label="v10 ← a1", color=green];
// [Asm]   r8 [label="a3", color=blue];
// [Asm]   r5 [label="t4", color=blue];
// [Asm]   r15 [label="v8 ← a0", color=green];
// [Asm]   r2 [label="t1", color=blue];
// [Asm]   r16 [label="v5 ← a0", color=green];
// [Asm]   r18 [label="v9 ← a1", color=green];
// [Asm]   r19 [label="v7 ← a0", color=green];
// [Asm]   r17 [label="v6 ← a0", color=green];
// [Asm]   r12 [label="a7", color=blue];
// [Asm]   r1 -- r9;
// [Asm]   r0 -- r1;
// [Asm]   r13 -- r18;
// [Asm]   r1 -- r11;
// [Asm]   r1 -- r12;
// [Asm]   r1 -- r6;
// [Asm]   r1 -- r8;
// [Asm]   r1 -- r5;
// [Asm]   r1 -- r3;
// [Asm]   r1 -- r4;
// [Asm]   r13 -- r14;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r10;
// [Asm]   r1 -- r2;
// [Asm]   comment = "0:t0-> 1:a0-> 2:t1-> 3:t2-> 4:t3-> 5:t4-> 6:a1-> 7:a2-> 8:a3-> 9:a4-> 10:a5-> 11:a6-> 12:a7-> 13:v2-> 14:v10-> 18:v9-> 15:v8-> 16:v5-> 17:v6-> 19:v7"
// [Asm]   comment = "v2<-a0;v10<-a1;v8<-a0;v5<-a0;v9<-a1;v7<-a0;v6<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of read_ch_until_newline_or_eof1l0_0"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   call minimbt_read_char ->   call minimbt_read_char
// [Asm] subst   li v10, 10 ->   li a1, 10
// [Asm] subst   beq v2, v10, .read_ch_until_newline_or_eof1l0_0_1 ->   beq a0, a1, .read_ch_until_newline_or_eof1l0_0_1
// [Asm] subst   li v8, -1 ->   li a0, -1
// [Asm] subst   j .read_ch_until_newline_or_eof1l0_0_5 ->   j .read_ch_until_newline_or_eof1l0_0_5
// [Asm] subst   li v9, 13 ->   li a1, 13
// [Asm] subst   bne v2, v9, .read_ch_until_newline_or_eof1l0_0_4 ->   bne a0, a1, .read_ch_until_newline_or_eof1l0_0_4
// [Asm] subst   li v7, -1 ->   li a0, -1
// [Asm] subst   j .read_ch_until_newline_or_eof1l0_0_6 ->   j .read_ch_until_newline_or_eof1l0_0_6
// [Asm] subst   ret ->   ret
// [Asm] before colored: # leaf true
// [Asm] skip21l2_1:
// [Asm] # block info: defs: [v2, v5, v7, v8, v4, v6, v9, v3], uses: [v2, v5, a0, a2, v4, a1, a3, v3], upward_exposed: [a2, a1, a3, a0], params_defs: []
// [Asm] # live_in: [a2, a1, a3, a0, zero], live_out: [v8, v6, v9, zero, v7]
// [Asm] # block parameters: []
// [Asm] .skip21l2_1_13:
// [Asm]   # save_ctx1  # live: [a2, a1, a3, zero, a0]
// [Asm]   mv v2, a0  # live: [a2, a1, a3, zero, v2]
// [Asm]   mv v3, a1  # live: [v2, a2, a3, zero, v3]
// [Asm]   mv v4, a2  # live: [v2, v4, a3, zero, v3]
// [Asm]   mv v5, a3  # live: [v2, v4, v5, zero, v3]
// [Asm] # control
// [Asm]   mv v6, v2  # live: [v4, v6, v5, zero, v3]
// [Asm]   mv v7, v3  # live: [v4, v6, v5, zero, v7]
// [Asm]   mv v8, v4  # live: [v7, v6, v5, zero, v8]
// [Asm]   mv v9, v5  # live: [v7, v6, v9, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [], uses: [v6, v8], upward_exposed: [v6, v8], params_defs: [v8, v6, v9, v7]
// [Asm] # live_in: [v7, v6, v9, zero, v8], live_out: [v8, v6, v9, zero, v7]
// [Asm] # block parameters: [v6, v7, v8, v9]
// [Asm] .skip21l2_1_0:
// [Asm] # control
// [Asm]   bge v6, v8, .skip21l2_1_1  # live: [v7, v6, v9, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v11, v32, v31, v30], uses: [v11, v32, v6, v31, v9, v30], upward_exposed: [v6, v9], params_defs: []
// [Asm] # live_in: [v7, v6, v9, zero, v8], live_out: [v11, zero, v8, v7, v6, v9]
// [Asm] # block parameters: []
// [Asm] .skip21l2_1_2:
// [Asm]   slliw v31, v6, 2  # live: [zero, v7, v8, v6, v31, v9]
// [Asm]   add v32, v9, v31  # live: [zero, v7, v8, v32, v6, v9]
// [Asm]   lw v11, 0(v32)  # live: [v11, zero, v7, v8, v6, v9]
// [Asm] # control
// [Asm]   li v30, 91  # live: [v11, zero, v30, v7, v8, v6, v9]
// [Asm]   beq v11, v30, .skip21l2_1_3  # live: [v7, v11, v6, zero, v9, v8]
// [Asm] 
// [Asm] # block info: defs: [v29], uses: [v11, v29], upward_exposed: [v11], params_defs: []
// [Asm] # live_in: [v11, zero, v7, v8, v6, v9], live_out: [v8, v6, zero, v9, v7]
// [Asm] # block parameters: []
// [Asm] .skip21l2_1_4:
// [Asm] # control
// [Asm]   li v29, 93  # live: [v11, zero, v29, v7, v8, v6, v9]
// [Asm]   bne v11, v29, .skip21l2_1_6  # live: [v7, v6, zero, v9, v8]
// [Asm] 
// [Asm] # block info: defs: [], uses: [zero, v7], upward_exposed: [zero, v7], params_defs: []
// [Asm] # live_in: [v8, v6, zero, v9, v7], live_out: [v8, v6, v9, zero, v7]
// [Asm] # block parameters: []
// [Asm] .skip21l2_1_5:
// [Asm] # control
// [Asm]   beq v7, zero, .skip21l2_1_7  # live: [v7, v6, v9, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v16, v17, v6, v7], uses: [v8, v6, v16, v17, v9, v7], upward_exposed: [v8, v6, v9, v7], params_defs: []
// [Asm] # live_in: [v7, v6, v9, zero, v8], live_out: [v8, v6, v9, zero, v7]
// [Asm] # block parameters: []
// [Asm] .skip21l2_1_8:
// [Asm]   addi v16, v6, 1  # live: [v7, v16, v9, zero, v8]
// [Asm]   addi v17, v7, -1  # live: [v17, v16, v9, zero, v8]
// [Asm] # control
// [Asm]   mv v6, v16  # live: [v6, v17, v9, zero, v8]
// [Asm]   mv v7, v17  # live: [v7, v6, v9, zero, v8]
// [Asm]   mv v8, v8  # live: [v7, v6, v9, zero, v8]
// [Asm]   mv v9, v9  # live: [v7, v6, v9, zero, v8]
// [Asm]   j .skip21l2_1_0  # live: [v7, v6, v9, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v23], uses: [v6], upward_exposed: [v6], params_defs: []
// [Asm] # live_in: [v6], live_out: [v23]
// [Asm] # block parameters: []
// [Asm] .skip21l2_1_1:
// [Asm] # control
// [Asm]   mv v23, v6  # live: [v23]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [a0, v23], upward_exposed: [v23], params_defs: [v23]
// [Asm] # live_in: [v23], live_out: []
// [Asm] # block parameters: [v23]
// [Asm] .skip21l2_1_12:
// [Asm] # control
// [Asm]   mv a0, v23  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # block info: defs: [v6, v21, v22, v7], uses: [v8, v6, v21, v9, v22, v7], upward_exposed: [v8, v6, v9, v7], params_defs: []
// [Asm] # live_in: [v7, v6, v9, zero, v8], live_out: [v8, v6, v9, zero, v7]
// [Asm] # block parameters: []
// [Asm] .skip21l2_1_3:
// [Asm]   addi v21, v6, 1  # live: [v7, v21, v9, zero, v8]
// [Asm]   addi v22, v7, 1  # live: [v8, v21, v9, zero, v22]
// [Asm] # control
// [Asm]   mv v6, v21  # live: [v8, v6, v9, zero, v22]
// [Asm]   mv v7, v22  # live: [v7, v6, v9, zero, v8]
// [Asm]   mv v8, v8  # live: [v7, v6, v9, zero, v8]
// [Asm]   mv v9, v9  # live: [v7, v6, v9, zero, v8]
// [Asm]   j .skip21l2_1_0  # live: [v7, v6, v9, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v14, v6], uses: [v8, v6, v14, v9, v7], upward_exposed: [v8, v6, v9, v7], params_defs: []
// [Asm] # live_in: [v7, v6, v9, zero, v8], live_out: [v8, v6, v9, zero, v7]
// [Asm] # block parameters: []
// [Asm] .skip21l2_1_6:
// [Asm]   addi v14, v6, 1  # live: [v7, v14, v9, zero, v8]
// [Asm] # control
// [Asm]   mv v6, v14  # live: [v7, v6, v9, zero, v8]
// [Asm]   mv v7, v7  # live: [v7, v6, v9, zero, v8]
// [Asm]   mv v8, v8  # live: [v7, v6, v9, zero, v8]
// [Asm]   mv v9, v9  # live: [v7, v6, v9, zero, v8]
// [Asm]   j .skip21l2_1_0  # live: [v7, v6, v9, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v18], uses: [v6], upward_exposed: [v6], params_defs: []
// [Asm] # live_in: [v6], live_out: [v18]
// [Asm] # block parameters: []
// [Asm] .skip21l2_1_7:
// [Asm] # control
// [Asm]   mv v18, v6  # live: [v18]
// [Asm] 
// [Asm] # block info: defs: [v19], uses: [v18], upward_exposed: [v18], params_defs: [v18]
// [Asm] # live_in: [v18], live_out: [v19]
// [Asm] # block parameters: [v18]
// [Asm] .skip21l2_1_9:
// [Asm] # control
// [Asm]   mv v19, v18  # live: [v19]
// [Asm] 
// [Asm] # block info: defs: [v20], uses: [v19], upward_exposed: [v19], params_defs: [v19]
// [Asm] # live_in: [v19], live_out: [v20]
// [Asm] # block parameters: [v19]
// [Asm] .skip21l2_1_10:
// [Asm] # control
// [Asm]   mv v20, v19  # live: [v20]
// [Asm] 
// [Asm] # block info: defs: [v23], uses: [v20], upward_exposed: [v20], params_defs: [v20]
// [Asm] # live_in: [v20], live_out: [v23]
// [Asm] # block parameters: [v20]
// [Asm] .skip21l2_1_11:
// [Asm] # control
// [Asm]   mv v23, v20  # live: [v23]
// [Asm]   j .skip21l2_1_12  # live: [v23]
// [Asm] 
// [Asm] # leaf false
// [Asm] bf5l1_2:
// [Asm] # block info: defs: [v2, t1, v16, v14, v26, v13, v22, v7, ft0, ft1, a1, s11, fa1, fa2, ft6, a4, fa6, a6, v19, ft5, ft10, v4, v6, ft7, ft4, v5, v21, ft9, a5, a0, fa4, ft2, a2, a3, v24, v9, s10, ft8, a7, t3, fa7, t0, fa5, v18, fa3, ft3, fa0, t4, t2, v3], uses: [v3, v5, v16, v14, v21, v26, a0, v22, v7, a2, a1, v24, s11, v9, v18, zero, v19, v4, v6, v2], upward_exposed: [a1, s11, a0, zero], params_defs: []
// [Asm] # live_in: [a1, s11, a0, zero], live_out: []
// [Asm] # block parameters: []
// [Asm] .bf5l1_2_0:
// [Asm]   # save_ctx1  # live: [zero, a0, a1, s11]
// [Asm]   mv v2, a0  # live: [zero, a1, s11, v2]
// [Asm]   mv v3, a1  # live: [v2, zero, s11, v3]
// [Asm]   addi v26, s11, -4  # live: [v2, zero, v26, v3]
// [Asm]   andi v4, v26, -8  # live: [v2, zero, v4, v3]
// [Asm]   mv s11, v4  # live: [v2, zero, v4, s11, v3]
// [Asm]   sw zero, 0(v4)  # live: [v2, zero, v4, s11, v3]
// [Asm]   li v24, 1024  # live: [v2, zero, v4, s11, v24, v3]
// [Asm]   mul v9, v24, v24  # live: [v2, zero, v4, s11, v9, v3]
// [Asm]   slliw v21, v9, 2  # live: [v2, v21, zero, v4, s11, v9, v3]
// [Asm]   sub v22, s11, v21  # live: [v2, zero, v22, v4, v9, v3]
// [Asm]   andi v5, v22, -8  # live: [v2, v5, zero, v4, v9, v3]
// [Asm]   mv s11, v5  # live: [v2, v5, zero, v4, s11, v9, v3]
// [Asm]   mv a1, v9  # live: [v2, v5, zero, v4, a1, s11, v3]
// [Asm]   mv a0, v5  # live: [v2, v5, zero, a0, v4, a1, s11, v3]
// [Asm]   mv a2, zero  # live: [v2, v5, zero, a0, v4, a2, a1, s11, v3]
// [Asm]   call memseti32  # live: [v2, v5, zero, v4, s11, v3]
// [Asm]   addi v19, s11, -4  # live: [v2, v5, zero, v19, v4, v3]
// [Asm]   andi v6, v19, -8  # live: [v2, v5, zero, v4, v6, v3]
// [Asm]   mv s11, v6  # live: [v2, v5, zero, v4, v6, s11, v3]
// [Asm]   sw zero, 0(v6)  # live: [v2, v5, zero, v4, v6, s11, v3]
// [Asm]   addi v16, s11, -48  # live: [v2, v5, v16, zero, v4, v6, v3]
// [Asm]   andi v7, v16, -8  # live: [v2, v5, zero, v7, v4, v6, v3]
// [Asm]   mv s11, v7  # live: [v2, v5, zero, v7, v4, v6, v3]
// [Asm]   la v18, aux40_8  # live: [v2, v5, v18, zero, v7, v4, v6, v3]
// [Asm]   sd v18, 0(v7)  # live: [v2, v5, zero, v7, v4, v6, v3]
// [Asm]   sd v2, 8(v7)  # live: [v5, zero, v7, v4, v6, v3]
// [Asm]   sd v3, 16(v7)  # live: [v4, v6, v5, zero, v7]
// [Asm]   sd v4, 24(v7)  # live: [v6, v5, zero, v7]
// [Asm]   sd v5, 32(v7)  # live: [v6, zero, v7]
// [Asm]   sd v6, 40(v7)  # live: [zero, v7]
// [Asm]   mv s10, v7  # live: [zero, v7]
// [Asm]   ld v14, 0(v7)  # live: [v14, zero]
// [Asm]   # save_ctx2  # live: [v14, zero]
// [Asm]   mv a0, zero  # live: [v14, zero, a0]
// [Asm]   jalr v14  # live: [zero, a0]
// [Asm]   mv v13, a0  # live: [zero]
// [Asm]   # restore_ctx2  # live: [zero]
// [Asm] # control
// [Asm]   mv a0, zero  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] T$start_14:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v2], uses: [a0, v2], upward_exposed: [], params_defs: []
// [Asm] # live_in: [], live_out: []
// [Asm] # block parameters: []
// [Asm] .T$start_14_0:
// [Asm]   # save_ctx1  # live: []
// [Asm]   # save_ctx2  # live: []
// [Asm]   call main136l2_4  # live: [a0]
// [Asm]   mv v2, a0  # live: [v2]
// [Asm]   # restore_ctx2  # live: [v2]
// [Asm] # control
// [Asm]   mv a0, v2  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] main136l2_4:
// [Asm] # block info: defs: [t1, v7, ft0, ft1, a1, s11, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, v4, v6, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, v9, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v2], uses: [zero, a0, v7, a2, v6, a1, s11, v9, v2], upward_exposed: [s11, zero], params_defs: []
// [Asm] # live_in: [s11, zero], live_out: []
// [Asm] # block parameters: []
// [Asm] .main136l2_4_0:
// [Asm]   # save_ctx1  # live: [s11, zero]
// [Asm]   li v6, 4096  # live: [v6, s11, zero]
// [Asm]   sub v7, s11, v6  # live: [zero, v7]
// [Asm]   andi v2, v7, -8  # live: [zero, v2]
// [Asm]   mv s11, v2  # live: [zero, v2]
// [Asm]   li v9, 1024  # live: [zero, v9, v2]
// [Asm]   mv a1, v9  # live: [a1, zero, v2]
// [Asm]   mv a0, v2  # live: [a1, zero, a0, v2]
// [Asm]   mv a2, zero  # live: [a2, a1, zero, a0, v2]
// [Asm]   call memseti32  # live: [zero, v2]
// [Asm]   # save_ctx2  # live: [zero, v2]
// [Asm]   mv a0, zero  # live: [zero, a0, v2]
// [Asm]   mv a1, v2  # live: [a1, zero, a0]
// [Asm]   call read_prog140l3_3  # live: [zero, a0]
// [Asm]   mv v4, a0  # live: [zero]
// [Asm]   # restore_ctx2  # live: [zero]
// [Asm] # control
// [Asm]   mv a0, zero  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] read_ch_until_newline_or_eof1l0_0:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, v10, a5, fa4, a0, ft2, a2, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v2], uses: [v10, a0, v2], upward_exposed: [], params_defs: []
// [Asm] # live_in: [], live_out: [v2]
// [Asm] # block parameters: []
// [Asm] .read_ch_until_newline_or_eof1l0_0_0:
// [Asm]   # save_ctx1  # live: []
// [Asm]   # save_ctx2  # live: []
// [Asm]   call minimbt_read_char  # live: [a0]
// [Asm]   mv v2, a0  # live: [v2]
// [Asm]   # restore_ctx2  # live: [v2]
// [Asm] # control
// [Asm]   li v10, 10  # live: [v10, v2]
// [Asm]   beq v2, v10, .read_ch_until_newline_or_eof1l0_0_1  # live: [v2]
// [Asm] 
// [Asm] # block info: defs: [v9], uses: [v9, v2], upward_exposed: [v2], params_defs: []
// [Asm] # live_in: [v2], live_out: [v2]
// [Asm] # block parameters: []
// [Asm] .read_ch_until_newline_or_eof1l0_0_2:
// [Asm] # control
// [Asm]   li v9, 13  # live: [v9, v2]
// [Asm]   bne v2, v9, .read_ch_until_newline_or_eof1l0_0_4  # live: [v2]
// [Asm] 
// [Asm] # block info: defs: [v5, v8], uses: [v8], upward_exposed: [], params_defs: []
// [Asm] # live_in: [], live_out: [v5]
// [Asm] # block parameters: []
// [Asm] .read_ch_until_newline_or_eof1l0_0_3:
// [Asm] # control
// [Asm]   li v8, -1  # live: [v8]
// [Asm]   mv v5, v8  # live: [v5]
// [Asm] 
// [Asm] # block info: defs: [v6], uses: [v5], upward_exposed: [v5], params_defs: [v5]
// [Asm] # live_in: [v5], live_out: [v6]
// [Asm] # block parameters: [v5]
// [Asm] .read_ch_until_newline_or_eof1l0_0_5:
// [Asm] # control
// [Asm]   mv v6, v5  # live: [v6]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [v6, a0], upward_exposed: [v6], params_defs: [v6]
// [Asm] # live_in: [v6], live_out: []
// [Asm] # block parameters: [v6]
// [Asm] .read_ch_until_newline_or_eof1l0_0_6:
// [Asm] # control
// [Asm]   mv a0, v6  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # block info: defs: [v6, v7], uses: [v7], upward_exposed: [], params_defs: []
// [Asm] # live_in: [], live_out: [v6]
// [Asm] # block parameters: []
// [Asm] .read_ch_until_newline_or_eof1l0_0_1:
// [Asm] # control
// [Asm]   li v7, -1  # live: [v7]
// [Asm]   mv v6, v7  # live: [v6]
// [Asm]   j .read_ch_until_newline_or_eof1l0_0_6  # live: [v6]
// [Asm] 
// [Asm] # block info: defs: [v5], uses: [v2], upward_exposed: [v2], params_defs: []
// [Asm] # live_in: [v2], live_out: [v5]
// [Asm] # block parameters: []
// [Asm] .read_ch_until_newline_or_eof1l0_0_4:
// [Asm] # control
// [Asm]   mv v5, v2  # live: [v5]
// [Asm]   j .read_ch_until_newline_or_eof1l0_0_5  # live: [v5]
// [Asm] 
// [Asm] # leaf false
// [Asm] read_prog140l3_3:
// [Asm] # block info: defs: [v3, v4, v5, v2], uses: [v3, a1, a0, v2], upward_exposed: [a1, a0], params_defs: []
// [Asm] # live_in: [a1, a0], live_out: [v4, v5]
// [Asm] # block parameters: []
// [Asm] .read_prog140l3_3_4:
// [Asm]   # save_ctx1  # live: [a1, a0]
// [Asm]   mv v2, a0  # live: [a1, v2]
// [Asm]   mv v3, a1  # live: [v2, v3]
// [Asm] # control
// [Asm]   mv v4, v2  # live: [v4, v3]
// [Asm]   mv v5, v3  # live: [v4, v5]
// [Asm] 
// [Asm] # block info: defs: [t1, v16, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, v6, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [v6, v16, a0], upward_exposed: [], params_defs: [v4, v5]
// [Asm] # live_in: [v4, v5], live_out: [v4, v5, v6]
// [Asm] # block parameters: [v4, v5]
// [Asm] .read_prog140l3_3_0:
// [Asm]   # save_ctx2  # live: [v4, v5]
// [Asm]   call read_ch_until_newline_or_eof1l0_0  # live: [v4, v5, a0]
// [Asm]   mv v6, a0  # live: [v4, v5, v6]
// [Asm]   # restore_ctx2  # live: [v4, v5, v6]
// [Asm] # control
// [Asm]   li v16, -1  # live: [v4, v5, v6, v16]
// [Asm]   beq v6, v16, .read_prog140l3_3_1  # live: [v4, v5, v6]
// [Asm] 
// [Asm] # block info: defs: [v4, v14, v15, v9], uses: [v5, v14, v4, v6, v15, v9], upward_exposed: [v4, v5, v6], params_defs: []
// [Asm] # live_in: [v4, v5, v6], live_out: [v4, v5]
// [Asm] # block parameters: []
// [Asm] .read_prog140l3_3_2:
// [Asm]   slliw v14, v4, 2  # live: [v4, v5, v6, v14]
// [Asm]   add v15, v5, v14  # live: [v4, v5, v6, v15]
// [Asm]   sw v6, 0(v15)  # live: [v4, v5]
// [Asm]   addi v9, v4, 1  # live: [v5, v9]
// [Asm] # control
// [Asm]   mv v4, v9  # live: [v4, v5]
// [Asm]   mv v5, v5  # live: [v4, v5]
// [Asm]   j .read_prog140l3_3_0  # live: [v4, v5]
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, v11, ft4, ft9, v10, a5, fa4, a0, ft2, a2, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [v4, v5, a1, v10, a0], upward_exposed: [v4, v5], params_defs: []
// [Asm] # live_in: [v4, v5], live_out: [v11]
// [Asm] # block parameters: []
// [Asm] .read_prog140l3_3_1:
// [Asm]   # save_ctx2  # live: [v4, v5]
// [Asm]   mv a0, v4  # live: [v5, a0]
// [Asm]   mv a1, v5  # live: [a1, a0]
// [Asm]   call bf5l1_2  # live: [a0]
// [Asm]   mv v10, a0  # live: [v10]
// [Asm]   # restore_ctx2  # live: [v10]
// [Asm] # control
// [Asm]   mv v11, v10  # live: [v11]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [v11, a0], upward_exposed: [v11], params_defs: [v11]
// [Asm] # live_in: [v11], live_out: []
// [Asm] # block parameters: [v11]
// [Asm] .read_prog140l3_3_3:
// [Asm] # control
// [Asm]   mv a0, v11  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] lp108_10:
// [Asm] # block info: defs: [v2, v5, v7, v8, v0, v4, v6, v3], uses: [v0, s10], upward_exposed: [s10], params_defs: []
// [Asm] # live_in: [s10, zero], live_out: [v2, v5, zero, v8, v7, v4, v6, v3]
// [Asm] # block parameters: []
// [Asm] .lp108_10_4:
// [Asm]   # save_ctx1  # live: [zero, s10]
// [Asm]   mv v0, s10  # live: [zero, v0]
// [Asm]   ld v2, 8(v0)  # live: [zero, v0, v2]
// [Asm]   ld v3, 16(v0)  # live: [v3, zero, v0, v2]
// [Asm]   lw v4, 24(v0)  # live: [v3, zero, v0, v4, v2]
// [Asm]   lw v5, 32(v0)  # live: [v3, v5, zero, v0, v4, v2]
// [Asm]   ld v6, 40(v0)  # live: [v3, v5, zero, v0, v4, v6, v2]
// [Asm]   ld v7, 48(v0)  # live: [v3, v5, zero, v7, v0, v4, v6, v2]
// [Asm]   ld v8, 56(v0)  # live: [v3, v5, zero, v8, v7, v4, v6, v2]
// [Asm] # control
// [Asm] 
// [Asm] # block info: defs: [v25, v24, v10, v9], uses: [v2, v25, v10, zero, v24, v9, v3], upward_exposed: [v3, zero, v2], params_defs: []
// [Asm] # live_in: [v3, v5, zero, v8, v7, v4, v6, v2], live_out: [v2, v5, zero, v8, v7, v4, v6, v3]
// [Asm] # block parameters: []
// [Asm] .lp108_10_0:
// [Asm]   lw v9, 0(v2)  # live: [v3, v5, zero, v8, v7, v4, v6, v9, v2]
// [Asm]   slliw v24, v9, 2  # live: [v3, v5, zero, v8, v7, v4, v6, v24, v2]
// [Asm]   add v25, v3, v24  # live: [v3, v25, v5, zero, v8, v7, v4, v6, v2]
// [Asm]   lw v10, 0(v25)  # live: [v3, v5, v10, zero, v8, v7, v4, v6, v2]
// [Asm] # control
// [Asm]   bne v10, zero, .lp108_10_2  # live: [v3, v5, zero, v8, v7, v4, v6, v2]
// [Asm] 
// [Asm] # block info: defs: [t1, v16, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, t3, a7, fa7, t0, fa5, v18, fa3, ft3, fa0, t4, t2, v15], uses: [v5, v16, zero, a0, v7, v4, a2, a1, v6, v15, a3], upward_exposed: [v4, v5, v6, zero, v7], params_defs: []
// [Asm] # live_in: [v4, v5, v6, zero, v7], live_out: [v18]
// [Asm] # block parameters: []
// [Asm] .lp108_10_1:
// [Asm]   addi v15, v4, 1  # live: [v6, v5, v15, zero, v7]
// [Asm]   # save_ctx2  # live: [v6, v5, v15, zero, v7]
// [Asm]   mv a0, v15  # live: [v6, v5, zero, a0, v7]
// [Asm]   mv a1, zero  # live: [a1, v6, v5, zero, a0, v7]
// [Asm]   mv a2, v5  # live: [a2, a1, v6, zero, a0, v7]
// [Asm]   mv a3, v6  # live: [a2, a1, a3, zero, a0, v7]
// [Asm]   call skip21l2_1  # live: [zero, a0, v7]
// [Asm]   mv v16, a0  # live: [v16, zero, v7]
// [Asm]   # restore_ctx2  # live: [v16, zero, v7]
// [Asm]   sw v16, 0(v7)  # live: [zero]
// [Asm] # control
// [Asm]   mv v18, zero  # live: [v18]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [v18, a0], upward_exposed: [v18], params_defs: [v18]
// [Asm] # live_in: [v18], live_out: []
// [Asm] # block parameters: [v18]
// [Asm] .lp108_10_3:
// [Asm] # control
// [Asm]   mv a0, v18  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # block info: defs: [t1, v13, ft0, ft1, a1, v12, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, v21, ft9, a5, a0, fa4, ft2, a2, a3, s10, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [v21, a0, v13, v8, v7, v4, v12], upward_exposed: [v7, v4, v8], params_defs: []
// [Asm] # live_in: [v2, v5, zero, v8, v7, v4, v6, v3], live_out: [v2, v5, zero, v8, v7, v4, v6, v3]
// [Asm] # block parameters: []
// [Asm] .lp108_10_2:
// [Asm]   addi v12, v4, 1  # live: [v3, v5, zero, v8, v7, v4, v6, v12, v2]
// [Asm]   mv s10, v8  # live: [v3, v5, zero, v8, v7, v4, v6, v12, v2]
// [Asm]   ld v21, 0(v8)  # live: [v3, v5, v21, zero, v8, v7, v4, v6, v12, v2]
// [Asm]   # save_ctx2  # live: [v3, v5, v21, zero, v8, v7, v4, v6, v12, v2]
// [Asm]   mv a0, v12  # live: [v3, v5, v21, zero, a0, v8, v7, v4, v6, v2]
// [Asm]   jalr v21  # live: [v3, v5, zero, a0, v8, v7, v4, v6, v2]
// [Asm]   mv v13, a0  # live: [v3, v5, zero, v13, v8, v7, v4, v6, v2]
// [Asm]   # restore_ctx2  # live: [v3, v5, zero, v13, v8, v7, v4, v6, v2]
// [Asm]   sw v13, 0(v7)  # live: [v3, v5, zero, v8, v7, v4, v6, v2]
// [Asm] # control
// [Asm]   j .lp108_10_0  # live: [v3, v5, zero, v8, v7, v4, v6, v2]
// [Asm] 
// [Asm] # leaf false
// [Asm] aux40_8:
// [Asm] # block info: defs: [v2, v5, v7, v0, v4, v6, v9, v3], uses: [v0, s10, a0, v2], upward_exposed: [s10, a0], params_defs: []
// [Asm] # live_in: [s11, s10, a0], live_out: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] # block parameters: []
// [Asm] .aux40_8_28:
// [Asm]   # save_ctx1  # live: [a0, s11, s10]
// [Asm]   mv v0, s10  # live: [a0, v0, s11]
// [Asm]   mv v2, a0  # live: [v0, s11, v2]
// [Asm]   lw v3, 8(v0)  # live: [v2, v0, s11, v3]
// [Asm]   ld v4, 16(v0)  # live: [v2, v0, v4, s11, v3]
// [Asm]   ld v5, 24(v0)  # live: [v2, v5, v0, v4, s11, v3]
// [Asm]   ld v6, 32(v0)  # live: [v2, v5, v0, v4, v6, s11, v3]
// [Asm]   ld v7, 40(v0)  # live: [v2, v5, v7, v0, v4, v6, s11, v3]
// [Asm] # control
// [Asm]   mv v9, v2  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] 
// [Asm] # block info: defs: [], uses: [v9, v3], upward_exposed: [v9, v3], params_defs: [v9]
// [Asm] # live_in: [v5, v7, v0, v4, v6, s11, v9, v3], live_out: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] # block parameters: [v9]
// [Asm] .aux40_8_0:
// [Asm] # control
// [Asm]   bge v9, v3, .aux40_8_1  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] 
// [Asm] # block info: defs: [v11, v112, v111, v113], uses: [v11, v4, v112, v111, v9, v113], upward_exposed: [v4, v9], params_defs: []
// [Asm] # live_in: [v5, v7, v0, v4, v6, s11, v9, v3], live_out: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] # block parameters: []
// [Asm] .aux40_8_2:
// [Asm]   slliw v112, v9, 2  # live: [v112, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   add v113, v4, v112  # live: [v5, v7, v0, v4, v6, s11, v9, v113, v3]
// [Asm]   lw v11, 0(v113)  # live: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] # control
// [Asm]   li v111, 62  # live: [v11, v5, v7, v0, v4, v6, v111, s11, v9, v3]
// [Asm]   beq v11, v111, .aux40_8_3  # live: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] 
// [Asm] # block info: defs: [v110], uses: [v11, v110], upward_exposed: [v11], params_defs: []
// [Asm] # live_in: [v11, v5, v7, v0, v4, v6, s11, v9, v3], live_out: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] # block parameters: []
// [Asm] .aux40_8_4:
// [Asm] # control
// [Asm]   li v110, 60  # live: [v11, v5, v110, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   beq v11, v110, .aux40_8_5  # live: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] 
// [Asm] # block info: defs: [v109], uses: [v11, v109], upward_exposed: [v11], params_defs: []
// [Asm] # live_in: [v11, v5, v7, v0, v4, v6, s11, v9, v3], live_out: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] # block parameters: []
// [Asm] .aux40_8_6:
// [Asm] # control
// [Asm]   li v109, 43  # live: [v11, v109, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   beq v11, v109, .aux40_8_7  # live: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] 
// [Asm] # block info: defs: [v108], uses: [v11, v108], upward_exposed: [v11], params_defs: []
// [Asm] # live_in: [v11, v5, v7, v0, v4, v6, s11, v9, v3], live_out: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] # block parameters: []
// [Asm] .aux40_8_8:
// [Asm] # control
// [Asm]   li v108, 45  # live: [v11, v5, v7, v0, v4, v6, v108, s11, v9, v3]
// [Asm]   beq v11, v108, .aux40_8_9  # live: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] 
// [Asm] # block info: defs: [v107], uses: [v11, v107], upward_exposed: [v11], params_defs: []
// [Asm] # live_in: [v11, v5, v7, v0, v4, v6, s11, v9, v3], live_out: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] # block parameters: []
// [Asm] .aux40_8_10:
// [Asm] # control
// [Asm]   li v107, 46  # live: [v11, v5, v7, v0, v107, v4, v6, s11, v9, v3]
// [Asm]   beq v11, v107, .aux40_8_11  # live: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] 
// [Asm] # block info: defs: [v106], uses: [v11, v106], upward_exposed: [v11], params_defs: []
// [Asm] # live_in: [v11, v5, v7, v0, v4, v6, s11, v9, v3], live_out: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] # block parameters: []
// [Asm] .aux40_8_12:
// [Asm] # control
// [Asm]   li v106, 44  # live: [v11, v106, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   beq v11, v106, .aux40_8_13  # live: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] 
// [Asm] # block info: defs: [v105], uses: [v11, v105], upward_exposed: [v11], params_defs: []
// [Asm] # live_in: [v11, v5, v7, v0, v4, v6, s11, v9, v3], live_out: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] # block parameters: []
// [Asm] .aux40_8_14:
// [Asm] # control
// [Asm]   li v105, 91  # live: [v11, v5, v7, v0, v105, v4, v6, s11, v9, v3]
// [Asm]   beq v11, v105, .aux40_8_15  # live: [v11, v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] 
// [Asm] # block info: defs: [v104], uses: [v11, v104], upward_exposed: [v11], params_defs: []
// [Asm] # live_in: [v11, v9], live_out: [v9]
// [Asm] # block parameters: []
// [Asm] .aux40_8_16:
// [Asm] # control
// [Asm]   li v104, 93  # live: [v11, v104, v9]
// [Asm]   bne v11, v104, .aux40_8_18  # live: [v9]
// [Asm] 
// [Asm] # block info: defs: [v20], uses: [v9], upward_exposed: [v9], params_defs: []
// [Asm] # live_in: [v9], live_out: [v20]
// [Asm] # block parameters: []
// [Asm] .aux40_8_17:
// [Asm] # control
// [Asm]   mv v20, v9  # live: [v20]
// [Asm] 
// [Asm] # block info: defs: [v21], uses: [v20], upward_exposed: [v20], params_defs: [v20]
// [Asm] # live_in: [v20], live_out: [v21]
// [Asm] # block parameters: [v20]
// [Asm] .aux40_8_19:
// [Asm] # control
// [Asm]   mv v21, v20  # live: [v21]
// [Asm] 
// [Asm] # block info: defs: [v22], uses: [v21], upward_exposed: [v21], params_defs: [v21]
// [Asm] # live_in: [v21], live_out: [v22]
// [Asm] # block parameters: [v21]
// [Asm] .aux40_8_20:
// [Asm] # control
// [Asm]   mv v22, v21  # live: [v22]
// [Asm] 
// [Asm] # block info: defs: [v23], uses: [v22], upward_exposed: [v22], params_defs: [v22]
// [Asm] # live_in: [v22], live_out: [v23]
// [Asm] # block parameters: [v22]
// [Asm] .aux40_8_21:
// [Asm] # control
// [Asm]   mv v23, v22  # live: [v23]
// [Asm] 
// [Asm] # block info: defs: [v24], uses: [v23], upward_exposed: [v23], params_defs: [v23]
// [Asm] # live_in: [v23], live_out: [v24]
// [Asm] # block parameters: [v23]
// [Asm] .aux40_8_22:
// [Asm] # control
// [Asm]   mv v24, v23  # live: [v24]
// [Asm] 
// [Asm] # block info: defs: [v25], uses: [v24], upward_exposed: [v24], params_defs: [v24]
// [Asm] # live_in: [v24], live_out: [v25]
// [Asm] # block parameters: [v24]
// [Asm] .aux40_8_23:
// [Asm] # control
// [Asm]   mv v25, v24  # live: [v25]
// [Asm] 
// [Asm] # block info: defs: [v26], uses: [v25], upward_exposed: [v25], params_defs: [v25]
// [Asm] # live_in: [v25], live_out: [v26]
// [Asm] # block parameters: [v25]
// [Asm] .aux40_8_24:
// [Asm] # control
// [Asm]   mv v26, v25  # live: [v26]
// [Asm] 
// [Asm] # block info: defs: [v27], uses: [v26], upward_exposed: [v26], params_defs: [v26]
// [Asm] # live_in: [v26], live_out: [v27]
// [Asm] # block parameters: [v26]
// [Asm] .aux40_8_25:
// [Asm] # control
// [Asm]   mv v27, v26  # live: [v27]
// [Asm] 
// [Asm] # block info: defs: [v61], uses: [v27], upward_exposed: [v27], params_defs: [v27]
// [Asm] # live_in: [v27], live_out: [v61]
// [Asm] # block parameters: [v27]
// [Asm] .aux40_8_26:
// [Asm] # control
// [Asm]   mv v61, v27  # live: [v61]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [v61, a0], upward_exposed: [v61], params_defs: [v61]
// [Asm] # live_in: [v61], live_out: []
// [Asm] # block parameters: [v61]
// [Asm] .aux40_8_27:
// [Asm] # control
// [Asm]   mv a0, v61  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # block info: defs: [v61], uses: [v9], upward_exposed: [v9], params_defs: []
// [Asm] # live_in: [v9], live_out: [v61]
// [Asm] # block parameters: []
// [Asm] .aux40_8_1:
// [Asm] # control
// [Asm]   mv v61, v9  # live: [v61]
// [Asm]   j .aux40_8_27  # live: [v61]
// [Asm] 
// [Asm] # block info: defs: [v58, v57, v9, v60], uses: [v5, v58, v57, v9, v60], upward_exposed: [v5, v9], params_defs: []
// [Asm] # live_in: [v5, v7, v0, v4, v6, s11, v9, v3], live_out: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] # block parameters: []
// [Asm] .aux40_8_3:
// [Asm]   lw v57, 0(v5)  # live: [v5, v7, v0, v4, v6, s11, v57, v9, v3]
// [Asm]   addi v58, v57, 1  # live: [v5, v58, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   sw v58, 0(v5)  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   addi v60, v9, 1  # live: [v5, v7, v0, v4, v6, s11, v60, v3]
// [Asm] # control
// [Asm]   mv v9, v60  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   j .aux40_8_0  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] 
// [Asm] # block info: defs: [v53, v56, v54, v9], uses: [v5, v53, v56, v54, v9], upward_exposed: [v5, v9], params_defs: []
// [Asm] # live_in: [v5, v7, v0, v4, v6, s11, v9, v3], live_out: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] # block parameters: []
// [Asm] .aux40_8_5:
// [Asm]   lw v53, 0(v5)  # live: [v5, v53, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   addi v54, v53, -1  # live: [v5, v7, v0, v4, v6, s11, v9, v54, v3]
// [Asm]   sw v54, 0(v5)  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   addi v56, v9, 1  # live: [v5, v56, v7, v0, v4, v6, s11, v3]
// [Asm] # control
// [Asm]   mv v9, v56  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   j .aux40_8_0  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] 
// [Asm] # block info: defs: [v72, v69, v48, v49, v50, v47, v70, v52, v9, v73], uses: [v72, v5, v69, v49, v48, v50, v47, v6, v70, v52, v9, v73], upward_exposed: [v5, v6, v9], params_defs: []
// [Asm] # live_in: [v5, v7, v0, v4, v6, s11, v9, v3], live_out: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] # block parameters: []
// [Asm] .aux40_8_7:
// [Asm]   lw v47, 0(v5)  # live: [v5, v7, v0, v4, v47, v6, s11, v9, v3]
// [Asm]   lw v48, 0(v5)  # live: [v5, v48, v7, v0, v4, v47, v6, s11, v9, v3]
// [Asm]   slliw v72, v48, 2  # live: [v72, v5, v7, v0, v4, v47, v6, s11, v9, v3]
// [Asm]   add v73, v6, v72  # live: [v73, v5, v7, v0, v4, v47, v6, s11, v9, v3]
// [Asm]   lw v49, 0(v73)  # live: [v5, v49, v7, v0, v4, v47, v6, s11, v9, v3]
// [Asm]   addi v50, v49, 1  # live: [v5, v50, v7, v0, v4, v47, v6, s11, v9, v3]
// [Asm]   slliw v69, v47, 2  # live: [v5, v69, v50, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   add v70, v6, v69  # live: [v5, v50, v7, v0, v4, v6, v70, s11, v9, v3]
// [Asm]   sw v50, 0(v70)  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   addi v52, v9, 1  # live: [v5, v7, v0, v4, v6, s11, v52, v3]
// [Asm] # control
// [Asm]   mv v9, v52  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   j .aux40_8_0  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] 
// [Asm] # block info: defs: [v82, v46, v42, v79, v78, v41, v81, v43, v44, v9], uses: [v5, v82, v46, v42, v79, v78, v81, v41, v43, v6, v44, v9], upward_exposed: [v5, v6, v9], params_defs: []
// [Asm] # live_in: [v5, v7, v0, v4, v6, s11, v9, v3], live_out: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] # block parameters: []
// [Asm] .aux40_8_9:
// [Asm]   lw v41, 0(v5)  # live: [v5, v7, v0, v4, v41, v6, s11, v9, v3]
// [Asm]   lw v42, 0(v5)  # live: [v5, v42, v7, v0, v4, v41, v6, s11, v9, v3]
// [Asm]   slliw v81, v42, 2  # live: [v5, v7, v0, v4, v41, v81, v6, s11, v9, v3]
// [Asm]   add v82, v6, v81  # live: [v5, v82, v7, v0, v4, v41, v6, s11, v9, v3]
// [Asm]   lw v43, 0(v82)  # live: [v5, v7, v0, v4, v41, v6, v43, s11, v9, v3]
// [Asm]   addi v44, v43, -1  # live: [v5, v7, v0, v4, v41, v6, s11, v44, v9, v3]
// [Asm]   slliw v78, v41, 2  # live: [v5, v78, v7, v0, v4, v6, s11, v44, v9, v3]
// [Asm]   add v79, v6, v78  # live: [v5, v79, v7, v0, v4, v6, s11, v44, v9, v3]
// [Asm]   sw v44, 0(v79)  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   addi v46, v9, 1  # live: [v5, v46, v7, v0, v4, v6, s11, v3]
// [Asm] # control
// [Asm]   mv v9, v46  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   j .aux40_8_0  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, v89, ft7, ft4, ft9, a5, a0, fa4, v88, ft2, a2, v37, a3, v9, v39, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, v38, t4, t2, v40], uses: [v5, a0, v88, v37, v38, v6, v89, v9, v40], upward_exposed: [v5, v6, v9], params_defs: []
// [Asm] # live_in: [v5, v7, v0, v4, v6, s11, v9, v3], live_out: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] # block parameters: []
// [Asm] .aux40_8_11:
// [Asm]   lw v37, 0(v5)  # live: [v5, v7, v0, v4, v37, v6, s11, v9, v3]
// [Asm]   slliw v88, v37, 2  # live: [v5, v7, v0, v88, v4, v6, s11, v9, v3]
// [Asm]   add v89, v6, v88  # live: [v5, v7, v0, v4, v6, s11, v9, v89, v3]
// [Asm]   lw v38, 0(v89)  # live: [v5, v7, v0, v4, v38, v6, s11, v9, v3]
// [Asm]   # save_ctx2  # live: [v5, v7, v0, v4, v38, v6, s11, v9, v3]
// [Asm]   mv a0, v38  # live: [v5, a0, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   call minimbt_print_char  # live: [v5, a0, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   mv v39, a0  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   # restore_ctx2  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   addi v40, v9, 1  # live: [v40, v5, v7, v0, v4, v6, s11, v3]
// [Asm] # control
// [Asm]   mv v9, v40  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   j .aux40_8_0  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, v33, fa1, v93, fa2, ft6, a4, fa6, a6, ft5, ft10, v34, ft7, ft4, ft9, a5, a0, fa4, v36, ft2, a2, a3, v9, ft8, t3, a7, fa7, t0, v94, fa5, fa3, ft3, fa0, t4, t2], uses: [v93, v94, v5, a0, v36, v6, v33, v34, v9], upward_exposed: [v5, v6, v9], params_defs: []
// [Asm] # live_in: [v5, v7, v0, v4, v6, s11, v9, v3], live_out: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] # block parameters: []
// [Asm] .aux40_8_13:
// [Asm]   lw v33, 0(v5)  # live: [v5, v7, v0, v4, v6, s11, v9, v33, v3]
// [Asm]   # save_ctx2  # live: [v5, v7, v0, v4, v6, s11, v9, v33, v3]
// [Asm]   call read_ch_until_newline_or_eof1l0_0  # live: [v5, a0, v7, v0, v4, v6, s11, v9, v33, v3]
// [Asm]   mv v34, a0  # live: [v3, v5, v7, v0, v4, v6, s11, v9, v34, v33]
// [Asm]   # restore_ctx2  # live: [v3, v5, v7, v0, v4, v6, s11, v9, v34, v33]
// [Asm]   slliw v93, v33, 2  # live: [v93, v5, v7, v0, v4, v6, s11, v9, v34, v3]
// [Asm]   add v94, v6, v93  # live: [v94, v5, v7, v0, v4, v6, s11, v9, v34, v3]
// [Asm]   sw v34, 0(v94)  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   addi v36, v9, 1  # live: [v5, v7, v36, v0, v4, v6, s11, v3]
// [Asm] # control
// [Asm]   mv v9, v36  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   j .aux40_8_0  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, v32, a1, s11, fa1, v99, fa2, ft6, a4, fa6, v8, a6, v103, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, v30, ft2, a2, a3, v31, s10, v9, v101, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [v5, a0, v7, v0, v32, s11, v31, v9, v101, v99, v8, v103, v4, v6, v3], upward_exposed: [v5, v7, v0, v4, v6, s11, v9, v3], params_defs: []
// [Asm] # live_in: [v5, v7, v0, v4, v6, s11, v9, v3], live_out: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] # block parameters: []
// [Asm] .aux40_8_15:
// [Asm]   sw v9, 0(v7)  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   addi v101, s11, -64  # live: [v101, v5, v7, v0, v4, v6, v9, v3]
// [Asm]   andi v8, v101, -8  # live: [v5, v7, v8, v0, v4, v6, v9, v3]
// [Asm]   mv s11, v8  # live: [v5, v7, v8, v0, v4, v6, s11, v9, v3]
// [Asm]   la v103, lp108_10  # live: [v5, v7, v8, v0, v103, v4, v6, s11, v9, v3]
// [Asm]   sd v103, 0(v8)  # live: [v5, v7, v8, v0, v4, v6, s11, v9, v3]
// [Asm]   sd v5, 8(v8)  # live: [v5, v7, v8, v0, v4, v6, s11, v9, v3]
// [Asm]   sd v6, 16(v8)  # live: [v5, v7, v8, v0, v4, v6, s11, v9, v3]
// [Asm]   sd v9, 24(v8)  # live: [v5, v7, v8, v0, v4, v6, s11, v3]
// [Asm]   sd v3, 32(v8)  # live: [v5, v7, v8, v0, v4, v6, s11, v3]
// [Asm]   sd v4, 40(v8)  # live: [v5, v7, v8, v0, v4, v6, s11, v3]
// [Asm]   sd v7, 48(v8)  # live: [v5, v7, v8, v0, v4, v6, s11, v3]
// [Asm]   sd v0, 56(v8)  # live: [v5, v7, v8, v0, v4, v6, s11, v3]
// [Asm]   mv s10, v8  # live: [v5, v7, v8, v0, v4, v6, s11, v3]
// [Asm]   ld v99, 0(v8)  # live: [v5, v99, v7, v0, v4, v6, s11, v3]
// [Asm]   # save_ctx2  # live: [v5, v99, v7, v0, v4, v6, s11, v3]
// [Asm]   jalr v99  # live: [v5, a0, v7, v0, v4, v6, s11, v3]
// [Asm]   mv v30, a0  # live: [v5, v7, v0, v4, v6, s11, v3]
// [Asm]   # restore_ctx2  # live: [v5, v7, v0, v4, v6, s11, v3]
// [Asm]   lw v31, 0(v7)  # live: [v5, v7, v0, v4, v6, s11, v31, v3]
// [Asm]   addi v32, v31, 1  # live: [v5, v7, v0, v4, v32, v6, s11, v3]
// [Asm] # control
// [Asm]   mv v9, v32  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm]   j .aux40_8_0  # live: [v5, v7, v0, v4, v6, s11, v9, v3]
// [Asm] 
// [Asm] # block info: defs: [v20], uses: [v9], upward_exposed: [v9], params_defs: []
// [Asm] # live_in: [v9], live_out: [v20]
// [Asm] # block parameters: []
// [Asm] .aux40_8_18:
// [Asm] # control
// [Asm]   mv v20, v9  # live: [v20]
// [Asm]   j .aux40_8_19  # live: [v20]
// [Asm] 
// [Asm] # leaf false
// [Asm] minimbt_main:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, s11, ra, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, s0, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, sp, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [sp, s0, ra, s11, a0], upward_exposed: [s0, ra, s11], params_defs: []
// [Asm] # live_in: [s0, ra, s11], live_out: []
// [Asm] # block parameters: []
// [Asm] .minimbt_main_b0:
// [Asm]   addi sp, sp, -32  # live: [s0, ra, s11]
// [Asm]   sd ra, 0(sp)  # live: [s0, s11]
// [Asm]   sd s0, 8(sp)  # live: [s11]
// [Asm]   sd s11, 16(sp)  # live: []
// [Asm]   la s11, large_heap_end  # live: []
// [Asm]   mv s0, sp  # live: [s0]
// [Asm]   la sp, large_stack_end  # live: [s0]
// [Asm]   call T$start_14  # live: [s0, a0]
// [Asm]   mv sp, s0  # live: [a0]
// [Asm]   ld ra, 0(sp)  # live: [a0]
// [Asm]   ld s0, 8(sp)  # live: [a0]
// [Asm]   ld s11, 16(sp)  # live: [a0]
// [Asm]   addi sp, sp, 32  # live: [a0]
// [Asm] # control
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] start:
// [Asm]   .zero 4
// [Asm] 
// [Knf] build_knf: LetRec({name: ("read_ch_until_newline_or_eof", Int), args: [], body: Let(("c", Var({val: Some(Int)})), App(Var("read_char"), []), If(Eq(Var("c"), Int(10)), Neg(Int(1), kind=Some(Int)), If(Eq(Var("c"), Int(13)), Neg(Int(1), kind=Some(Int)), Var("c"))))}, LetRec({name: ("bf", Unit), args: [("len", Int), ("prog", Array(Int))], body: Let(("ptr", Var({val: Some(Array(Int))})), Array(Int(1), Int(0)), Let(("cells", Var({val: Some(Array(Int))})), Array(Prim(Int(1024), Int(1024), Mul, kind=Some(Int)), Int(0)), Let(("next_pc", Var({val: Some(Array(Int))})), Array(Int(1), Int(0)), LetRec({name: ("skip", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)})), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(91)), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Add, kind=Some(Int))]), If(Eq(Var("i"), Int(93)), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")])))))}, LetRec({name: ("aux", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)}))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(62)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))))))))}, Let(("_", Var({val: Some(Int)})), App(Var("aux"), [Int(0)]), Unit))))))}, LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: Let(("len", Var({val: Some(Int)})), Int(1024), Let(("prog", Var({val: Some(Array(Int))})), Array(Var("len"), Int(0)), LetRec({name: ("read_prog", Var({val: Some(Unit)})), args: [("i", Var({val: Some(Int)}))], body: Let(("x", Var({val: Some(Int)})), App(Var("read_ch_until_newline_or_eof"), []), If(Eq(Var("x"), Neg(Int(1), kind=Some(Int))), App(Var("bf"), [Var("i"), Var("prog")]), Let(("_", Var({val: Some(Unit)})), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]))))}, Let(("_", Var({val: Some(Unit)})), App(Var("read_prog"), [Int(0)]), Unit))))}, App(Var("main"), []))))
// [Knf] build_knf: Let(("c", Var({val: Some(Int)})), App(Var("read_char"), []), If(Eq(Var("c"), Int(10)), Neg(Int(1), kind=Some(Int)), If(Eq(Var("c"), Int(13)), Neg(Int(1), kind=Some(Int)), Var("c"))))
// [Knf] build_knf: App(Var("read_char"), [])
// [Knf] build_knf: If(Eq(Var("c"), Int(10)), Neg(Int(1), kind=Some(Int)), If(Eq(Var("c"), Int(13)), Neg(Int(1), kind=Some(Int)), Var("c")))
// [Knf] build_knf: Var("c")
// [Knf] build_knf: Int(10)
// [Knf] build_knf: Neg(Int(1), kind=Some(Int))
// [Knf] build_knf: If(Eq(Var("c"), Int(13)), Neg(Int(1), kind=Some(Int)), Var("c"))
// [Knf] build_knf: Var("c")
// [Knf] build_knf: Int(13)
// [Knf] build_knf: Neg(Int(1), kind=Some(Int))
// [Knf] build_knf: Var("c")
// [Knf] build_knf: LetRec({name: ("bf", Unit), args: [("len", Int), ("prog", Array(Int))], body: Let(("ptr", Var({val: Some(Array(Int))})), Array(Int(1), Int(0)), Let(("cells", Var({val: Some(Array(Int))})), Array(Prim(Int(1024), Int(1024), Mul, kind=Some(Int)), Int(0)), Let(("next_pc", Var({val: Some(Array(Int))})), Array(Int(1), Int(0)), LetRec({name: ("skip", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)})), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(91)), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Add, kind=Some(Int))]), If(Eq(Var("i"), Int(93)), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")])))))}, LetRec({name: ("aux", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)}))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(62)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))))))))}, Let(("_", Var({val: Some(Int)})), App(Var("aux"), [Int(0)]), Unit))))))}, LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: Let(("len", Var({val: Some(Int)})), Int(1024), Let(("prog", Var({val: Some(Array(Int))})), Array(Var("len"), Int(0)), LetRec({name: ("read_prog", Var({val: Some(Unit)})), args: [("i", Var({val: Some(Int)}))], body: Let(("x", Var({val: Some(Int)})), App(Var("read_ch_until_newline_or_eof"), []), If(Eq(Var("x"), Neg(Int(1), kind=Some(Int))), App(Var("bf"), [Var("i"), Var("prog")]), Let(("_", Var({val: Some(Unit)})), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]))))}, Let(("_", Var({val: Some(Unit)})), App(Var("read_prog"), [Int(0)]), Unit))))}, App(Var("main"), [])))
// [Knf] build_knf: Let(("ptr", Var({val: Some(Array(Int))})), Array(Int(1), Int(0)), Let(("cells", Var({val: Some(Array(Int))})), Array(Prim(Int(1024), Int(1024), Mul, kind=Some(Int)), Int(0)), Let(("next_pc", Var({val: Some(Array(Int))})), Array(Int(1), Int(0)), LetRec({name: ("skip", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)})), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(91)), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Add, kind=Some(Int))]), If(Eq(Var("i"), Int(93)), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")])))))}, LetRec({name: ("aux", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)}))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(62)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))))))))}, Let(("_", Var({val: Some(Int)})), App(Var("aux"), [Int(0)]), Unit))))))
// [Knf] build_knf: Array(Int(1), Int(0))
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Let(("cells", Var({val: Some(Array(Int))})), Array(Prim(Int(1024), Int(1024), Mul, kind=Some(Int)), Int(0)), Let(("next_pc", Var({val: Some(Array(Int))})), Array(Int(1), Int(0)), LetRec({name: ("skip", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)})), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(91)), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Add, kind=Some(Int))]), If(Eq(Var("i"), Int(93)), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")])))))}, LetRec({name: ("aux", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)}))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(62)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))))))))}, Let(("_", Var({val: Some(Int)})), App(Var("aux"), [Int(0)]), Unit)))))
// [Knf] build_knf: Array(Prim(Int(1024), Int(1024), Mul, kind=Some(Int)), Int(0))
// [Knf] build_knf: Prim(Int(1024), Int(1024), Mul, kind=Some(Int))
// [Knf] build_knf: Int(1024)
// [Knf] build_knf: Int(1024)
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Let(("next_pc", Var({val: Some(Array(Int))})), Array(Int(1), Int(0)), LetRec({name: ("skip", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)})), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(91)), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Add, kind=Some(Int))]), If(Eq(Var("i"), Int(93)), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")])))))}, LetRec({name: ("aux", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)}))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(62)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))))))))}, Let(("_", Var({val: Some(Int)})), App(Var("aux"), [Int(0)]), Unit))))
// [Knf] build_knf: Array(Int(1), Int(0))
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Int(0)
// [Knf] build_knf: LetRec({name: ("skip", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)})), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(91)), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Add, kind=Some(Int))]), If(Eq(Var("i"), Int(93)), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")])))))}, LetRec({name: ("aux", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)}))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(62)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))))))))}, Let(("_", Var({val: Some(Int)})), App(Var("aux"), [Int(0)]), Unit)))
// [Knf] build_knf: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(91)), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Add, kind=Some(Int))]), If(Eq(Var("i"), Int(93)), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")])))))
// [Knf] build_knf: Var("len")
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(91)), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Add, kind=Some(Int))]), If(Eq(Var("i"), Int(93)), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")]))))
// [Knf] build_knf: Get(Var("prog"), Var("pc"))
// [Knf] build_knf: Var("prog")
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: If(Eq(Var("i"), Int(91)), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Add, kind=Some(Int))]), If(Eq(Var("i"), Int(93)), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")])))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(91)
// [Knf] build_knf: App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("skip")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Prim(Var("level"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("level")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: If(Eq(Var("i"), Int(93)), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")]))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(93)
// [Knf] build_knf: If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))]))
// [Knf] build_knf: Var("level")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Prim(Var("level"), Int(1), Sub, kind=Some(Int))])
// [Knf] build_knf: Var("skip")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Prim(Var("level"), Int(1), Sub, kind=Some(Int))
// [Knf] build_knf: Var("level")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Var("level")])
// [Knf] build_knf: Var("skip")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Var("level")
// [Knf] build_knf: LetRec({name: ("aux", Var({val: Some(Int)})), args: [("pc", Var({val: Some(Int)}))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(62)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))))))))}, Let(("_", Var({val: Some(Int)})), App(Var("aux"), [Int(0)]), Unit))
// [Knf] build_knf: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(62)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))))))))
// [Knf] build_knf: Var("len")
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Let(("i", Var({val: Some(Int)})), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Int(62)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc"))))))))))
// [Knf] build_knf: Get(Var("prog"), Var("pc"))
// [Knf] build_knf: Var("prog")
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: If(Eq(Var("i"), Int(62)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))))))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(62)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))]))
// [Knf] build_knf: Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int)))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Get(Var("ptr"), Int(0))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Int(1)
// [Knf] build_knf: App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("aux")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: If(Eq(Var("i"), Int(60)), Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc"))))))))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(60)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))]))
// [Knf] build_knf: Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int)))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=Some(Int))
// [Knf] build_knf: Get(Var("ptr"), Int(0))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Int(1)
// [Knf] build_knf: App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("aux")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: If(Eq(Var("i"), Int(43)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(43)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))]))
// [Knf] build_knf: Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int)))
// [Knf] build_knf: Var("cells")
// [Knf] build_knf: Get(Var("ptr"), Int(0))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Get(Var("cells"), Get(Var("ptr"), Int(0)))
// [Knf] build_knf: Var("cells")
// [Knf] build_knf: Get(Var("ptr"), Int(0))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Int(1)
// [Knf] build_knf: App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("aux")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: If(Eq(Var("i"), Int(45)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc"))))))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(45)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))]))
// [Knf] build_knf: Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int)))
// [Knf] build_knf: Var("cells")
// [Knf] build_knf: Get(Var("ptr"), Int(0))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=Some(Int))
// [Knf] build_knf: Get(Var("cells"), Get(Var("ptr"), Int(0)))
// [Knf] build_knf: Var("cells")
// [Knf] build_knf: Get(Var("ptr"), Int(0))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Int(1)
// [Knf] build_knf: App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("aux")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: If(Eq(Var("i"), Int(46)), Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(46)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))]))
// [Knf] build_knf: App(Var("print_char"), [Get(Var("cells"), Get(Var("ptr"), Int(0)))])
// [Knf] build_knf: Get(Var("cells"), Get(Var("ptr"), Int(0)))
// [Knf] build_knf: Var("cells")
// [Knf] build_knf: Get(Var("ptr"), Int(0))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("aux")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: If(Eq(Var("i"), Int(44)), Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc"))))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(44)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), [])), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))]))
// [Knf] build_knf: Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), []))
// [Knf] build_knf: Var("cells")
// [Knf] build_knf: Get(Var("ptr"), Int(0))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: App(Var("read_ch_until_newline_or_eof"), [])
// [Knf] build_knf: Var("read_ch_until_newline_or_eof")
// [Knf] build_knf: App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("aux")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: If(Eq(Var("i"), Int(91)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))), If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc")))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(91)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))]))))
// [Knf] build_knf: Put(Var("next_pc"), Int(0), Var("pc"))
// [Knf] build_knf: Var("next_pc")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: LetRec({name: ("lp", Var({val: Some(Unit)})), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))}, Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])))
// [Knf] build_knf: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit), Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), [])))
// [Knf] build_knf: Get(Var("cells"), Get(Var("ptr"), Int(0)))
// [Knf] build_knf: Var("cells")
// [Knf] build_knf: Get(Var("ptr"), Int(0))
// [Knf] build_knf: Var("ptr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])), Unit)
// [Knf] build_knf: Put(Var("next_pc"), Int(0), App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)]))
// [Knf] build_knf: Var("next_pc")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: App(Var("skip"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int)), Int(0)])
// [Knf] build_knf: Var("skip")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Unit
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])), App(Var("lp"), []))
// [Knf] build_knf: Put(Var("next_pc"), Int(0), App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))]))
// [Knf] build_knf: Var("next_pc")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: App(Var("aux"), [Prim(Var("pc"), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("aux")
// [Knf] build_knf: Prim(Var("pc"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: App(Var("lp"), [])
// [Knf] build_knf: Var("lp")
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("lp"), []), App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))]))
// [Knf] build_knf: App(Var("lp"), [])
// [Knf] build_knf: Var("lp")
// [Knf] build_knf: App(Var("aux"), [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("aux")
// [Knf] build_knf: Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Get(Var("next_pc"), Int(0))
// [Knf] build_knf: Var("next_pc")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Int(1)
// [Knf] build_knf: If(Eq(Var("i"), Int(93)), Var("pc"), Var("pc"))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(93)
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Var("pc")
// [Knf] build_knf: Let(("_", Var({val: Some(Int)})), App(Var("aux"), [Int(0)]), Unit)
// [Knf] build_knf: App(Var("aux"), [Int(0)])
// [Knf] build_knf: Var("aux")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Unit
// [Knf] build_knf: LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: Let(("len", Var({val: Some(Int)})), Int(1024), Let(("prog", Var({val: Some(Array(Int))})), Array(Var("len"), Int(0)), LetRec({name: ("read_prog", Var({val: Some(Unit)})), args: [("i", Var({val: Some(Int)}))], body: Let(("x", Var({val: Some(Int)})), App(Var("read_ch_until_newline_or_eof"), []), If(Eq(Var("x"), Neg(Int(1), kind=Some(Int))), App(Var("bf"), [Var("i"), Var("prog")]), Let(("_", Var({val: Some(Unit)})), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]))))}, Let(("_", Var({val: Some(Unit)})), App(Var("read_prog"), [Int(0)]), Unit))))}, App(Var("main"), []))
// [Knf] build_knf: Let(("len", Var({val: Some(Int)})), Int(1024), Let(("prog", Var({val: Some(Array(Int))})), Array(Var("len"), Int(0)), LetRec({name: ("read_prog", Var({val: Some(Unit)})), args: [("i", Var({val: Some(Int)}))], body: Let(("x", Var({val: Some(Int)})), App(Var("read_ch_until_newline_or_eof"), []), If(Eq(Var("x"), Neg(Int(1), kind=Some(Int))), App(Var("bf"), [Var("i"), Var("prog")]), Let(("_", Var({val: Some(Unit)})), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]))))}, Let(("_", Var({val: Some(Unit)})), App(Var("read_prog"), [Int(0)]), Unit))))
// [Knf] build_knf: Int(1024)
// [Knf] build_knf: Let(("prog", Var({val: Some(Array(Int))})), Array(Var("len"), Int(0)), LetRec({name: ("read_prog", Var({val: Some(Unit)})), args: [("i", Var({val: Some(Int)}))], body: Let(("x", Var({val: Some(Int)})), App(Var("read_ch_until_newline_or_eof"), []), If(Eq(Var("x"), Neg(Int(1), kind=Some(Int))), App(Var("bf"), [Var("i"), Var("prog")]), Let(("_", Var({val: Some(Unit)})), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]))))}, Let(("_", Var({val: Some(Unit)})), App(Var("read_prog"), [Int(0)]), Unit)))
// [Knf] build_knf: Array(Var("len"), Int(0))
// [Knf] build_knf: Var("len")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: LetRec({name: ("read_prog", Var({val: Some(Unit)})), args: [("i", Var({val: Some(Int)}))], body: Let(("x", Var({val: Some(Int)})), App(Var("read_ch_until_newline_or_eof"), []), If(Eq(Var("x"), Neg(Int(1), kind=Some(Int))), App(Var("bf"), [Var("i"), Var("prog")]), Let(("_", Var({val: Some(Unit)})), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]))))}, Let(("_", Var({val: Some(Unit)})), App(Var("read_prog"), [Int(0)]), Unit))
// [Knf] build_knf: Let(("x", Var({val: Some(Int)})), App(Var("read_ch_until_newline_or_eof"), []), If(Eq(Var("x"), Neg(Int(1), kind=Some(Int))), App(Var("bf"), [Var("i"), Var("prog")]), Let(("_", Var({val: Some(Unit)})), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]))))
// [Knf] build_knf: App(Var("read_ch_until_newline_or_eof"), [])
// [Knf] build_knf: Var("read_ch_until_newline_or_eof")
// [Knf] build_knf: If(Eq(Var("x"), Neg(Int(1), kind=Some(Int))), App(Var("bf"), [Var("i"), Var("prog")]), Let(("_", Var({val: Some(Unit)})), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))])))
// [Knf] build_knf: Var("x")
// [Knf] build_knf: Neg(Int(1), kind=Some(Int))
// [Knf] build_knf: App(Var("bf"), [Var("i"), Var("prog")])
// [Knf] build_knf: Var("bf")
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Var("prog")
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]))
// [Knf] build_knf: Put(Var("prog"), Var("i"), Var("x"))
// [Knf] build_knf: Var("prog")
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Var("x")
// [Knf] build_knf: App(Var("read_prog"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("read_prog")
// [Knf] build_knf: Prim(Var("i"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("read_prog"), [Int(0)]), Unit)
// [Knf] build_knf: App(Var("read_prog"), [Int(0)])
// [Knf] build_knf: Var("read_prog")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Unit
// [Knf] build_knf: App(Var("main"), [])
// [Knf] build_knf: Var("main")
// [Main]   .p2align 4
// [Main]   .bss
// [Main]   .type large_heap, @object
// [Main] large_heap:
// [Main]   .zero 1610612736
// [Main] large_heap_end:
// [Main] 
// [Main]   .p2align 4
// [Main]   .bss
// [Main]   .type large_stack, @object
// [Main] large_stack:
// [Main]   .zero 268435456
// [Main] large_stack_end:
// [Main] 
// [Main] __begin_text:
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl memseti32
// [Main]   .type memseti32, @function
// [Main] memseti32:
// [Main]   blez a1, .memseti32_b1
// [Main]   slli a1, a1, 2
// [Main]   add a1, a1, a0
// [Main] .memseti32_b0:
// [Main]   sw a2, 0(a0)
// [Main]   addi a0, a0, 4
// [Main]   bne a0, a1, .memseti32_b0
// [Main] .memseti32_b1:
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl skip21l2_1
// [Main]   .type skip21l2_1, @function
// [Main] # leaf true
// [Main] skip21l2_1:
// [Main] .skip21l2_1_13:
// [Main]   mv a4, a2
// [Main]   mv a2, a3
// [Main]   mv a3, a4
// [Main] 
// [Main] .skip21l2_1_0:
// [Main]   bge a0, a3, .skip21l2_1_1
// [Main] 
// [Main] .skip21l2_1_2:
// [Main]   slliw a4, a0, 2
// [Main]   add a4, a2, a4
// [Main]   lw a4, 0(a4)
// [Main]   li a5, 91
// [Main]   beq a4, a5, .skip21l2_1_3
// [Main] 
// [Main] .skip21l2_1_4:
// [Main]   li a5, 93
// [Main]   bne a4, a5, .skip21l2_1_6
// [Main] 
// [Main] .skip21l2_1_5:
// [Main]   beq a1, zero, .skip21l2_1_7
// [Main] 
// [Main] .skip21l2_1_8:
// [Main]   addi a0, a0, 1
// [Main]   addi a1, a1, -1
// [Main]   j .skip21l2_1_0
// [Main] 
// [Main] .skip21l2_1_1:
// [Main] 
// [Main] .skip21l2_1_12:
// [Main]   ret
// [Main] 
// [Main] .skip21l2_1_3:
// [Main]   addi a0, a0, 1
// [Main]   addi a1, a1, 1
// [Main]   j .skip21l2_1_0
// [Main] 
// [Main] .skip21l2_1_6:
// [Main]   addi a0, a0, 1
// [Main]   j .skip21l2_1_0
// [Main] 
// [Main] .skip21l2_1_7:
// [Main] 
// [Main] .skip21l2_1_9:
// [Main] 
// [Main] .skip21l2_1_10:
// [Main] 
// [Main] .skip21l2_1_11:
// [Main]   j .skip21l2_1_12
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl bf5l1_2
// [Main]   .type bf5l1_2, @function
// [Main] # leaf false
// [Main] bf5l1_2:
// [Main] .bf5l1_2_0:
// [Main]   addi sp, sp, -48
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s1, 16(sp)
// [Main]   sd s2, 24(sp)
// [Main]   sd s3, 32(sp)
// [Main]   mv s0, a0
// [Main]   mv s1, a1
// [Main]   addi a0, s11, -4
// [Main]   andi s2, a0, -8
// [Main]   mv s11, s2
// [Main]   sw zero, 0(s2)
// [Main]   li a0, 1024
// [Main]   mul a0, a0, a0
// [Main]   slliw a1, a0, 2
// [Main]   sub a1, s11, a1
// [Main]   andi s3, a1, -8
// [Main]   mv s11, s3
// [Main]   mv a1, a0
// [Main]   mv a0, s3
// [Main]   mv a2, zero
// [Main]   call memseti32
// [Main]   addi a0, s11, -4
// [Main]   andi a0, a0, -8
// [Main]   mv s11, a0
// [Main]   sw zero, 0(a0)
// [Main]   addi a1, s11, -48
// [Main]   andi a1, a1, -8
// [Main]   mv s11, a1
// [Main]   la a2, aux40_8
// [Main]   sd a2, 0(a1)
// [Main]   sd s0, 8(a1)
// [Main]   sd s1, 16(a1)
// [Main]   sd s2, 24(a1)
// [Main]   sd s3, 32(a1)
// [Main]   sd a0, 40(a1)
// [Main]   mv s10, a1
// [Main]   ld a1, 0(a1)
// [Main]   mv a0, zero
// [Main]   jalr a1
// [Main]   mv a0, zero
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s1, 16(sp)
// [Main]   ld s2, 24(sp)
// [Main]   ld s3, 32(sp)
// [Main]   addi sp, sp, 48
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl T$start_14
// [Main]   .type T$start_14, @function
// [Main] # leaf false
// [Main] T$start_14:
// [Main] .T$start_14_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   call main136l2_4
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl main136l2_4
// [Main]   .type main136l2_4, @function
// [Main] # leaf false
// [Main] main136l2_4:
// [Main] .main136l2_4_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   li a0, 4096
// [Main]   sub a0, s11, a0
// [Main]   andi s0, a0, -8
// [Main]   mv s11, s0
// [Main]   li a0, 1024
// [Main]   mv a1, a0
// [Main]   mv a0, s0
// [Main]   mv a2, zero
// [Main]   call memseti32
// [Main]   mv a0, zero
// [Main]   mv a1, s0
// [Main]   call read_prog140l3_3
// [Main]   mv a0, zero
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl read_ch_until_newline_or_eof1l0_0
// [Main]   .type read_ch_until_newline_or_eof1l0_0, @function
// [Main] # leaf false
// [Main] read_ch_until_newline_or_eof1l0_0:
// [Main] .read_ch_until_newline_or_eof1l0_0_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   call minimbt_read_char
// [Main]   li a1, 10
// [Main]   beq a0, a1, .read_ch_until_newline_or_eof1l0_0_1
// [Main] 
// [Main] .read_ch_until_newline_or_eof1l0_0_2:
// [Main]   li a1, 13
// [Main]   bne a0, a1, .read_ch_until_newline_or_eof1l0_0_4
// [Main] 
// [Main] .read_ch_until_newline_or_eof1l0_0_3:
// [Main]   li a0, -1
// [Main] 
// [Main] .read_ch_until_newline_or_eof1l0_0_5:
// [Main] 
// [Main] .read_ch_until_newline_or_eof1l0_0_6:
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main] .read_ch_until_newline_or_eof1l0_0_1:
// [Main]   li a0, -1
// [Main]   j .read_ch_until_newline_or_eof1l0_0_6
// [Main] 
// [Main] .read_ch_until_newline_or_eof1l0_0_4:
// [Main]   j .read_ch_until_newline_or_eof1l0_0_5
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl read_prog140l3_3
// [Main]   .type read_prog140l3_3, @function
// [Main] # leaf false
// [Main] read_prog140l3_3:
// [Main] .read_prog140l3_3_4:
// [Main]   addi sp, sp, -32
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s1, 16(sp)
// [Main]   mv s1, a0
// [Main]   mv s0, a1
// [Main] 
// [Main] .read_prog140l3_3_0:
// [Main]   call read_ch_until_newline_or_eof1l0_0
// [Main]   mv a1, a0
// [Main]   li a0, -1
// [Main]   beq a1, a0, .read_prog140l3_3_1
// [Main] 
// [Main] .read_prog140l3_3_2:
// [Main]   slliw a0, s1, 2
// [Main]   add a0, s0, a0
// [Main]   sw a1, 0(a0)
// [Main]   addi a0, s1, 1
// [Main]   mv s1, a0
// [Main]   j .read_prog140l3_3_0
// [Main] 
// [Main] .read_prog140l3_3_1:
// [Main]   mv a0, s1
// [Main]   mv a1, s0
// [Main]   call bf5l1_2
// [Main] 
// [Main] .read_prog140l3_3_3:
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s1, 16(sp)
// [Main]   addi sp, sp, 32
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl lp108_10
// [Main]   .type lp108_10, @function
// [Main] # leaf false
// [Main] lp108_10:
// [Main] .lp108_10_4:
// [Main]   addi sp, sp, -64
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s1, 16(sp)
// [Main]   sd s2, 24(sp)
// [Main]   sd s3, 32(sp)
// [Main]   sd s4, 40(sp)
// [Main]   sd s5, 48(sp)
// [Main]   sd s6, 56(sp)
// [Main]   mv a0, s10
// [Main]   ld s6, 8(a0)
// [Main]   ld s3, 16(a0)
// [Main]   lw s5, 24(a0)
// [Main]   lw s1, 32(a0)
// [Main]   ld s0, 40(a0)
// [Main]   ld s2, 48(a0)
// [Main]   ld s4, 56(a0)
// [Main] 
// [Main] .lp108_10_0:
// [Main]   lw a0, 0(s6)
// [Main]   slliw a0, a0, 2
// [Main]   add a0, s3, a0
// [Main]   lw a0, 0(a0)
// [Main]   bne a0, zero, .lp108_10_2
// [Main] 
// [Main] .lp108_10_1:
// [Main]   addi a0, s5, 1
// [Main]   mv a1, zero
// [Main]   mv a2, s1
// [Main]   mv a3, s0
// [Main]   call skip21l2_1
// [Main]   sw a0, 0(s2)
// [Main]   mv a0, zero
// [Main] 
// [Main] .lp108_10_3:
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s1, 16(sp)
// [Main]   ld s2, 24(sp)
// [Main]   ld s3, 32(sp)
// [Main]   ld s4, 40(sp)
// [Main]   ld s5, 48(sp)
// [Main]   ld s6, 56(sp)
// [Main]   addi sp, sp, 64
// [Main]   ret
// [Main] 
// [Main] .lp108_10_2:
// [Main]   addi a0, s5, 1
// [Main]   mv s10, s4
// [Main]   ld a1, 0(s4)
// [Main]   jalr a1
// [Main]   sw a0, 0(s2)
// [Main]   j .lp108_10_0
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl aux40_8
// [Main]   .type aux40_8, @function
// [Main] # leaf false
// [Main] aux40_8:
// [Main] .aux40_8_28:
// [Main]   addi sp, sp, -80
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s1, 16(sp)
// [Main]   sd s2, 24(sp)
// [Main]   sd s3, 32(sp)
// [Main]   sd s4, 40(sp)
// [Main]   sd s5, 48(sp)
// [Main]   sd s6, 56(sp)
// [Main]   sd s7, 64(sp)
// [Main]   mv s3, s10
// [Main]   lw s7, 8(s3)
// [Main]   ld s4, 16(s3)
// [Main]   ld s1, 24(s3)
// [Main]   ld s5, 32(s3)
// [Main]   ld s2, 40(s3)
// [Main]   mv s6, a0
// [Main] 
// [Main] .aux40_8_0:
// [Main]   bge s6, s7, .aux40_8_1
// [Main] 
// [Main] .aux40_8_2:
// [Main]   slliw a0, s6, 2
// [Main]   add a0, s4, a0
// [Main]   lw a1, 0(a0)
// [Main]   li a0, 62
// [Main]   beq a1, a0, .aux40_8_3
// [Main] 
// [Main] .aux40_8_4:
// [Main]   li a0, 60
// [Main]   beq a1, a0, .aux40_8_5
// [Main] 
// [Main] .aux40_8_6:
// [Main]   li a0, 43
// [Main]   beq a1, a0, .aux40_8_7
// [Main] 
// [Main] .aux40_8_8:
// [Main]   li a0, 45
// [Main]   beq a1, a0, .aux40_8_9
// [Main] 
// [Main] .aux40_8_10:
// [Main]   li a0, 46
// [Main]   beq a1, a0, .aux40_8_11
// [Main] 
// [Main] .aux40_8_12:
// [Main]   li a0, 44
// [Main]   beq a1, a0, .aux40_8_13
// [Main] 
// [Main] .aux40_8_14:
// [Main]   li a0, 91
// [Main]   beq a1, a0, .aux40_8_15
// [Main] 
// [Main] .aux40_8_16:
// [Main]   li a0, 93
// [Main]   bne a1, a0, .aux40_8_18
// [Main] 
// [Main] .aux40_8_17:
// [Main]   mv a0, s6
// [Main] 
// [Main] .aux40_8_19:
// [Main] 
// [Main] .aux40_8_20:
// [Main] 
// [Main] .aux40_8_21:
// [Main] 
// [Main] .aux40_8_22:
// [Main] 
// [Main] .aux40_8_23:
// [Main] 
// [Main] .aux40_8_24:
// [Main] 
// [Main] .aux40_8_25:
// [Main] 
// [Main] .aux40_8_26:
// [Main] 
// [Main] .aux40_8_27:
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s1, 16(sp)
// [Main]   ld s2, 24(sp)
// [Main]   ld s3, 32(sp)
// [Main]   ld s4, 40(sp)
// [Main]   ld s5, 48(sp)
// [Main]   ld s6, 56(sp)
// [Main]   ld s7, 64(sp)
// [Main]   addi sp, sp, 80
// [Main]   ret
// [Main] 
// [Main] .aux40_8_1:
// [Main]   mv a0, s6
// [Main]   j .aux40_8_27
// [Main] 
// [Main] .aux40_8_3:
// [Main]   lw a0, 0(s1)
// [Main]   addi a0, a0, 1
// [Main]   sw a0, 0(s1)
// [Main]   addi a0, s6, 1
// [Main]   mv s6, a0
// [Main]   j .aux40_8_0
// [Main] 
// [Main] .aux40_8_5:
// [Main]   lw a0, 0(s1)
// [Main]   addi a0, a0, -1
// [Main]   sw a0, 0(s1)
// [Main]   addi a0, s6, 1
// [Main]   mv s6, a0
// [Main]   j .aux40_8_0
// [Main] 
// [Main] .aux40_8_7:
// [Main]   lw a0, 0(s1)
// [Main]   lw a1, 0(s1)
// [Main]   slliw a1, a1, 2
// [Main]   add a1, s5, a1
// [Main]   lw a1, 0(a1)
// [Main]   addi a1, a1, 1
// [Main]   slliw a0, a0, 2
// [Main]   add a0, s5, a0
// [Main]   sw a1, 0(a0)
// [Main]   addi a0, s6, 1
// [Main]   mv s6, a0
// [Main]   j .aux40_8_0
// [Main] 
// [Main] .aux40_8_9:
// [Main]   lw a0, 0(s1)
// [Main]   lw a1, 0(s1)
// [Main]   slliw a1, a1, 2
// [Main]   add a1, s5, a1
// [Main]   lw a1, 0(a1)
// [Main]   addi a1, a1, -1
// [Main]   slliw a0, a0, 2
// [Main]   add a0, s5, a0
// [Main]   sw a1, 0(a0)
// [Main]   addi a0, s6, 1
// [Main]   mv s6, a0
// [Main]   j .aux40_8_0
// [Main] 
// [Main] .aux40_8_11:
// [Main]   lw a0, 0(s1)
// [Main]   slliw a0, a0, 2
// [Main]   add a0, s5, a0
// [Main]   lw a0, 0(a0)
// [Main]   call minimbt_print_char
// [Main]   addi a0, s6, 1
// [Main]   mv s6, a0
// [Main]   j .aux40_8_0
// [Main] 
// [Main] .aux40_8_13:
// [Main]   lw s0, 0(s1)
// [Main]   call read_ch_until_newline_or_eof1l0_0
// [Main]   slliw a1, s0, 2
// [Main]   add a1, s5, a1
// [Main]   sw a0, 0(a1)
// [Main]   addi a0, s6, 1
// [Main]   mv s6, a0
// [Main]   j .aux40_8_0
// [Main] 
// [Main] .aux40_8_15:
// [Main]   sw s6, 0(s2)
// [Main]   addi a0, s11, -64
// [Main]   andi a1, a0, -8
// [Main]   mv s11, a1
// [Main]   la a0, lp108_10
// [Main]   sd a0, 0(a1)
// [Main]   sd s1, 8(a1)
// [Main]   sd s5, 16(a1)
// [Main]   sd s6, 24(a1)
// [Main]   sd s7, 32(a1)
// [Main]   sd s4, 40(a1)
// [Main]   sd s2, 48(a1)
// [Main]   sd s3, 56(a1)
// [Main]   mv s10, a1
// [Main]   ld a0, 0(a1)
// [Main]   jalr a0
// [Main]   lw a0, 0(s2)
// [Main]   addi a0, a0, 1
// [Main]   mv s6, a0
// [Main]   j .aux40_8_0
// [Main] 
// [Main] .aux40_8_18:
// [Main]   mv a0, s6
// [Main]   j .aux40_8_19
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl minimbt_main
// [Main]   .type minimbt_main, @function
// [Main] # leaf false
// [Main] minimbt_main:
// [Main] .minimbt_main_b0:
// [Main]   addi sp, sp, -32
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s11, 16(sp)
// [Main]   la s11, large_heap_end
// [Main]   mv s0, sp
// [Main]   la sp, large_stack_end
// [Main]   call T$start_14
// [Main]   mv sp, s0
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s11, 16(sp)
// [Main]   addi sp, sp, 32
// [Main]   ret
// [Main] 
// [Main] __end_text:
// [Main]   .p2align 2
// [Main]   .bss
// [Main]   .globl start
// [Main]   .type start, @object
// [Main] start:
// [Main]   .zero 4
// [Main] 
// [Wasm] Lowering function main136l2_4
// [Wasm] Lowering insn Alloc(ty=Array(elem=Int32), mref=m0, fills=[Init(val=Int32(val=0))])
// [Wasm] Get Local name Mem(fref=f4, mref=m0) -> $f4.m0
// [Wasm] Lowering insn Call(ty=Unit, f=f3, args=[Int32(val=0), Mem(fref=f4, mref=m0)])
// [Wasm] Get Local name Mem(fref=f4, mref=m0) -> $f4.m0
// [Wasm] Lowering control Return(args=[Unit])
// [Wasm] Local Mem(fref=f4, mref=m0) -> $f4.m0
// [Wasm] Lowered function main136l2_4 to wasm
// [Wasm] Lowering function skip21l2_1
// [Wasm] Lowering control Return(args=[BlockParam(bref=b12, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b12, bpref=$b.0) -> $b12.$b.0
// [Wasm] Lowering control Jump(target=b12, args=[BlockParam(bref=b0, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b12, bpref=$b.0) -> $b12.$b.0
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.1), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%3), Insn(iref=%4), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3)])
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Lowering control Jump(target=b12, args=[BlockParam(bref=b11, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b11, bpref=$b.0) -> $b11.$b.0
// [Wasm] Get Local name BlockParam(bref=b12, bpref=$b.0) -> $b12.$b.0
// [Wasm] Lowering control Jump(target=b11, args=[BlockParam(bref=b10, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b10, bpref=$b.0) -> $b10.$b.0
// [Wasm] Get Local name BlockParam(bref=b11, bpref=$b.0) -> $b11.$b.0
// [Wasm] Lowering control Jump(target=b10, args=[BlockParam(bref=b9, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b9, bpref=$b.0) -> $b9.$b.0
// [Wasm] Get Local name BlockParam(bref=b10, bpref=$b.0) -> $b10.$b.0
// [Wasm] Lowering control Jump(target=b9, args=[BlockParam(bref=b0, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b9, bpref=$b.0) -> $b9.$b.0
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%8) -> $%8
// [Wasm] Lowering insn Op(ty=Int32, op=Sub, args=[BlockParam(bref=b0, bpref=$b.1), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%9) -> $%9
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%8), Insn(iref=%9), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3)])
// [Wasm] Get Local name Insn(iref=%8) -> $%8
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%9) -> $%9
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[BlockParam(bref=b0, bpref=$b.1), Int32(val=0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%7) -> $%7
// [Wasm] Lowering control Branch(cond=Insn(iref=%7), t=b7, t_args=[], f=b8, f_args=[])
// [Wasm] Get Local name Insn(iref=%7) -> $%7
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%11) -> $%11
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%11), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3)])
// [Wasm] Get Local name Insn(iref=%11) -> $%11
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=93)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Lowering control Branch(cond=Insn(iref=%6), t=b5, t_args=[], f=b6, f_args=[])
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.3), offset=BlockParam(bref=b0, bpref=$b.0), width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=91)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering control Branch(cond=Insn(iref=%2), t=b3, t_args=[], f=b4, f_args=[])
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering insn Op(ty=Bool, op=Le, args=[BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering control Branch(cond=Insn(iref=%0), t=b1, t_args=[], f=b2, f_args=[])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering control Jump(target=b0, args=[FnParam(fref=f1, fpref=$f.0), FnParam(fref=f1, fpref=$f.1), FnParam(fref=f1, fpref=$f.2), FnParam(fref=f1, fpref=$f.3)])
// [Wasm] Get Local name FnParam(fref=f1, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name FnParam(fref=f1, fpref=$f.1) -> $$f.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name FnParam(fref=f1, fpref=$f.2) -> $$f.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name FnParam(fref=f1, fpref=$f.3) -> $$f.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name FnParam(fref=f1, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name FnParam(fref=f1, fpref=$f.1) -> $$f.1
// [Wasm] Get Local name FnParam(fref=f1, fpref=$f.2) -> $$f.2
// [Wasm] Get Local name FnParam(fref=f1, fpref=$f.3) -> $$f.3
// [Wasm] Local BlockParam(bref=b12, bpref=$b.0) -> $b12.$b.0
// [Wasm] Local Insn(iref=%9) -> $%9
// [Wasm] Local BlockParam(bref=b10, bpref=$b.0) -> $b10.$b.0
// [Wasm] Local Insn(iref=%8) -> $%8
// [Wasm] Local BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Local BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Local BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Local BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Local Insn(iref=%0) -> $%0
// [Wasm] Local Insn(iref=%4) -> $%4
// [Wasm] Local Insn(iref=%3) -> $%3
// [Wasm] Local BlockParam(bref=b11, bpref=$b.0) -> $b11.$b.0
// [Wasm] Local Insn(iref=%7) -> $%7
// [Wasm] Local Insn(iref=%2) -> $%2
// [Wasm] Local Insn(iref=%1) -> $%1
// [Wasm] Local Insn(iref=%11) -> $%11
// [Wasm] Local Insn(iref=%6) -> $%6
// [Wasm] Local BlockParam(bref=b9, bpref=$b.0) -> $b9.$b.0
// [Wasm] Lowered function skip21l2_1 to wasm
// [Wasm] Lowering function lp108_10
// [Wasm] Get Local name FreeVar(fvref=^1) -> $^1
// [Wasm] Get Local name FreeVar(fvref=^2) -> $^2
// [Wasm] Get Local name FreeVar(fvref=^3) -> $^3
// [Wasm] Get Local name FreeVar(fvref=^4) -> $^4
// [Wasm] Get Local name FreeVar(fvref=^5) -> $^5
// [Wasm] Get Local name FreeVar(fvref=^6) -> $^6
// [Wasm] Get Local name FreeVar(fvref=^7) -> $^7
// [Wasm] Lowering control Return(args=[BlockParam(bref=b3, bpref=$b.0)])
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[FreeVar(fvref=^3), Int32(val=1)])
// [Wasm] Get Local name FreeVar(fvref=^3) -> $^3
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Lowering insn Call(ty=Int32, f=f1, args=[Insn(iref=%3), Int32(val=0), FreeVar(fvref=^4), FreeVar(fvref=^5)])
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Get Local name FreeVar(fvref=^4) -> $^4
// [Wasm] Get Local name FreeVar(fvref=^5) -> $^5
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=FreeVar(fvref=^6), index=0, width=@32), val=Insn(iref=%4))
// [Wasm] Get Local name FreeVar(fvref=^6) -> $^6
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering control Jump(target=b3, args=[Unit])
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[FreeVar(fvref=^3), Int32(val=1)])
// [Wasm] Get Local name FreeVar(fvref=^3) -> $^3
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Lowering insn Apply(ty=Int32, f=FreeVar(fvref=^7), args=[Insn(iref=%6)])
// [Wasm] Get Local name FreeVar(fvref=^7) -> $^7
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Get Local name FreeVar(fvref=^7) -> $^7
// [Wasm] Get Local name Insn(iref=%7) -> $%7
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=FreeVar(fvref=^6), index=0, width=@32), val=Insn(iref=%7))
// [Wasm] Get Local name FreeVar(fvref=^6) -> $^6
// [Wasm] Get Local name Insn(iref=%7) -> $%7
// [Wasm] Lowering control Jump(target=b0, args=[])
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=FreeVar(fvref=^1), index=0, width=@32))
// [Wasm] Get Local name FreeVar(fvref=^1) -> $^1
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=FreeVar(fvref=^2), offset=Insn(iref=%0), width=@32))
// [Wasm] Get Local name FreeVar(fvref=^2) -> $^2
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=0)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering control Branch(cond=Insn(iref=%2), t=b1, t_args=[], f=b2, f_args=[])
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering control Jump(target=b0, args=[])
// [Wasm] Local FreeVar(fvref=^6) -> $^6
// [Wasm] Local Insn(iref=%3) -> $%3
// [Wasm] Local FreeVar(fvref=^5) -> $^5
// [Wasm] Local Insn(iref=%7) -> $%7
// [Wasm] Local Insn(iref=%2) -> $%2
// [Wasm] Local FreeVar(fvref=^1) -> $^1
// [Wasm] Local FreeVar(fvref=^2) -> $^2
// [Wasm] Local Insn(iref=%1) -> $%1
// [Wasm] Local FreeVar(fvref=^4) -> $^4
// [Wasm] Local FreeVar(fvref=^3) -> $^3
// [Wasm] Local FreeVar(fvref=^7) -> $^7
// [Wasm] Local Insn(iref=%6) -> $%6
// [Wasm] Local Insn(iref=%0) -> $%0
// [Wasm] Local Insn(iref=%4) -> $%4
// [Wasm] Lowered function lp108_10 to wasm
// [Wasm] Lowering function aux40_8
// [Wasm] Get Local name FreeVar(fvref=^1) -> $^1
// [Wasm] Get Local name FreeVar(fvref=^2) -> $^2
// [Wasm] Get Local name FreeVar(fvref=^3) -> $^3
// [Wasm] Get Local name FreeVar(fvref=^4) -> $^4
// [Wasm] Get Local name FreeVar(fvref=^5) -> $^5
// [Wasm] Lowering control Return(args=[BlockParam(bref=b27, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b27, bpref=$b.0) -> $b27.$b.0
// [Wasm] Lowering control Jump(target=b27, args=[BlockParam(bref=b0, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b27, bpref=$b.0) -> $b27.$b.0
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=FreeVar(fvref=^3), index=0, width=@32))
// [Wasm] Get Local name FreeVar(fvref=^3) -> $^3
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[Insn(iref=%3), Int32(val=1)])
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=FreeVar(fvref=^3), index=0, width=@32), val=Insn(iref=%4))
// [Wasm] Get Local name FreeVar(fvref=^3) -> $^3
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%6)])
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=FreeVar(fvref=^3), index=0, width=@32))
// [Wasm] Get Local name FreeVar(fvref=^3) -> $^3
// [Wasm] Get Local name Insn(iref=%9) -> $%9
// [Wasm] Lowering insn Op(ty=Int32, op=Sub, args=[Insn(iref=%9), Int32(val=1)])
// [Wasm] Get Local name Insn(iref=%9) -> $%9
// [Wasm] Get Local name Insn(iref=%10) -> $%10
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=FreeVar(fvref=^3), index=0, width=@32), val=Insn(iref=%10))
// [Wasm] Get Local name FreeVar(fvref=^3) -> $^3
// [Wasm] Get Local name Insn(iref=%10) -> $%10
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%12) -> $%12
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%12)])
// [Wasm] Get Local name Insn(iref=%12) -> $%12
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=FreeVar(fvref=^3), index=0, width=@32))
// [Wasm] Get Local name FreeVar(fvref=^3) -> $^3
// [Wasm] Get Local name Insn(iref=%15) -> $%15
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=FreeVar(fvref=^3), index=0, width=@32))
// [Wasm] Get Local name FreeVar(fvref=^3) -> $^3
// [Wasm] Get Local name Insn(iref=%16) -> $%16
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=FreeVar(fvref=^4), offset=Insn(iref=%16), width=@32))
// [Wasm] Get Local name FreeVar(fvref=^4) -> $^4
// [Wasm] Get Local name Insn(iref=%16) -> $%16
// [Wasm] Get Local name Insn(iref=%17) -> $%17
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[Insn(iref=%17), Int32(val=1)])
// [Wasm] Get Local name Insn(iref=%17) -> $%17
// [Wasm] Get Local name Insn(iref=%18) -> $%18
// [Wasm] Lowering insn Store(ty=Int32, ma=Offset(ty=Int32, val=FreeVar(fvref=^4), offset=Insn(iref=%15), width=@32), val=Insn(iref=%18))
// [Wasm] Get Local name FreeVar(fvref=^4) -> $^4
// [Wasm] Get Local name Insn(iref=%15) -> $%15
// [Wasm] Get Local name Insn(iref=%18) -> $%18
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%20) -> $%20
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%20)])
// [Wasm] Get Local name Insn(iref=%20) -> $%20
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=FreeVar(fvref=^3), index=0, width=@32))
// [Wasm] Get Local name FreeVar(fvref=^3) -> $^3
// [Wasm] Get Local name Insn(iref=%23) -> $%23
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=FreeVar(fvref=^3), index=0, width=@32))
// [Wasm] Get Local name FreeVar(fvref=^3) -> $^3
// [Wasm] Get Local name Insn(iref=%24) -> $%24
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=FreeVar(fvref=^4), offset=Insn(iref=%24), width=@32))
// [Wasm] Get Local name FreeVar(fvref=^4) -> $^4
// [Wasm] Get Local name Insn(iref=%24) -> $%24
// [Wasm] Get Local name Insn(iref=%25) -> $%25
// [Wasm] Lowering insn Op(ty=Int32, op=Sub, args=[Insn(iref=%25), Int32(val=1)])
// [Wasm] Get Local name Insn(iref=%25) -> $%25
// [Wasm] Get Local name Insn(iref=%26) -> $%26
// [Wasm] Lowering insn Store(ty=Int32, ma=Offset(ty=Int32, val=FreeVar(fvref=^4), offset=Insn(iref=%23), width=@32), val=Insn(iref=%26))
// [Wasm] Get Local name FreeVar(fvref=^4) -> $^4
// [Wasm] Get Local name Insn(iref=%23) -> $%23
// [Wasm] Get Local name Insn(iref=%26) -> $%26
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%28) -> $%28
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%28)])
// [Wasm] Get Local name Insn(iref=%28) -> $%28
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=FreeVar(fvref=^3), index=0, width=@32))
// [Wasm] Get Local name FreeVar(fvref=^3) -> $^3
// [Wasm] Get Local name Insn(iref=%31) -> $%31
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=FreeVar(fvref=^4), offset=Insn(iref=%31), width=@32))
// [Wasm] Get Local name FreeVar(fvref=^4) -> $^4
// [Wasm] Get Local name Insn(iref=%31) -> $%31
// [Wasm] Get Local name Insn(iref=%32) -> $%32
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_char", args=[Insn(iref=%32)])
// [Wasm] Get Local name Insn(iref=%32) -> $%32
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%34) -> $%34
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%34)])
// [Wasm] Get Local name Insn(iref=%34) -> $%34
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=FreeVar(fvref=^3), index=0, width=@32))
// [Wasm] Get Local name FreeVar(fvref=^3) -> $^3
// [Wasm] Get Local name Insn(iref=%37) -> $%37
// [Wasm] Lowering insn Call(ty=Int32, f=f0, args=[])
// [Wasm] Get Local name Insn(iref=%38) -> $%38
// [Wasm] Lowering insn Store(ty=Int32, ma=Offset(ty=Int32, val=FreeVar(fvref=^4), offset=Insn(iref=%37), width=@32), val=Insn(iref=%38))
// [Wasm] Get Local name FreeVar(fvref=^4) -> $^4
// [Wasm] Get Local name Insn(iref=%37) -> $%37
// [Wasm] Get Local name Insn(iref=%38) -> $%38
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%40) -> $%40
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%40)])
// [Wasm] Get Local name Insn(iref=%40) -> $%40
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=FreeVar(fvref=^5), index=0, width=@32), val=BlockParam(bref=b0, bpref=$b.0))
// [Wasm] Get Local name FreeVar(fvref=^5) -> $^5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Lowering insn Alloc(ty=ClosureFn(params=[], ty=Unit), mref=m0, fills=[Field(index=0, val=Fn(fref=f10)), Field(index=1, val=FreeVar(fvref=^3)), Field(index=2, val=FreeVar(fvref=^4)), Field(index=3, val=BlockParam(bref=b0, bpref=$b.0)), Field(index=4, val=FreeVar(fvref=^1)), Field(index=5, val=FreeVar(fvref=^2)), Field(index=6, val=FreeVar(fvref=^5)), Field(index=7, val=Self(fref=f8))])
// [Wasm] Get Local name Mem(fref=f8, mref=m0) -> $f8.m0
// [Wasm] Get Local name Mem(fref=f8, mref=m0) -> $f8.m0
// [Wasm] Get Local name Mem(fref=f8, mref=m0) -> $f8.m0
// [Wasm] Get Local name FreeVar(fvref=^3) -> $^3
// [Wasm] Get Local name Mem(fref=f8, mref=m0) -> $f8.m0
// [Wasm] Get Local name FreeVar(fvref=^4) -> $^4
// [Wasm] Get Local name Mem(fref=f8, mref=m0) -> $f8.m0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Mem(fref=f8, mref=m0) -> $f8.m0
// [Wasm] Get Local name FreeVar(fvref=^1) -> $^1
// [Wasm] Get Local name Mem(fref=f8, mref=m0) -> $f8.m0
// [Wasm] Get Local name FreeVar(fvref=^2) -> $^2
// [Wasm] Get Local name Mem(fref=f8, mref=m0) -> $f8.m0
// [Wasm] Get Local name FreeVar(fvref=^5) -> $^5
// [Wasm] Get Local name Mem(fref=f8, mref=m0) -> $f8.m0
// [Wasm] Lowering insn Apply(ty=Unit, f=Mem(fref=f8, mref=m0), args=[])
// [Wasm] Get Local name Mem(fref=f8, mref=m0) -> $f8.m0
// [Wasm] Get Local name Mem(fref=f8, mref=m0) -> $f8.m0
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=FreeVar(fvref=^5), index=0, width=@32))
// [Wasm] Get Local name FreeVar(fvref=^5) -> $^5
// [Wasm] Get Local name Insn(iref=%46) -> $%46
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[Insn(iref=%46), Int32(val=1)])
// [Wasm] Get Local name Insn(iref=%46) -> $%46
// [Wasm] Get Local name Insn(iref=%47) -> $%47
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%47)])
// [Wasm] Get Local name Insn(iref=%47) -> $%47
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Lowering control Jump(target=b27, args=[BlockParam(bref=b26, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b26, bpref=$b.0) -> $b26.$b.0
// [Wasm] Get Local name BlockParam(bref=b27, bpref=$b.0) -> $b27.$b.0
// [Wasm] Lowering control Jump(target=b26, args=[BlockParam(bref=b25, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b25, bpref=$b.0) -> $b25.$b.0
// [Wasm] Get Local name BlockParam(bref=b26, bpref=$b.0) -> $b26.$b.0
// [Wasm] Lowering control Jump(target=b25, args=[BlockParam(bref=b24, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b24, bpref=$b.0) -> $b24.$b.0
// [Wasm] Get Local name BlockParam(bref=b25, bpref=$b.0) -> $b25.$b.0
// [Wasm] Lowering control Jump(target=b24, args=[BlockParam(bref=b23, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b23, bpref=$b.0) -> $b23.$b.0
// [Wasm] Get Local name BlockParam(bref=b24, bpref=$b.0) -> $b24.$b.0
// [Wasm] Lowering control Jump(target=b23, args=[BlockParam(bref=b22, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b22, bpref=$b.0) -> $b22.$b.0
// [Wasm] Get Local name BlockParam(bref=b23, bpref=$b.0) -> $b23.$b.0
// [Wasm] Lowering control Jump(target=b22, args=[BlockParam(bref=b21, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b21, bpref=$b.0) -> $b21.$b.0
// [Wasm] Get Local name BlockParam(bref=b22, bpref=$b.0) -> $b22.$b.0
// [Wasm] Lowering control Jump(target=b21, args=[BlockParam(bref=b20, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b20, bpref=$b.0) -> $b20.$b.0
// [Wasm] Get Local name BlockParam(bref=b21, bpref=$b.0) -> $b21.$b.0
// [Wasm] Lowering control Jump(target=b20, args=[BlockParam(bref=b19, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b19, bpref=$b.0) -> $b19.$b.0
// [Wasm] Get Local name BlockParam(bref=b20, bpref=$b.0) -> $b20.$b.0
// [Wasm] Lowering control Jump(target=b19, args=[BlockParam(bref=b0, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b19, bpref=$b.0) -> $b19.$b.0
// [Wasm] Lowering control Jump(target=b19, args=[BlockParam(bref=b0, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b19, bpref=$b.0) -> $b19.$b.0
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=93)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%49) -> $%49
// [Wasm] Lowering control Branch(cond=Insn(iref=%49), t=b17, t_args=[], f=b18, f_args=[])
// [Wasm] Get Local name Insn(iref=%49) -> $%49
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=91)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%42) -> $%42
// [Wasm] Lowering control Branch(cond=Insn(iref=%42), t=b15, t_args=[], f=b16, f_args=[])
// [Wasm] Get Local name Insn(iref=%42) -> $%42
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=44)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%36) -> $%36
// [Wasm] Lowering control Branch(cond=Insn(iref=%36), t=b13, t_args=[], f=b14, f_args=[])
// [Wasm] Get Local name Insn(iref=%36) -> $%36
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=46)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%30) -> $%30
// [Wasm] Lowering control Branch(cond=Insn(iref=%30), t=b11, t_args=[], f=b12, f_args=[])
// [Wasm] Get Local name Insn(iref=%30) -> $%30
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=45)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%22) -> $%22
// [Wasm] Lowering control Branch(cond=Insn(iref=%22), t=b9, t_args=[], f=b10, f_args=[])
// [Wasm] Get Local name Insn(iref=%22) -> $%22
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=43)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%14) -> $%14
// [Wasm] Lowering control Branch(cond=Insn(iref=%14), t=b7, t_args=[], f=b8, f_args=[])
// [Wasm] Get Local name Insn(iref=%14) -> $%14
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=60)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%8) -> $%8
// [Wasm] Lowering control Branch(cond=Insn(iref=%8), t=b5, t_args=[], f=b6, f_args=[])
// [Wasm] Get Local name Insn(iref=%8) -> $%8
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=FreeVar(fvref=^2), offset=BlockParam(bref=b0, bpref=$b.0), width=@32))
// [Wasm] Get Local name FreeVar(fvref=^2) -> $^2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=62)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering control Branch(cond=Insn(iref=%2), t=b3, t_args=[], f=b4, f_args=[])
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering insn Op(ty=Bool, op=Le, args=[FreeVar(fvref=^1), BlockParam(bref=b0, bpref=$b.0)])
// [Wasm] Get Local name FreeVar(fvref=^1) -> $^1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering control Branch(cond=Insn(iref=%0), t=b1, t_args=[], f=b2, f_args=[])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering control Jump(target=b0, args=[FnParam(fref=f8, fpref=$f.0)])
// [Wasm] Get Local name FnParam(fref=f8, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name FnParam(fref=f8, fpref=$f.0) -> $$f.0
// [Wasm] Local Insn(iref=%15) -> $%15
// [Wasm] Local FreeVar(fvref=^5) -> $^5
// [Wasm] Local FreeVar(fvref=^1) -> $^1
// [Wasm] Local FreeVar(fvref=^2) -> $^2
// [Wasm] Local Insn(iref=%8) -> $%8
// [Wasm] Local Insn(iref=%10) -> $%10
// [Wasm] Local Insn(iref=%25) -> $%25
// [Wasm] Local Insn(iref=%14) -> $%14
// [Wasm] Local FreeVar(fvref=^4) -> $^4
// [Wasm] Local BlockParam(bref=b26, bpref=$b.0) -> $b26.$b.0
// [Wasm] Local Insn(iref=%4) -> $%4
// [Wasm] Local BlockParam(bref=b25, bpref=$b.0) -> $b25.$b.0
// [Wasm] Local Insn(iref=%49) -> $%49
// [Wasm] Local Insn(iref=%42) -> $%42
// [Wasm] Local Insn(iref=%32) -> $%32
// [Wasm] Local Mem(fref=f8, mref=m0) -> $f8.m0
// [Wasm] Local Insn(iref=%1) -> $%1
// [Wasm] Local Insn(iref=%26) -> $%26
// [Wasm] Local BlockParam(bref=b23, bpref=$b.0) -> $b23.$b.0
// [Wasm] Local BlockParam(bref=b24, bpref=$b.0) -> $b24.$b.0
// [Wasm] Local Insn(iref=%6) -> $%6
// [Wasm] Local Insn(iref=%31) -> $%31
// [Wasm] Local BlockParam(bref=b19, bpref=$b.0) -> $b19.$b.0
// [Wasm] Local BlockParam(bref=b22, bpref=$b.0) -> $b22.$b.0
// [Wasm] Local Insn(iref=%28) -> $%28
// [Wasm] Local Insn(iref=%38) -> $%38
// [Wasm] Local Insn(iref=%46) -> $%46
// [Wasm] Local Insn(iref=%9) -> $%9
// [Wasm] Local Insn(iref=%16) -> $%16
// [Wasm] Local Insn(iref=%24) -> $%24
// [Wasm] Local Insn(iref=%37) -> $%37
// [Wasm] Local BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Local Insn(iref=%47) -> $%47
// [Wasm] Local Insn(iref=%0) -> $%0
// [Wasm] Local Insn(iref=%3) -> $%3
// [Wasm] Local Insn(iref=%18) -> $%18
// [Wasm] Local BlockParam(bref=b27, bpref=$b.0) -> $b27.$b.0
// [Wasm] Local Insn(iref=%22) -> $%22
// [Wasm] Local Insn(iref=%17) -> $%17
// [Wasm] Local Insn(iref=%23) -> $%23
// [Wasm] Local Insn(iref=%2) -> $%2
// [Wasm] Local Insn(iref=%20) -> $%20
// [Wasm] Local Insn(iref=%30) -> $%30
// [Wasm] Local BlockParam(bref=b21, bpref=$b.0) -> $b21.$b.0
// [Wasm] Local FreeVar(fvref=^3) -> $^3
// [Wasm] Local Insn(iref=%34) -> $%34
// [Wasm] Local BlockParam(bref=b20, bpref=$b.0) -> $b20.$b.0
// [Wasm] Local Insn(iref=%40) -> $%40
// [Wasm] Local Insn(iref=%36) -> $%36
// [Wasm] Local Insn(iref=%12) -> $%12
// [Wasm] Lowered function aux40_8 to wasm
// [Wasm] Lowering function bf5l1_2
// [Wasm] Lowering insn Alloc(ty=Array(elem=Int32), mref=m0, fills=[Init(val=Int32(val=0))])
// [Wasm] Get Local name Mem(fref=f2, mref=m0) -> $f2.m0
// [Wasm] Lowering insn Op(ty=Int32, op=Mul, args=[Int32(val=1024), Int32(val=1024)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering insn Alloc(ty=Array(elem=Int32), mref=m1, fills=[Init(val=Int32(val=0))])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Mem(fref=f2, mref=m1) -> $f2.m1
// [Wasm] Lowering insn Alloc(ty=Array(elem=Int32), mref=m2, fills=[Init(val=Int32(val=0))])
// [Wasm] Get Local name Mem(fref=f2, mref=m2) -> $f2.m2
// [Wasm] Lowering insn Alloc(ty=ClosureFn(params=[Int32], ty=Int32), mref=m3, fills=[Field(index=0, val=Fn(fref=f8)), Field(index=1, val=FnParam(fref=f2, fpref=$f.0)), Field(index=2, val=FnParam(fref=f2, fpref=$f.1)), Field(index=3, val=Mem(fref=f2, mref=m0)), Field(index=4, val=Mem(fref=f2, mref=m1)), Field(index=5, val=Mem(fref=f2, mref=m2))])
// [Wasm] Get Local name Mem(fref=f2, mref=m3) -> $f2.m3
// [Wasm] Get Local name Mem(fref=f2, mref=m3) -> $f2.m3
// [Wasm] Get Local name Mem(fref=f2, mref=m3) -> $f2.m3
// [Wasm] Get Local name FnParam(fref=f2, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name Mem(fref=f2, mref=m3) -> $f2.m3
// [Wasm] Get Local name FnParam(fref=f2, fpref=$f.1) -> $$f.1
// [Wasm] Get Local name Mem(fref=f2, mref=m3) -> $f2.m3
// [Wasm] Get Local name Mem(fref=f2, mref=m0) -> $f2.m0
// [Wasm] Get Local name Mem(fref=f2, mref=m3) -> $f2.m3
// [Wasm] Get Local name Mem(fref=f2, mref=m1) -> $f2.m1
// [Wasm] Get Local name Mem(fref=f2, mref=m3) -> $f2.m3
// [Wasm] Get Local name Mem(fref=f2, mref=m2) -> $f2.m2
// [Wasm] Lowering insn Apply(ty=Int32, f=Mem(fref=f2, mref=m3), args=[Int32(val=0)])
// [Wasm] Get Local name Mem(fref=f2, mref=m3) -> $f2.m3
// [Wasm] Get Local name Mem(fref=f2, mref=m3) -> $f2.m3
// [Wasm] Get Local name Insn(iref=%5) -> $%5
// [Wasm] Lowering control Return(args=[Unit])
// [Wasm] Get Local name FnParam(fref=f2, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name FnParam(fref=f2, fpref=$f.1) -> $$f.1
// [Wasm] Local Insn(iref=%1) -> $%1
// [Wasm] Local Mem(fref=f2, mref=m1) -> $f2.m1
// [Wasm] Local Mem(fref=f2, mref=m2) -> $f2.m2
// [Wasm] Local Mem(fref=f2, mref=m0) -> $f2.m0
// [Wasm] Local Mem(fref=f2, mref=m3) -> $f2.m3
// [Wasm] Local Insn(iref=%5) -> $%5
// [Wasm] Lowered function bf5l1_2 to wasm
// [Wasm] Lowering function read_prog140l3_3
// [Wasm] Lowering control Return(args=[BlockParam(bref=b3, bpref=$b.0)])
// [Wasm] Lowering insn Call(ty=Unit, f=f2, args=[BlockParam(bref=b0, bpref=$b.0), BlockParam(bref=b0, bpref=$b.1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Lowering control Jump(target=b3, args=[Insn(iref=%2)])
// [Wasm] Lowering insn Store(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.1), offset=BlockParam(bref=b0, bpref=$b.0), width=@32), val=Insn(iref=%0))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%4), BlockParam(bref=b0, bpref=$b.1)])
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Lowering insn Call(ty=Int32, f=f0, args=[])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%0), Int32(val=-1)])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering control Branch(cond=Insn(iref=%1), t=b1, t_args=[], f=b2, f_args=[])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering control Jump(target=b0, args=[FnParam(fref=f3, fpref=$f.0), FnParam(fref=f3, fpref=$f.1)])
// [Wasm] Get Local name FnParam(fref=f3, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name FnParam(fref=f3, fpref=$f.1) -> $$f.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name FnParam(fref=f3, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name FnParam(fref=f3, fpref=$f.1) -> $$f.1
// [Wasm] Local Insn(iref=%1) -> $%1
// [Wasm] Local BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Local BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Local Insn(iref=%0) -> $%0
// [Wasm] Local Insn(iref=%4) -> $%4
// [Wasm] Lowered function read_prog140l3_3 to wasm
// [Wasm] Lowering function T$start_14
// [Wasm] Lowering insn Call(ty=Unit, f=f4, args=[])
// [Wasm] Lowering control Return(args=[Insn(iref=%0)])
// [Wasm] Lowered function T$start_14 to wasm
// [Wasm] Lowering function read_ch_until_newline_or_eof1l0_0
// [Wasm] Lowering control Return(args=[BlockParam(bref=b6, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Lowering control Jump(target=b6, args=[Int32(val=-1)])
// [Wasm] Get Local name BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Lowering control Jump(target=b6, args=[BlockParam(bref=b5, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b5, bpref=$b.0) -> $b5.$b.0
// [Wasm] Get Local name BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Lowering control Jump(target=b5, args=[Int32(val=-1)])
// [Wasm] Get Local name BlockParam(bref=b5, bpref=$b.0) -> $b5.$b.0
// [Wasm] Lowering control Jump(target=b5, args=[Insn(iref=%0)])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Get Local name BlockParam(bref=b5, bpref=$b.0) -> $b5.$b.0
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%0), Int32(val=13)])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering control Branch(cond=Insn(iref=%2), t=b3, t_args=[], f=b4, f_args=[])
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering insn ExtCall(ty=Int32, ext_f="minimbt_read_char", args=[])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%0), Int32(val=10)])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering control Branch(cond=Insn(iref=%1), t=b1, t_args=[], f=b2, f_args=[])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Local Insn(iref=%1) -> $%1
// [Wasm] Local BlockParam(bref=b5, bpref=$b.0) -> $b5.$b.0
// [Wasm] Local BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Local Insn(iref=%0) -> $%0
// [Wasm] Local Insn(iref=%2) -> $%2
// [Wasm] Lowered function read_ch_until_newline_or_eof1l0_0 to wasm
// [Parser] flags: []
// [CoreOpt] eliminated tail rec call %5: Call(ty=Int32, f=f1, args=[Insn(iref=%3), Insn(iref=%4), FnParam(fref=f1, fpref=$f.2), FnParam(fref=f1, fpref=$f.3)])
// [CoreOpt] eliminated tail rec call %12: Call(ty=Int32, f=f1, args=[Insn(iref=%11), FnParam(fref=f1, fpref=$f.1), FnParam(fref=f1, fpref=$f.2), FnParam(fref=f1, fpref=$f.3)])
// [CoreOpt] eliminated tail rec call %10: Call(ty=Int32, f=f1, args=[Insn(iref=%8), Insn(iref=%9), FnParam(fref=f1, fpref=$f.2), FnParam(fref=f1, fpref=$f.3)])
// [CoreOpt] eliminated tail rec call %9: Apply(ty=Unit, f=Self(fref=f10), args=[])
// [CoreOpt] eliminated tail rec call %7: Apply(ty=Int32, f=Self(fref=f8), args=[Insn(iref=%6)])
// [CoreOpt] eliminated tail rec call %13: Apply(ty=Int32, f=Self(fref=f8), args=[Insn(iref=%12)])
// [CoreOpt] eliminated tail rec call %21: Apply(ty=Int32, f=Self(fref=f8), args=[Insn(iref=%20)])
// [CoreOpt] eliminated tail rec call %29: Apply(ty=Int32, f=Self(fref=f8), args=[Insn(iref=%28)])
// [CoreOpt] eliminated tail rec call %35: Apply(ty=Int32, f=Self(fref=f8), args=[Insn(iref=%34)])
// [CoreOpt] eliminated tail rec call %41: Apply(ty=Int32, f=Self(fref=f8), args=[Insn(iref=%40)])
// [CoreOpt] eliminated tail rec call %48: Apply(ty=Int32, f=Self(fref=f8), args=[Insn(iref=%47)])
// [CoreOpt] eliminated tail rec call %5: Call(ty=Unit, f=f3, args=[Insn(iref=%4), FnParam(fref=f3, fpref=$f.1)])
