
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.5.6
// timestamp : Mon Sep 20 15:14:53 2021 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fcvt.d.l.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fcvt.d.lu.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fcvt.d.s.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fcvt.d.w.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fcvt.d.wu.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fcvt.l.d.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fcvt.lu.d.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fcvt.s.d.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fcvt.w.d.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fcvt.wu.d.cgf \
 \
//                  -- xlen 64  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2021. IIT Madras. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fcvt.s.d instruction of the RISC-V FD extension for the fcvt.s.d_b24 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV64IFD")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*64.*);check ISA:=regex(.*I.*D.*);def TEST_CASE_1=True;",d_fcvt.s.d_b24)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x16,test_fp)
RVTEST_SIGBASE(x15,signature_x15_1)

inst_0:
// rs1 != rd, rs1==f22, rd==f28, fs1 == 0 and fe1 == 0x3fe and fm1 == 0xc7ae147ae147b and rm_val == 0  
// opcode: fcvt.s.d ; op1:f22; dest:f28; op1val:0x3fec7ae147ae147b; valaddr_reg:x16; val_offset:0; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f28, f22, 0x0, 0, x16, 0, x17, x15, 0, x18)

inst_1:
// rs1 == rd, rs1==f26, rd==f26, fs1 == 0 and fe1 == 0x3fe and fm1 == 0xccccccccccccd and rm_val == 4  
// opcode: fcvt.s.d ; op1:f26; dest:f26; op1val:0x3feccccccccccccd; valaddr_reg:x16; val_offset:8; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f26, f26, 0x4, 0, x16, 8, x17, x15, 16, x18)

inst_2:
// rs1==f15, rd==f2, fs1 == 0 and fe1 == 0x3fe and fm1 == 0xccccccccccccd and rm_val == 3  
// opcode: fcvt.s.d ; op1:f15; dest:f2; op1val:0x3feccccccccccccd; valaddr_reg:x16; val_offset:16; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f2, f15, 0x3, 0, x16, 16, x17, x15, 32, x18)

inst_3:
// rs1==f5, rd==f7, fs1 == 0 and fe1 == 0x3fe and fm1 == 0xccccccccccccd and rm_val == 2  
// opcode: fcvt.s.d ; op1:f5; dest:f7; op1val:0x3feccccccccccccd; valaddr_reg:x16; val_offset:24; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f7, f5, 0x2, 0, x16, 24, x17, x15, 48, x18)

inst_4:
// rs1==f25, rd==f13, fs1 == 0 and fe1 == 0x3fe and fm1 == 0xccccccccccccd and rm_val == 1  
// opcode: fcvt.s.d ; op1:f25; dest:f13; op1val:0x3feccccccccccccd; valaddr_reg:x16; val_offset:32; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f13, f25, 0x1, 0, x16, 32, x17, x15, 64, x18)

inst_5:
// rs1==f16, rd==f21, fs1 == 0 and fe1 == 0x3fe and fm1 == 0xccccccccccccd and rm_val == 0  
// opcode: fcvt.s.d ; op1:f16; dest:f21; op1val:0x3feccccccccccccd; valaddr_reg:x16; val_offset:40; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f21, f16, 0x0, 0, x16, 40, x17, x15, 80, x18)

inst_6:
// rs1==f24, rd==f17, fs1 == 1 and fe1 == 0x3fb and fm1 == 0x999999999999a and rm_val == 4  
// opcode: fcvt.s.d ; op1:f24; dest:f17; op1val:0xbfb999999999999a; valaddr_reg:x16; val_offset:48; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f17, f24, 0x4, 0, x16, 48, x17, x15, 96, x18)

inst_7:
// rs1==f13, rd==f20, fs1 == 1 and fe1 == 0x3fb and fm1 == 0x999999999999a and rm_val == 3  
// opcode: fcvt.s.d ; op1:f13; dest:f20; op1val:0xbfb999999999999a; valaddr_reg:x16; val_offset:56; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f20, f13, 0x3, 0, x16, 56, x17, x15, 112, x18)

inst_8:
// rs1==f10, rd==f31, fs1 == 1 and fe1 == 0x3fb and fm1 == 0x999999999999a and rm_val == 2  
// opcode: fcvt.s.d ; op1:f10; dest:f31; op1val:0xbfb999999999999a; valaddr_reg:x16; val_offset:64; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f31, f10, 0x2, 0, x16, 64, x17, x15, 128, x18)

inst_9:
// rs1==f8, rd==f16, fs1 == 1 and fe1 == 0x3fb and fm1 == 0x999999999999a and rm_val == 1  
// opcode: fcvt.s.d ; op1:f8; dest:f16; op1val:0xbfb999999999999a; valaddr_reg:x16; val_offset:72; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f16, f8, 0x1, 0, x16, 72, x17, x15, 144, x18)

inst_10:
// rs1==f3, rd==f11, fs1 == 1 and fe1 == 0x3fb and fm1 == 0x999999999999a and rm_val == 0  
// opcode: fcvt.s.d ; op1:f3; dest:f11; op1val:0xbfb999999999999a; valaddr_reg:x16; val_offset:80; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f3, 0x0, 0, x16, 80, x17, x15, 160, x18)

inst_11:
// rs1==f1, rd==f6, fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and rm_val == 4  
// opcode: fcvt.s.d ; op1:f1; dest:f6; op1val:0x3ff0000000000000; valaddr_reg:x16; val_offset:88; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f6, f1, 0x4, 0, x16, 88, x17, x15, 176, x18)

inst_12:
// rs1==f28, rd==f27, fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and rm_val == 3  
// opcode: fcvt.s.d ; op1:f28; dest:f27; op1val:0x3ff0000000000000; valaddr_reg:x16; val_offset:96; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f27, f28, 0x3, 0, x16, 96, x17, x15, 192, x18)

inst_13:
// rs1==f0, rd==f10, fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and rm_val == 2  
// opcode: fcvt.s.d ; op1:f0; dest:f10; op1val:0x3ff0000000000000; valaddr_reg:x16; val_offset:104; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f10, f0, 0x2, 0, x16, 104, x17, x15, 208, x18)

inst_14:
// rs1==f19, rd==f25, fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and rm_val == 1  
// opcode: fcvt.s.d ; op1:f19; dest:f25; op1val:0x3ff0000000000000; valaddr_reg:x16; val_offset:112; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f25, f19, 0x1, 0, x16, 112, x17, x15, 224, x18)

inst_15:
// rs1==f12, rd==f14, fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and rm_val == 0  
// opcode: fcvt.s.d ; op1:f12; dest:f14; op1val:0x3ff0000000000000; valaddr_reg:x16; val_offset:120; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f14, f12, 0x0, 0, x16, 120, x17, x15, 240, x18)

inst_16:
// rs1==f2, rd==f4, fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and rm_val == 4  
// opcode: fcvt.s.d ; op1:f2; dest:f4; op1val:0x0; valaddr_reg:x16; val_offset:128; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f4, f2, 0x4, 0, x16, 128, x17, x15, 256, x18)

inst_17:
// rs1==f31, rd==f22, fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and rm_val == 3  
// opcode: fcvt.s.d ; op1:f31; dest:f22; op1val:0x0; valaddr_reg:x16; val_offset:136; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f22, f31, 0x3, 0, x16, 136, x17, x15, 272, x18)

inst_18:
// rs1==f6, rd==f9, fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and rm_val == 2  
// opcode: fcvt.s.d ; op1:f6; dest:f9; op1val:0x0; valaddr_reg:x16; val_offset:144; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f9, f6, 0x2, 0, x16, 144, x17, x15, 288, x18)

inst_19:
// rs1==f4, rd==f18, fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and rm_val == 1  
// opcode: fcvt.s.d ; op1:f4; dest:f18; op1val:0x0; valaddr_reg:x16; val_offset:152; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f18, f4, 0x1, 0, x16, 152, x17, x15, 304, x18)

inst_20:
// rs1==f29, rd==f15, fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and rm_val == 0  
// opcode: fcvt.s.d ; op1:f29; dest:f15; op1val:0x0; valaddr_reg:x16; val_offset:160; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f15, f29, 0x0, 0, x16, 160, x17, x15, 320, x18)

inst_21:
// rs1==f9, rd==f1, fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000000 and rm_val == 4  
// opcode: fcvt.s.d ; op1:f9; dest:f1; op1val:0xbff0000000000000; valaddr_reg:x16; val_offset:168; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f1, f9, 0x4, 0, x16, 168, x17, x15, 336, x18)

inst_22:
// rs1==f17, rd==f29, fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000000 and rm_val == 3  
// opcode: fcvt.s.d ; op1:f17; dest:f29; op1val:0xbff0000000000000; valaddr_reg:x16; val_offset:176; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f29, f17, 0x3, 0, x16, 176, x17, x15, 352, x18)

inst_23:
// rs1==f30, rd==f12, fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000000 and rm_val == 2  
// opcode: fcvt.s.d ; op1:f30; dest:f12; op1val:0xbff0000000000000; valaddr_reg:x16; val_offset:184; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f12, f30, 0x2, 0, x16, 184, x17, x15, 368, x18)

inst_24:
// rs1==f7, rd==f24, fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000000 and rm_val == 1  
// opcode: fcvt.s.d ; op1:f7; dest:f24; op1val:0xbff0000000000000; valaddr_reg:x16; val_offset:192; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f24, f7, 0x1, 0, x16, 192, x17, x15, 384, x18)

inst_25:
// rs1==f20, rd==f23, fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000000 and rm_val == 0  
// opcode: fcvt.s.d ; op1:f20; dest:f23; op1val:0xbff0000000000000; valaddr_reg:x16; val_offset:200; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f23, f20, 0x0, 0, x16, 200, x17, x15, 400, x18)

inst_26:
// rs1==f21, rd==f3, fs1 == 1 and fe1 == 0x3fe and fm1 == 0xfae147ae147ae and rm_val == 4  
// opcode: fcvt.s.d ; op1:f21; dest:f3; op1val:0xbfefae147ae147ae; valaddr_reg:x16; val_offset:208; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f3, f21, 0x4, 0, x16, 208, x17, x15, 416, x18)

inst_27:
// rs1==f18, rd==f8, fs1 == 1 and fe1 == 0x3fe and fm1 == 0xfae147ae147ae and rm_val == 3  
// opcode: fcvt.s.d ; op1:f18; dest:f8; op1val:0xbfefae147ae147ae; valaddr_reg:x16; val_offset:216; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f8, f18, 0x3, 0, x16, 216, x17, x15, 432, x18)

inst_28:
// rs1==f27, rd==f19, fs1 == 1 and fe1 == 0x3fe and fm1 == 0xfae147ae147ae and rm_val == 2  
// opcode: fcvt.s.d ; op1:f27; dest:f19; op1val:0xbfefae147ae147ae; valaddr_reg:x16; val_offset:224; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f19, f27, 0x2, 0, x16, 224, x17, x15, 448, x18)

inst_29:
// rs1==f14, rd==f0, fs1 == 1 and fe1 == 0x3fe and fm1 == 0xfae147ae147ae and rm_val == 1  
// opcode: fcvt.s.d ; op1:f14; dest:f0; op1val:0xbfefae147ae147ae; valaddr_reg:x16; val_offset:232; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f0, f14, 0x1, 0, x16, 232, x17, x15, 464, x18)

inst_30:
// rs1==f23, rd==f5, fs1 == 1 and fe1 == 0x3fe and fm1 == 0xfae147ae147ae and rm_val == 0  
// opcode: fcvt.s.d ; op1:f23; dest:f5; op1val:0xbfefae147ae147ae; valaddr_reg:x16; val_offset:240; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f5, f23, 0x0, 0, x16, 240, x17, x15, 480, x18)

inst_31:
// rs1==f11, rd==f30, fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x47ae147ae147b and rm_val == 4  
// opcode: fcvt.s.d ; op1:f11; dest:f30; op1val:0xbf847ae147ae147b; valaddr_reg:x16; val_offset:248; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f30, f11, 0x4, 0, x16, 248, x17, x15, 496, x18)

inst_32:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x47ae147ae147b and rm_val == 3  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbf847ae147ae147b; valaddr_reg:x16; val_offset:256; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x3, 0, x16, 256, x17, x15, 512, x18)

inst_33:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x47ae147ae147b and rm_val == 2  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbf847ae147ae147b; valaddr_reg:x16; val_offset:264; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x2, 0, x16, 264, x17, x15, 528, x18)

inst_34:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x47ae147ae147b and rm_val == 1  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbf847ae147ae147b; valaddr_reg:x16; val_offset:272; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x1, 0, x16, 272, x17, x15, 544, x18)

inst_35:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x47ae147ae147b and rm_val == 0  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbf847ae147ae147b; valaddr_reg:x16; val_offset:280; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x0, 0, x16, 280, x17, x15, 560, x18)

inst_36:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x47ae147ae147b and rm_val == 4  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3f847ae147ae147b; valaddr_reg:x16; val_offset:288; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x4, 0, x16, 288, x17, x15, 576, x18)

inst_37:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x47ae147ae147b and rm_val == 3  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3f847ae147ae147b; valaddr_reg:x16; val_offset:296; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x3, 0, x16, 296, x17, x15, 592, x18)

inst_38:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x47ae147ae147b and rm_val == 2  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3f847ae147ae147b; valaddr_reg:x16; val_offset:304; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x2, 0, x16, 304, x17, x15, 608, x18)

inst_39:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x47ae147ae147b and rm_val == 1  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3f847ae147ae147b; valaddr_reg:x16; val_offset:312; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x1, 0, x16, 312, x17, x15, 624, x18)

inst_40:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x47ae147ae147b and rm_val == 0  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3f847ae147ae147b; valaddr_reg:x16; val_offset:320; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x0, 0, x16, 320, x17, x15, 640, x18)

inst_41:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x199999999999a and rm_val == 4  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3ff199999999999a; valaddr_reg:x16; val_offset:328; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x4, 0, x16, 328, x17, x15, 656, x18)

inst_42:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x199999999999a and rm_val == 3  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3ff199999999999a; valaddr_reg:x16; val_offset:336; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x3, 0, x16, 336, x17, x15, 672, x18)

inst_43:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x199999999999a and rm_val == 2  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3ff199999999999a; valaddr_reg:x16; val_offset:344; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x2, 0, x16, 344, x17, x15, 688, x18)

inst_44:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x199999999999a and rm_val == 1  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3ff199999999999a; valaddr_reg:x16; val_offset:352; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x1, 0, x16, 352, x17, x15, 704, x18)

inst_45:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x199999999999a and rm_val == 0  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3ff199999999999a; valaddr_reg:x16; val_offset:360; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x0, 0, x16, 360, x17, x15, 720, x18)

inst_46:
// fs1 == 0 and fe1 == 0x3fb and fm1 == 0xc28f5c28f5c29 and rm_val == 4  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3fbc28f5c28f5c29; valaddr_reg:x16; val_offset:368; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x4, 0, x16, 368, x17, x15, 736, x18)

inst_47:
// fs1 == 0 and fe1 == 0x3fb and fm1 == 0xc28f5c28f5c29 and rm_val == 3  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3fbc28f5c28f5c29; valaddr_reg:x16; val_offset:376; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x3, 0, x16, 376, x17, x15, 752, x18)

inst_48:
// fs1 == 0 and fe1 == 0x3fb and fm1 == 0xc28f5c28f5c29 and rm_val == 2  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3fbc28f5c28f5c29; valaddr_reg:x16; val_offset:384; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x2, 0, x16, 384, x17, x15, 768, x18)

inst_49:
// fs1 == 0 and fe1 == 0x3fb and fm1 == 0xc28f5c28f5c29 and rm_val == 1  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3fbc28f5c28f5c29; valaddr_reg:x16; val_offset:392; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x1, 0, x16, 392, x17, x15, 784, x18)

inst_50:
// fs1 == 0 and fe1 == 0x3fb and fm1 == 0xc28f5c28f5c29 and rm_val == 0  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3fbc28f5c28f5c29; valaddr_reg:x16; val_offset:400; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x0, 0, x16, 400, x17, x15, 800, x18)

inst_51:
// fs1 == 0 and fe1 == 0x3fb and fm1 == 0x999999999999a and rm_val == 4  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3fb999999999999a; valaddr_reg:x16; val_offset:408; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x4, 0, x16, 408, x17, x15, 816, x18)

inst_52:
// fs1 == 0 and fe1 == 0x3fb and fm1 == 0x999999999999a and rm_val == 3  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3fb999999999999a; valaddr_reg:x16; val_offset:416; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x3, 0, x16, 416, x17, x15, 832, x18)

inst_53:
// fs1 == 0 and fe1 == 0x3fb and fm1 == 0x999999999999a and rm_val == 2  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3fb999999999999a; valaddr_reg:x16; val_offset:424; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x2, 0, x16, 424, x17, x15, 848, x18)

inst_54:
// fs1 == 0 and fe1 == 0x3fb and fm1 == 0x999999999999a and rm_val == 1  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3fb999999999999a; valaddr_reg:x16; val_offset:432; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x1, 0, x16, 432, x17, x15, 864, x18)

inst_55:
// fs1 == 0 and fe1 == 0x3fb and fm1 == 0x999999999999a and rm_val == 0  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3fb999999999999a; valaddr_reg:x16; val_offset:440; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x0, 0, x16, 440, x17, x15, 880, x18)

inst_56:
// fs1 == 1 and fe1 == 0x3fb and fm1 == 0xc28f5c28f5c29 and rm_val == 4  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbfbc28f5c28f5c29; valaddr_reg:x16; val_offset:448; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x4, 0, x16, 448, x17, x15, 896, x18)

inst_57:
// fs1 == 1 and fe1 == 0x3fb and fm1 == 0xc28f5c28f5c29 and rm_val == 3  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbfbc28f5c28f5c29; valaddr_reg:x16; val_offset:456; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x3, 0, x16, 456, x17, x15, 912, x18)

inst_58:
// fs1 == 1 and fe1 == 0x3fb and fm1 == 0xc28f5c28f5c29 and rm_val == 2  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbfbc28f5c28f5c29; valaddr_reg:x16; val_offset:464; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x2, 0, x16, 464, x17, x15, 928, x18)

inst_59:
// fs1 == 1 and fe1 == 0x3fb and fm1 == 0xc28f5c28f5c29 and rm_val == 1  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbfbc28f5c28f5c29; valaddr_reg:x16; val_offset:472; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x1, 0, x16, 472, x17, x15, 944, x18)

inst_60:
// fs1 == 1 and fe1 == 0x3fb and fm1 == 0xc28f5c28f5c29 and rm_val == 0  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbfbc28f5c28f5c29; valaddr_reg:x16; val_offset:480; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x0, 0, x16, 480, x17, x15, 960, x18)

inst_61:
// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xfae147ae147ae and rm_val == 4  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3fefae147ae147ae; valaddr_reg:x16; val_offset:488; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x4, 0, x16, 488, x17, x15, 976, x18)

inst_62:
// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xfae147ae147ae and rm_val == 3  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3fefae147ae147ae; valaddr_reg:x16; val_offset:496; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x3, 0, x16, 496, x17, x15, 992, x18)

inst_63:
// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xfae147ae147ae and rm_val == 2  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3fefae147ae147ae; valaddr_reg:x16; val_offset:504; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x2, 0, x16, 504, x17, x15, 1008, x18)

inst_64:
// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xfae147ae147ae and rm_val == 1  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3fefae147ae147ae; valaddr_reg:x16; val_offset:512; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x1, 0, x16, 512, x17, x15, 1024, x18)

inst_65:
// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xfae147ae147ae and rm_val == 0  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3fefae147ae147ae; valaddr_reg:x16; val_offset:520; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x0, 0, x16, 520, x17, x15, 1040, x18)

inst_66:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x1c28f5c28f5c3 and rm_val == 4  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3ff1c28f5c28f5c3; valaddr_reg:x16; val_offset:528; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x4, 0, x16, 528, x17, x15, 1056, x18)

inst_67:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x1c28f5c28f5c3 and rm_val == 3  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3ff1c28f5c28f5c3; valaddr_reg:x16; val_offset:536; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x3, 0, x16, 536, x17, x15, 1072, x18)

inst_68:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x1c28f5c28f5c3 and rm_val == 2  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3ff1c28f5c28f5c3; valaddr_reg:x16; val_offset:544; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x2, 0, x16, 544, x17, x15, 1088, x18)

inst_69:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x1c28f5c28f5c3 and rm_val == 1  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3ff1c28f5c28f5c3; valaddr_reg:x16; val_offset:552; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x1, 0, x16, 552, x17, x15, 1104, x18)

inst_70:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x1c28f5c28f5c3 and rm_val == 0  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3ff1c28f5c28f5c3; valaddr_reg:x16; val_offset:560; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x0, 0, x16, 560, x17, x15, 1120, x18)

inst_71:
// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xc7ae147ae147b and rm_val == 4  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbfec7ae147ae147b; valaddr_reg:x16; val_offset:568; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x4, 0, x16, 568, x17, x15, 1136, x18)

inst_72:
// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xc7ae147ae147b and rm_val == 3  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbfec7ae147ae147b; valaddr_reg:x16; val_offset:576; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x3, 0, x16, 576, x17, x15, 1152, x18)

inst_73:
// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xc7ae147ae147b and rm_val == 2  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbfec7ae147ae147b; valaddr_reg:x16; val_offset:584; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x2, 0, x16, 584, x17, x15, 1168, x18)

inst_74:
// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xc7ae147ae147b and rm_val == 1  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbfec7ae147ae147b; valaddr_reg:x16; val_offset:592; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x1, 0, x16, 592, x17, x15, 1184, x18)

inst_75:
// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xc7ae147ae147b and rm_val == 0  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbfec7ae147ae147b; valaddr_reg:x16; val_offset:600; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x0, 0, x16, 600, x17, x15, 1200, x18)

inst_76:
// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xccccccccccccd and rm_val == 4  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbfeccccccccccccd; valaddr_reg:x16; val_offset:608; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x4, 0, x16, 608, x17, x15, 1216, x18)

inst_77:
// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xccccccccccccd and rm_val == 3  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbfeccccccccccccd; valaddr_reg:x16; val_offset:616; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x3, 0, x16, 616, x17, x15, 1232, x18)

inst_78:
// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xccccccccccccd and rm_val == 2  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbfeccccccccccccd; valaddr_reg:x16; val_offset:624; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x2, 0, x16, 624, x17, x15, 1248, x18)

inst_79:
// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xccccccccccccd and rm_val == 1  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbfeccccccccccccd; valaddr_reg:x16; val_offset:632; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x1, 0, x16, 632, x17, x15, 1264, x18)

inst_80:
// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xccccccccccccd and rm_val == 0  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbfeccccccccccccd; valaddr_reg:x16; val_offset:640; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x0, 0, x16, 640, x17, x15, 1280, x18)

inst_81:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x028f5c28f5c29 and rm_val == 4  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbff028f5c28f5c29; valaddr_reg:x16; val_offset:648; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x4, 0, x16, 648, x17, x15, 1296, x18)

inst_82:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x028f5c28f5c29 and rm_val == 3  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbff028f5c28f5c29; valaddr_reg:x16; val_offset:656; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x3, 0, x16, 656, x17, x15, 1312, x18)

inst_83:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x028f5c28f5c29 and rm_val == 2  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbff028f5c28f5c29; valaddr_reg:x16; val_offset:664; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x2, 0, x16, 664, x17, x15, 1328, x18)

inst_84:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x028f5c28f5c29 and rm_val == 1  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbff028f5c28f5c29; valaddr_reg:x16; val_offset:672; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x1, 0, x16, 672, x17, x15, 1344, x18)

inst_85:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x028f5c28f5c29 and rm_val == 0  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbff028f5c28f5c29; valaddr_reg:x16; val_offset:680; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x0, 0, x16, 680, x17, x15, 1360, x18)

inst_86:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x028f5c28f5c29 and rm_val == 4  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3ff028f5c28f5c29; valaddr_reg:x16; val_offset:688; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x4, 0, x16, 688, x17, x15, 1376, x18)

inst_87:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x028f5c28f5c29 and rm_val == 3  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3ff028f5c28f5c29; valaddr_reg:x16; val_offset:696; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x3, 0, x16, 696, x17, x15, 1392, x18)

inst_88:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x028f5c28f5c29 and rm_val == 2  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3ff028f5c28f5c29; valaddr_reg:x16; val_offset:704; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x2, 0, x16, 704, x17, x15, 1408, x18)

inst_89:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x028f5c28f5c29 and rm_val == 1  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3ff028f5c28f5c29; valaddr_reg:x16; val_offset:712; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x1, 0, x16, 712, x17, x15, 1424, x18)

inst_90:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x028f5c28f5c29 and rm_val == 0  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3ff028f5c28f5c29; valaddr_reg:x16; val_offset:720; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x0, 0, x16, 720, x17, x15, 1440, x18)

inst_91:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1c28f5c28f5c3 and rm_val == 4  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbff1c28f5c28f5c3; valaddr_reg:x16; val_offset:728; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x4, 0, x16, 728, x17, x15, 1456, x18)

inst_92:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1c28f5c28f5c3 and rm_val == 3  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbff1c28f5c28f5c3; valaddr_reg:x16; val_offset:736; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x3, 0, x16, 736, x17, x15, 1472, x18)

inst_93:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1c28f5c28f5c3 and rm_val == 2  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbff1c28f5c28f5c3; valaddr_reg:x16; val_offset:744; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x2, 0, x16, 744, x17, x15, 1488, x18)

inst_94:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1c28f5c28f5c3 and rm_val == 1  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbff1c28f5c28f5c3; valaddr_reg:x16; val_offset:752; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x1, 0, x16, 752, x17, x15, 1504, x18)

inst_95:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1c28f5c28f5c3 and rm_val == 0  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbff1c28f5c28f5c3; valaddr_reg:x16; val_offset:760; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x0, 0, x16, 760, x17, x15, 1520, x18)

inst_96:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x199999999999a and rm_val == 4  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbff199999999999a; valaddr_reg:x16; val_offset:768; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x4, 0, x16, 768, x17, x15, 1536, x18)

inst_97:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x199999999999a and rm_val == 3  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbff199999999999a; valaddr_reg:x16; val_offset:776; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x3, 0, x16, 776, x17, x15, 1552, x18)

inst_98:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x199999999999a and rm_val == 2  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbff199999999999a; valaddr_reg:x16; val_offset:784; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x2, 0, x16, 784, x17, x15, 1568, x18)

inst_99:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x199999999999a and rm_val == 1  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbff199999999999a; valaddr_reg:x16; val_offset:792; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x1, 0, x16, 792, x17, x15, 1584, x18)

inst_100:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x199999999999a and rm_val == 0  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0xbff199999999999a; valaddr_reg:x16; val_offset:800; rmval:0x0; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x0, 0, x16, 800, x17, x15, 1600, x18)

inst_101:
// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xc7ae147ae147b and rm_val == 4  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3fec7ae147ae147b; valaddr_reg:x16; val_offset:808; rmval:0x4; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x4, 0, x16, 808, x17, x15, 1616, x18)

inst_102:
// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xc7ae147ae147b and rm_val == 3  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3fec7ae147ae147b; valaddr_reg:x16; val_offset:816; rmval:0x3; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x3, 0, x16, 816, x17, x15, 1632, x18)

inst_103:
// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xc7ae147ae147b and rm_val == 2  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3fec7ae147ae147b; valaddr_reg:x16; val_offset:824; rmval:0x2; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x2, 0, x16, 824, x17, x15, 1648, x18)

inst_104:
// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xc7ae147ae147b and rm_val == 1  
// opcode: fcvt.s.d ; op1:f10; dest:f11; op1val:0x3fec7ae147ae147b; valaddr_reg:x16; val_offset:832; rmval:0x1; correctval:0; testreg:x18
TEST_FPSR_OP(fcvt.s.d, f11, f10, 0x1, 0, x16, 832, x17, x15, 1664, x18)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_fp:
.dword 0x3fec7ae147ae147b
.dword 0x3feccccccccccccd
.dword 0x3feccccccccccccd
.dword 0x3feccccccccccccd
.dword 0x3feccccccccccccd
.dword 0x3feccccccccccccd
.dword 0xbfb999999999999a
.dword 0xbfb999999999999a
.dword 0xbfb999999999999a
.dword 0xbfb999999999999a
.dword 0xbfb999999999999a
.dword 0x3ff0000000000000
.dword 0x3ff0000000000000
.dword 0x3ff0000000000000
.dword 0x3ff0000000000000
.dword 0x3ff0000000000000
.dword 0x0
.dword 0x0
.dword 0x0
.dword 0x0
.dword 0x0
.dword 0xbff0000000000000
.dword 0xbff0000000000000
.dword 0xbff0000000000000
.dword 0xbff0000000000000
.dword 0xbff0000000000000
.dword 0xbfefae147ae147ae
.dword 0xbfefae147ae147ae
.dword 0xbfefae147ae147ae
.dword 0xbfefae147ae147ae
.dword 0xbfefae147ae147ae
.dword 0xbf847ae147ae147b
.dword 0xbf847ae147ae147b
.dword 0xbf847ae147ae147b
.dword 0xbf847ae147ae147b
.dword 0xbf847ae147ae147b
.dword 0x3f847ae147ae147b
.dword 0x3f847ae147ae147b
.dword 0x3f847ae147ae147b
.dword 0x3f847ae147ae147b
.dword 0x3f847ae147ae147b
.dword 0x3ff199999999999a
.dword 0x3ff199999999999a
.dword 0x3ff199999999999a
.dword 0x3ff199999999999a
.dword 0x3ff199999999999a
.dword 0x3fbc28f5c28f5c29
.dword 0x3fbc28f5c28f5c29
.dword 0x3fbc28f5c28f5c29
.dword 0x3fbc28f5c28f5c29
.dword 0x3fbc28f5c28f5c29
.dword 0x3fb999999999999a
.dword 0x3fb999999999999a
.dword 0x3fb999999999999a
.dword 0x3fb999999999999a
.dword 0x3fb999999999999a
.dword 0xbfbc28f5c28f5c29
.dword 0xbfbc28f5c28f5c29
.dword 0xbfbc28f5c28f5c29
.dword 0xbfbc28f5c28f5c29
.dword 0xbfbc28f5c28f5c29
.dword 0x3fefae147ae147ae
.dword 0x3fefae147ae147ae
.dword 0x3fefae147ae147ae
.dword 0x3fefae147ae147ae
.dword 0x3fefae147ae147ae
.dword 0x3ff1c28f5c28f5c3
.dword 0x3ff1c28f5c28f5c3
.dword 0x3ff1c28f5c28f5c3
.dword 0x3ff1c28f5c28f5c3
.dword 0x3ff1c28f5c28f5c3
.dword 0xbfec7ae147ae147b
.dword 0xbfec7ae147ae147b
.dword 0xbfec7ae147ae147b
.dword 0xbfec7ae147ae147b
.dword 0xbfec7ae147ae147b
.dword 0xbfeccccccccccccd
.dword 0xbfeccccccccccccd
.dword 0xbfeccccccccccccd
.dword 0xbfeccccccccccccd
.dword 0xbfeccccccccccccd
.dword 0xbff028f5c28f5c29
.dword 0xbff028f5c28f5c29
.dword 0xbff028f5c28f5c29
.dword 0xbff028f5c28f5c29
.dword 0xbff028f5c28f5c29
.dword 0x3ff028f5c28f5c29
.dword 0x3ff028f5c28f5c29
.dword 0x3ff028f5c28f5c29
.dword 0x3ff028f5c28f5c29
.dword 0x3ff028f5c28f5c29
.dword 0xbff1c28f5c28f5c3
.dword 0xbff1c28f5c28f5c3
.dword 0xbff1c28f5c28f5c3
.dword 0xbff1c28f5c28f5c3
.dword 0xbff1c28f5c28f5c3
.dword 0xbff199999999999a
.dword 0xbff199999999999a
.dword 0xbff199999999999a
.dword 0xbff199999999999a
.dword 0xbff199999999999a
.dword 0x3fec7ae147ae147b
.dword 0x3fec7ae147ae147b
.dword 0x3fec7ae147ae147b
.dword 0x3fec7ae147ae147b
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x15_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x15_1:
    .fill 210*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
