============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Jan 01 2025  03:05:43 am
  Module:                 serv_synth_wrapper
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (56408 ps) Setup Check with Pin cpu_state_gen_csr.misalign_trap_sync_r_reg/CK->D
          Group: CLK
     Startpoint: (R) cpu_decode_funct3_reg[2]/CK
          Clock: (R) CLK
       Endpoint: (R) cpu_state_gen_csr.misalign_trap_sync_r_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   82000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=   82200          200     
                                              
             Setup:-    1268                  
       Uncertainty:-     300                  
     Required Time:=   80632                  
      Launch Clock:-     200                  
         Data Path:-   24024                  
             Slack:=   56408                  

#--------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags     Arc     Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  cpu_decode_funct3_reg[2]/CK                  -       -         R     (arrival)    182     -     0     0     200    (-,-) 
  cpu_decode_funct3_reg[2]/Q                   -       CK->Q     F     DFFX1          4 154.5  1448  4160    4360    (-,-) 
  drc_bufs13138/Y                              -       A->Y      R     INVX2          6 252.2   572  1557    5918    (-,-) 
  drc_bufs13137/Y                              -       A->Y      F     INVX2          3 124.2   250   466    6384    (-,-) 
  g12582__7410/Y                               -       A->Y      R     NAND2X2        2  92.7   231   499    6883    (-,-) 
  g12526__1617/Y                               -       B->Y      F     NAND2X2        4 155.3   431   585    7468    (-,-) 
  g12160__9945/Y                               -       A->Y      R     NOR2X1         1  33.0   429   789    8256    (-,-) 
  g12137__8246/Y                               -       C->Y      F     AOI21X1        3  98.7   590   684    8940    (-,-) 
  g12006__9945/Y                               -       B->Y      R     OAI21X1        4 199.4  1480  2132   11072    (-,-) 
  g11949__5526/Y                               -       B->Y      R     XOR2X1         1 126.3  1054  1783   12855    (-,-) 
  g11821__8428/COUT                            -       CIN->COUT R     ADDFX1         2 102.2   680  2362   15217    (-,-) 
  g11810__2883/Y                               -       B->Y      R     XOR2X1         1  67.7   656  1312   16529    (-,-) 
  g11799__3680/Y                               -       A->Y      F     XNOR2X1        1  36.3   346   793   17322    (-,-) 
  g11788__7410/Y                               -       B->Y      R     NAND2X1        1  33.3   240   511   17833    (-,-) 
  g11782__2883/Y                               -       C->Y      F     OAI21X1        2  97.8   571   838   18671    (-,-) 
  g11773__7482/Y                               -       A->Y      F     XNOR2X1        1  33.4   355  1051   19722    (-,-) 
  g11768__8246/Y                               -       B->Y      R     OAI21X1        1  56.9   530   895   20618    (-,-) 
  g11765__1705/Y                               -       B->Y      F     NAND2X2        2  89.2   298   504   21122    (-,-) 
  g11760__3680/Y                               -       B->Y      R     OAI21X1        1  37.1   380   704   21826    (-,-) 
  g11757__8428/Y                               -       B->Y      F     NOR2X1         1  29.8   285   340   22165    (-,-) 
  g11751__5107/Y                               -       D->Y      R     NOR4X1         1  33.0   886  1071   23236    (-,-) 
  g11750__2398/Y                               -       C->Y      R     AO21X1         1  33.0   200   988   24224    (-,-) 
  cpu_state_gen_csr.misalign_trap_sync_r_reg/D <<<     -         R     DFFX1          1     -     -     0   24224    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

