
*** Running vivado
    with args -log system_UART_IP_NCY_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_UART_IP_NCY_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_UART_IP_NCY_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/00_AXI_IPs/04_UART_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top system_UART_IP_NCY_0_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2

*** Running vivado
    with args -log system_UART_IP_NCY_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_UART_IP_NCY_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_UART_IP_NCY_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/00_AXI_IPs/04_UART_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top system_UART_IP_NCY_0_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6688
WARNING: [Synth 8-6901] identifier 'rx_negedge' is used before its declaration [e:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.gen/sources_1/bd/system/ipshared/ddd2/src/UART.v:172]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1697.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_UART_IP_NCY_0_0' [e:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.gen/sources_1/bd/system/ip/system_UART_IP_NCY_0_0/synth/system_UART_IP_NCY_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Axi_Slave' [e:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.gen/sources_1/bd/system/ipshared/ddd2/src/Axi_Slave.v:1]
INFO: [Synth 8-226] default block is never used [e:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.gen/sources_1/bd/system/ipshared/ddd2/src/Axi_Slave.v:74]
INFO: [Synth 8-226] default block is never used [e:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.gen/sources_1/bd/system/ipshared/ddd2/src/Axi_Slave.v:86]
INFO: [Synth 8-6157] synthesizing module 'UART' [e:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.gen/sources_1/bd/system/ipshared/ddd2/src/UART.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [e:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.gen/sources_1/bd/system/ipshared/ddd2/src/UART.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [e:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.gen/sources_1/bd/system/ipshared/ddd2/src/UART.v:59]
INFO: [Synth 8-6155] done synthesizing module 'UART' (0#1) [e:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.gen/sources_1/bd/system/ipshared/ddd2/src/UART.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Axi_Slave' (0#1) [e:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.gen/sources_1/bd/system/ipshared/ddd2/src/Axi_Slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'system_UART_IP_NCY_0_0' (0#1) [e:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.gen/sources_1/bd/system/ip/system_UART_IP_NCY_0_0/synth/system_UART_IP_NCY_0_0.v:53]
WARNING: [Synth 8-7137] Register S_AXI_RDATA_reg in module UART has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [e:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.gen/sources_1/bd/system/ipshared/ddd2/src/UART.v:60]
WARNING: [Synth 8-7129] Port S_AXI_WADDR[31] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[30] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[29] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[28] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[27] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[26] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[25] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[24] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[23] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[22] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[21] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[20] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[19] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[18] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[17] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[16] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[15] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[14] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[13] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[12] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[11] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[10] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[9] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[8] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[7] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[6] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[5] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WADDR[4] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[31] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[30] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[29] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[28] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[27] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[26] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[25] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[24] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[23] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[22] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[21] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[20] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[19] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[18] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[17] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[16] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[15] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[14] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[13] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[12] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[11] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[10] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[9] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[8] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[7] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[6] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[5] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RADDR[4] in module UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port RREADY in module Axi_Slave is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1711.246 ; gain = 13.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1711.246 ; gain = 13.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1711.246 ; gain = 13.867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1711.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.gen/sources_1/bd/system/ip/system_UART_IP_NCY_0_0/src/zynq_mini.xdc] for cell 'inst'
Finished Parsing XDC File [e:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.gen/sources_1/bd/system/ip/system_UART_IP_NCY_0_0/src/zynq_mini.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.gen/sources_1/bd/system/ip/system_UART_IP_NCY_0_0/src/zynq_mini.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_UART_IP_NCY_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_UART_IP_NCY_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.runs/system_UART_IP_NCY_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.runs/system_UART_IP_NCY_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1783.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1784.664 ; gain = 1.211
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1784.664 ; gain = 87.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1784.664 ; gain = 87.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.runs/system_UART_IP_NCY_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1784.664 ; gain = 87.285
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'TX_current_state_reg' in module 'UART'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                TX_start |                             0001 |                             0001
                   TX_d0 |                             0010 |                             0010
                   TX_d1 |                             0011 |                             0011
                   TX_d2 |                             0100 |                             0100
                   TX_d3 |                             0101 |                             0101
                   TX_d4 |                             0110 |                             0110
                   TX_d5 |                             0111 |                             0111
                   TX_d6 |                             1000 |                             1000
                   TX_d7 |                             1001 |                             1001
                 TX_stop |                             1010 |                             1010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TX_current_state_reg' using encoding 'sequential' in module 'UART'
WARNING: [Synth 8-327] inferring latch for variable 'RX_next_state_reg' [e:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.gen/sources_1/bd/system/ipshared/ddd2/src/UART.v:207]
WARNING: [Synth 8-327] inferring latch for variable 'rx_data_reg' [e:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.gen/sources_1/bd/system/ipshared/ddd2/src/UART.v:226]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1784.664 ; gain = 87.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 8     
	  12 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port AWADDR[31] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[30] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[29] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[28] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[27] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[26] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[25] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[24] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[23] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[22] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[21] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[20] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[19] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[18] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[17] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[16] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[15] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[14] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[13] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[12] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[11] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[10] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[9] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[8] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[7] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[6] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[5] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[4] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[31] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[30] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[29] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[28] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[27] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[26] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[25] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[24] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[23] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[22] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[21] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[20] in module Axi_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[19] in module Axi_Slave is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1784.664 ; gain = 87.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1784.664 ; gain = 87.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1784.664 ; gain = 87.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1784.664 ; gain = 87.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1784.664 ; gain = 87.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1784.664 ; gain = 87.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1784.664 ; gain = 87.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1784.664 ; gain = 87.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1784.664 ; gain = 87.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1784.664 ; gain = 87.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     8|
|3     |LUT3 |    10|
|4     |LUT4 |    20|
|5     |LUT5 |    62|
|6     |LUT6 |    62|
|7     |FDCE |   164|
|8     |FDRE |    32|
|9     |LD   |    12|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1784.664 ; gain = 87.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1784.664 ; gain = 13.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1784.664 ; gain = 87.285
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1784.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1784.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

Synth Design complete, checksum: 676636a7
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1784.664 ; gain = 87.285
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.runs/system_UART_IP_NCY_0_0_synth_1/system_UART_IP_NCY_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_UART_IP_NCY_0_0, cache-ID = 78cdcbcb40e841be
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/12_UART_IP_TEST.runs/system_UART_IP_NCY_0_0_synth_1/system_UART_IP_NCY_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_UART_IP_NCY_0_0_utilization_synth.rpt -pb system_UART_IP_NCY_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 28 16:31:57 2023...
