library ieee;
use ieee.std_logic_1164.all;

entity counter is
	generic ( 
		counter_width : positive := 8 
	);
	port (
		count_val : out unsigned (counter_width downto 0); 
		clk : in std_logic;
		rst : in std_logic
	);
end entity counter;

architecture RTL of counter is
	
begin

end architecture RTL;
