

================================================================
== Vivado HLS Report for 'Attention_layer'
================================================================
* Date:           Thu Aug 31 03:11:22 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.088 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3884|     3884| 39.182 us | 39.182 us |  3884|  3884|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_gemm_systolic_array_5_fu_515  |gemm_systolic_array_5  |     2992|     2992| 30.183 us | 30.183 us |  2992|  2992|   none  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1          |      168|      168|        14|          -|          -|    12|    no    |
        | + Loop 1.1       |       12|       12|         1|          -|          -|    12|    no    |
        |- l_norm_i2_l_j1  |      720|      720|         5|          5|          1|   144|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    177|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|    115|   13025|  28880|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|   1343|    -|
|Register         |        -|      -|     132|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|    115|   13157|  30400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     52|      12|     57|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+-------+-------+-----+
    |             Instance             |         Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +----------------------------------+-----------------------+---------+-------+-------+-------+-----+
    |Bert_layer_fmul_3cud_U3637        |Bert_layer_fmul_3cud   |        0|      3|    143|    321|    0|
    |Bert_layer_mux_16jbC_U3638        |Bert_layer_mux_16jbC   |        0|      0|      0|     65|    0|
    |grp_gemm_systolic_array_5_fu_515  |gemm_systolic_array_5  |        0|    112|  12882|  28494|    0|
    +----------------------------------+-----------------------+---------+-------+-------+-------+-----+
    |Total                             |                       |        0|    115|  13025|  28880|    0|
    +----------------------------------+-----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------+----------+-------+---+----+------------+------------+
    |                   Variable Name                   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln42_fu_666_p2                                 |     +    |      0|  0|  15|           5|           5|
    |add_ln48_fu_697_p2                                 |     +    |      0|  0|  15|           8|           1|
    |add_ln51_fu_785_p2                                 |     +    |      0|  0|  15|           5|           5|
    |i2_fu_703_p2                                       |     +    |      0|  0|  13|           1|           4|
    |j1_fu_860_p2                                       |     +    |      0|  0|  13|           4|           1|
    |v20_fu_594_p2                                      |     +    |      0|  0|  13|           4|           1|
    |v21_fu_642_p2                                      |     +    |      0|  0|  13|           4|           1|
    |sub_ln42_fu_630_p2                                 |     -    |      0|  0|  15|           5|           5|
    |sub_ln51_fu_761_p2                                 |     -    |      0|  0|  15|           5|           5|
    |icmp_ln40_fu_588_p2                                |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln41_fu_636_p2                                |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln48_fu_691_p2                                |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln49_fu_709_p2                                |   icmp   |      0|  0|   9|           4|           4|
    |ap_sync_grp_gemm_systolic_array_5_fu_515_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_5_fu_515_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |select_ln51_1_fu_723_p3                            |  select  |      0|  0|   4|           1|           4|
    |select_ln51_fu_715_p3                              |  select  |      0|  0|   4|           1|           1|
    +---------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                              |          |      0|  0| 177|          65|          55|
    +---------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  50|         11|    1|         11|
    |i2_0_reg_493            |   9|          2|    4|          8|
    |indvar_flatten_reg_482  |   9|          2|    8|         16|
    |j1_0_reg_504            |   9|          2|    4|          8|
    |v19_0_0_address0        |  27|          5|    4|         20|
    |v19_0_0_ce0             |  15|          3|    1|          3|
    |v19_0_0_d0              |  21|          4|   32|        128|
    |v19_0_0_we0             |  15|          3|    1|          3|
    |v19_0_1_address0        |  27|          5|    4|         20|
    |v19_0_1_ce0             |  15|          3|    1|          3|
    |v19_0_1_d0              |  21|          4|   32|        128|
    |v19_0_1_we0             |  15|          3|    1|          3|
    |v19_0_2_address0        |  27|          5|    4|         20|
    |v19_0_2_ce0             |  15|          3|    1|          3|
    |v19_0_2_d0              |  21|          4|   32|        128|
    |v19_0_2_we0             |  15|          3|    1|          3|
    |v19_0_3_address0        |  27|          5|    4|         20|
    |v19_0_3_ce0             |  15|          3|    1|          3|
    |v19_0_3_d0              |  21|          4|   32|        128|
    |v19_0_3_we0             |  15|          3|    1|          3|
    |v19_1_0_address0        |  27|          5|    4|         20|
    |v19_1_0_ce0             |  15|          3|    1|          3|
    |v19_1_0_d0              |  21|          4|   32|        128|
    |v19_1_0_we0             |  15|          3|    1|          3|
    |v19_1_1_address0        |  27|          5|    4|         20|
    |v19_1_1_ce0             |  15|          3|    1|          3|
    |v19_1_1_d0              |  21|          4|   32|        128|
    |v19_1_1_we0             |  15|          3|    1|          3|
    |v19_1_2_address0        |  27|          5|    4|         20|
    |v19_1_2_ce0             |  15|          3|    1|          3|
    |v19_1_2_d0              |  21|          4|   32|        128|
    |v19_1_2_we0             |  15|          3|    1|          3|
    |v19_1_3_address0        |  27|          5|    4|         20|
    |v19_1_3_ce0             |  15|          3|    1|          3|
    |v19_1_3_d0              |  21|          4|   32|        128|
    |v19_1_3_we0             |  15|          3|    1|          3|
    |v19_2_0_address0        |  27|          5|    4|         20|
    |v19_2_0_ce0             |  15|          3|    1|          3|
    |v19_2_0_d0              |  21|          4|   32|        128|
    |v19_2_0_we0             |  15|          3|    1|          3|
    |v19_2_1_address0        |  27|          5|    4|         20|
    |v19_2_1_ce0             |  15|          3|    1|          3|
    |v19_2_1_d0              |  21|          4|   32|        128|
    |v19_2_1_we0             |  15|          3|    1|          3|
    |v19_2_2_address0        |  27|          5|    4|         20|
    |v19_2_2_ce0             |  15|          3|    1|          3|
    |v19_2_2_d0              |  21|          4|   32|        128|
    |v19_2_2_we0             |  15|          3|    1|          3|
    |v19_2_3_address0        |  27|          5|    4|         20|
    |v19_2_3_ce0             |  15|          3|    1|          3|
    |v19_2_3_d0              |  21|          4|   32|        128|
    |v19_2_3_we0             |  15|          3|    1|          3|
    |v19_3_0_address0        |  27|          5|    4|         20|
    |v19_3_0_ce0             |  15|          3|    1|          3|
    |v19_3_0_d0              |  21|          4|   32|        128|
    |v19_3_0_we0             |  15|          3|    1|          3|
    |v19_3_1_address0        |  27|          5|    4|         20|
    |v19_3_1_ce0             |  15|          3|    1|          3|
    |v19_3_1_d0              |  21|          4|   32|        128|
    |v19_3_1_we0             |  15|          3|    1|          3|
    |v19_3_2_address0        |  27|          5|    4|         20|
    |v19_3_2_ce0             |  15|          3|    1|          3|
    |v19_3_2_d0              |  21|          4|   32|        128|
    |v19_3_2_we0             |  15|          3|    1|          3|
    |v19_3_3_address0        |  27|          5|    4|         20|
    |v19_3_3_ce0             |  15|          3|    1|          3|
    |v19_3_3_d0              |  21|          4|   32|        128|
    |v19_3_3_we0             |  15|          3|    1|          3|
    |v20_0_reg_460           |   9|          2|    4|          8|
    |v21_0_reg_471           |   9|          2|    4|          8|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |1343|        261|  633|       2523|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |add_ln48_reg_896                                       |   8|   0|    8|          0|
    |ap_CS_fsm                                              |  10|   0|   10|          0|
    |ap_sync_reg_grp_gemm_systolic_array_5_fu_515_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_5_fu_515_ap_ready  |   1|   0|    1|          0|
    |grp_gemm_systolic_array_5_fu_515_ap_start_reg          |   1|   0|    1|          0|
    |i2_0_reg_493                                           |   4|   0|    4|          0|
    |indvar_flatten_reg_482                                 |   8|   0|    8|          0|
    |j1_0_reg_504                                           |   4|   0|    4|          0|
    |select_ln51_1_reg_906                                  |   4|   0|    4|          0|
    |select_ln51_reg_901                                    |   4|   0|    4|          0|
    |sub_ln42_reg_877                                       |   5|   0|    5|          0|
    |trunc_ln42_reg_873                                     |   2|   0|    2|          0|
    |trunc_ln51_1_reg_916                                   |   2|   0|    2|          0|
    |trunc_ln51_reg_911                                     |   2|   0|    2|          0|
    |v19_0_0_addr_1_reg_921                                 |   4|   0|    4|          0|
    |v19_0_1_addr_1_reg_926                                 |   4|   0|    4|          0|
    |v19_0_2_addr_1_reg_931                                 |   4|   0|    4|          0|
    |v19_0_3_addr_1_reg_936                                 |   4|   0|    4|          0|
    |v19_1_0_addr_1_reg_941                                 |   4|   0|    4|          0|
    |v19_1_1_addr_1_reg_946                                 |   4|   0|    4|          0|
    |v19_1_2_addr_1_reg_951                                 |   4|   0|    4|          0|
    |v19_1_3_addr_1_reg_956                                 |   4|   0|    4|          0|
    |v19_2_0_addr_1_reg_961                                 |   4|   0|    4|          0|
    |v19_2_1_addr_1_reg_966                                 |   4|   0|    4|          0|
    |v19_2_2_addr_1_reg_971                                 |   4|   0|    4|          0|
    |v19_2_3_addr_1_reg_976                                 |   4|   0|    4|          0|
    |v19_3_0_addr_1_reg_981                                 |   4|   0|    4|          0|
    |v19_3_1_addr_1_reg_986                                 |   4|   0|    4|          0|
    |v19_3_2_addr_1_reg_991                                 |   4|   0|    4|          0|
    |v19_3_3_addr_1_reg_996                                 |   4|   0|    4|          0|
    |v20_0_reg_460                                          |   4|   0|    4|          0|
    |v20_reg_868                                            |   4|   0|    4|          0|
    |v21_0_reg_471                                          |   4|   0|    4|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 132|   0|  132|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------+-----+-----+------------+-----------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_start          |  in |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_done           | out |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_idle           | out |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_ready          | out |    1| ap_ctrl_hs | Attention_layer | return value |
|v17_0_address0    | out |    8|  ap_memory |      v17_0      |     array    |
|v17_0_ce0         | out |    1|  ap_memory |      v17_0      |     array    |
|v17_0_q0          |  in |   32|  ap_memory |      v17_0      |     array    |
|v17_1_address0    | out |    8|  ap_memory |      v17_1      |     array    |
|v17_1_ce0         | out |    1|  ap_memory |      v17_1      |     array    |
|v17_1_q0          |  in |   32|  ap_memory |      v17_1      |     array    |
|v17_2_address0    | out |    8|  ap_memory |      v17_2      |     array    |
|v17_2_ce0         | out |    1|  ap_memory |      v17_2      |     array    |
|v17_2_q0          |  in |   32|  ap_memory |      v17_2      |     array    |
|v17_3_address0    | out |    8|  ap_memory |      v17_3      |     array    |
|v17_3_ce0         | out |    1|  ap_memory |      v17_3      |     array    |
|v17_3_q0          |  in |   32|  ap_memory |      v17_3      |     array    |
|v18_0_address0    | out |    8|  ap_memory |      v18_0      |     array    |
|v18_0_ce0         | out |    1|  ap_memory |      v18_0      |     array    |
|v18_0_q0          |  in |   32|  ap_memory |      v18_0      |     array    |
|v18_1_address0    | out |    8|  ap_memory |      v18_1      |     array    |
|v18_1_ce0         | out |    1|  ap_memory |      v18_1      |     array    |
|v18_1_q0          |  in |   32|  ap_memory |      v18_1      |     array    |
|v18_2_address0    | out |    8|  ap_memory |      v18_2      |     array    |
|v18_2_ce0         | out |    1|  ap_memory |      v18_2      |     array    |
|v18_2_q0          |  in |   32|  ap_memory |      v18_2      |     array    |
|v18_3_address0    | out |    8|  ap_memory |      v18_3      |     array    |
|v18_3_ce0         | out |    1|  ap_memory |      v18_3      |     array    |
|v18_3_q0          |  in |   32|  ap_memory |      v18_3      |     array    |
|v19_0_0_address0  | out |    4|  ap_memory |     v19_0_0     |     array    |
|v19_0_0_ce0       | out |    1|  ap_memory |     v19_0_0     |     array    |
|v19_0_0_we0       | out |    1|  ap_memory |     v19_0_0     |     array    |
|v19_0_0_d0        | out |   32|  ap_memory |     v19_0_0     |     array    |
|v19_0_0_q0        |  in |   32|  ap_memory |     v19_0_0     |     array    |
|v19_0_1_address0  | out |    4|  ap_memory |     v19_0_1     |     array    |
|v19_0_1_ce0       | out |    1|  ap_memory |     v19_0_1     |     array    |
|v19_0_1_we0       | out |    1|  ap_memory |     v19_0_1     |     array    |
|v19_0_1_d0        | out |   32|  ap_memory |     v19_0_1     |     array    |
|v19_0_1_q0        |  in |   32|  ap_memory |     v19_0_1     |     array    |
|v19_0_2_address0  | out |    4|  ap_memory |     v19_0_2     |     array    |
|v19_0_2_ce0       | out |    1|  ap_memory |     v19_0_2     |     array    |
|v19_0_2_we0       | out |    1|  ap_memory |     v19_0_2     |     array    |
|v19_0_2_d0        | out |   32|  ap_memory |     v19_0_2     |     array    |
|v19_0_2_q0        |  in |   32|  ap_memory |     v19_0_2     |     array    |
|v19_0_3_address0  | out |    4|  ap_memory |     v19_0_3     |     array    |
|v19_0_3_ce0       | out |    1|  ap_memory |     v19_0_3     |     array    |
|v19_0_3_we0       | out |    1|  ap_memory |     v19_0_3     |     array    |
|v19_0_3_d0        | out |   32|  ap_memory |     v19_0_3     |     array    |
|v19_0_3_q0        |  in |   32|  ap_memory |     v19_0_3     |     array    |
|v19_1_0_address0  | out |    4|  ap_memory |     v19_1_0     |     array    |
|v19_1_0_ce0       | out |    1|  ap_memory |     v19_1_0     |     array    |
|v19_1_0_we0       | out |    1|  ap_memory |     v19_1_0     |     array    |
|v19_1_0_d0        | out |   32|  ap_memory |     v19_1_0     |     array    |
|v19_1_0_q0        |  in |   32|  ap_memory |     v19_1_0     |     array    |
|v19_1_1_address0  | out |    4|  ap_memory |     v19_1_1     |     array    |
|v19_1_1_ce0       | out |    1|  ap_memory |     v19_1_1     |     array    |
|v19_1_1_we0       | out |    1|  ap_memory |     v19_1_1     |     array    |
|v19_1_1_d0        | out |   32|  ap_memory |     v19_1_1     |     array    |
|v19_1_1_q0        |  in |   32|  ap_memory |     v19_1_1     |     array    |
|v19_1_2_address0  | out |    4|  ap_memory |     v19_1_2     |     array    |
|v19_1_2_ce0       | out |    1|  ap_memory |     v19_1_2     |     array    |
|v19_1_2_we0       | out |    1|  ap_memory |     v19_1_2     |     array    |
|v19_1_2_d0        | out |   32|  ap_memory |     v19_1_2     |     array    |
|v19_1_2_q0        |  in |   32|  ap_memory |     v19_1_2     |     array    |
|v19_1_3_address0  | out |    4|  ap_memory |     v19_1_3     |     array    |
|v19_1_3_ce0       | out |    1|  ap_memory |     v19_1_3     |     array    |
|v19_1_3_we0       | out |    1|  ap_memory |     v19_1_3     |     array    |
|v19_1_3_d0        | out |   32|  ap_memory |     v19_1_3     |     array    |
|v19_1_3_q0        |  in |   32|  ap_memory |     v19_1_3     |     array    |
|v19_2_0_address0  | out |    4|  ap_memory |     v19_2_0     |     array    |
|v19_2_0_ce0       | out |    1|  ap_memory |     v19_2_0     |     array    |
|v19_2_0_we0       | out |    1|  ap_memory |     v19_2_0     |     array    |
|v19_2_0_d0        | out |   32|  ap_memory |     v19_2_0     |     array    |
|v19_2_0_q0        |  in |   32|  ap_memory |     v19_2_0     |     array    |
|v19_2_1_address0  | out |    4|  ap_memory |     v19_2_1     |     array    |
|v19_2_1_ce0       | out |    1|  ap_memory |     v19_2_1     |     array    |
|v19_2_1_we0       | out |    1|  ap_memory |     v19_2_1     |     array    |
|v19_2_1_d0        | out |   32|  ap_memory |     v19_2_1     |     array    |
|v19_2_1_q0        |  in |   32|  ap_memory |     v19_2_1     |     array    |
|v19_2_2_address0  | out |    4|  ap_memory |     v19_2_2     |     array    |
|v19_2_2_ce0       | out |    1|  ap_memory |     v19_2_2     |     array    |
|v19_2_2_we0       | out |    1|  ap_memory |     v19_2_2     |     array    |
|v19_2_2_d0        | out |   32|  ap_memory |     v19_2_2     |     array    |
|v19_2_2_q0        |  in |   32|  ap_memory |     v19_2_2     |     array    |
|v19_2_3_address0  | out |    4|  ap_memory |     v19_2_3     |     array    |
|v19_2_3_ce0       | out |    1|  ap_memory |     v19_2_3     |     array    |
|v19_2_3_we0       | out |    1|  ap_memory |     v19_2_3     |     array    |
|v19_2_3_d0        | out |   32|  ap_memory |     v19_2_3     |     array    |
|v19_2_3_q0        |  in |   32|  ap_memory |     v19_2_3     |     array    |
|v19_3_0_address0  | out |    4|  ap_memory |     v19_3_0     |     array    |
|v19_3_0_ce0       | out |    1|  ap_memory |     v19_3_0     |     array    |
|v19_3_0_we0       | out |    1|  ap_memory |     v19_3_0     |     array    |
|v19_3_0_d0        | out |   32|  ap_memory |     v19_3_0     |     array    |
|v19_3_0_q0        |  in |   32|  ap_memory |     v19_3_0     |     array    |
|v19_3_1_address0  | out |    4|  ap_memory |     v19_3_1     |     array    |
|v19_3_1_ce0       | out |    1|  ap_memory |     v19_3_1     |     array    |
|v19_3_1_we0       | out |    1|  ap_memory |     v19_3_1     |     array    |
|v19_3_1_d0        | out |   32|  ap_memory |     v19_3_1     |     array    |
|v19_3_1_q0        |  in |   32|  ap_memory |     v19_3_1     |     array    |
|v19_3_2_address0  | out |    4|  ap_memory |     v19_3_2     |     array    |
|v19_3_2_ce0       | out |    1|  ap_memory |     v19_3_2     |     array    |
|v19_3_2_we0       | out |    1|  ap_memory |     v19_3_2     |     array    |
|v19_3_2_d0        | out |   32|  ap_memory |     v19_3_2     |     array    |
|v19_3_2_q0        |  in |   32|  ap_memory |     v19_3_2     |     array    |
|v19_3_3_address0  | out |    4|  ap_memory |     v19_3_3     |     array    |
|v19_3_3_ce0       | out |    1|  ap_memory |     v19_3_3     |     array    |
|v19_3_3_we0       | out |    1|  ap_memory |     v19_3_3     |     array    |
|v19_3_3_d0        | out |   32|  ap_memory |     v19_3_3     |     array    |
|v19_3_3_q0        |  in |   32|  ap_memory |     v19_3_3     |     array    |
+------------------+-----+-----+------------+-----------------+--------------+

