<?xml version="1.0" encoding="UTF-8"?>
<messageFile name="e5cdrc" fid="7113" alias="e5cdrc" vendor="Lattice Semiconductor Corporation" stamp="Date and Time">
  <description text="this message file contains message for [name] package"/>
  <!-- owner of this message file -->
  <owner text="owner" />
  <messages>

	<msg uid="1001" type="Warning" level="2" text="EC3 dpram(Err$$d sig=$$s): invalid WADO to WAD connection, comp '$$s'\n"/>
	<msg uid="1002" type="Error" text="Comp is on a DQS site can't find in our records"/>
	<msg uid="1003" type="Error" text="chipcheck: IDDRX2 in comp $$s has different signals $$s on port ECLKDQSR and $$s on port ECLK."/>
	<msg uid="1004" type="Warning" level="2" text="chipcheck: IDDRX comp $$s has two clocks driven by one signal $$s on ECLKDQSR and CLK, the use of general routing on the following section(s) $$s may generated uncovered timing skew."/>
	<msg uid="1101" type="Status" text="dqs_pinid is $$d while DQSI is $$d"/>
	<msg uid="1102" type="Error" text="chipcheck: LVDS output pio comp $$s is used as DQS pad but is not placed on a site supports LVDS output."/>
	<msg uid="1103" type="Error" text="chipcheck: Below LVDS output pio comp(s): $$s used as DQS pad can not find enough LVDS output site(s) to be placed."/>
	<msg uid="1104" type="Error" text="chipcheck: PIO comp $$s connects to DQS comp $$s, but it is placed on PIO site $$s that has no DQS connections."/>
	<msg uid="1105" type="Error" text="chipcheck: comp $$s can only be placed on PIO sites $$s that have dedicated connections to DQS $$s, but now is located on $$s site."/>
	<msg uid="1106" type="Error" text="chipcheck: comps $$s have connectivity problem: they are placed around one DQS group on site $$s, but are connected to different DQS groups. "/>
	<msg uid="1107" type="Error" text="chipcheck: CLK pin on DQSIOL comp $$s and SCLK pin on DQS comp $$s have different programming."/>
	<msg uid="1108" type="Error" text="chipcheck: the following IDDRX1(s) $$s and ODDRX1(s) $$s can not be placed in the same DQS group. "/>
	<msg uid="1109" type="Error" text="chipcheck: the following DDRX(s) $$s can not be placed on top banks."/>
	<msg uid="1110" type="Error" text="chipcheck: the following IDDRX2(s) $$s and ODDRX1(s) $$s can not be placed in the same DQS group. "/>
	<msg uid="1111" type="Error" text="chipcheck: the following ODDRX1(s) $$s and ODDRX2(s) $$s can not be placed in the same DQS group. "/>
	<msg uid="1112" type="Error" text="chipcheck: the following IDDRX1(s) $$s and ODDRX2(s) $$s can not be placed in the same DQS group. "/>
	<msg uid="1113" type="Error" text="chipcheck: the following IDDRX1(s) $$s and IDDRX2(s) $$s can not be placed in the same DQS group. "/>
	<msg uid="1114" type="Error" text="chipcheck: The ODDRXD primitive in comp $$s must be used with DQSBUFF primitive, now is used with DQSBUFD."/>
	<msg uid="1115" type="Error" text="chipcheck: The ODDRXD primitive in comp $$s at left/right cantnot be used without DQSBUFG buffer. "/>
	<msg uid="1116" type="Error" text="chipcheck: The ODDRXD primitive in comp $$s is not driven by DQSBUFG, yet its DQCLK1 port is not driven any signal either."/>
	<msg uid="1117" type="Error" text="chipcheck: The ODDRXD primitive in comp $$s not driven by any DQSBUFG should tie DQCLK1 to CLK ports, yet it has signal $$s on DQCLK1 and $$s on CLK"/>
	<msg uid="1118" type="Error" text="chipcheck: The ODDRXD primitive in comp $$s side cannot tie DQCLK1 and CLK ports, yet it has signal $$s on both DQCLK1 and CLK ports"/>
	<msg uid="1119" type="Error" text="netsanitycheck: PLL comp $$s feeds CLKI port with its CLKOP output $$s."/>
	<msg uid="1120" type="Error" text="chipcheck: DQS comp $$s has signal $$s on DQSI that was driven by non-PIO comp $$s."/>
	<msg uid="1121" type="Error" text="There is no logic for PIO $$s"/>
	<msg uid="1122" type="Error" text="chipcheck: output PIO comp $$s is placed on an input only site $$s."/>
	<msg uid="1123" type="Error" text="chipcheck: bi-directional PIO comp $$s is placed on an input only site $$s."/>
	<msg uid="1124" type="Error" text="Bank $$d has illegal combination.\n "/>
	<msg uid="1125" type="Status" text="comp = $$s,  iotype = $$s"/>
	<msg uid="1126" type="Error" text="\nBank $$d has illegal combination.\n $$s"/>
	<msg uid="1127" type="Error" text="chipcheck: PIO site $$s/$$s does not support $$s, PIO comp $$s with $$s cannot be placed on this site."/>
	<msg uid="1128" type="Error" text="chipcheck: PIO bank $$d does not support $$s, PIO comp $$s with $$s cannot be placed on this bank."/>
	<msg uid="1129" type="Error" text="Bank $$d has illegal combination.\n $$s"/>
	<msg uid="1130" type="Error" text="chipcheck: Differential comp $$s is not placed on a true pad of the true/complementary pair."/>
	<msg uid="1131" type="Error" text="Error: Not enough slices available.  Used = $$d  Available = $$d"/>
	<msg uid="1132" type="Error" text="Error: Not enough fslices available.  Used = $$d  Available = $$d"/>
	<msg uid="1133" type="Error" text="Error: Not enough Register Slices available.  Used = $$d  Available = $$d"/>
	<msg uid="1134" type="Error" text="There is no logic for EBR instance $$s"/>
	<msg uid="1135" type="Error" text="No mode primitive for EBR instance $$s"/>
	<msg uid="1136" type="Error" text="No button name for mode found for EBR instance $$s"/>
	<msg uid="1137" type="Error" text="EBR instance $$s unable to find EMB Primitive"/>
	<msg uid="1138" type="Error" text="\n $$s: Pin $$s cannot be connected to signal for PDP ram."/>
	<msg uid="1139" type="Error" text="Comp. $$s: CLKA and MORCLKA has to be tied to the same signal."/>
	<msg uid="1140" type="Error" text="Comp. $$s: CLKB and MORCLKB has to be tied to the same signal."/>
	<msg uid="1141" type="Error" text="There is no logic for instance $$s"/>
	<msg uid="1142" type="Error" text="EBR $$s is implemented as pseudo dual port memory, its WEB port should be tied to GND."/>
	<msg uid="1143" type="Error" text="chipcheck: Any DLL/DLLDEL pair must be driven by the same signal on port CLKI, but DLL comp $$s is driven by $$s while DLLDEL comp $$s is driven by $$s. "/>
	<msg uid="1144" type="Error" text="There is no logic for SLICE $$s"/>
	<msg uid="1145" type="Error" text="Bad modehandle returned for SLICE $$s.  Discontinuing DRC on this component."/>
	<msg uid="1146" type="Error" text="Bad modeid returned for SLICE $$s.  Discontinuing DRC on this component."/>
	<msg uid="1147" type="Error" text="There is no cell model pointer for SLICE $$s"/>
	<msg uid="1148" type="Error" text="There is no mode for SLICE $$s"/>
	<msg uid="1149" type="Error" text="There is no SLICE cache pointer for SLICE $$s context"/>
	<msg uid="1150" type="Error" text="blockcheck: Slice $$s cannot be configured in RAMW mode.  RAMW mode can only be placed on Slice C."/>
	<msg uid="1151" type="Error" text="blockcheck: Slice $$s cannot be configured in DPRAM mode.  DPRAM mode can only be placed on Slice A &amp; Slice B."/>
	<msg uid="1152" type="Error" text="blockcheck: IO logic component $$s cannot have a mix of constant and signal for DEL inputs"/>
	<msg uid="1153" type="Error" text="There is no logic for $$s $$s."/>
	<msg uid="1154" type="Error" text="$$s: GSR cannot be enabled in DDR mode."/>
	<msg uid="1155" type="Error" text="chipcheck: IDDRX2 in comp $$s has different signals $$s on port ECLKDQSR and $$s on port ECLK."/>
	<msg uid="1156" type="Error" text="Error: PIO comp. $$s has termninatevtt turned ON and PCI clamp turned off.  This combination has no legal site for placement."/>
	<msg uid="1157" type="Error" text="Error:  No legal placement site for LVDS25 pio comp. $$s with PCIclamp turned OFF."/>
	<msg uid="1158" type="Error" text="Error: PIO comp. $$s cannot be placed.  There is no legal site for PIO with EQ Cal $$s &amp; Pci clamp turned OFF"/>
	<msg uid="1159" type="Error" text="Error: PIO comp. $$s with EQ Cal cannot be placed on Top and Bottom PIOs"/>
	<msg uid="1160" type="Error" text="Site $$s has both SROA &amp; Prod. routed, Right site must be vacant"/>
	<msg uid="1161" type="Error" text="Site $$s SROA routed, Right site must be vacant"/>
	<msg uid="1162" type="Error" text="cannot place comp. on site $$s.  Both SROA and prod. cannot be routed at the same time"/>
	<msg uid="1163" type="Error" text="DSP Comp. $$s has SROB connected to routing. SROB pins of DSP comp. do not connect to routing.\n"/>
	<msg uid="1164" type="Error" text="More than 4 CLK signals found in DSP Slice $$d\n"/>
	<msg uid="1165" type="Error" text="More than 4 CE signals found in DSP block $$d\n"/>
	<msg uid="1166" type="Error" text="More than 4 RST signals found in DSP block $$d\n"/>
	<msg uid="1167" type="Error" text="DSP comp '$$s' with SRI=GND cannot be placed at site '$$s'\n"/>
	<msg uid="1168" type="Error" text="DSP comp '$$s' with CIN=GND cannot be placed at site '$$s'\n"/>
	<msg uid="1169" type="Error" text="DSP comp '$$s' cannot be placed at incompatible site '$$s'\n"/>
	<msg uid="1170" type="Error" text="All components in a DSP slice must have the same GSR setting.  Please check the following components for slice $$d\n"/>
	<msg uid="1171" type="Status" text=" Comp. = $$s,  GSR = $$s\n"/>
	<msg uid="1172" type="Error" text="Cannot set CAS_MATCH_REG property of comp $$s to TRUE."/>
	<msg uid="1173" type="Error" text="Cannot have 2 mult9x9s  $$s &amp; $$s with different RESETMODE property."/>
	<msg uid="1174" type="Error" text="Cannot place 2 ALU24s in one slice with different Output Control signals. Comps. $$s &amp; $$s"/>
	<msg uid="1175" type="Error" text="Illegal placement of comps. $$s and $$s.  Cannot swap SIGNED/DATA when shift is active."/>
	<msg uid="1176" type="Error" text="cannot place comp $$s on site $$s due to incompatible $$s with comp $$s."/>
	<msg uid="1177" type="Status" text="\n Output PIOs of type LVDS, MINILVDS, RSDS &amp; PPLVDS cannot be placed in the same bank."/>
	<msg uid="1178" type="Error" text="cannot place comp MULT18x18 with Prod. connecting to ALU MA port and SROA connecting to fpga fabric"/>
	<msg uid="1179" type="Error" text="cannot place comp MULT9x9 with Prod. connecting to ALU MA port and SROA connecting to fpga fabric"/>
	<msg uid="1180" type="Warning" level="2" text="netsanitycheck: The clock $$s on comp $$s port $$s is driven by general routing through comp $$s. Please refer to 'LatticeECP3 High-Speed I/O Interface'."/>
	<msg uid="1181" type="Error" text="netsanitycheck: The clock $$s on comp $$s port $$s is driven by general routing through comp $$s. Please refer to 'LatticeECP3 High-Speed I/O Interface'."/>
	<msg uid="1182" type="Error" text="$$s"/>
	<msg uid="1183" type="Warning" text="$$s"/>
        <msg uid="1184" type="Error" text="OPCINSEL from comp '$$s' does not match OP5 from comp '$$s' from same DSP slice"/>
        <msg uid="1185" type="Error" text="OPADDNSUB from comp '$$s' does not match OP7 from comp '$$s' from same DSP slice"/>


	</messages>
</messageFile>
