{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543985196480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543985196481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 11:46:36 2018 " "Processing started: Wed Dec 05 11:46:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543985196481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543985196481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cau1 -c cau1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cau1 -c cau1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543985196481 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543985196899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau1.v 3 3 " "Found 3 design units, including 3 entities, in source file cau1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cau1 " "Found entity 1: cau1" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543985197034 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_logic " "Found entity 2: alu_logic" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543985197034 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder " "Found entity 3: decoder" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543985197034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543985197034 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau1.v(8) " "Verilog HDL Instantiation warning at cau1.v(8): instance has no name" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1543985197035 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau1.v(11) " "Verilog HDL Instantiation warning at cau1.v(11): instance has no name" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1543985197035 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau1.v(12) " "Verilog HDL Instantiation warning at cau1.v(12): instance has no name" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1543985197035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cau1 " "Elaborating entity \"cau1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543985197072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_logic alu_logic:comb_19 " "Elaborating entity \"alu_logic\" for hierarchy \"alu_logic:comb_19\"" {  } { { "cau1.v" "comb_19" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543985197095 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cau1.v(37) " "Verilog HDL assignment warning at cau1.v(37): truncated value with size 32 to match size of target (8)" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543985197099 "|cau1|alu_logic:comb_19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cau1.v(42) " "Verilog HDL assignment warning at cau1.v(42): truncated value with size 32 to match size of target (8)" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543985197099 "|cau1|alu_logic:comb_19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cau1.v(43) " "Verilog HDL assignment warning at cau1.v(43): truncated value with size 32 to match size of target (1)" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543985197099 "|cau1|alu_logic:comb_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:comb_28 " "Elaborating entity \"decoder\" for hierarchy \"decoder:comb_28\"" {  } { { "cau1.v" "comb_28" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543985197133 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cau1.v(70) " "Verilog HDL Case Statement warning at cau1.v(70): incomplete case statement has no default case item" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 70 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1543985197134 "|cau1|decoder:comb_28"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex cau1.v(69) " "Verilog HDL Always Construct warning at cau1.v(69): inferring latch(es) for variable \"hex\", which holds its previous value in one or more paths through the always construct" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1543985197135 "|cau1|decoder:comb_28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] cau1.v(69) " "Inferred latch for \"hex\[0\]\" at cau1.v(69)" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543985197136 "|cau1|decoder:comb_28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] cau1.v(69) " "Inferred latch for \"hex\[1\]\" at cau1.v(69)" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543985197137 "|cau1|decoder:comb_28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] cau1.v(69) " "Inferred latch for \"hex\[2\]\" at cau1.v(69)" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543985197137 "|cau1|decoder:comb_28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] cau1.v(69) " "Inferred latch for \"hex\[3\]\" at cau1.v(69)" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543985197137 "|cau1|decoder:comb_28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] cau1.v(69) " "Inferred latch for \"hex\[4\]\" at cau1.v(69)" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543985197137 "|cau1|decoder:comb_28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] cau1.v(69) " "Inferred latch for \"hex\[5\]\" at cau1.v(69)" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543985197138 "|cau1|decoder:comb_28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] cau1.v(69) " "Inferred latch for \"hex\[6\]\" at cau1.v(69)" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543985197138 "|cau1|decoder:comb_28"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:comb_29\|hex\[0\] " "LATCH primitive \"decoder:comb_29\|hex\[0\]\" is permanently enabled" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543985197323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:comb_29\|hex\[1\] " "LATCH primitive \"decoder:comb_29\|hex\[1\]\" is permanently enabled" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543985197323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:comb_29\|hex\[2\] " "LATCH primitive \"decoder:comb_29\|hex\[2\]\" is permanently enabled" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543985197323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:comb_29\|hex\[3\] " "LATCH primitive \"decoder:comb_29\|hex\[3\]\" is permanently enabled" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543985197323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:comb_29\|hex\[4\] " "LATCH primitive \"decoder:comb_29\|hex\[4\]\" is permanently enabled" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543985197323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:comb_29\|hex\[5\] " "LATCH primitive \"decoder:comb_29\|hex\[5\]\" is permanently enabled" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543985197323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:comb_29\|hex\[6\] " "LATCH primitive \"decoder:comb_29\|hex\[6\]\" is permanently enabled" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543985197323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:comb_28\|hex\[0\] " "LATCH primitive \"decoder:comb_28\|hex\[0\]\" is permanently enabled" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543985197323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:comb_28\|hex\[1\] " "LATCH primitive \"decoder:comb_28\|hex\[1\]\" is permanently enabled" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543985197323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:comb_28\|hex\[2\] " "LATCH primitive \"decoder:comb_28\|hex\[2\]\" is permanently enabled" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543985197323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:comb_28\|hex\[3\] " "LATCH primitive \"decoder:comb_28\|hex\[3\]\" is permanently enabled" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543985197323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:comb_28\|hex\[4\] " "LATCH primitive \"decoder:comb_28\|hex\[4\]\" is permanently enabled" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543985197323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:comb_28\|hex\[5\] " "LATCH primitive \"decoder:comb_28\|hex\[5\]\" is permanently enabled" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543985197323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:comb_28\|hex\[6\] " "LATCH primitive \"decoder:comb_28\|hex\[6\]\" is permanently enabled" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543985197323 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1543985197542 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543985197569 "|cau1|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543985197569 "|cau1|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543985197569 "|cau1|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543985197569 "|cau1|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543985197569 "|cau1|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai09/cau1/cau1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543985197569 "|cau1|HEX1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543985197569 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543985197844 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543985197844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543985198047 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543985198047 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543985198047 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543985198047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543985198099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 11:46:38 2018 " "Processing ended: Wed Dec 05 11:46:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543985198099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543985198099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543985198099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543985198099 ""}
