# TCL File Generated by Component Editor 18.1
# Wed Dec 22 23:33:16 CST 2021
# DO NOT MODIFY


# 
# FLASH_Controller "FLASH_Controller" v1.0
# YuxuanJiang 2021.12.22.23:33:16
# A Simple Avalon-MM Interface for FLASH DE2-115
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module FLASH_Controller
# 
set_module_property DESCRIPTION "A Simple Avalon-MM Interface for FLASH DE2-115"
set_module_property NAME FLASH_Controller
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP MagicTowerFPGA
set_module_property AUTHOR YuxuanJiang
set_module_property DISPLAY_NAME FLASH_Controller
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL flash_controller
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file flash_controller.sv SYSTEM_VERILOG PATH IP/flash_controller/flash_controller.sv TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock CLK clk Input 1


# 
# connection point avl
# 
add_interface avl avalon end
set_interface_property avl addressUnits WORDS
set_interface_property avl associatedClock clock
set_interface_property avl associatedReset reset_1
set_interface_property avl bitsPerSymbol 8
set_interface_property avl burstOnBurstBoundariesOnly false
set_interface_property avl burstcountUnits WORDS
set_interface_property avl explicitAddressSpan 11111111111111111111
set_interface_property avl holdTime 0
set_interface_property avl linewrapBursts false
set_interface_property avl maximumPendingReadTransactions 0
set_interface_property avl maximumPendingWriteTransactions 0
set_interface_property avl readLatency 2
set_interface_property avl readWaitStates 5
set_interface_property avl readWaitTime 5
set_interface_property avl setupTime 0
set_interface_property avl timingUnits Cycles
set_interface_property avl writeWaitTime 0
set_interface_property avl ENABLED true
set_interface_property avl EXPORT_OF ""
set_interface_property avl PORT_NAME_MAP ""
set_interface_property avl CMSIS_SVD_VARIABLES ""
set_interface_property avl SVD_ADDRESS_GROUP ""

add_interface_port avl AVL_READ read Input 1
add_interface_port avl AVL_WRITE write Input 1
add_interface_port avl AVL_WRITEDATA writedata Input 8
add_interface_port avl AVL_READDATA readdata Output 8
add_interface_port avl AVL_ADDR address Input 23
add_interface_port avl AVL_CE_N chipselect_n Input 1
add_interface_port avl AVL_OE_N outputenable_n Input 1
set_interface_assignment avl embeddedsw.configuration.isFlash 0
set_interface_assignment avl embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avl embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avl embeddedsw.configuration.isPrintableDevice 0


# 
# connection point flash
# 
add_interface flash conduit end
set_interface_property flash associatedClock clock
set_interface_property flash associatedReset ""
set_interface_property flash ENABLED true
set_interface_property flash EXPORT_OF ""
set_interface_property flash PORT_NAME_MAP ""
set_interface_property flash CMSIS_SVD_VARIABLES ""
set_interface_property flash SVD_ADDRESS_GROUP ""

add_interface_port flash FL_ADDR address Output 23
add_interface_port flash FL_CE_N chipselect Output 1
add_interface_port flash FL_DQ data Input 8
add_interface_port flash FL_OE_N outputenable Output 1
add_interface_port flash FL_RESET_N reset Output 1
add_interface_port flash FL_RY ready Input 1
add_interface_port flash FL_WE_N writeenable Output 1
add_interface_port flash FL_WP_N writeprotect Output 1


# 
# connection point reset_1
# 
add_interface reset_1 reset end
set_interface_property reset_1 associatedClock clock
set_interface_property reset_1 synchronousEdges DEASSERT
set_interface_property reset_1 ENABLED true
set_interface_property reset_1 EXPORT_OF ""
set_interface_property reset_1 PORT_NAME_MAP ""
set_interface_property reset_1 CMSIS_SVD_VARIABLES ""
set_interface_property reset_1 SVD_ADDRESS_GROUP ""

add_interface_port reset_1 RESET reset_n Input 1

