#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Dec  7 19:07:37 2024
# Process ID: 23064
# Current directory: C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.runs/synth_1/top.vds
# Journal file: C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.runs/synth_1\vivado.jou
# Running On        :MSI
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12650H
# CPU Frequency     :2688 MHz
# CPU Physical cores:10
# CPU Logical cores :16
# Host memory       :16868 MB
# Swap memory       :12348 MB
# Total Virtual     :29217 MB
# Available Virtual :8330 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 567.371 ; gain = 237.199
Command: read_checkpoint -auto_incremental -incremental C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/utils_1/imports/synth_1/system.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/utils_1/imports/synth_1/system.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17656
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1418.625 ; gain = 448.273
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'clkDiv' is not allowed [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/clock_div.v:28]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'segments' is not allowed [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/hex_to_seg.v:28]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'single_pulser' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/single_pulser.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_pulser' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/single_pulser.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/vga.v:1]
INFO: [Synth 8-6157] synthesizing module 'ascii_input' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_input.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ascii_input' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_input.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/vga_controller.v:21]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/vga_controller.v:21]
INFO: [Synth 8-6157] synthesizing module 'rgb_generator' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/rgb_generator.v:9]
INFO: [Synth 8-6157] synthesizing module 'ascii_rom' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:22]
WARNING: [Synth 8-151] case item 12'b100101110110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100101110111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100101111000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100101111001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100101111010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100101111011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100101111100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100101111101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100101111110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100101111111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110000000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110000001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110000010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110000011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110000100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110000101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110000110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110000111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110001000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110001001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110001010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110001011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110001100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110001101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110001110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110001111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110010000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110010001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110010010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110010011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110010100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110010101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110010110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110010111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110011000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110011001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110011010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110011011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110011100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110011101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110011110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110011111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110100000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110100001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110100010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110100011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110100100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110100101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110100110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110100111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110101000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110101001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110101010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110101011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110101100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110101101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110101110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110101111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110110000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110110001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110110010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110110011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110110100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110110101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110110110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110110111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110111000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110111001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110111010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110111011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110111100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110111101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110111110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100110111111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111000000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111000001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111000010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111000011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111000100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111000101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111000110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111000111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111001000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111001001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111001010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111001011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111001100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111001101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111001110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111001111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111010000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111010001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111010010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111010011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111010100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111010101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111010110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111010111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111011000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 12'b100111011001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
INFO: [Common 17-14] Message 'Synth 8-151' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'ascii_rom' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:22]
INFO: [Synth 8-6155] done synthesizing module 'rgb_generator' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/rgb_generator.v:9]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/vga.v:1]
INFO: [Synth 8-6157] synthesizing module 'baud_rate_generator' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/baud_rate_generator.v:15]
INFO: [Synth 8-6155] done synthesizing module 'baud_rate_generator' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/baud_rate_generator.v:15]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/uart_receiver.v:15]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/uart_receiver.v:15]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/uart_transmitter.v:15]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/uart_transmitter.v:15]
INFO: [Synth 8-6157] synthesizing module 'segment_ascii' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/segment_ascii.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/clock_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/clock_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'quad_seven_seg' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/quad_seven_seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex_to_seg' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/hex_to_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_seg' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/hex_to_seg.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/quad_seven_seg.v:65]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/quad_seven_seg.v:65]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/quad_seven_seg.v:65]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/quad_seven_seg.v:65]
INFO: [Synth 8-6155] done synthesizing module 'quad_seven_seg' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/quad_seven_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'segment_ascii' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/segment_ascii.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-7129] Port data_out[7] in module segment_ascii is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[6] in module segment_ascii is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[5] in module segment_ascii is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[4] in module segment_ascii is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[3] in module segment_ascii is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[2] in module segment_ascii is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[1] in module segment_ascii is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[0] in module segment_ascii is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out_ready in module segment_ascii is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1541.453 ; gain = 571.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1541.453 ; gain = 571.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1541.453 ; gain = 571.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1541.453 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/constrs_1/new/port_map.xdc]
Finished Parsing XDC File [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/constrs_1/new/port_map.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/constrs_1/new/port_map.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1576.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1576.160 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1576.160 ; gain = 605.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1576.160 ; gain = 605.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1576.160 ; gain = 605.809
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1576.160 ; gain = 605.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	             1024 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 26    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port dp driven by constant 0
WARNING: [Synth 8-7129] Port sw[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1576.160 ; gain = 605.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+------------------+---------------+----------------+
|Module Name   | RTL Object       | Depth x Width | Implemented As | 
+--------------+------------------+---------------+----------------+
|rgb_generator | rom/addr_reg_reg | 4096x8        | Block RAM      | 
+--------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 1576.160 ; gain = 605.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 1579.488 ; gain = 609.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance v/rg/rom/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:36 . Memory (MB): peak = 1584.430 ; gain = 614.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 1591.195 ; gain = 620.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 1591.195 ; gain = 620.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 1591.195 ; gain = 620.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 1591.195 ; gain = 620.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 1591.195 ; gain = 620.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 1591.195 ; gain = 620.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    24|
|3     |LUT1     |    25|
|4     |LUT2     |   208|
|5     |LUT3     |    24|
|6     |LUT4     |    26|
|7     |LUT5     |    37|
|8     |LUT6     |   476|
|9     |MUXF7    |   128|
|10    |RAMB36E1 |     1|
|11    |FDCE     |  1180|
|12    |FDPE     |     1|
|13    |FDRE     |    33|
|14    |IBUF     |     3|
|15    |OBUF     |    27|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 1591.195 ; gain = 620.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:38 . Memory (MB): peak = 1591.195 ; gain = 586.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 1591.195 ; gain = 620.844
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1600.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 153 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'ascii_input' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1600.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b0185b6
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 142 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:47 . Memory (MB): peak = 1600.387 ; gain = 1025.820
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1600.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 19:08:35 2024...
