/*
 * Copyright (C) 2015 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include "imx6ul.dtsi"

/ {
	model = "SConnect-Light v0.2";
	compatible = "fsl,imx6ul-14x14-evk", "fsl,imx6ul";
	uboot_build = "";
	image_build = "";

	chosen {
		stdout-path = &uart1;
	};

	memory {
		reg = <0x80000000 0x20000000>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x14000000>;
			linux,cma-default;
		};
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
		
		reg_dvfs: regulator-gpio {
			compatible = "regulator-fixed";
			regulator-min-microvolt = <1300000>;
			regulator-max-microvolt = <1400000>;
			regulator-name = "gpio_dvfs";
			regulator-type = "voltage";
			states = <1300000 0x1 1400000 0x0>;
		};
	};
	
	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_button_gpio>; /*<&pinctrl_gpio_key>; */
		
		pcb-button {
			label = "user_button";
			gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
			gpio-key; /*,wakeup; */
			linux,code = <108>;
		};
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_leds>;

		led1: power_led {
			label = "power-led";
			gpios = <&gpio1 1 GPIO_ACTIVE_HIGH>;
			default-state = "off";
			linux,default-trigger = "gpio";
		};
		
	};

        pwm-led {
            compatible = "slabs-pwm-led";
            pwms = <&pwm6 0 5000000>, <&pwm7 0 5000000>, <&pwm8 0 5000000>, <&pwm4 0 5000000>;
            pwm-names = "pwm-green", "pwm-red", "pwm-blue", "pwm-blink";
            label = "moj_led";
            trigger = "booting";
            val = <0xAB>;
        
        };


};

&cpu0 {
	arm-supply = <&reg_arm>;
	soc-supply = <&reg_soc>;
	dc-supply = <&reg_dvfs>;
};

&clks {
	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <786432000>;
};

&csi {
	status = "disabled";
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
        phy-reset-gpios = <&gpio1 3 GPIO_ACTIVE_LOW>;
        phy-reset-duration = <5>;
	status = "okay";

    mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
		};
		ethphy1: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
		};
	};
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0x1>;
	fsl,cpu_pupscr_sw = <0x0>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
};

&gpmi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpmi_nand_1>;
	status = "okay";
	nand-on-flash-bbt;
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	/*pinctrl-0 = <&pinctrl_i2c1>;*/
	status = "disabled";
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	/*0xD0 0XD1*/
	rtc-pcf8523@68 {
		compatible = "nxp,pcf8523";  
		reg = <0x68>;
	};
	
	/*0xD0 0XD1*/
	Encryption-ATECC508A@60 {
		compatible = "nxp,";
		reg = <0x60>;
	};
	
	/*0x50 0X51  at24C512*/
	EEPROM-AT24@50 {
		compatible = "24c512,24c512";
		reg = <0x50>;
	};
	
	/*0x80 0X81 DNP*/
	Temperature@40 {
		compatible = "at,24c5121";
		reg = <0x40>;
	};
	/*0xAB 0XAA DNP*/
	NFC-T@55 {
		compatible = "nxp,NFC";
		reg = <0x55>;
	};
	
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>, <&pinctrl_out_up>, <&pinctrl_out_down>;
	imx6ul-evk {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
			
				MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID        0x17059 /* USB OTG1 ID */
				MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	    0x1b0b0 /* ENET1 RESET */
			
				MX6UL_PAD_GPIO1_IO03__GPIO1_IO03            0x000110A0 /* ENET1 INT */

				MX6UL_PAD_CSI_DATA04__GPIO4_IO25            0x000010B0 /* CPU_CTRL_BLE1 */
				MX6UL_PAD_CSI_DATA05__GPIO4_IO26            0x000010B0 /* CPU_RST_BLE1 */

                                MX6UL_PAD_CSI_DATA06__GPIO4_IO27            0x000010B0 /* CPU_CTRL_BLE2 */
                                MX6UL_PAD_CSI_DATA07__GPIO4_IO28            0x000010B0 /* CPU_RST_BLE2 */

/*
				MX6UL_PAD_JTAG_MOD__SJC_MOD                0x0000B0A0
				MX6UL_PAD_JTAG_TCK__SJC_TCK                0x000070A0
				MX6UL_PAD_JTAG_TDI__SJC_TDI                0x000070A0
				MX6UL_PAD_JTAG_TDO__SJC_TDO                0x0000B0B1
				MX6UL_PAD_JTAG_TMS__SJC_TMS                0x000070A0
				MX6UL_PAD_JTAG_TRST_B__SJC_TRSTB           0x000070A0
*/
				MX6UL_PAD_LCD_DATA00__SRC_BT_CFG00         0x000010B0
				MX6UL_PAD_LCD_DATA01__SRC_BT_CFG01         0x000010B0
				MX6UL_PAD_LCD_DATA02__SRC_BT_CFG02         0x000010B0
				MX6UL_PAD_LCD_DATA03__SRC_BT_CFG03         0x000010B0
				MX6UL_PAD_LCD_DATA04__SRC_BT_CFG04         0x000010B0
				MX6UL_PAD_LCD_DATA05__SRC_BT_CFG05         0x000010B0
				MX6UL_PAD_LCD_DATA06__SRC_BT_CFG06         0x000010B0
				MX6UL_PAD_LCD_DATA07__SRC_BT_CFG07         0x000010B0
				MX6UL_PAD_LCD_DATA08__SRC_BT_CFG08         0x000010B0
				MX6UL_PAD_LCD_DATA09__SRC_BT_CFG09         0x000010B0
				MX6UL_PAD_LCD_DATA10__SRC_BT_CFG10         0x000010B0
				MX6UL_PAD_LCD_DATA11__SRC_BT_CFG11         0x000010B0
				MX6UL_PAD_LCD_DATA12__SRC_BT_CFG12         0x000010B0
				MX6UL_PAD_LCD_DATA14__SRC_BT_CFG14         0x000010B0
				MX6UL_PAD_LCD_DATA15__SRC_BT_CFG15         0x000010B0
				MX6UL_PAD_LCD_DATA16__SRC_BT_CFG24         0x000010B0
				MX6UL_PAD_LCD_DATA17__SRC_BT_CFG25         0x000010B0
				MX6UL_PAD_LCD_DATA18__SRC_BT_CFG26         0x000010B0
				MX6UL_PAD_LCD_DATA19__SRC_BT_CFG27         0x000010B0
				MX6UL_PAD_LCD_DATA20__SRC_BT_CFG28         0x000010B0
				MX6UL_PAD_LCD_DATA21__SRC_BT_CFG29         0x000010B0
				MX6UL_PAD_LCD_DATA22__SRC_BT_CFG30         0x000010B0
				MX6UL_PAD_LCD_DATA23__SRC_BT_CFG31         0x000010B0
			>;
		};

                pinctrl_out_up: out_up {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO08__GPIO1_IO08	0x4001b8b0 /*WIFI_WAKE_R*/
			>;
		};

                pinctrl_out_down: out_down {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO09__GPIO1_IO09	0x4001b8b0 /* WIFI_PWR */
			>;
		};
				
		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x1b0b0
				MX6UL_PAD_GPIO1_IO07__ENET1_MDC		0x1b0b0
				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1  0x4001b031
				/*reset phy*/
				
			>;
		};

		pinctrl_gpmi_nand_1: gpmi-nand-1 {
			fsl,pins = <
				MX6UL_PAD_NAND_CLE__RAWNAND_CLE         0xb0b1
				MX6UL_PAD_NAND_ALE__RAWNAND_ALE         0xb0b1
				MX6UL_PAD_NAND_WP_B__RAWNAND_WP_B       0xb0b1
				MX6UL_PAD_NAND_READY_B__RAWNAND_READY_B 0xb000
				MX6UL_PAD_NAND_CE0_B__RAWNAND_CE0_B     0xb0b1
				MX6UL_PAD_NAND_RE_B__RAWNAND_RE_B       0xb0b1
				MX6UL_PAD_NAND_WE_B__RAWNAND_WE_B       0xb0b1
				MX6UL_PAD_NAND_DATA00__RAWNAND_DATA00   0xb0b1
				MX6UL_PAD_NAND_DATA01__RAWNAND_DATA01   0xb0b1
				MX6UL_PAD_NAND_DATA02__RAWNAND_DATA02   0xb0b1
				MX6UL_PAD_NAND_DATA03__RAWNAND_DATA03   0xb0b1
				MX6UL_PAD_NAND_DATA04__RAWNAND_DATA04   0xb0b1
				MX6UL_PAD_NAND_DATA05__RAWNAND_DATA05   0xb0b1
				MX6UL_PAD_NAND_DATA06__RAWNAND_DATA06   0xb0b1
				MX6UL_PAD_NAND_DATA07__RAWNAND_DATA07   0xb0b1
			>;
		};

/*		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO02__I2C1_SCL	0x4001b8b0
				MX6UL_PAD_GPIO1_IO03__I2C1_SDA	0x4001b8b0
			>;
		};
*/
		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6UL_PAD_UART5_TX_DATA__I2C2_SCL 0x4001b8b0
				MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 0x4001b8b0
			>;
		};

		pinctrl_pwm6: pwm6grp {
			fsl,pins = <
				MX6UL_PAD_JTAG_TDI__PWM6_OUT   0x110b0
			>;
		};

		pinctrl_pwm7: pwm7grp {
			fsl,pins = <
				MX6UL_PAD_JTAG_TCK__PWM7_OUT   0x110b0
			>;
		};

		pinctrl_pwm8: pwm8grp {
			fsl,pins = <
				MX6UL_PAD_JTAG_TRST_B__PWM8_OUT   0x110b0
			>;
		};

		pinctrl_pwm4: pwm4grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO05__PWM4_OUT   0x110b0
			>;
		};

		pinctrl_qspi: qspigrp {
			fsl,pins = <
				MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK      0x70a1
				MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00 0x70a1
				MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01   0x70a1
				MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02   0x70a1
				MX6UL_PAD_NAND_CLE__QSPI_A_DATA03     0x70a1
				MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B      0x70a1
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
        		        MX6UL_PAD_UART2_CTS_B__UART2_DCE_CTS       0x000010B1
                                MX6UL_PAD_UART2_RTS_B__UART2_DCE_RTS       0x000010B1
                                MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX      0x000010B1
                                MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX      0x000010B1
			>;
		};
		
                pinctrl_uart3: uart3grp {
                        fsl,pins = <
                                MX6UL_PAD_UART3_CTS_B__UART3_DCE_CTS       0x000010B1
                                MX6UL_PAD_UART3_RTS_B__UART3_DCE_RTS       0x000010B1
                                MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX      0x0000B0A0
                                MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX      0x0000B0A0								
			>;
		};
		
		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <					
				/*MX6UL_PAD_UART1_RTS_B__USDHC1_CD_B         0x000010B0
                                MX6UL_PAD_SD1_CLK__USDHC1_CLK              0x000010B0
                                MX6UL_PAD_SD1_CMD__USDHC1_CMD              0x000010B0
                                MX6UL_PAD_SD1_DATA0__USDHC1_DATA0          0x000010B0
                                MX6UL_PAD_SD1_DATA1__USDHC1_DATA1          0x000010B0
                                MX6UL_PAD_SD1_DATA2__USDHC1_DATA2          0x000010B0
                                MX6UL_PAD_SD1_DATA3__USDHC1_DATA3          0x000010B0
				*/
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x17059
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x10071
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059
				
			>;
		};

		pinctrl_usdhc2_8bit: usdhc2grp_8bit {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x10069
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x17059
				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x17059
				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x17059
				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x17059
			>;
		};

		pinctrl_usdhc2_8bit_100mhz: usdhc2grp_8bit_100mhz {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x100b9
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x170b9
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x170b9
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x170b9
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x170b9
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x170b9
				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x170b9
				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x170b9
				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x170b9
				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x170b9
			>;
		};

		pinctrl_usdhc2_8bit_200mhz: usdhc2grp_8bit_200mhz {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x100f9
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x170f9
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x170f9
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x170f9
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x170f9
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x170f9
				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x170f9
				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x170f9
				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x170f9
				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x170f9
			>;
		};

		pinctrl_otg1: otg1grp {
                        fsl,pins = <
				MX6UL_PAD_SD1_CLK__USB_OTG1_OC             0x000010B0
                                MX6UL_PAD_SD1_CMD__USB_OTG1_PWR            0x000010B0
                                MX6UL_PAD_SD1_DATA0__ANATOP_OTG1_ID        0x000010B0
			>;
		};

		pinctrl_otg2: otg2grp {
                        fsl,pins = <
				MX6UL_PAD_SD1_DATA1__USB_OTG2_PWR          0x000010B0
                                MX6UL_PAD_SD1_DATA2__USB_OTG2_OC           0x000010B0
                                MX6UL_PAD_SD1_DATA3__ANATOP_OTG2_ID        0x000010B0
			>;
		};
		
		pinctrl_leds: ledgrp {
			fsl,pins = <
				/*
                                    MX6UL_PAD_JTAG_TRST_B__GPIO1_IO15   0x000010B0 //BLUE_LED
			            MX6UL_PAD_JTAG_TDI__GPIO1_IO13   0x000010B0 //GREEN_LED
				    MX6UL_PAD_JTAG_TCK__GPIO1_IO14     0x000010B0 //RED_LED
				*/
                                MX6UL_PAD_GPIO1_IO01__GPIO1_IO01 0x000010B0 /*0x1b0b0 */ /*RED_LED_PW*/
			>;
		};
		pinctrl_button_gpio: bntgpio {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	0x1b0b0
			>;
		};
		
	};
};

&pwm6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm6>;
	status = "okay";
};

&pwm7 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm7>;
	status = "okay";
};

&pwm8 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm8>;
	status = "okay";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	status = "okay";
};


&qspi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_qspi>;
	status = "disabled";
	ddrsmp=<0>;
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};



&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	uart-has-rtscts;
	/* for DTE mode, add below change */
	/* fsl,dte-mode; */
	/* pinctrl-0 = <&pinctrl_uart3dte>; */
	status = "okay";
};


&usbotg1 {
	dr_mode = "otg";
	srp-disable;
	hnp-disable;
	adp-disable;
/*	pinctrl-0 = <&pinctrl_otg1>;*/
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	uart-has-rtscts;
	/* for DTE mode, add below change */
	/* fsl,dte-mode; */
	/* pinctrl-0 = <&pinctrl_uart2dte>; */
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	disable-over-current;
	status = "okay";
	/*pinctrl-0 = <&pinctrl_otg2>;*/
	status = "okay";
};

&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	bus-width = <4>;
	status = "okay";
};

&gpio1 {

    wifi_pwr {
        gpio-hog;
        gpios = <9 GPIO_ACTIVE_HIGH>;
        output-low;
        line-name = "wifi_pwr";
    };
};

/*
&usdhc2 {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	non-removable;
	status = "okay";
};
*/


	
	
	
	
