## Instructions ##
To view the pdf format, please visit this <a href="https://github.com/adamlkl/Computer-Architecture-II/blob/master/Assignment4/Tutorial%204.pdf">page<a />. For better understanding of the simulation program, please visit this <a href="https://www.scss.tcd.ie/Jeremy.Jones/VivioJS/vivio.htm">website<a />. This website contains programs for non-pipelined and pipelined processor simulations. It also contains simulating programs for cache coherency solutions. This allow us to visualize and compare the functionality of and logic behind write back vs write through and firefly vs MESI. 
  
## Solutions ##
Solutions can be found <a href="https://github.com/adamlkl/Computer-Architecture-II/blob/master/Assignment4/Assignment4%20%20Documentation.pdf">here<a />.
  
## Problem Description ##
<img src="https://github.com/adamlkl/Computer-Architecture-II/blob/master/Assignment4/Tutorial%204/Tutorial%204-1.png" />
<img src="https://github.com/adamlkl/Computer-Architecture-II/blob/master/Assignment4/Tutorial%204/Tutorial%204-2.png" />

