

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Mon Dec  1 20:03:27 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.21|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  132|    1|  132|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  130|  130|         2|          -|          -|    65|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    558|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    231|
|Register         |        -|      -|     305|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|     305|    789|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +-----------------+-----------------------------+---------+------+-----+------+-------------+
    |      Memory     |            Module           | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------------+---------+------+-----+------+-------------+
    |cordic_ctab_V_U  |cal_mag_phase_cordic_ctab_V  |        1|    64|   20|     1|         1280|
    +-----------------+-----------------------------+---------+------+-----+------+-------------+
    |Total            |                             |        1|    64|   20|     1|         1280|
    +-----------------+-----------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |r_V_s_fu_204_p2            |     +    |      0|  0|  32|          32|          32|
    |step_fu_128_p2             |     +    |      0|  0|   7|           7|           1|
    |t_V_1_fu_172_p2            |     +    |      0|  0|  32|          32|          32|
    |y_V_fu_161_p2              |     +    |      0|  0|  32|          32|          32|
    |r_V_3_fu_210_p2            |     -    |      0|  0|  32|          32|          32|
    |t_V_fu_149_p2              |     -    |      0|  0|  32|          32|          32|
    |y_V_1_fu_178_p2            |     -    |      0|  0|  32|          32|          32|
    |current_angle_V_fu_216_p3  |  Select  |      0|  0|  32|           1|          32|
    |x_V_2_fu_184_p3            |  Select  |      0|  0|  32|           1|          32|
    |y_V_2_fu_192_p3            |  Select  |      0|  0|  32|           1|          32|
    |r_V_1_fu_155_p2            |   ashr   |      0|  0|  88|          32|          32|
    |r_V_fu_143_p2              |   ashr   |      0|  0|  88|          32|          32|
    |exitcond1_fu_122_p2        |   icmp   |      0|  0|   7|           7|           7|
    |tmp_fu_116_p2              |   icmp   |      0|  0|  40|          32|           1|
    |tmp_s_fu_134_p2            |   icmp   |      0|  0|  40|          32|          32|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 558|         337|         393|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |UnifiedRetVal1_reg_91    |  32|          2|   32|         64|
    |UnifiedRetVal_1_reg_103  |  32|          2|   32|         64|
    |ap_return_0              |  32|          2|   32|         64|
    |ap_return_1              |  32|          2|   32|         64|
    |p_Val2_3_reg_68          |  32|          2|   32|         64|
    |p_Val2_4_reg_56          |  32|          2|   32|         64|
    |p_Val2_s_reg_44          |  32|          2|   32|         64|
    |step_1_reg_80            |   7|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 231|         16|  231|        462|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+-----+-----------+
    |           Name          | FF | Bits| Const Bits|
    +-------------------------+----+-----+-----------+
    |UnifiedRetVal1_reg_91    |  32|   32|          0|
    |UnifiedRetVal_1_reg_103  |  32|   32|          0|
    |ap_CS_fsm                |   2|    2|          0|
    |ap_return_0_preg         |  32|   32|          0|
    |ap_return_1_preg         |  32|   32|          0|
    |p_Val2_3_reg_68          |  32|   32|          0|
    |p_Val2_4_reg_56          |  32|   32|          0|
    |p_Val2_s_reg_44          |  32|   32|          0|
    |step_1_reg_80            |   7|    7|          0|
    |step_reg_246             |   7|    7|          0|
    |tmp_s_reg_251            |   1|    1|          0|
    |x_V_2_reg_261            |  32|   32|          0|
    |y_V_2_reg_266            |  32|   32|          0|
    +-------------------------+----+-----+-----------+
    |Total                    | 305|  305|          0|
    +-------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+---------+--------------+--------------+
|  RTL Ports  | Dir | Bits| Protocol| Source Object|    C Type    |
+-------------+-----+-----+---------+--------------+--------------+
|ap_clk       |  in |    1|        -|    cordic    | return value |
|ap_rst       |  in |    1|        -|    cordic    | return value |
|ap_start     |  in |    1|        -|    cordic    | return value |
|ap_done      | out |    1|        -|    cordic    | return value |
|ap_idle      | out |    1|        -|    cordic    | return value |
|ap_ready     | out |    1|        -|    cordic    | return value |
|ap_return_0  | out |   32|        -|    cordic    | return value |
|ap_return_1  | out |   32|        -|    cordic    | return value |
|theta_V      |  in |   32| ap_none |    theta_V   |    scalar    |
+-------------+-----+-----+---------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	4  / (tmp)
2 --> 
	3  / (!exitcond1)
	4  / (exitcond1)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 5.10ns
ST_1: theta_V_read [1/1] 1.01ns
entry:0  %theta_V_read = call i32 @_ssdm_op_WireRead.i32(i32 %theta_V) nounwind ; <i32> [#uses=2]

ST_1: tmp [1/1] 2.52ns
entry:1  %tmp = icmp eq i32 %theta_V_read, 0             ; <i1> [#uses=1]

ST_1: stg_7 [1/1] 1.57ns
entry:2  br i1 %tmp, label %UnifiedReturnBlock, label %bb14


 <State 2>: 6.21ns
ST_2: p_Val2_s [1/1] 0.00ns
bb14:0  %p_Val2_s = phi i32 [ %x_V_2, %bb2_ifconv ], [ 636750, %entry ] ; <i32> [#uses=4]

ST_2: p_Val2_4 [1/1] 0.00ns
bb14:1  %p_Val2_4 = phi i32 [ %current_angle_V, %bb2_ifconv ], [ 0, %entry ] ; <i32> [#uses=3]

ST_2: p_Val2_3 [1/1] 0.00ns
bb14:2  %p_Val2_3 = phi i32 [ %y_V_2, %bb2_ifconv ], [ 0, %entry ] ; <i32> [#uses=4]

ST_2: step_1 [1/1] 0.00ns
bb14:3  %step_1 = phi i7 [ %step, %bb2_ifconv ], [ 0, %entry ] ; <i7> [#uses=4]

ST_2: empty [1/1] 0.00ns
bb14:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65, i64 65, i64 65) nounwind ; <i32> [#uses=0]

ST_2: exitcond1 [1/1] 1.97ns
bb14:5  %exitcond1 = icmp eq i7 %step_1, -63            ; <i1> [#uses=1]

ST_2: step [1/1] 1.72ns
bb14:6  %step = add i7 %step_1, 1                       ; <i7> [#uses=1]

ST_2: stg_15 [1/1] 1.57ns
bb14:7  br i1 %exitcond1, label %UnifiedReturnBlock, label %bb2_ifconv

ST_2: tmp_s [1/1] 2.52ns
bb2_ifconv:0  %tmp_s = icmp slt i32 %p_Val2_4, %theta_V_read  ; <i1> [#uses=3]

ST_2: sh_assign_3_cast [1/1] 0.00ns
bb2_ifconv:1  %sh_assign_3_cast = zext i7 %step_1 to i32      ; <i32> [#uses=2]

ST_2: r_V [1/1] 2.40ns
bb2_ifconv:2  %r_V = ashr i32 %p_Val2_3, %sh_assign_3_cast    ; <i32> [#uses=2]

ST_2: t_V [1/1] 2.44ns
bb2_ifconv:3  %t_V = sub i32 %p_Val2_s, %r_V                  ; <i32> [#uses=1]

ST_2: r_V_1 [1/1] 2.40ns
bb2_ifconv:4  %r_V_1 = ashr i32 %p_Val2_s, %sh_assign_3_cast  ; <i32> [#uses=2]

ST_2: y_V [1/1] 2.44ns
bb2_ifconv:5  %y_V = add i32 %p_Val2_3, %r_V_1                ; <i32> [#uses=1]

ST_2: tmp_1 [1/1] 0.00ns
bb2_ifconv:6  %tmp_1 = zext i7 %step_1 to i64                 ; <i64> [#uses=1]

ST_2: cordic_ctab_V_addr [1/1] 0.00ns
bb2_ifconv:7  %cordic_ctab_V_addr = getelementptr [64 x i20]* @cordic_ctab_V, i64 0, i64 %tmp_1 ; <i20*> [#uses=1]

ST_2: p_Val2_5 [2/2] 2.39ns
bb2_ifconv:8  %p_Val2_5 = load i20* %cordic_ctab_V_addr       ; <i20> [#uses=1]

ST_2: t_V_1 [1/1] 2.44ns
bb2_ifconv:11  %t_V_1 = add i32 %r_V, %p_Val2_s                ; <i32> [#uses=1]

ST_2: y_V_1 [1/1] 2.44ns
bb2_ifconv:12  %y_V_1 = sub i32 %p_Val2_3, %r_V_1              ; <i32> [#uses=1]

ST_2: x_V_2 [1/1] 1.37ns
bb2_ifconv:14  %x_V_2 = select i1 %tmp_s, i32 %t_V, i32 %t_V_1 ; <i32> [#uses=1]

ST_2: y_V_2 [1/1] 1.37ns
bb2_ifconv:15  %y_V_2 = select i1 %tmp_s, i32 %y_V, i32 %y_V_1 ; <i32> [#uses=1]


 <State 3>: 6.20ns
ST_3: p_Val2_5 [1/2] 2.39ns
bb2_ifconv:8  %p_Val2_5 = load i20* %cordic_ctab_V_addr       ; <i20> [#uses=1]

ST_3: p_Val2_15_cast [1/1] 0.00ns
bb2_ifconv:9  %p_Val2_15_cast = zext i20 %p_Val2_5 to i32     ; <i32> [#uses=2]

ST_3: r_V_s [1/1] 2.44ns
bb2_ifconv:10  %r_V_s = add i32 %p_Val2_15_cast, %p_Val2_4     ; <i32> [#uses=1]

ST_3: r_V_3 [1/1] 2.44ns
bb2_ifconv:13  %r_V_3 = sub i32 %p_Val2_4, %p_Val2_15_cast     ; <i32> [#uses=1]

ST_3: current_angle_V [1/1] 1.37ns
bb2_ifconv:16  %current_angle_V = select i1 %tmp_s, i32 %r_V_s, i32 %r_V_3 ; <i32> [#uses=1]

ST_3: stg_34 [1/1] 0.00ns
bb2_ifconv:17  br label %bb14


 <State 4>: 0.00ns
ST_4: UnifiedRetVal1 [1/1] 0.00ns
UnifiedReturnBlock:0  %UnifiedRetVal1 = phi i32 [ 0, %entry ], [ %p_Val2_3, %bb14 ] ; <i32> [#uses=1]

ST_4: UnifiedRetVal_1 [1/1] 0.00ns
UnifiedReturnBlock:1  %UnifiedRetVal_1 = phi i32 [ 1048576, %entry ], [ %p_Val2_s, %bb14 ] ; <i32> [#uses=1]

ST_4: mrv_s [1/1] 0.00ns
UnifiedReturnBlock:2  %mrv_s = insertvalue %cordic_ret undef, i32 %UnifiedRetVal1, 0 ; <%cordic_ret> [#uses=1]

ST_4: UnifiedRetVal [1/1] 0.00ns
UnifiedReturnBlock:3  %UnifiedRetVal = insertvalue %cordic_ret %mrv_s, i32 %UnifiedRetVal_1, 1 ; <%cordic_ret> [#uses=1]

ST_4: stg_39 [1/1] 0.00ns
UnifiedReturnBlock:4  ret %cordic_ret %UnifiedRetVal



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ theta_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1d76f470; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cordic_ctab_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=2; mode=0x1cdf8780; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
theta_V_read       (wireread         ) [ 00110]
tmp                (icmp             ) [ 01000]
stg_7              (br               ) [ 01111]
p_Val2_s           (phi              ) [ 01101]
p_Val2_4           (phi              ) [ 00110]
p_Val2_3           (phi              ) [ 01101]
step_1             (phi              ) [ 00100]
empty              (speclooptripcount) [ 00000]
exitcond1          (icmp             ) [ 00110]
step               (add              ) [ 01110]
stg_15             (br               ) [ 01111]
tmp_s              (icmp             ) [ 00010]
sh_assign_3_cast   (zext             ) [ 00000]
r_V                (ashr             ) [ 00000]
t_V                (sub              ) [ 00000]
r_V_1              (ashr             ) [ 00000]
y_V                (add              ) [ 00000]
tmp_1              (zext             ) [ 00000]
cordic_ctab_V_addr (getelementptr    ) [ 00010]
t_V_1              (add              ) [ 00000]
y_V_1              (sub              ) [ 00000]
x_V_2              (select           ) [ 01110]
y_V_2              (select           ) [ 01110]
p_Val2_5           (load             ) [ 00000]
p_Val2_15_cast     (zext             ) [ 00000]
r_V_s              (add              ) [ 00000]
r_V_3              (sub              ) [ 00000]
current_angle_V    (select           ) [ 01110]
stg_34             (br               ) [ 01110]
UnifiedRetVal1     (phi              ) [ 00001]
UnifiedRetVal_1    (phi              ) [ 00001]
mrv_s              (insertvalue      ) [ 00000]
UnifiedRetVal      (insertvalue      ) [ 00000]
stg_39             (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="theta_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cordic_ctab_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_ctab_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="theta_V_read_wireread_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="theta_V_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="cordic_ctab_V_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="20" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="7" slack="0"/>
<pin id="36" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_ctab_V_addr/2 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_access_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="6" slack="0"/>
<pin id="41" dir="0" index="1" bw="20" slack="2147483647"/>
<pin id="42" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_5/2 "/>
</bind>
</comp>

<comp id="44" class="1005" name="p_Val2_s_reg_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="1"/>
<pin id="46" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_Val2_s_phi_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="51" dir="0" index="2" bw="21" slack="1"/>
<pin id="52" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="56" class="1005" name="p_Val2_4_reg_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="1"/>
<pin id="58" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 (phireg) "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_Val2_4_phi_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="1"/>
<pin id="62" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="1" slack="1"/>
<pin id="64" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="68" class="1005" name="p_Val2_3_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="1"/>
<pin id="70" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_Val2_3_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="1" slack="1"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="step_1_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="7" slack="1"/>
<pin id="82" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="step_1 (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="step_1_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="1" slack="1"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="step_1/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="UnifiedRetVal1_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="2"/>
<pin id="93" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="UnifiedRetVal1 (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="UnifiedRetVal1_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="2"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="32" slack="1"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="UnifiedRetVal1/4 "/>
</bind>
</comp>

<comp id="103" class="1005" name="UnifiedRetVal_1_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="2"/>
<pin id="105" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="UnifiedRetVal_1 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="UnifiedRetVal_1_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="22" slack="2"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="32" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="UnifiedRetVal_1/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="exitcond1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="0" index="1" bw="7" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="step_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="0" index="1" bw="2" slack="0"/>
<pin id="131" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="step/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_s_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="1"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="sh_assign_3_cast_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="sh_assign_3_cast/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="r_V_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="7" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="t_V_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="r_V_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="7" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="y_V_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_V/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="t_V_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_V_1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="y_V_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_V_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="x_V_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="x_V_2/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="y_V_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="y_V_2/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_Val2_15_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="20" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_Val2_15_cast/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="r_V_s_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="20" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="1"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_s/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="r_V_3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="0" index="1" bw="20" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_3/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="current_angle_V_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="current_angle_V/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="mrv_s_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(54) " fcode="insertvalue"/>
<opset="mrv_s/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="UnifiedRetVal_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(54) " fcode="insertvalue"/>
<opset="UnifiedRetVal/4 "/>
</bind>
</comp>

<comp id="235" class="1005" name="theta_V_read_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="theta_V_read "/>
</bind>
</comp>

<comp id="246" class="1005" name="step_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="step "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_s_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="256" class="1005" name="cordic_ctab_V_addr_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="1"/>
<pin id="258" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_ctab_V_addr "/>
</bind>
</comp>

<comp id="261" class="1005" name="x_V_2_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_V_2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="y_V_2_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_V_2 "/>
</bind>
</comp>

<comp id="271" class="1005" name="current_angle_V_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_angle_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="20" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="32" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="54"><net_src comp="44" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="55"><net_src comp="48" pin="4"/><net_sink comp="44" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="56" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="67"><net_src comp="60" pin="4"/><net_sink comp="56" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="79"><net_src comp="72" pin="4"/><net_sink comp="68" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="68" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="44" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="120"><net_src comp="26" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="84" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="84" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="60" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="84" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="72" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="139" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="48" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="143" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="48" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="139" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="72" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="155" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="84" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="176"><net_src comp="143" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="48" pin="4"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="72" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="155" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="134" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="149" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="172" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="134" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="161" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="178" pin="2"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="39" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="56" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="56" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="200" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="204" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="210" pin="2"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="95" pin="4"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="107" pin="4"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="26" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="249"><net_src comp="128" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="254"><net_src comp="134" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="259"><net_src comp="32" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="39" pin=0"/></net>

<net id="264"><net_src comp="184" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="269"><net_src comp="192" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="274"><net_src comp="216" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="60" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cordic_ctab_V | {}
  - Chain level:
	State 1
		stg_7 : 1
	State 2
		exitcond1 : 1
		step : 1
		stg_15 : 2
		tmp_s : 1
		sh_assign_3_cast : 1
		r_V : 2
		t_V : 3
		r_V_1 : 2
		y_V : 3
		tmp_1 : 1
		cordic_ctab_V_addr : 2
		p_Val2_5 : 3
		t_V_1 : 3
		y_V_1 : 3
		x_V_2 : 4
		y_V_2 : 4
	State 3
		p_Val2_15_cast : 1
		r_V_s : 2
		r_V_3 : 2
		current_angle_V : 3
	State 4
		mrv_s : 1
		UnifiedRetVal : 2
		stg_39 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   ashr   |          r_V_fu_143         |    0    |    88   |
|          |         r_V_1_fu_155        |    0    |    88   |
|----------|-----------------------------|---------|---------|
|          |         step_fu_128         |    0    |    7    |
|    add   |          y_V_fu_161         |    0    |    32   |
|          |         t_V_1_fu_172        |    0    |    32   |
|          |         r_V_s_fu_204        |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          |          t_V_fu_149         |    0    |    32   |
|    sub   |         y_V_1_fu_178        |    0    |    32   |
|          |         r_V_3_fu_210        |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          |         x_V_2_fu_184        |    0    |    32   |
|  select  |         y_V_2_fu_192        |    0    |    32   |
|          |    current_angle_V_fu_216   |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_116         |    0    |    40   |
|   icmp   |       exitcond1_fu_122      |    0    |    7    |
|          |         tmp_s_fu_134        |    0    |    40   |
|----------|-----------------------------|---------|---------|
| wireread | theta_V_read_wireread_fu_26 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |   sh_assign_3_cast_fu_139   |    0    |    0    |
|   zext   |         tmp_1_fu_167        |    0    |    0    |
|          |    p_Val2_15_cast_fu_200    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|insertvalue|         mrv_s_fu_223        |    0    |    0    |
|          |     UnifiedRetVal_fu_229    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   558   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   UnifiedRetVal1_reg_91  |   32   |
|  UnifiedRetVal_1_reg_103 |   32   |
|cordic_ctab_V_addr_reg_256|    6   |
|  current_angle_V_reg_271 |   32   |
|      p_Val2_3_reg_68     |   32   |
|      p_Val2_4_reg_56     |   32   |
|      p_Val2_s_reg_44     |   32   |
|       step_1_reg_80      |    7   |
|       step_reg_246       |    7   |
|   theta_V_read_reg_235   |   32   |
|       tmp_s_reg_251      |    1   |
|       x_V_2_reg_261      |   32   |
|       y_V_2_reg_266      |   32   |
+--------------------------+--------+
|           Total          |   309  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_39 |  p0  |   2  |   6  |   12   ||    6    |
|  p_Val2_s_reg_44 |  p0  |   2  |  32  |   64   ||    32   |
|  p_Val2_4_reg_56 |  p0  |   2  |  32  |   64   ||    32   |
|  p_Val2_3_reg_68 |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   204  ||  6.0275 ||   102   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   558  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   102  |
|  Register |    -   |   309  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   309  |   660  |
+-----------+--------+--------+--------+
