{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 21 20:53:07 2006 " "Info: Processing started: Mon Aug 21 20:53:07 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Janus -c Janus " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Janus -c Janus" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_24MHZ " "Info: Assuming node \"CLK_24MHZ\" is an undefined clock" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 52 -1 0 } } { "g:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "g:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CLK_24MHZ" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK_24MHZ register register clock_by_2 clock_by_2 304.04 MHz Internal " "Info: Clock \"CLK_24MHZ\" Internal fmax is restricted to 304.04 MHz between source register \"clock_by_2\" and destination register \"clock_by_2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.485 ns + Longest register register " "Info: + Longest register to register delay is 1.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_by_2 1 REG LC_X2_Y4_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'clock_by_2'" {  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock_by_2 } "NODE_NAME" } } { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.591 ns) 1.485 ns clock_by_2 2 REG LC_X2_Y4_N2 3 " "Info: 2: + IC(0.894 ns) + CELL(0.591 ns) = 1.485 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'clock_by_2'" {  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.485 ns" { clock_by_2 clock_by_2 } "NODE_NAME" } } { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 39.80 % ) " "Info: Total cell delay = 0.591 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.894 ns ( 60.20 % ) " "Info: Total interconnect delay = 0.894 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.485 ns" { clock_by_2 clock_by_2 } "NODE_NAME" } } { "g:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus60/win/Technology_Viewer.qrui" "1.485 ns" { clock_by_2 clock_by_2 } { 0.000ns 0.894ns } { 0.000ns 0.591ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 3.292 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_24MHZ\" to destination register is 3.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_24MHZ 1 CLK PIN_4 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 2; CLK Node = 'CLK_24MHZ'" {  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.918 ns) 3.292 ns clock_by_2 2 REG LC_X2_Y4_N2 3 " "Info: 2: + IC(1.242 ns) + CELL(0.918 ns) = 3.292 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'clock_by_2'" {  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.160 ns" { CLK_24MHZ clock_by_2 } "NODE_NAME" } } { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 62.27 % ) " "Info: Total cell delay = 2.050 ns ( 62.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.242 ns ( 37.73 % ) " "Info: Total interconnect delay = 1.242 ns ( 37.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.292 ns" { CLK_24MHZ clock_by_2 } "NODE_NAME" } } { "g:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus60/win/Technology_Viewer.qrui" "3.292 ns" { CLK_24MHZ CLK_24MHZ~combout clock_by_2 } { 0.000ns 0.000ns 1.242ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ source 3.292 ns - Longest register " "Info: - Longest clock path from clock \"CLK_24MHZ\" to source register is 3.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_24MHZ 1 CLK PIN_4 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 2; CLK Node = 'CLK_24MHZ'" {  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.918 ns) 3.292 ns clock_by_2 2 REG LC_X2_Y4_N2 3 " "Info: 2: + IC(1.242 ns) + CELL(0.918 ns) = 3.292 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'clock_by_2'" {  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.160 ns" { CLK_24MHZ clock_by_2 } "NODE_NAME" } } { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 62.27 % ) " "Info: Total cell delay = 2.050 ns ( 62.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.242 ns ( 37.73 % ) " "Info: Total interconnect delay = 1.242 ns ( 37.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.292 ns" { CLK_24MHZ clock_by_2 } "NODE_NAME" } } { "g:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus60/win/Technology_Viewer.qrui" "3.292 ns" { CLK_24MHZ CLK_24MHZ~combout clock_by_2 } { 0.000ns 0.000ns 1.242ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.292 ns" { CLK_24MHZ clock_by_2 } "NODE_NAME" } } { "g:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus60/win/Technology_Viewer.qrui" "3.292 ns" { CLK_24MHZ CLK_24MHZ~combout clock_by_2 } { 0.000ns 0.000ns 1.242ns } { 0.000ns 1.132ns 0.918ns } } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.292 ns" { CLK_24MHZ clock_by_2 } "NODE_NAME" } } { "g:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus60/win/Technology_Viewer.qrui" "3.292 ns" { CLK_24MHZ CLK_24MHZ~combout clock_by_2 } { 0.000ns 0.000ns 1.242ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 115 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 115 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.485 ns" { clock_by_2 clock_by_2 } "NODE_NAME" } } { "g:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus60/win/Technology_Viewer.qrui" "1.485 ns" { clock_by_2 clock_by_2 } { 0.000ns 0.894ns } { 0.000ns 0.591ns } } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.292 ns" { CLK_24MHZ clock_by_2 } "NODE_NAME" } } { "g:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus60/win/Technology_Viewer.qrui" "3.292 ns" { CLK_24MHZ CLK_24MHZ~combout clock_by_2 } { 0.000ns 0.000ns 1.242ns } { 0.000ns 1.132ns 0.918ns } } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.292 ns" { CLK_24MHZ clock_by_2 } "NODE_NAME" } } { "g:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus60/win/Technology_Viewer.qrui" "3.292 ns" { CLK_24MHZ CLK_24MHZ~combout clock_by_2 } { 0.000ns 0.000ns 1.242ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock_by_2 } "NODE_NAME" } } { "g:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus60/win/Technology_Viewer.qrui" "" { clock_by_2 } {  } {  } } } { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 115 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_24MHZ MCLK clock_by_2 8.237 ns register " "Info: tco from clock \"CLK_24MHZ\" to destination pin \"MCLK\" through register \"clock_by_2\" is 8.237 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ source 3.292 ns + Longest register " "Info: + Longest clock path from clock \"CLK_24MHZ\" to source register is 3.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_24MHZ 1 CLK PIN_4 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 2; CLK Node = 'CLK_24MHZ'" {  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.918 ns) 3.292 ns clock_by_2 2 REG LC_X2_Y4_N2 3 " "Info: 2: + IC(1.242 ns) + CELL(0.918 ns) = 3.292 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'clock_by_2'" {  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.160 ns" { CLK_24MHZ clock_by_2 } "NODE_NAME" } } { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 62.27 % ) " "Info: Total cell delay = 2.050 ns ( 62.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.242 ns ( 37.73 % ) " "Info: Total interconnect delay = 1.242 ns ( 37.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.292 ns" { CLK_24MHZ clock_by_2 } "NODE_NAME" } } { "g:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus60/win/Technology_Viewer.qrui" "3.292 ns" { CLK_24MHZ CLK_24MHZ~combout clock_by_2 } { 0.000ns 0.000ns 1.242ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 115 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.569 ns + Longest register pin " "Info: + Longest register to pin delay is 4.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_by_2 1 REG LC_X2_Y4_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'clock_by_2'" {  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock_by_2 } "NODE_NAME" } } { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.247 ns) + CELL(2.322 ns) 4.569 ns MCLK 2 PIN PIN_8 0 " "Info: 2: + IC(2.247 ns) + CELL(2.322 ns) = 4.569 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'MCLK'" {  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.569 ns" { clock_by_2 MCLK } "NODE_NAME" } } { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 50.82 % ) " "Info: Total cell delay = 2.322 ns ( 50.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.247 ns ( 49.18 % ) " "Info: Total interconnect delay = 2.247 ns ( 49.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.569 ns" { clock_by_2 MCLK } "NODE_NAME" } } { "g:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus60/win/Technology_Viewer.qrui" "4.569 ns" { clock_by_2 MCLK } { 0.000ns 2.247ns } { 0.000ns 2.322ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.292 ns" { CLK_24MHZ clock_by_2 } "NODE_NAME" } } { "g:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus60/win/Technology_Viewer.qrui" "3.292 ns" { CLK_24MHZ CLK_24MHZ~combout clock_by_2 } { 0.000ns 0.000ns 1.242ns } { 0.000ns 1.132ns 0.918ns } } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.569 ns" { clock_by_2 MCLK } "NODE_NAME" } } { "g:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus60/win/Technology_Viewer.qrui" "4.569 ns" { clock_by_2 MCLK } { 0.000ns 2.247ns } { 0.000ns 2.322ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "C3 QPWM 7.004 ns Longest " "Info: Longest tpd from source pin \"C3\" to destination pin \"QPWM\" is 7.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns C3 1 PIN PIN_82 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_82; Fanout = 1; PIN Node = 'C3'" {  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { C3 } "NODE_NAME" } } { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.550 ns) + CELL(2.322 ns) 7.004 ns QPWM 2 PIN PIN_89 0 " "Info: 2: + IC(3.550 ns) + CELL(2.322 ns) = 7.004 ns; Loc. = PIN_89; Fanout = 0; PIN Node = 'QPWM'" {  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.872 ns" { C3 QPWM } "NODE_NAME" } } { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.454 ns ( 49.31 % ) " "Info: Total cell delay = 3.454 ns ( 49.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.550 ns ( 50.69 % ) " "Info: Total interconnect delay = 3.550 ns ( 50.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.004 ns" { C3 QPWM } "NODE_NAME" } } { "g:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus60/win/Technology_Viewer.qrui" "7.004 ns" { C3 C3~combout QPWM } { 0.000ns 0.000ns 3.550ns } { 0.000ns 1.132ns 2.322ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 21 20:53:08 2006 " "Info: Processing ended: Mon Aug 21 20:53:08 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
