
*** Running vivado
    with args -log game_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source game_top.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source game_top.tcl -notrace
Command: synth_design -top game_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 71278
WARNING: [Synth 8-6901] identifier 'blkpos_x' is used before its declaration [/home/xinj/Desktop/GoldMiner/GoldMiner.srcs/sources_1/imports/GoldMiner_Verilog_VGA/hook_moving.v:29]
WARNING: [Synth 8-6901] identifier 'blkpos_y' is used before its declaration [/home/xinj/Desktop/GoldMiner/GoldMiner.srcs/sources_1/imports/GoldMiner_Verilog_VGA/hook_moving.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2415.430 ; gain = 0.000 ; free physical = 971563 ; free virtual = 1003437
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'game_top' [/home/xinj/Desktop/GoldMiner/GoldMiner.srcs/sources_1/imports/GoldMiner_Verilog_VGA/game_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/xinj/Desktop/GoldMiner/GoldMiner.runs/synth_1/.Xil/Vivado-70296-rsws13.kaust.edu.sa/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/xinj/Desktop/GoldMiner/GoldMiner.runs/synth_1/.Xil/Vivado-70296-rsws13.kaust.edu.sa/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/xinj/Desktop/GoldMiner/GoldMiner.runs/synth_1/.Xil/Vivado-70296-rsws13.kaust.edu.sa/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (2#1) [/home/xinj/Desktop/GoldMiner/GoldMiner.runs/synth_1/.Xil/Vivado-70296-rsws13.kaust.edu.sa/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [/home/xinj/Desktop/GoldMiner/GoldMiner.runs/synth_1/.Xil/Vivado-70296-rsws13.kaust.edu.sa/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (3#1) [/home/xinj/Desktop/GoldMiner/GoldMiner.runs/synth_1/.Xil/Vivado-70296-rsws13.kaust.edu.sa/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_out' [/home/xinj/Desktop/GoldMiner/GoldMiner.srcs/sources_1/imports/GoldMiner_Verilog_VGA/vga_out.v:22]
INFO: [Synth 8-6155] done synthesizing module 'vga_out' (4#1) [/home/xinj/Desktop/GoldMiner/GoldMiner.srcs/sources_1/imports/GoldMiner_Verilog_VGA/vga_out.v:22]
INFO: [Synth 8-6157] synthesizing module 'bkg_figure' [/home/xinj/Desktop/GoldMiner/GoldMiner.srcs/sources_1/imports/GoldMiner_Verilog_VGA/bkg_figure.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bkg_figure' (5#1) [/home/xinj/Desktop/GoldMiner/GoldMiner.srcs/sources_1/imports/GoldMiner_Verilog_VGA/bkg_figure.v:23]
INFO: [Synth 8-6157] synthesizing module 'goldpositions' [/home/xinj/Desktop/GoldMiner/GoldMiner.srcs/sources_1/imports/GoldMiner_Verilog_VGA/goldpositions.v:23]
INFO: [Synth 8-6155] done synthesizing module 'goldpositions' (6#1) [/home/xinj/Desktop/GoldMiner/GoldMiner.srcs/sources_1/imports/GoldMiner_Verilog_VGA/goldpositions.v:23]
INFO: [Synth 8-6157] synthesizing module 'hook_moving' [/home/xinj/Desktop/GoldMiner/GoldMiner.srcs/sources_1/imports/GoldMiner_Verilog_VGA/hook_moving.v:23]
	Parameter center_x bound to: 11'b01001111011 
	Parameter center_y bound to: 10'b0010100111 
	Parameter x_left bound to: 11'b01000110000 
	Parameter x_right bound to: 10'b1011000110 
	Parameter y_bottom bound to: 10'b0011110010 
INFO: [Synth 8-6155] done synthesizing module 'hook_moving' (7#1) [/home/xinj/Desktop/GoldMiner/GoldMiner.srcs/sources_1/imports/GoldMiner_Verilog_VGA/hook_moving.v:23]
INFO: [Synth 8-6157] synthesizing module 'drawcon' [/home/xinj/Desktop/GoldMiner/GoldMiner.srcs/sources_1/imports/GoldMiner_Verilog_VGA/drawcon.v:23]
INFO: [Synth 8-6155] done synthesizing module 'drawcon' (8#1) [/home/xinj/Desktop/GoldMiner/GoldMiner.srcs/sources_1/imports/GoldMiner_Verilog_VGA/drawcon.v:23]
INFO: [Synth 8-6155] done synthesizing module 'game_top' (9#1) [/home/xinj/Desktop/GoldMiner/GoldMiner.srcs/sources_1/imports/GoldMiner_Verilog_VGA/game_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2415.430 ; gain = 0.000 ; free physical = 971296 ; free virtual = 1003170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2415.430 ; gain = 0.000 ; free physical = 971981 ; free virtual = 1003855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2415.430 ; gain = 0.000 ; free physical = 971981 ; free virtual = 1003855
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2415.430 ; gain = 0.000 ; free physical = 972020 ; free virtual = 1003895
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xinj/Desktop/GoldMiner/GoldMiner.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'rom'
Finished Parsing XDC File [/home/xinj/Desktop/GoldMiner/GoldMiner.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'rom'
Parsing XDC File [/home/xinj/Desktop/GoldMiner/GoldMiner.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'rom_gold0'
Finished Parsing XDC File [/home/xinj/Desktop/GoldMiner/GoldMiner.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'rom_gold0'
Parsing XDC File [/home/xinj/Desktop/GoldMiner/GoldMiner.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'rom_gold1'
Finished Parsing XDC File [/home/xinj/Desktop/GoldMiner/GoldMiner.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'rom_gold1'
Parsing XDC File [/home/xinj/Desktop/GoldMiner/GoldMiner.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'pixClkIns'
Finished Parsing XDC File [/home/xinj/Desktop/GoldMiner/GoldMiner.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'pixClkIns'
Parsing XDC File [/home/xinj/Desktop/GoldMiner/GoldMiner.srcs/constrs_1/imports/Constraint/nexys-a7-100t-master.xdc]
Finished Parsing XDC File [/home/xinj/Desktop/GoldMiner/GoldMiner.srcs/constrs_1/imports/Constraint/nexys-a7-100t-master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xinj/Desktop/GoldMiner/GoldMiner.srcs/constrs_1/imports/Constraint/nexys-a7-100t-master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/game_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/game_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.988 ; gain = 0.000 ; free physical = 971932 ; free virtual = 1003807
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2532.988 ; gain = 0.000 ; free physical = 971932 ; free virtual = 1003806
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'rom' at clock pin 'clka' is different from the actual clock period '11.982', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'rom_gold0' at clock pin 'clka' is different from the actual clock period '11.982', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'rom_gold1' at clock pin 'clka' is different from the actual clock period '11.982', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.957 ; gain = 120.527 ; free physical = 972019 ; free virtual = 1003894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.957 ; gain = 120.527 ; free physical = 972019 ; free virtual = 1003894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/xinj/Desktop/GoldMiner/GoldMiner.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/xinj/Desktop/GoldMiner/GoldMiner.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rom_gold0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rom_gold1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pixClkIns. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.957 ; gain = 120.527 ; free physical = 972020 ; free virtual = 1003894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2535.957 ; gain = 120.527 ; free physical = 972012 ; free virtual = 1003887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   2 Input   30 Bit       Adders := 13    
	   3 Input   30 Bit       Adders := 7     
	   2 Input   21 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 13    
	   2 Input   10 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	              30x30  Multipliers := 5     
+---Muxes : 
	   3 Input   17 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 17    
	   2 Input    4 Bit        Muxes := 18    
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 18    
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP R_rom_addr_reg, operation Mode is: C+A*(B:0x1a4).
DSP Report: register R_rom_addr_reg is absorbed into DSP R_rom_addr_reg.
DSP Report: operator R_rom_addr0 is absorbed into DSP R_rom_addr_reg.
DSP Report: operator p_0_out is absorbed into DSP R_rom_addr_reg.
DSP Report: Generating DSP blkpos_y3, operation Mode is: A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_y3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: operator blkpos_y3 is absorbed into DSP blkpos_y3.
DSP Report: Generating DSP blkpos_x2, operation Mode is: A*B.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: Generating DSP blkpos_x2, operation Mode is: A*B.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: Generating DSP blkpos_x2, operation Mode is: A*B.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: Generating DSP blkpos_x2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: Generating DSP blkpos_x2, operation Mode is: A*B.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: Generating DSP blkpos_x2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: Generating DSP blkpos_x2, operation Mode is: A*B.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: Generating DSP blkpos_x2, operation Mode is: A*B.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: Generating DSP blkpos_x2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: Generating DSP blkpos_x2, operation Mode is: A*B.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: Generating DSP blkpos_x2, operation Mode is: A*B.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: Generating DSP blkpos_x2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
DSP Report: operator blkpos_x2 is absorbed into DSP blkpos_x2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2535.957 ; gain = 120.527 ; free physical = 971960 ; free virtual = 1003839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bkg_figure  | C+A*(B:0x1a4)  | 17     | 9      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hook_moving | A*B            | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | (PCIN>>17)+A*B | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | (PCIN>>17)+A*B | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | (PCIN>>17)+A*B | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | (PCIN>>17)+A*B | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | (PCIN>>17)+A*B | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | A*B            | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | A*B            | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | A*B            | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | A*B            | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hook_moving | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2535.957 ; gain = 120.527 ; free physical = 971807 ; free virtual = 1003687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2604.543 ; gain = 189.113 ; free physical = 971791 ; free virtual = 1003667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2614.551 ; gain = 199.121 ; free physical = 971777 ; free virtual = 1003656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2626.426 ; gain = 210.996 ; free physical = 971779 ; free virtual = 1003658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2626.426 ; gain = 210.996 ; free physical = 971768 ; free virtual = 1003647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2626.426 ; gain = 210.996 ; free physical = 971776 ; free virtual = 1003656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2626.426 ; gain = 210.996 ; free physical = 971776 ; free virtual = 1003656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2626.426 ; gain = 210.996 ; free physical = 971776 ; free virtual = 1003655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2626.426 ; gain = 210.996 ; free physical = 971777 ; free virtual = 1003654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
|3     |blk_mem_gen_1 |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |blk_mem_gen    |     2|
|3     |blk_mem_gen_1_ |     1|
|4     |clk_wiz        |     1|
|5     |CARRY4         |   450|
|6     |DSP48E1        |    31|
|8     |LUT1           |    89|
|9     |LUT2           |   839|
|10    |LUT3           |   428|
|11    |LUT4           |   482|
|12    |LUT5           |   364|
|13    |LUT6           |   690|
|14    |FDRE           |   117|
|15    |IBUF           |     1|
|16    |OBUF           |    14|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2626.426 ; gain = 210.996 ; free physical = 971777 ; free virtual = 1003654
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 2626.426 ; gain = 90.469 ; free physical = 971833 ; free virtual = 1003712
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2626.434 ; gain = 210.996 ; free physical = 971833 ; free virtual = 1003712
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2626.434 ; gain = 0.000 ; free physical = 971918 ; free virtual = 1003797
INFO: [Netlist 29-17] Analyzing 481 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.434 ; gain = 0.000 ; free physical = 971866 ; free virtual = 1003745
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2626.434 ; gain = 217.367 ; free physical = 972043 ; free virtual = 1003922
INFO: [Common 17-1381] The checkpoint '/home/xinj/Desktop/GoldMiner/GoldMiner.runs/synth_1/game_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file game_top_utilization_synth.rpt -pb game_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  9 16:00:37 2021...
