{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697818557459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697818557464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 12:15:57 2023 " "Processing started: Fri Oct 20 12:15:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697818557464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697818557464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697818557464 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1697818557844 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1697818557844 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" top_level.vhd(163) " "VHDL syntax error at top_level.vhd(163) near text \"process\";  expecting \"if\"" {  } { { "top_level.vhd" "" { Text "C:/ADSHD/projects/1_proj/2_part/top_level/top_level.vhd" 163 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697818567179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 0 0 " "Found 0 design units, including 0 entities, in source file top_level.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697818567179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ro_puf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ro_puf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ro_puf-rtl " "Found design unit 1: ro_puf-rtl" {  } { { "ro_puf.vhd" "" { Text "C:/ADSHD/projects/1_proj/2_part/top_level/ro_puf.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697818567182 ""} { "Info" "ISGN_ENTITY_NAME" "1 ro_puf " "Found entity 1: ro_puf" {  } { { "ro_puf.vhd" "" { Text "C:/ADSHD/projects/1_proj/2_part/top_level/ro_puf.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697818567182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697818567182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_oscillator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_oscillator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_oscillator-rtl " "Found design unit 1: ring_oscillator-rtl" {  } { { "ring_oscillator.vhd" "" { Text "C:/ADSHD/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697818567183 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_oscillator " "Found entity 1: ring_oscillator" {  } { { "ring_oscillator.vhd" "" { Text "C:/ADSHD/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697818567183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697818567183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_tb-test_fixture " "Found design unit 1: top_level_tb-test_fixture" {  } { { "top_level_tb.vhd" "" { Text "C:/ADSHD/projects/1_proj/2_part/top_level/top_level_tb.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697818567185 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_tb " "Found entity 1: top_level_tb" {  } { { "top_level_tb.vhd" "" { Text "C:/ADSHD/projects/1_proj/2_part/top_level/top_level_tb.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697818567185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697818567185 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \"end\", or \"begin\", or a declaration statement sample.vhd(4) " "VHDL syntax error at sample.vhd(4) near text \":\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "sample.vhd" "" { Text "C:/ADSHD/projects/1_proj/2_part/top_level/sample.vhd" 4 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697818567186 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "sample sample.vhd(4) " "Ignored construct sample at sample.vhd(4) due to previous errors" {  } { { "sample.vhd" "" { Text "C:/ADSHD/projects/1_proj/2_part/top_level/sample.vhd" 4 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1697818567186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample.vhd 0 0 " "Found 0 design units, including 0 entities, in source file sample.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697818567186 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697818567266 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 20 12:16:07 2023 " "Processing ended: Fri Oct 20 12:16:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697818567266 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697818567266 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697818567266 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697818567266 ""}
