Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,4962
design__instance__area,41892.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,47
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.002102960366755724
power__switching__total,0.0008109901682473719
power__leakage__total,4.724283542145713E-8
power__total,0.0029139977414160967
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2758029716008273
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.27350564254214876
timing__hold__ws__corner:nom_tt_025C_1v80,0.3084833587000798
timing__setup__ws__corner:nom_tt_025C_1v80,12.739443638360827
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.308483
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,14.053927
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,60
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,47
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2865518736734916
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2831935599513234
timing__hold__ws__corner:nom_ss_100C_1v60,0.8417846657989904
timing__setup__ws__corner:nom_ss_100C_1v60,8.059078077435617
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.841785
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,8.059078
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,47
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2703902456246387
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.26929778613751065
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10904277789354937
timing__setup__ws__corner:nom_ff_n40C_1v95,13.784201725752922
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.109043
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,16.239162
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,116
design__max_fanout_violation__count,47
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26802136268999943
clock__skew__worst_setup,0.26550848382499376
timing__hold__ws,0.10666029472647379
timing__setup__ws,7.837789306087275
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106660
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.837790
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,4962
design__instance__area__stdcell,41892.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.577316
design__instance__utilization__stdcell,0.577316
design__instance__count__class:buffer,9
design__instance__count__class:inverter,123
design__instance__count__class:sequential_cell,698
design__instance__count__class:multi_input_combinational_cell,2426
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,4317
design__instance__count__class:tap_cell,1037
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,105168
design__violations,0
design__instance__count__class:timing_repair_buffer,547
design__instance__count__class:clock_buffer,55
design__instance__count__class:clock_inverter,44
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,342
antenna__violating__nets,2
antenna__violating__pins,3
route__antenna_violation__count,2
antenna_diodes_count,23
design__instance__count__class:antenna_cell,23
route__net,3875
route__net__special,2
route__drc_errors__iter:1,2428
route__wirelength__iter:1,122796
route__drc_errors__iter:2,1460
route__wirelength__iter:2,121770
route__drc_errors__iter:3,1343
route__wirelength__iter:3,121442
route__drc_errors__iter:4,281
route__wirelength__iter:4,121319
route__drc_errors__iter:5,81
route__wirelength__iter:5,121373
route__drc_errors__iter:6,34
route__wirelength__iter:6,121388
route__drc_errors__iter:7,0
route__wirelength__iter:7,121390
route__drc_errors,0
route__wirelength,121390
route__vias,30400
route__vias__singlecut,30400
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,448.22
timing__unannotated_net__count__corner:nom_tt_025C_1v80,51
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,51
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,51
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,47
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2730676040353944
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.27007549738825576
timing__hold__ws__corner:min_tt_025C_1v80,0.3042128857150819
timing__setup__ws__corner:min_tt_025C_1v80,12.81918341095828
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.304213
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,14.197428
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,51
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,45
design__max_fanout_violation__count__corner:min_ss_100C_1v60,47
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2828711511758539
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.27970990204613
timing__hold__ws__corner:min_ss_100C_1v60,0.8297081034847792
timing__setup__ws__corner:min_ss_100C_1v60,8.329754011208145
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.829708
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,8.329754
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,51
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,47
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.26802136268999943
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.26550848382499376
timing__hold__ws__corner:min_ff_n40C_1v95,0.10666029472647379
timing__setup__ws__corner:min_ff_n40C_1v95,13.83633247139316
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.106660
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,16.333281
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,51
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,47
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2808236778159337
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2797634147974304
timing__hold__ws__corner:max_tt_025C_1v80,0.31290626531066984
timing__setup__ws__corner:max_tt_025C_1v80,12.667362628493054
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.312906
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,13.942857
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,51
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,116
design__max_fanout_violation__count__corner:max_ss_100C_1v60,47
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.29258371553687224
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.29099842803517495
timing__hold__ws__corner:max_ss_100C_1v60,0.8532937931092673
timing__setup__ws__corner:max_ss_100C_1v60,7.837789306087275
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.853294
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,7.837790
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,51
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,47
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2752480821174263
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.27427413894152886
timing__hold__ws__corner:max_ff_n40C_1v95,0.11243573057506556
timing__setup__ws__corner:max_ff_n40C_1v95,13.735189374632446
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.112436
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,16.165659
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,51
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,51
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000783147
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000938327
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000127973
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000938327
design_powergrid__voltage__worst,0.0000938327
design_powergrid__voltage__worst__net:VPWR,1.79992
design_powergrid__drop__worst,0.0000938327
design_powergrid__drop__worst__net:VPWR,0.0000783147
design_powergrid__voltage__worst__net:VGND,0.0000938327
design_powergrid__drop__worst__net:VGND,0.0000938327
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001099999999999999971398746689832393030883395113050937652587890625
ir__drop__worst,0.000078300000000000005880018694170985327218659222126007080078125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
