<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>PMEVCNTR&lt;n>_EL0</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">PMEVCNTR&lt;n>_EL0, Performance Monitors Event Count Registers, n = 0 - 30</h1><p>The PMEVCNTR&lt;n>_EL0 characteristics are:</p><h2>Purpose</h2><p>Holds event counter &lt;n>, which counts events, where &lt;n> is 0 to 30.</p><h2>Configuration</h2><p>External register PMEVCNTR&lt;n>_EL0 bits [<ins>63</ins><del>31</del>:0] are architecturally mapped to AArch64 System register <a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n>_EL0[<ins>63</ins><del>31</del>:0]</a> <ins>when FEAT_PMUv3_EXT64 is implemented or FEAT_PMUv3p5 is implemented.</ins><del>.</del></p><p>External register PMEVCNTR&lt;n>_EL0 bits [<ins>31</ins><del>63</del>:<ins>0</ins><del>32</del>] are architecturally mapped to AArch64 System register <a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n>_EL0[<ins>31</ins><del>63</del>:<ins>0</ins><del>32</del>]</a> when <ins>FEAT_PMUv3_EXT32 is implemented and </ins>FEAT_PMUv3p5 is<ins> not</ins> implemented.</p><p>External register PMEVCNTR&lt;n>_EL0 bits [31:0] are architecturally mapped to AArch32 System register <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n>[31:0]</a>.</p><p>This register is present only when FEAT_PMUv3_EXT is implemented. Otherwise, direct accesses to PMEVCNTR&lt;n>_EL0 are <span class="arm-defined-word">RES0</span>.</p><p>PMEVCNTR&lt;n>_EL0 is in the Core power domain.</p><h2>Attributes</h2><p>PMEVCNTR&lt;n>_EL0 is a:</p><ul><li>64-bit register when FEAT_PMUv3p5 is implemented
</li><li>32-bit register otherwise
</li></ul><p>This  register is part of the <a href="pmu.html">PMU</a> block.</p><h2>Field descriptions</h2><h3>When FEAT_PMUv3p5 is implemented:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_0">Event counter n</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_0">Event counter n</a></td></tr></tbody></table><h4 id="fieldset_0-63_0">Bits [63:0]</h4><div class="field"><p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p><p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the <a href="AArch32-pmcr.html">PMCR</a>.LP and <a href="AArch32-hdcr.html">HDCR</a>.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR&lt;n>_EL0[63:32] return <span class="arm-defined-word">UNKNOWN</span> values on reads.</p><p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h3>Otherwise:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_1-31_0">Event counter n</a></td></tr></tbody></table><h4 id="fieldset_1-31_0">Bits [31:0]</h4><div class="field"><p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><div class="access_mechanisms"><h2>Accessing PMEVCNTR&lt;n>_EL0</h2><p>External accesses to the performance monitors ignore the following controls:</p><ul><li><p><a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.</p></li><li><p>If implemented, <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.{TPM, TPMCR, HPMN}.</p></li><li><p><a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.TPM.</p></li></ul><p>This means that all counters are accessible regardless of the current Exception level or privilege of the access.</p><p>If <span class="xref">FEAT_PMUv3p5</span> is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to <span class="hexnumber">0x004</span>+8Ã—n have a <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> behavior.</p><div class="note"><span class="note-header">Note</span><p>SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.</p></div><p>Accesses to this register use the following encodings in the external debug interface:</p><h4 class="assembler"><span class="condition"><ins>
When FEAT_PMUv3_EXT64 is implemented
        </ins></span><br/><ins>[63:0]</ins><del>BlockAccess</del> <ins>Accessible </ins>at <ins>offset</ins><del>address</del> 0x000 + (8 * n)</h4><p><del>PMEVCNTR&lt;n>_EL0 can be accessed through the PMU block as follows:</del></p><ul><li><ins>When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
          </ins></li><li><ins>Otherwise, accesses to this register are </ins><span class="access_level"><ins>RW</ins></span><ins>.
          </ins></li></ul><table class="access_instructions"><tr/><tr/></table><table class="info"><tr><th><del class="nocount">Frame</del></th><th><del class="nocount">Offset</del></th></tr><tr><td><del class="nocount">PMU</del></td><td><span class="hexnumber"><del class="nocount">0x000 + (8 * n)</del></span></td></tr></table><h4 class="assembler"><span class="condition"><ins>
When FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3p5 is implemented
        </ins></span><br/><ins>[63:0] Accessible at offset 0x000 + (8 * n)</ins></h4><ul><li><ins>When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
          </ins></li><li><ins>When SoftwareLockStatus(), accesses to this register are </ins><span class="access_level"><ins>RO</ins></span><ins>.
          </ins></li><li><ins>Otherwise, accesses to this register are </ins><span class="access_level"><ins>RW</ins></span><ins>.
          </ins></li></ul><table class="access_instructions"><tr/><tr/></table><h4 class="assembler"><span class="condition"><ins>
When FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3p5 is not implemented
        </ins></span><br/><ins>[31:0] Accessible at offset 0x000 + (8 * n)</ins></h4><ul><li><ins>When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
          </ins></li><li><del>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalPMUAccess() and SoftwareLockStatus(), accesses to this register are </del><span class="access_level"><del>RO</del></span><del>.
          </del></li><li>When <del>IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalPMUAccess() and !</del>SoftwareLockStatus(), accesses to this register are <span class="access_level"><ins>RO</ins><del>RW</del></span>.
          </li><li>Otherwise, accesses to this register <ins>are</ins><del>generate an error response.</del> <span class="access_level"><ins>RW</ins></span><ins>.
          </ins></li></ul><table class="access_instructions"><tr/><tr/></table></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>16</ins><del>30</del>/<ins>12</ins><del>09</del>/2022 <ins>22</ins><del>15</del>:<ins>55</ins><del>57</del>; <ins>a71c0798221932a050ebb65b2030edfa84b9500f</ins><del>21c5a6dd0fdaf10a712e2f2d6fffbdbd66d4d96f</del></p><p class="copyconf">Copyright Â© 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>