module partsel_00193(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire signed [31:4] x4;
  wire [2:24] x5;
  wire [1:25] x6;
  wire [24:3] x7;
  wire [3:25] x8;
  wire signed [5:30] x9;
  wire [5:29] x10;
  wire signed [26:4] x11;
  wire signed [4:27] x12;
  wire [2:29] x13;
  wire signed [28:7] x14;
  wire [6:31] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [28:3] p0 = 162753431;
  localparam signed [4:30] p1 = 797084635;
  localparam [4:29] p2 = 618876987;
  localparam [6:27] p3 = 699995707;
  assign x4 = ({2{x2[20 + s0 +: 8]}} ^ ({2{p1[26 + s1 +: 7]}} ^ p3[5 + s3]));
  assign x5 = {2{x0[11 + s3]}};
  assign x6 = ((({2{{2{x0[9 + s3 +: 1]}}}} - ({x0, x3[16 + s0 +: 3]} & x5)) - x4[18]) + (p0[10 + s1] - x4[29 + s2 +: 5]));
  assign x7 = x0[13 +: 3];
  assign x8 = p1[17 -: 4];
  assign x9 = ((p1[8] + {2{{2{p2}}}}) + {2{({2{{(x2 & p2[9 +: 1]), ((p3[10 +: 2] + ((x0[9] | x4[11 + s1 +: 2]) - (p3[13 +: 1] + p3))) + x6[7 + s2])}}} + (!ctrl[1] && !ctrl[2] || !ctrl[3] ? x1[15 +: 1] : (x5 ^ ((x3[16 +: 1] ^ x8[4 + s2 -: 4]) - x3[26 + s1 +: 1]))))}});
  assign x10 = (x3 - x4);
  assign x11 = {x2[8 +: 1], (!ctrl[0] || !ctrl[2] && ctrl[0] ? ({{x6[28 + s3 +: 8], p0}, x7} - {{2{p3[14 + s3]}}, {p1[20 -: 2], x3[26 + s3 +: 4]}}) : (x9[20 -: 3] ^ x7[27 + s0 +: 1]))};
  assign x12 = ((ctrl[2] || ctrl[0] || ctrl[1] ? (!ctrl[3] && !ctrl[2] || ctrl[3] ? ((p2 - (x11[28 + s2 -: 5] + (x5 - p3[18 +: 1]))) ^ p2[17 +: 2]) : p3) : {2{{2{{(p1 | p1[13]), p1[9 +: 4]}}}}}) | x3);
  assign x13 = p0[9 + s3];
  assign x14 = x0;
  assign x15 = x2[17 -: 3];
  assign y0 = p0[28 + s3 -: 3];
  assign y1 = x2;
  assign y2 = p0[23 + s1 +: 1];
  assign y3 = p3[8];
endmodule
