
---------- Begin Simulation Statistics ----------
final_tick                               169615647000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 400590                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706824                       # Number of bytes of host memory used
host_op_rate                                   401390                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   249.63                       # Real time elapsed on the host
host_tick_rate                              679463597                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.169616                       # Number of seconds simulated
sim_ticks                                169615647000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.563346                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104343                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113572                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83517                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635749                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                299                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             790                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              491                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390326                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66055                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.696156                       # CPI: cycles per instruction
system.cpu.discardedOps                        196872                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42629639                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43486155                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11034160                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        36552878                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.589568                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        169615647                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       133062769                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       175698                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        353550                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       973089                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          274                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1946424                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            279                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 169615647000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              59605                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       142479                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33205                       # Transaction distribution
system.membus.trans_dist::ReadExReq            118261                       # Transaction distribution
system.membus.trans_dist::ReadExResp           118261                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         59605                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       531416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 531416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     82008320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                82008320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            177866                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  177866    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              177866                       # Request fanout histogram
system.membus.respLayer1.occupancy         3105049000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2633214000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 169615647000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            576539                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1060302                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          290                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           88456                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           396798                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          396798                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           412                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       576127                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2918647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2919761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       179712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    484031488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              484211200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          175961                       # Total snoops (count)
system.tol2bus.snoopTraffic                  36474624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1149298                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000630                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025264                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1148579     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    714      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1149298                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9291328000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8756329995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3708000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 169615647000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               795352                       # number of demand (read+write) hits
system.l2.demand_hits::total                   795466                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 114                       # number of overall hits
system.l2.overall_hits::.cpu.data              795352                       # number of overall hits
system.l2.overall_hits::total                  795466                       # number of overall hits
system.l2.demand_misses::.cpu.inst                298                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             177573                       # number of demand (read+write) misses
system.l2.demand_misses::total                 177871                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               298                       # number of overall misses
system.l2.overall_misses::.cpu.data            177573                       # number of overall misses
system.l2.overall_misses::total                177871                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35743000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  23483584000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23519327000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35743000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  23483584000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23519327000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              412                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           972925                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               973337                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             412                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          972925                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              973337                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.723301                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.182515                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.182743                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.723301                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.182515                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.182743                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 119942.953020                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 132247.492581                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132226.877906                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 119942.953020                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 132247.492581                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132226.877906                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              142479                       # number of writebacks
system.l2.writebacks::total                    142479                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        177568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            177866                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       177568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           177866                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29783000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  19931526000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19961309000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29783000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  19931526000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19961309000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.723301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.182509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.182738                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.723301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.182509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.182738                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 99942.953020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 112247.285547                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112226.670640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 99942.953020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 112247.285547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112226.670640                       # average overall mshr miss latency
system.l2.replacements                         175961                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       917823                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           917823                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       917823                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       917823                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          273                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              273                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          273                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          273                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            278537                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                278537                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          118261                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              118261                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16121092000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16121092000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        396798                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            396798                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.298038                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.298038                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 136317.907002                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 136317.907002                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       118261                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         118261                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13755872000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13755872000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.298038                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.298038                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 116317.907002                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116317.907002                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          298                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              298                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35743000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35743000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          412                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            412                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.723301                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.723301                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 119942.953020                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 119942.953020                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          298                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          298                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29783000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29783000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.723301                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.723301                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 99942.953020                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99942.953020                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        516815                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            516815                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        59312                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           59312                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   7362492000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7362492000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       576127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        576127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.102950                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.102950                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 124131.575398                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124131.575398                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        59307                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        59307                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6175654000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6175654000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.102941                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.102941                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104130.271300                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104130.271300                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 169615647000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2023.175859                       # Cycle average of tags in use
system.l2.tags.total_refs                     1945979                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    178009                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.931914                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.115580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        12.556953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2000.503326                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987879                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1349                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          252                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15745897                       # Number of tag accesses
system.l2.tags.data_accesses                 15745897                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 169615647000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          76288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       45457408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45533696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        76288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         76288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     36474624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        36474624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          177568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              177866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       142479                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             142479                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            449770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         268002444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             268452214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       449770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           449770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      215042802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            215042802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      215042802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           449770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        268002444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            483495016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    569916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    707952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.059774639750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30553                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30553                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1039517                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             539921                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      177866                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     142479                       # Number of write requests accepted
system.mem_ctrls.readBursts                    711464                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   569916                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2320                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             44082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             46480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             52027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             39751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             43199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            41299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            45258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            43654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            47707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             43576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             35612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             34772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             30216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            33428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            36516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38952                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  24493503000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3545720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             37789953000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34539.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53289.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   588806                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  454652                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                711464                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               569916                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  152966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  154186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  154957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  163200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   24389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   23078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   22302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  32317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  28277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  26987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       235561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    347.488421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   292.836837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.081028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8287      3.52%      3.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11774      5.00%      8.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       172868     73.39%     81.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1268      0.54%     82.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13284      5.64%     88.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          199      0.08%     88.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4686      1.99%     90.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          160      0.07%     90.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23035      9.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       235561                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.209636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     74.210651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         30535     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            5      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            5      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30553                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.652342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.497927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.442620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10733     35.13%     35.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              922      3.02%     38.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2968      9.71%     47.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1160      3.80%     51.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            11358     37.17%     88.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              472      1.54%     90.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              277      0.91%     91.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              308      1.01%     92.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             2223      7.28%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               82      0.27%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               16      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               26      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30553                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               45385216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  148480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36472640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                45533696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36474624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       267.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       215.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    268.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    215.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  169615572000                       # Total gap between requests
system.mem_ctrls.avgGap                     529477.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        76288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     45308928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36472640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 449769.825775566569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 267127053.437469691038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 215031105.001769065857                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       710272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       569916                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     48827000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  37741126000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3826466547000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40962.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     53136.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6714088.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            821028600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            436364280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2489032560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1459308420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13388703120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32063690160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      38131406400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        88789533540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        523.474898                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  98768953500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5663580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  65183113500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            860948340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            457589715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2574255600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1515491280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13388703120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      31890100650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38277587040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        88964675745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        524.507481                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  99153759500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5663580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  64798307500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    169615647000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 169615647000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7612318                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7612318                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7612318                       # number of overall hits
system.cpu.icache.overall_hits::total         7612318                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          412                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            412                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          412                       # number of overall misses
system.cpu.icache.overall_misses::total           412                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40724000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40724000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40724000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40724000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7612730                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7612730                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7612730                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7612730                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98844.660194                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98844.660194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98844.660194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98844.660194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          290                       # number of writebacks
system.cpu.icache.writebacks::total               290                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          412                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          412                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          412                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          412                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39900000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39900000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39900000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39900000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96844.660194                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96844.660194                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96844.660194                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96844.660194                       # average overall mshr miss latency
system.cpu.icache.replacements                    290                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7612318                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7612318                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          412                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           412                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40724000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40724000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7612730                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7612730                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98844.660194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98844.660194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39900000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39900000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96844.660194                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96844.660194                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 169615647000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           112.498042                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7612730                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               412                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18477.500000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   112.498042                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.878891                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.878891                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15225872                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15225872                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 169615647000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 169615647000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 169615647000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51165314                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51165314                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51165958                       # number of overall hits
system.cpu.dcache.overall_hits::total        51165958                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       988844                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         988844                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       996621                       # number of overall misses
system.cpu.dcache.overall_misses::total        996621                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  47328828000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47328828000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  47328828000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47328828000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52154158                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52154158                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52162579                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52162579                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018960                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018960                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019106                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019106                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47862.785232                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47862.785232                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47489.294326                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47489.294326                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       917823                       # number of writebacks
system.cpu.dcache.writebacks::total            917823                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17914                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17914                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       970930                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       970930                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       972925                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       972925                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  43537874000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  43537874000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  43767033000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43767033000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018617                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018617                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018652                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018652                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44841.413902                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44841.413902                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44985.001927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44985.001927                       # average overall mshr miss latency
system.cpu.dcache.replacements                 972797                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40599506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40599506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       576485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        576485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21594008000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21594008000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41175991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41175991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37458.057018                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37458.057018                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2353                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2353                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       574132                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       574132                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20301917000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20301917000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013943                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013943                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35361.061568                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35361.061568                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10565808                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10565808                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       412359                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       412359                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25734820000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25734820000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.037562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62408.774878                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62408.774878                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        15561                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        15561                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       396798                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       396798                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23235957000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23235957000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.036144                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036144                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58558.654530                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58558.654530                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          644                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           644                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7777                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7777                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.923525                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.923525                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1995                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1995                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    229159000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    229159000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.236908                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.236908                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 114866.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 114866.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 169615647000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.186537                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52138959                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            972925                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             53.589906                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.186537                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993645                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993645                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105298235                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105298235                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 169615647000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 169615647000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
