Model {
  Name			  "sampleModel874"
  System {
    Name		    "sampleModel874"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "23"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nFirst Order"
      SourceType	      "First Order Transfer Fcn"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      PoleZ		      "0.95"
      ICPrevOutput	      "0.0"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk10"
      SID		      "22"
      Ports		      [1, 1]
      Position		      [1470, 30, 1530, 90]
      ZOrder		      10
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk11"
      SID		      "23"
      Ports		      [1, 1]
      Position		      [30, 180, 90, 240]
      ZOrder		      11
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [1, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nReal Zero"
      SourceType	      "Transfer Fcn Real Zero"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      ZeroZ		      "0.75"
      ICPrevInput	      "0.0"
      InputProcessing	      "Elements as channels (sample based)"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [1, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Tapped Delay"
      SourceType	      "Tapped Delay Line"
      SourceProductBaseCode   "SL"
      MultithreadedSim	      "auto"
      vinit		      "0.0"
      samptime		      "-1"
      NumDelays		      "1"
      DelayOrder	      "Oldest"
      includeCurrent	      off
    }
    Block {
      BlockType		      Rounding
      Name		      "cfblk4"
      SID		      "4"
      Position		      [510, 30, 570, 90]
      ZOrder		      4
    }
    Block {
      BlockType		      MinMax
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [1, 1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      Function		      "max"
    }
    Block {
      BlockType		      Product
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [2, 1]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      Inputs		      "**"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "cfblk7"
      SID		      "7"
      Ports		      [1]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      VariableName	      "yhdrtyz"
      MaxDataPoints	      "inf"
      SaveFormat	      "Timeseries"
      FixptAsFi		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk8"
      SID		      "8"
      Ports		      [3, 2]
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk8"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "9"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk9"
	  SID			  "17"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk10"
	  SID			  "18"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Port			  "3"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk12"
	  SID			  "20"
	  Ports			  [1, 1]
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  DiscreteStateSpace
	  Name			  "cfblk3"
	  SID			  "11"
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "cfblk4"
	  SID			  "12"
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  HasFrameUpgradeWarning  on
	}
	Block {
	  BlockType		  Product
	  Name			  "cfblk5"
	  SID			  "13"
	  Ports			  [2, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  Inputs		  "**"
	}
	Block {
	  BlockType		  Math
	  Name			  "cfblk6"
	  SID			  "14"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  SignedPower		  on
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk7"
	  SID			  "15"
	  Ports			  [2, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  IconShape		  "rectangular"
	  Inputs		  "+-"
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk8"
	  SID			  "16"
	  Ports			  [2, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  IconShape		  "rectangular"
	  Inputs		  "-+"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "10"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk11"
	  SID			  "19"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    3
	    Points		    [0, 35; -880, 0]
	    DstBlock		    "cfblk2"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    14
	    Points		    [0, -35; -240, 0]
	    DstBlock		    "cfblk6"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, -45; -410, 0; 0, 60]
	  DstBlock		  "cfblk7"
	  DstPort		  2
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, 115; -560, 0]
	  DstBlock		  "cfblk11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    15
	    Points		    [75, 0; 0, 35; 165, 0]
	    DstBlock		    "cfblk5"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    17
	    Points		    [0, 115; -240, 0]
	    DstBlock		    "cfblk12"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, -35; -880, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [75, 0; 0, 35; 965, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  2
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [875, 0; 0, -165]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk9"
      SID		      "21"
      Ports		      [1, 1]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [0, -35; -240, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      9
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	ZOrder			29
	Points			[75, 0]
	Branch {
	  ZOrder		  10
	  Points		  [0, -35; 800, 0; 0, 35]
	  DstBlock		  "cfblk8"
	  DstPort		  2
	}
	Branch {
	  ZOrder		  13
	  Points		  [0, 35; 485, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  2
	}
      }
      Branch {
	ZOrder			2
	Points			[0, -35; -240, 0]
	DstBlock		"cfblk1"
	DstPort			1
      }
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [0, 35; -560, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [85, 0; 0, 45; 795, 0]
      DstBlock		      "cfblk7"
      DstPort		      1
    }
    Line {
      ZOrder		      17
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 165, 0]
      Branch {
	ZOrder			16
	DstBlock		"cfblk5"
	DstPort			1
      }
      Branch {
	ZOrder			18
	Points			[800, 0]
	DstBlock		"cfblk10"
	DstPort			1
      }
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [0, -20; -400, 0]
      DstBlock		      "cfblk6"
      DstPort		      1
    }
    Line {
      ZOrder		      14
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 645, 0]
      DstBlock		      "cfblk9"
      DstPort		      1
    }
    Line {
      ZOrder		      15
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [0, -35; -240, 0]
      DstBlock		      "cfblk8"
      DstPort		      1
    }
    Line {
      ZOrder		      19
      SrcBlock		      "cfblk10"
      SrcPort		      1
      Points		      [0, 35; -400, 0]
      DstBlock		      "cfblk8"
      DstPort		      3
    }
    Line {
      ZOrder		      20
      SrcBlock		      "cfblk8"
      SrcPort		      2
      Points		      [0, 100; -1200, 0]
      DstBlock		      "cfblk11"
      DstPort		      1
    }
    Line {
      ZOrder		      21
      SrcBlock		      "cfblk11"
      SrcPort		      1
      Points		      [80, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
  }
}
