
Palenish_RC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b51c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002da8  0800b62c  0800b62c  0000c62c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e3d4  0800e3d4  00010138  2**0
                  CONTENTS
  4 .ARM          00000000  0800e3d4  0800e3d4  00010138  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e3d4  0800e3d4  00010138  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e3d4  0800e3d4  0000f3d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e3d8  0800e3d8  0000f3d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000138  20000000  0800e3dc  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000880  20000138  0800e514  00010138  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200009b8  0800e514  000109b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010138  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001528f  00000000  00000000  00010161  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046bc  00000000  00000000  000253f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001330  00000000  00000000  00029ab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e71  00000000  00000000  0002ade0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f3c5  00000000  00000000  0002bc51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ff39  00000000  00000000  0004b016  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091c1a  00000000  00000000  0006af4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fcb69  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005154  00000000  00000000  000fcbac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  00101d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000138 	.word	0x20000138
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b614 	.word	0x0800b614

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000013c 	.word	0x2000013c
 800014c:	0800b614 	.word	0x0800b614

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2uiz>:
 80008ec:	004a      	lsls	r2, r1, #1
 80008ee:	d211      	bcs.n	8000914 <__aeabi_d2uiz+0x28>
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008f4:	d211      	bcs.n	800091a <__aeabi_d2uiz+0x2e>
 80008f6:	d50d      	bpl.n	8000914 <__aeabi_d2uiz+0x28>
 80008f8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d40e      	bmi.n	8000920 <__aeabi_d2uiz+0x34>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	fa23 f002 	lsr.w	r0, r3, r2
 8000912:	4770      	bx	lr
 8000914:	f04f 0000 	mov.w	r0, #0
 8000918:	4770      	bx	lr
 800091a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800091e:	d102      	bne.n	8000926 <__aeabi_d2uiz+0x3a>
 8000920:	f04f 30ff 	mov.w	r0, #4294967295
 8000924:	4770      	bx	lr
 8000926:	f04f 0000 	mov.w	r0, #0
 800092a:	4770      	bx	lr

0800092c <__aeabi_frsub>:
 800092c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000930:	e002      	b.n	8000938 <__addsf3>
 8000932:	bf00      	nop

08000934 <__aeabi_fsub>:
 8000934:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000938 <__addsf3>:
 8000938:	0042      	lsls	r2, r0, #1
 800093a:	bf1f      	itttt	ne
 800093c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000940:	ea92 0f03 	teqne	r2, r3
 8000944:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000948:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800094c:	d06a      	beq.n	8000a24 <__addsf3+0xec>
 800094e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000952:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000956:	bfc1      	itttt	gt
 8000958:	18d2      	addgt	r2, r2, r3
 800095a:	4041      	eorgt	r1, r0
 800095c:	4048      	eorgt	r0, r1
 800095e:	4041      	eorgt	r1, r0
 8000960:	bfb8      	it	lt
 8000962:	425b      	neglt	r3, r3
 8000964:	2b19      	cmp	r3, #25
 8000966:	bf88      	it	hi
 8000968:	4770      	bxhi	lr
 800096a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800096e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000972:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000976:	bf18      	it	ne
 8000978:	4240      	negne	r0, r0
 800097a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800097e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000982:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000986:	bf18      	it	ne
 8000988:	4249      	negne	r1, r1
 800098a:	ea92 0f03 	teq	r2, r3
 800098e:	d03f      	beq.n	8000a10 <__addsf3+0xd8>
 8000990:	f1a2 0201 	sub.w	r2, r2, #1
 8000994:	fa41 fc03 	asr.w	ip, r1, r3
 8000998:	eb10 000c 	adds.w	r0, r0, ip
 800099c:	f1c3 0320 	rsb	r3, r3, #32
 80009a0:	fa01 f103 	lsl.w	r1, r1, r3
 80009a4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80009a8:	d502      	bpl.n	80009b0 <__addsf3+0x78>
 80009aa:	4249      	negs	r1, r1
 80009ac:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80009b0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80009b4:	d313      	bcc.n	80009de <__addsf3+0xa6>
 80009b6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80009ba:	d306      	bcc.n	80009ca <__addsf3+0x92>
 80009bc:	0840      	lsrs	r0, r0, #1
 80009be:	ea4f 0131 	mov.w	r1, r1, rrx
 80009c2:	f102 0201 	add.w	r2, r2, #1
 80009c6:	2afe      	cmp	r2, #254	@ 0xfe
 80009c8:	d251      	bcs.n	8000a6e <__addsf3+0x136>
 80009ca:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80009ce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80009d2:	bf08      	it	eq
 80009d4:	f020 0001 	biceq.w	r0, r0, #1
 80009d8:	ea40 0003 	orr.w	r0, r0, r3
 80009dc:	4770      	bx	lr
 80009de:	0049      	lsls	r1, r1, #1
 80009e0:	eb40 0000 	adc.w	r0, r0, r0
 80009e4:	3a01      	subs	r2, #1
 80009e6:	bf28      	it	cs
 80009e8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80009ec:	d2ed      	bcs.n	80009ca <__addsf3+0x92>
 80009ee:	fab0 fc80 	clz	ip, r0
 80009f2:	f1ac 0c08 	sub.w	ip, ip, #8
 80009f6:	ebb2 020c 	subs.w	r2, r2, ip
 80009fa:	fa00 f00c 	lsl.w	r0, r0, ip
 80009fe:	bfaa      	itet	ge
 8000a00:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a04:	4252      	neglt	r2, r2
 8000a06:	4318      	orrge	r0, r3
 8000a08:	bfbc      	itt	lt
 8000a0a:	40d0      	lsrlt	r0, r2
 8000a0c:	4318      	orrlt	r0, r3
 8000a0e:	4770      	bx	lr
 8000a10:	f092 0f00 	teq	r2, #0
 8000a14:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000a18:	bf06      	itte	eq
 8000a1a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000a1e:	3201      	addeq	r2, #1
 8000a20:	3b01      	subne	r3, #1
 8000a22:	e7b5      	b.n	8000990 <__addsf3+0x58>
 8000a24:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a28:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a2c:	bf18      	it	ne
 8000a2e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a32:	d021      	beq.n	8000a78 <__addsf3+0x140>
 8000a34:	ea92 0f03 	teq	r2, r3
 8000a38:	d004      	beq.n	8000a44 <__addsf3+0x10c>
 8000a3a:	f092 0f00 	teq	r2, #0
 8000a3e:	bf08      	it	eq
 8000a40:	4608      	moveq	r0, r1
 8000a42:	4770      	bx	lr
 8000a44:	ea90 0f01 	teq	r0, r1
 8000a48:	bf1c      	itt	ne
 8000a4a:	2000      	movne	r0, #0
 8000a4c:	4770      	bxne	lr
 8000a4e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000a52:	d104      	bne.n	8000a5e <__addsf3+0x126>
 8000a54:	0040      	lsls	r0, r0, #1
 8000a56:	bf28      	it	cs
 8000a58:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000a5c:	4770      	bx	lr
 8000a5e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000a62:	bf3c      	itt	cc
 8000a64:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000a68:	4770      	bxcc	lr
 8000a6a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a6e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000a72:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a76:	4770      	bx	lr
 8000a78:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000a7c:	bf16      	itet	ne
 8000a7e:	4608      	movne	r0, r1
 8000a80:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000a84:	4601      	movne	r1, r0
 8000a86:	0242      	lsls	r2, r0, #9
 8000a88:	bf06      	itte	eq
 8000a8a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000a8e:	ea90 0f01 	teqeq	r0, r1
 8000a92:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000a96:	4770      	bx	lr

08000a98 <__aeabi_ui2f>:
 8000a98:	f04f 0300 	mov.w	r3, #0
 8000a9c:	e004      	b.n	8000aa8 <__aeabi_i2f+0x8>
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_i2f>:
 8000aa0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000aa4:	bf48      	it	mi
 8000aa6:	4240      	negmi	r0, r0
 8000aa8:	ea5f 0c00 	movs.w	ip, r0
 8000aac:	bf08      	it	eq
 8000aae:	4770      	bxeq	lr
 8000ab0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ab4:	4601      	mov	r1, r0
 8000ab6:	f04f 0000 	mov.w	r0, #0
 8000aba:	e01c      	b.n	8000af6 <__aeabi_l2f+0x2a>

08000abc <__aeabi_ul2f>:
 8000abc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ac0:	bf08      	it	eq
 8000ac2:	4770      	bxeq	lr
 8000ac4:	f04f 0300 	mov.w	r3, #0
 8000ac8:	e00a      	b.n	8000ae0 <__aeabi_l2f+0x14>
 8000aca:	bf00      	nop

08000acc <__aeabi_l2f>:
 8000acc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ad0:	bf08      	it	eq
 8000ad2:	4770      	bxeq	lr
 8000ad4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000ad8:	d502      	bpl.n	8000ae0 <__aeabi_l2f+0x14>
 8000ada:	4240      	negs	r0, r0
 8000adc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae0:	ea5f 0c01 	movs.w	ip, r1
 8000ae4:	bf02      	ittt	eq
 8000ae6:	4684      	moveq	ip, r0
 8000ae8:	4601      	moveq	r1, r0
 8000aea:	2000      	moveq	r0, #0
 8000aec:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000af0:	bf08      	it	eq
 8000af2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000af6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000afa:	fabc f28c 	clz	r2, ip
 8000afe:	3a08      	subs	r2, #8
 8000b00:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b04:	db10      	blt.n	8000b28 <__aeabi_l2f+0x5c>
 8000b06:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b0a:	4463      	add	r3, ip
 8000b0c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b10:	f1c2 0220 	rsb	r2, r2, #32
 8000b14:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000b18:	fa20 f202 	lsr.w	r2, r0, r2
 8000b1c:	eb43 0002 	adc.w	r0, r3, r2
 8000b20:	bf08      	it	eq
 8000b22:	f020 0001 	biceq.w	r0, r0, #1
 8000b26:	4770      	bx	lr
 8000b28:	f102 0220 	add.w	r2, r2, #32
 8000b2c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b30:	f1c2 0220 	rsb	r2, r2, #32
 8000b34:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b38:	fa21 f202 	lsr.w	r2, r1, r2
 8000b3c:	eb43 0002 	adc.w	r0, r3, r2
 8000b40:	bf08      	it	eq
 8000b42:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_fmul>:
 8000b48:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000b4c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b50:	bf1e      	ittt	ne
 8000b52:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b56:	ea92 0f0c 	teqne	r2, ip
 8000b5a:	ea93 0f0c 	teqne	r3, ip
 8000b5e:	d06f      	beq.n	8000c40 <__aeabi_fmul+0xf8>
 8000b60:	441a      	add	r2, r3
 8000b62:	ea80 0c01 	eor.w	ip, r0, r1
 8000b66:	0240      	lsls	r0, r0, #9
 8000b68:	bf18      	it	ne
 8000b6a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000b6e:	d01e      	beq.n	8000bae <__aeabi_fmul+0x66>
 8000b70:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000b74:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000b78:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000b7c:	fba0 3101 	umull	r3, r1, r0, r1
 8000b80:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000b84:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000b88:	bf3e      	ittt	cc
 8000b8a:	0049      	lslcc	r1, r1, #1
 8000b8c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000b90:	005b      	lslcc	r3, r3, #1
 8000b92:	ea40 0001 	orr.w	r0, r0, r1
 8000b96:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000b9a:	2afd      	cmp	r2, #253	@ 0xfd
 8000b9c:	d81d      	bhi.n	8000bda <__aeabi_fmul+0x92>
 8000b9e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000ba2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ba6:	bf08      	it	eq
 8000ba8:	f020 0001 	biceq.w	r0, r0, #1
 8000bac:	4770      	bx	lr
 8000bae:	f090 0f00 	teq	r0, #0
 8000bb2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000bb6:	bf08      	it	eq
 8000bb8:	0249      	lsleq	r1, r1, #9
 8000bba:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000bbe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000bc2:	3a7f      	subs	r2, #127	@ 0x7f
 8000bc4:	bfc2      	ittt	gt
 8000bc6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000bca:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bce:	4770      	bxgt	lr
 8000bd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd4:	f04f 0300 	mov.w	r3, #0
 8000bd8:	3a01      	subs	r2, #1
 8000bda:	dc5d      	bgt.n	8000c98 <__aeabi_fmul+0x150>
 8000bdc:	f112 0f19 	cmn.w	r2, #25
 8000be0:	bfdc      	itt	le
 8000be2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000be6:	4770      	bxle	lr
 8000be8:	f1c2 0200 	rsb	r2, r2, #0
 8000bec:	0041      	lsls	r1, r0, #1
 8000bee:	fa21 f102 	lsr.w	r1, r1, r2
 8000bf2:	f1c2 0220 	rsb	r2, r2, #32
 8000bf6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000bfa:	ea5f 0031 	movs.w	r0, r1, rrx
 8000bfe:	f140 0000 	adc.w	r0, r0, #0
 8000c02:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c06:	bf08      	it	eq
 8000c08:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c0c:	4770      	bx	lr
 8000c0e:	f092 0f00 	teq	r2, #0
 8000c12:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c16:	bf02      	ittt	eq
 8000c18:	0040      	lsleq	r0, r0, #1
 8000c1a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c1e:	3a01      	subeq	r2, #1
 8000c20:	d0f9      	beq.n	8000c16 <__aeabi_fmul+0xce>
 8000c22:	ea40 000c 	orr.w	r0, r0, ip
 8000c26:	f093 0f00 	teq	r3, #0
 8000c2a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c2e:	bf02      	ittt	eq
 8000c30:	0049      	lsleq	r1, r1, #1
 8000c32:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000c36:	3b01      	subeq	r3, #1
 8000c38:	d0f9      	beq.n	8000c2e <__aeabi_fmul+0xe6>
 8000c3a:	ea41 010c 	orr.w	r1, r1, ip
 8000c3e:	e78f      	b.n	8000b60 <__aeabi_fmul+0x18>
 8000c40:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c44:	ea92 0f0c 	teq	r2, ip
 8000c48:	bf18      	it	ne
 8000c4a:	ea93 0f0c 	teqne	r3, ip
 8000c4e:	d00a      	beq.n	8000c66 <__aeabi_fmul+0x11e>
 8000c50:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000c54:	bf18      	it	ne
 8000c56:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000c5a:	d1d8      	bne.n	8000c0e <__aeabi_fmul+0xc6>
 8000c5c:	ea80 0001 	eor.w	r0, r0, r1
 8000c60:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000c64:	4770      	bx	lr
 8000c66:	f090 0f00 	teq	r0, #0
 8000c6a:	bf17      	itett	ne
 8000c6c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000c70:	4608      	moveq	r0, r1
 8000c72:	f091 0f00 	teqne	r1, #0
 8000c76:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000c7a:	d014      	beq.n	8000ca6 <__aeabi_fmul+0x15e>
 8000c7c:	ea92 0f0c 	teq	r2, ip
 8000c80:	d101      	bne.n	8000c86 <__aeabi_fmul+0x13e>
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	d10f      	bne.n	8000ca6 <__aeabi_fmul+0x15e>
 8000c86:	ea93 0f0c 	teq	r3, ip
 8000c8a:	d103      	bne.n	8000c94 <__aeabi_fmul+0x14c>
 8000c8c:	024b      	lsls	r3, r1, #9
 8000c8e:	bf18      	it	ne
 8000c90:	4608      	movne	r0, r1
 8000c92:	d108      	bne.n	8000ca6 <__aeabi_fmul+0x15e>
 8000c94:	ea80 0001 	eor.w	r0, r0, r1
 8000c98:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000caa:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000cae:	4770      	bx	lr

08000cb0 <__aeabi_fdiv>:
 8000cb0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cb4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cb8:	bf1e      	ittt	ne
 8000cba:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cbe:	ea92 0f0c 	teqne	r2, ip
 8000cc2:	ea93 0f0c 	teqne	r3, ip
 8000cc6:	d069      	beq.n	8000d9c <__aeabi_fdiv+0xec>
 8000cc8:	eba2 0203 	sub.w	r2, r2, r3
 8000ccc:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd0:	0249      	lsls	r1, r1, #9
 8000cd2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000cd6:	d037      	beq.n	8000d48 <__aeabi_fdiv+0x98>
 8000cd8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000cdc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ce0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ce4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	bf38      	it	cc
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000cf2:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	bf24      	itt	cs
 8000cfa:	1a5b      	subcs	r3, r3, r1
 8000cfc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d00:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d04:	bf24      	itt	cs
 8000d06:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d0a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d0e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d12:	bf24      	itt	cs
 8000d14:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d18:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d1c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d20:	bf24      	itt	cs
 8000d22:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d26:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d2a:	011b      	lsls	r3, r3, #4
 8000d2c:	bf18      	it	ne
 8000d2e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d32:	d1e0      	bne.n	8000cf6 <__aeabi_fdiv+0x46>
 8000d34:	2afd      	cmp	r2, #253	@ 0xfd
 8000d36:	f63f af50 	bhi.w	8000bda <__aeabi_fmul+0x92>
 8000d3a:	428b      	cmp	r3, r1
 8000d3c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d40:	bf08      	it	eq
 8000d42:	f020 0001 	biceq.w	r0, r0, #1
 8000d46:	4770      	bx	lr
 8000d48:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d4c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d50:	327f      	adds	r2, #127	@ 0x7f
 8000d52:	bfc2      	ittt	gt
 8000d54:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d58:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d5c:	4770      	bxgt	lr
 8000d5e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d62:	f04f 0300 	mov.w	r3, #0
 8000d66:	3a01      	subs	r2, #1
 8000d68:	e737      	b.n	8000bda <__aeabi_fmul+0x92>
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fdiv+0xc2>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fdiv+0xda>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e795      	b.n	8000cc8 <__aeabi_fdiv+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	d108      	bne.n	8000db8 <__aeabi_fdiv+0x108>
 8000da6:	0242      	lsls	r2, r0, #9
 8000da8:	f47f af7d 	bne.w	8000ca6 <__aeabi_fmul+0x15e>
 8000dac:	ea93 0f0c 	teq	r3, ip
 8000db0:	f47f af70 	bne.w	8000c94 <__aeabi_fmul+0x14c>
 8000db4:	4608      	mov	r0, r1
 8000db6:	e776      	b.n	8000ca6 <__aeabi_fmul+0x15e>
 8000db8:	ea93 0f0c 	teq	r3, ip
 8000dbc:	d104      	bne.n	8000dc8 <__aeabi_fdiv+0x118>
 8000dbe:	024b      	lsls	r3, r1, #9
 8000dc0:	f43f af4c 	beq.w	8000c5c <__aeabi_fmul+0x114>
 8000dc4:	4608      	mov	r0, r1
 8000dc6:	e76e      	b.n	8000ca6 <__aeabi_fmul+0x15e>
 8000dc8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dcc:	bf18      	it	ne
 8000dce:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000dd2:	d1ca      	bne.n	8000d6a <__aeabi_fdiv+0xba>
 8000dd4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000dd8:	f47f af5c 	bne.w	8000c94 <__aeabi_fmul+0x14c>
 8000ddc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000de0:	f47f af3c 	bne.w	8000c5c <__aeabi_fmul+0x114>
 8000de4:	e75f      	b.n	8000ca6 <__aeabi_fmul+0x15e>
 8000de6:	bf00      	nop

08000de8 <__aeabi_f2iz>:
 8000de8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000dec:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000df0:	d30f      	bcc.n	8000e12 <__aeabi_f2iz+0x2a>
 8000df2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000df6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000dfa:	d90d      	bls.n	8000e18 <__aeabi_f2iz+0x30>
 8000dfc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e00:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000e04:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000e08:	fa23 f002 	lsr.w	r0, r3, r2
 8000e0c:	bf18      	it	ne
 8000e0e:	4240      	negne	r0, r0
 8000e10:	4770      	bx	lr
 8000e12:	f04f 0000 	mov.w	r0, #0
 8000e16:	4770      	bx	lr
 8000e18:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_f2iz+0x3a>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d105      	bne.n	8000e2e <__aeabi_f2iz+0x46>
 8000e22:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000e26:	bf08      	it	eq
 8000e28:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000e2c:	4770      	bx	lr
 8000e2e:	f04f 0000 	mov.w	r0, #0
 8000e32:	4770      	bx	lr

08000e34 <InitADCStick>:
int32_t ConvPerSec = 0;

// вычисление заряда акума.
float BattCrarg = 0;

void InitADCStick(ADC_HandleTypeDef* hadc){
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
	  HAL_ADCEx_Calibration_Start(hadc);
 8000e3c:	6878      	ldr	r0, [r7, #4]
 8000e3e:	f001 faab 	bl	8002398 <HAL_ADCEx_Calibration_Start>
	  StickCal(Adc1Value,hadc,Adc1Null);
 8000e42:	4a04      	ldr	r2, [pc, #16]	@ (8000e54 <InitADCStick+0x20>)
 8000e44:	6879      	ldr	r1, [r7, #4]
 8000e46:	4804      	ldr	r0, [pc, #16]	@ (8000e58 <InitADCStick+0x24>)
 8000e48:	f000 f808 	bl	8000e5c <StickCal>
}
 8000e4c:	bf00      	nop
 8000e4e:	3708      	adds	r7, #8
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	20000168 	.word	0x20000168
 8000e58:	20000154 	.word	0x20000154

08000e5c <StickCal>:

//This function sets the neutral position of the sticks
void StickCal(uint32_t* Adc1Value,ADC_HandleTypeDef* hadc, uint32_t* Adc1Null) {
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b084      	sub	sp, #16
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	60f8      	str	r0, [r7, #12]
 8000e64:	60b9      	str	r1, [r7, #8]
 8000e66:	607a      	str	r2, [r7, #4]
	HAL_ADC_Start_DMA(hadc, Adc1Value, 5);
 8000e68:	2205      	movs	r2, #5
 8000e6a:	68f9      	ldr	r1, [r7, #12]
 8000e6c:	68b8      	ldr	r0, [r7, #8]
 8000e6e:	f000 ffa9 	bl	8001dc4 <HAL_ADC_Start_DMA>
	HAL_NVIC_DisableIRQ(DMA1_Channel1_IRQn);
 8000e72:	200b      	movs	r0, #11
 8000e74:	f001 fc63 	bl	800273e <HAL_NVIC_DisableIRQ>
	HAL_Delay(100);
 8000e78:	2064      	movs	r0, #100	@ 0x64
 8000e7a:	f000 fea7 	bl	8001bcc <HAL_Delay>

	Adc1Null[0] = Adc1Value[0] ;
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	681a      	ldr	r2, [r3, #0]
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	601a      	str	r2, [r3, #0]
	Adc1Null[1] = Adc1Value[1] ;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	3304      	adds	r3, #4
 8000e8a:	68fa      	ldr	r2, [r7, #12]
 8000e8c:	6852      	ldr	r2, [r2, #4]
 8000e8e:	601a      	str	r2, [r3, #0]
	Adc1Null[2] = Adc1Value[2] ;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	3308      	adds	r3, #8
 8000e94:	68fa      	ldr	r2, [r7, #12]
 8000e96:	6892      	ldr	r2, [r2, #8]
 8000e98:	601a      	str	r2, [r3, #0]
	Adc1Null[3] = Adc1Value[3] ;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	330c      	adds	r3, #12
 8000e9e:	68fa      	ldr	r2, [r7, #12]
 8000ea0:	68d2      	ldr	r2, [r2, #12]
 8000ea2:	601a      	str	r2, [r3, #0]
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000ea4:	200b      	movs	r0, #11
 8000ea6:	f001 fc3c 	bl	8002722 <HAL_NVIC_EnableIRQ>
}
 8000eaa:	bf00      	nop
 8000eac:	3710      	adds	r7, #16
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
	...

08000eb4 <StickCalc>:

//The procedure calculates the values ​​that will be sent
//The function calculates the current value to which the potentiometer is turned.
void StickCalc(uint32_t* Adc1Value,ADC_HandleTypeDef* hadc, uint32_t* Adc1Null){
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
		static int32_t AdcSqr[4];
		static int32_t i=0;
		HAL_ADC_Start_DMA(hadc, Adc1Value, 5);
 8000ec0:	2205      	movs	r2, #5
 8000ec2:	68f9      	ldr	r1, [r7, #12]
 8000ec4:	68b8      	ldr	r0, [r7, #8]
 8000ec6:	f000 ff7d 	bl	8001dc4 <HAL_ADC_Start_DMA>

		if(i>150){
 8000eca:	4b3b      	ldr	r3, [pc, #236]	@ (8000fb8 <StickCalc+0x104>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	2b96      	cmp	r3, #150	@ 0x96
 8000ed0:	dd32      	ble.n	8000f38 <StickCalc+0x84>
			// add here the use of calibration coefficients.
			Adc1Calc[0] = (int8_t)(AdcSqr[0]/i);
 8000ed2:	4b3a      	ldr	r3, [pc, #232]	@ (8000fbc <StickCalc+0x108>)
 8000ed4:	681a      	ldr	r2, [r3, #0]
 8000ed6:	4b38      	ldr	r3, [pc, #224]	@ (8000fb8 <StickCalc+0x104>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ede:	b25a      	sxtb	r2, r3
 8000ee0:	4b37      	ldr	r3, [pc, #220]	@ (8000fc0 <StickCalc+0x10c>)
 8000ee2:	701a      	strb	r2, [r3, #0]
			Adc1Calc[1] = (int8_t)(AdcSqr[1]/i);
 8000ee4:	4b35      	ldr	r3, [pc, #212]	@ (8000fbc <StickCalc+0x108>)
 8000ee6:	685a      	ldr	r2, [r3, #4]
 8000ee8:	4b33      	ldr	r3, [pc, #204]	@ (8000fb8 <StickCalc+0x104>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ef0:	b25a      	sxtb	r2, r3
 8000ef2:	4b33      	ldr	r3, [pc, #204]	@ (8000fc0 <StickCalc+0x10c>)
 8000ef4:	705a      	strb	r2, [r3, #1]
			Adc1Calc[2] = (int8_t)(AdcSqr[2]/i);
 8000ef6:	4b31      	ldr	r3, [pc, #196]	@ (8000fbc <StickCalc+0x108>)
 8000ef8:	689a      	ldr	r2, [r3, #8]
 8000efa:	4b2f      	ldr	r3, [pc, #188]	@ (8000fb8 <StickCalc+0x104>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f02:	b25a      	sxtb	r2, r3
 8000f04:	4b2e      	ldr	r3, [pc, #184]	@ (8000fc0 <StickCalc+0x10c>)
 8000f06:	709a      	strb	r2, [r3, #2]
			Adc1Calc[3] = (int8_t)(AdcSqr[3]/i);
 8000f08:	4b2c      	ldr	r3, [pc, #176]	@ (8000fbc <StickCalc+0x108>)
 8000f0a:	68da      	ldr	r2, [r3, #12]
 8000f0c:	4b2a      	ldr	r3, [pc, #168]	@ (8000fb8 <StickCalc+0x104>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f14:	b25a      	sxtb	r2, r3
 8000f16:	4b2a      	ldr	r3, [pc, #168]	@ (8000fc0 <StickCalc+0x10c>)
 8000f18:	70da      	strb	r2, [r3, #3]
			i=0;
 8000f1a:	4b27      	ldr	r3, [pc, #156]	@ (8000fb8 <StickCalc+0x104>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
			AdcSqr[0] = 0;
 8000f20:	4b26      	ldr	r3, [pc, #152]	@ (8000fbc <StickCalc+0x108>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	601a      	str	r2, [r3, #0]
			AdcSqr[1] = 0;
 8000f26:	4b25      	ldr	r3, [pc, #148]	@ (8000fbc <StickCalc+0x108>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	605a      	str	r2, [r3, #4]
			AdcSqr[2] = 0;
 8000f2c:	4b23      	ldr	r3, [pc, #140]	@ (8000fbc <StickCalc+0x108>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	609a      	str	r2, [r3, #8]
			AdcSqr[3] = 0;
 8000f32:	4b22      	ldr	r3, [pc, #136]	@ (8000fbc <StickCalc+0x108>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	60da      	str	r2, [r3, #12]
		}
		i++;
 8000f38:	4b1f      	ldr	r3, [pc, #124]	@ (8000fb8 <StickCalc+0x104>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	4a1e      	ldr	r2, [pc, #120]	@ (8000fb8 <StickCalc+0x104>)
 8000f40:	6013      	str	r3, [r2, #0]

		AdcSqr[0] += ((int32_t)(Adc1Value[0] - Adc1Null[0]) >> 3);
 8000f42:	4b1e      	ldr	r3, [pc, #120]	@ (8000fbc <StickCalc+0x108>)
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	6819      	ldr	r1, [r3, #0]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	1acb      	subs	r3, r1, r3
 8000f50:	10db      	asrs	r3, r3, #3
 8000f52:	4413      	add	r3, r2
 8000f54:	4a19      	ldr	r2, [pc, #100]	@ (8000fbc <StickCalc+0x108>)
 8000f56:	6013      	str	r3, [r2, #0]
		AdcSqr[1] += ((int32_t)(Adc1Value[1] - Adc1Null[1]) >> 3);
 8000f58:	4b18      	ldr	r3, [pc, #96]	@ (8000fbc <StickCalc+0x108>)
 8000f5a:	685a      	ldr	r2, [r3, #4]
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	3304      	adds	r3, #4
 8000f60:	6819      	ldr	r1, [r3, #0]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	3304      	adds	r3, #4
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	1acb      	subs	r3, r1, r3
 8000f6a:	10db      	asrs	r3, r3, #3
 8000f6c:	4413      	add	r3, r2
 8000f6e:	4a13      	ldr	r2, [pc, #76]	@ (8000fbc <StickCalc+0x108>)
 8000f70:	6053      	str	r3, [r2, #4]
		AdcSqr[2] += ((int32_t)(Adc1Value[2] - Adc1Null[2]) >> 3);
 8000f72:	4b12      	ldr	r3, [pc, #72]	@ (8000fbc <StickCalc+0x108>)
 8000f74:	689a      	ldr	r2, [r3, #8]
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	3308      	adds	r3, #8
 8000f7a:	6819      	ldr	r1, [r3, #0]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	3308      	adds	r3, #8
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	1acb      	subs	r3, r1, r3
 8000f84:	10db      	asrs	r3, r3, #3
 8000f86:	4413      	add	r3, r2
 8000f88:	4a0c      	ldr	r2, [pc, #48]	@ (8000fbc <StickCalc+0x108>)
 8000f8a:	6093      	str	r3, [r2, #8]
		AdcSqr[3] += ((int32_t)(Adc1Value[3] - Adc1Null[3]) >> 3);
 8000f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8000fbc <StickCalc+0x108>)
 8000f8e:	68da      	ldr	r2, [r3, #12]
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	330c      	adds	r3, #12
 8000f94:	6819      	ldr	r1, [r3, #0]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	330c      	adds	r3, #12
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	1acb      	subs	r3, r1, r3
 8000f9e:	10db      	asrs	r3, r3, #3
 8000fa0:	4413      	add	r3, r2
 8000fa2:	4a06      	ldr	r2, [pc, #24]	@ (8000fbc <StickCalc+0x108>)
 8000fa4:	60d3      	str	r3, [r2, #12]
		ConvPerSec ++;
 8000fa6:	4b07      	ldr	r3, [pc, #28]	@ (8000fc4 <StickCalc+0x110>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	3301      	adds	r3, #1
 8000fac:	4a05      	ldr	r2, [pc, #20]	@ (8000fc4 <StickCalc+0x110>)
 8000fae:	6013      	str	r3, [r2, #0]
}
 8000fb0:	bf00      	nop
 8000fb2:	3710      	adds	r7, #16
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	20000180 	.word	0x20000180
 8000fbc:	20000184 	.word	0x20000184
 8000fc0:	20000178 	.word	0x20000178
 8000fc4:	2000017c 	.word	0x2000017c

08000fc8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
	//calculate potentiometer position
	StickCalc(Adc1Value, hadc, Adc1Null);
 8000fd0:	4a04      	ldr	r2, [pc, #16]	@ (8000fe4 <HAL_ADC_ConvCpltCallback+0x1c>)
 8000fd2:	6879      	ldr	r1, [r7, #4]
 8000fd4:	4804      	ldr	r0, [pc, #16]	@ (8000fe8 <HAL_ADC_ConvCpltCallback+0x20>)
 8000fd6:	f7ff ff6d 	bl	8000eb4 <StickCalc>
}
 8000fda:	bf00      	nop
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	20000168 	.word	0x20000168
 8000fe8:	20000154 	.word	0x20000154

08000fec <BufFormStick>:
//	sprintf(AsciiSymb, "%3d",(int)BattCharge(Adc1Value[4]));
	disp1color_printf(1, 0, FONTID_6X8M, "BatCharge: %d %%",(uint32_t)BattCharge(Adc1Value[4]));
}

//frame buffer stick formation
void BufFormStick(){
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af02      	add	r7, sp, #8
	disp1color_printf(1, 18, FONTID_6X8M, "StickA A1:%d ",Adc1Calc[0]);
 8000ff2:	4b15      	ldr	r3, [pc, #84]	@ (8001048 <BufFormStick+0x5c>)
 8000ff4:	f993 3000 	ldrsb.w	r3, [r3]
 8000ff8:	9300      	str	r3, [sp, #0]
 8000ffa:	4b14      	ldr	r3, [pc, #80]	@ (800104c <BufFormStick+0x60>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	2112      	movs	r1, #18
 8001000:	2001      	movs	r0, #1
 8001002:	f009 fa6f 	bl	800a4e4 <disp1color_printf>
	disp1color_printf(80, 18, FONTID_6X8M, " A2:%d ",Adc1Calc[1]);
 8001006:	4b10      	ldr	r3, [pc, #64]	@ (8001048 <BufFormStick+0x5c>)
 8001008:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800100c:	9300      	str	r3, [sp, #0]
 800100e:	4b10      	ldr	r3, [pc, #64]	@ (8001050 <BufFormStick+0x64>)
 8001010:	2200      	movs	r2, #0
 8001012:	2112      	movs	r1, #18
 8001014:	2050      	movs	r0, #80	@ 0x50
 8001016:	f009 fa65 	bl	800a4e4 <disp1color_printf>

	disp1color_printf(1, 34, FONTID_6X8M, "StickB B1:%d ",Adc1Calc[3]);
 800101a:	4b0b      	ldr	r3, [pc, #44]	@ (8001048 <BufFormStick+0x5c>)
 800101c:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8001020:	9300      	str	r3, [sp, #0]
 8001022:	4b0c      	ldr	r3, [pc, #48]	@ (8001054 <BufFormStick+0x68>)
 8001024:	2200      	movs	r2, #0
 8001026:	2122      	movs	r1, #34	@ 0x22
 8001028:	2001      	movs	r0, #1
 800102a:	f009 fa5b 	bl	800a4e4 <disp1color_printf>
	disp1color_printf(80, 34, FONTID_6X8M, " B2:%d ",Adc1Calc[2]);
 800102e:	4b06      	ldr	r3, [pc, #24]	@ (8001048 <BufFormStick+0x5c>)
 8001030:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001034:	9300      	str	r3, [sp, #0]
 8001036:	4b08      	ldr	r3, [pc, #32]	@ (8001058 <BufFormStick+0x6c>)
 8001038:	2200      	movs	r2, #0
 800103a:	2122      	movs	r1, #34	@ 0x22
 800103c:	2050      	movs	r0, #80	@ 0x50
 800103e:	f009 fa51 	bl	800a4e4 <disp1color_printf>
}
 8001042:	bf00      	nop
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	20000178 	.word	0x20000178
 800104c:	0800b640 	.word	0x0800b640
 8001050:	0800b650 	.word	0x0800b650
 8001054:	0800b658 	.word	0x0800b658
 8001058:	0800b668 	.word	0x0800b668

0800105c <BufFormNumbConv>:

// Функция вызывается по прерываниям от RTC выводик количество преобразований АЦП в секунду.
void BufFormNumbConv(){
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af02      	add	r7, sp, #8
	disp1color_printf(1, 50, FONTID_6X8M, "Convers :%d ",ConvPerSec);
 8001062:	4b07      	ldr	r3, [pc, #28]	@ (8001080 <BufFormNumbConv+0x24>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	9300      	str	r3, [sp, #0]
 8001068:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <BufFormNumbConv+0x28>)
 800106a:	2200      	movs	r2, #0
 800106c:	2132      	movs	r1, #50	@ 0x32
 800106e:	2001      	movs	r0, #1
 8001070:	f009 fa38 	bl	800a4e4 <disp1color_printf>
	ConvPerSec = 0;
 8001074:	4b02      	ldr	r3, [pc, #8]	@ (8001080 <BufFormNumbConv+0x24>)
 8001076:	2200      	movs	r2, #0
 8001078:	601a      	str	r2, [r3, #0]
}
 800107a:	bf00      	nop
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	2000017c 	.word	0x2000017c
 8001084:	0800b670 	.word	0x0800b670

08001088 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800108c:	f000 fd3c 	bl	8001b08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001090:	f000 f824 	bl	80010dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001094:	f000 f9fc 	bl	8001490 <MX_GPIO_Init>
  MX_DMA_Init();
 8001098:	f000 f9dc 	bl	8001454 <MX_DMA_Init>
  MX_ADC1_Init();
 800109c:	f000 f87e 	bl	800119c <MX_ADC1_Init>
  MX_I2C1_Init();
 80010a0:	f000 f8f4 	bl	800128c <MX_I2C1_Init>
  MX_I2C2_Init();
 80010a4:	f000 f920 	bl	80012e8 <MX_I2C2_Init>
  MX_RTC_Init();
 80010a8:	f000 f94c 	bl	8001344 <MX_RTC_Init>
  MX_SPI2_Init();
 80010ac:	f000 f99c 	bl	80013e8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  StartInitCalValues(&CalibrValues);
 80010b0:	4807      	ldr	r0, [pc, #28]	@ (80010d0 <main+0x48>)
 80010b2:	f008 fbdb 	bl	800986c <StartInitCalValues>

  MatrixConfig8418(&hi2c1);
 80010b6:	4807      	ldr	r0, [pc, #28]	@ (80010d4 <main+0x4c>)
 80010b8:	f007 fe2c 	bl	8008d14 <MatrixConfig8418>
  disp1color_Init();
 80010bc:	f009 f9d6 	bl	800a46c <disp1color_Init>
  LoRaMenuInit();
 80010c0:	f007 ff06 	bl	8008ed0 <LoRaMenuInit>

  MenuHandl(&MenuStructOld);
 80010c4:	4804      	ldr	r0, [pc, #16]	@ (80010d8 <main+0x50>)
 80010c6:	f007 fb49 	bl	800875c <MenuHandl>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010ca:	bf00      	nop
 80010cc:	e7fd      	b.n	80010ca <main+0x42>
 80010ce:	bf00      	nop
 80010d0:	20000370 	.word	0x20000370
 80010d4:	20000208 	.word	0x20000208
 80010d8:	20000348 	.word	0x20000348

080010dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b094      	sub	sp, #80	@ 0x50
 80010e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010e6:	2228      	movs	r2, #40	@ 0x28
 80010e8:	2100      	movs	r1, #0
 80010ea:	4618      	mov	r0, r3
 80010ec:	f009 fe02 	bl	800acf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010f0:	f107 0314 	add.w	r3, r7, #20
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]
 80010fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001100:	1d3b      	adds	r3, r7, #4
 8001102:	2200      	movs	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	605a      	str	r2, [r3, #4]
 8001108:	609a      	str	r2, [r3, #8]
 800110a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800110c:	2309      	movs	r3, #9
 800110e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001110:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001114:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001116:	2300      	movs	r3, #0
 8001118:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800111a:	2301      	movs	r3, #1
 800111c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800111e:	2301      	movs	r3, #1
 8001120:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001122:	2302      	movs	r3, #2
 8001124:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001126:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800112a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800112c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001130:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001132:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001136:	4618      	mov	r0, r3
 8001138:	f004 fffe 	bl	8006138 <HAL_RCC_OscConfig>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001142:	f000 fa4b 	bl	80015dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001146:	230f      	movs	r3, #15
 8001148:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800114a:	2302      	movs	r3, #2
 800114c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800114e:	2300      	movs	r3, #0
 8001150:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001152:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001156:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001158:	2300      	movs	r3, #0
 800115a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800115c:	f107 0314 	add.w	r3, r7, #20
 8001160:	2102      	movs	r1, #2
 8001162:	4618      	mov	r0, r3
 8001164:	f005 fa6a 	bl	800663c <HAL_RCC_ClockConfig>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800116e:	f000 fa35 	bl	80015dc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8001172:	2303      	movs	r3, #3
 8001174:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001176:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800117a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 800117c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001180:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001182:	1d3b      	adds	r3, r7, #4
 8001184:	4618      	mov	r0, r3
 8001186:	f005 fbe7 	bl	8006958 <HAL_RCCEx_PeriphCLKConfig>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8001190:	f000 fa24 	bl	80015dc <Error_Handler>
  }
}
 8001194:	bf00      	nop
 8001196:	3750      	adds	r7, #80	@ 0x50
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}

0800119c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011a2:	1d3b      	adds	r3, r7, #4
 80011a4:	2200      	movs	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]
 80011a8:	605a      	str	r2, [r3, #4]
 80011aa:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011ac:	4b35      	ldr	r3, [pc, #212]	@ (8001284 <MX_ADC1_Init+0xe8>)
 80011ae:	4a36      	ldr	r2, [pc, #216]	@ (8001288 <MX_ADC1_Init+0xec>)
 80011b0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80011b2:	4b34      	ldr	r3, [pc, #208]	@ (8001284 <MX_ADC1_Init+0xe8>)
 80011b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011ba:	4b32      	ldr	r3, [pc, #200]	@ (8001284 <MX_ADC1_Init+0xe8>)
 80011bc:	2200      	movs	r2, #0
 80011be:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011c0:	4b30      	ldr	r3, [pc, #192]	@ (8001284 <MX_ADC1_Init+0xe8>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011c6:	4b2f      	ldr	r3, [pc, #188]	@ (8001284 <MX_ADC1_Init+0xe8>)
 80011c8:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80011cc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011ce:	4b2d      	ldr	r3, [pc, #180]	@ (8001284 <MX_ADC1_Init+0xe8>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 5;
 80011d4:	4b2b      	ldr	r3, [pc, #172]	@ (8001284 <MX_ADC1_Init+0xe8>)
 80011d6:	2205      	movs	r2, #5
 80011d8:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011da:	482a      	ldr	r0, [pc, #168]	@ (8001284 <MX_ADC1_Init+0xe8>)
 80011dc:	f000 fd1a 	bl	8001c14 <HAL_ADC_Init>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80011e6:	f000 f9f9 	bl	80015dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80011ea:	2300      	movs	r3, #0
 80011ec:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011ee:	2301      	movs	r3, #1
 80011f0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80011f2:	2307      	movs	r3, #7
 80011f4:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011f6:	1d3b      	adds	r3, r7, #4
 80011f8:	4619      	mov	r1, r3
 80011fa:	4822      	ldr	r0, [pc, #136]	@ (8001284 <MX_ADC1_Init+0xe8>)
 80011fc:	f000 fed2 	bl	8001fa4 <HAL_ADC_ConfigChannel>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001206:	f000 f9e9 	bl	80015dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800120a:	2301      	movs	r3, #1
 800120c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800120e:	2302      	movs	r3, #2
 8001210:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001212:	1d3b      	adds	r3, r7, #4
 8001214:	4619      	mov	r1, r3
 8001216:	481b      	ldr	r0, [pc, #108]	@ (8001284 <MX_ADC1_Init+0xe8>)
 8001218:	f000 fec4 	bl	8001fa4 <HAL_ADC_ConfigChannel>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001222:	f000 f9db 	bl	80015dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001226:	2302      	movs	r3, #2
 8001228:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800122a:	2303      	movs	r3, #3
 800122c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800122e:	1d3b      	adds	r3, r7, #4
 8001230:	4619      	mov	r1, r3
 8001232:	4814      	ldr	r0, [pc, #80]	@ (8001284 <MX_ADC1_Init+0xe8>)
 8001234:	f000 feb6 	bl	8001fa4 <HAL_ADC_ConfigChannel>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800123e:	f000 f9cd 	bl	80015dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001242:	2303      	movs	r3, #3
 8001244:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001246:	2304      	movs	r3, #4
 8001248:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800124a:	1d3b      	adds	r3, r7, #4
 800124c:	4619      	mov	r1, r3
 800124e:	480d      	ldr	r0, [pc, #52]	@ (8001284 <MX_ADC1_Init+0xe8>)
 8001250:	f000 fea8 	bl	8001fa4 <HAL_ADC_ConfigChannel>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 800125a:	f000 f9bf 	bl	80015dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800125e:	2304      	movs	r3, #4
 8001260:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001262:	2305      	movs	r3, #5
 8001264:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001266:	1d3b      	adds	r3, r7, #4
 8001268:	4619      	mov	r1, r3
 800126a:	4806      	ldr	r0, [pc, #24]	@ (8001284 <MX_ADC1_Init+0xe8>)
 800126c:	f000 fe9a 	bl	8001fa4 <HAL_ADC_ConfigChannel>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001276:	f000 f9b1 	bl	80015dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800127a:	bf00      	nop
 800127c:	3710      	adds	r7, #16
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	20000194 	.word	0x20000194
 8001288:	40012400 	.word	0x40012400

0800128c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001290:	4b12      	ldr	r3, [pc, #72]	@ (80012dc <MX_I2C1_Init+0x50>)
 8001292:	4a13      	ldr	r2, [pc, #76]	@ (80012e0 <MX_I2C1_Init+0x54>)
 8001294:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001296:	4b11      	ldr	r3, [pc, #68]	@ (80012dc <MX_I2C1_Init+0x50>)
 8001298:	4a12      	ldr	r2, [pc, #72]	@ (80012e4 <MX_I2C1_Init+0x58>)
 800129a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800129c:	4b0f      	ldr	r3, [pc, #60]	@ (80012dc <MX_I2C1_Init+0x50>)
 800129e:	2200      	movs	r2, #0
 80012a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012a2:	4b0e      	ldr	r3, [pc, #56]	@ (80012dc <MX_I2C1_Init+0x50>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012a8:	4b0c      	ldr	r3, [pc, #48]	@ (80012dc <MX_I2C1_Init+0x50>)
 80012aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012ae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012b0:	4b0a      	ldr	r3, [pc, #40]	@ (80012dc <MX_I2C1_Init+0x50>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012b6:	4b09      	ldr	r3, [pc, #36]	@ (80012dc <MX_I2C1_Init+0x50>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012bc:	4b07      	ldr	r3, [pc, #28]	@ (80012dc <MX_I2C1_Init+0x50>)
 80012be:	2200      	movs	r2, #0
 80012c0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012c2:	4b06      	ldr	r3, [pc, #24]	@ (80012dc <MX_I2C1_Init+0x50>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012c8:	4804      	ldr	r0, [pc, #16]	@ (80012dc <MX_I2C1_Init+0x50>)
 80012ca:	f002 f96b 	bl	80035a4 <HAL_I2C_Init>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012d4:	f000 f982 	bl	80015dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012d8:	bf00      	nop
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	20000208 	.word	0x20000208
 80012e0:	40005400 	.word	0x40005400
 80012e4:	000186a0 	.word	0x000186a0

080012e8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80012ec:	4b12      	ldr	r3, [pc, #72]	@ (8001338 <MX_I2C2_Init+0x50>)
 80012ee:	4a13      	ldr	r2, [pc, #76]	@ (800133c <MX_I2C2_Init+0x54>)
 80012f0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80012f2:	4b11      	ldr	r3, [pc, #68]	@ (8001338 <MX_I2C2_Init+0x50>)
 80012f4:	4a12      	ldr	r2, [pc, #72]	@ (8001340 <MX_I2C2_Init+0x58>)
 80012f6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001338 <MX_I2C2_Init+0x50>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80012fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001338 <MX_I2C2_Init+0x50>)
 8001300:	2200      	movs	r2, #0
 8001302:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001304:	4b0c      	ldr	r3, [pc, #48]	@ (8001338 <MX_I2C2_Init+0x50>)
 8001306:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800130a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800130c:	4b0a      	ldr	r3, [pc, #40]	@ (8001338 <MX_I2C2_Init+0x50>)
 800130e:	2200      	movs	r2, #0
 8001310:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001312:	4b09      	ldr	r3, [pc, #36]	@ (8001338 <MX_I2C2_Init+0x50>)
 8001314:	2200      	movs	r2, #0
 8001316:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001318:	4b07      	ldr	r3, [pc, #28]	@ (8001338 <MX_I2C2_Init+0x50>)
 800131a:	2200      	movs	r2, #0
 800131c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 800131e:	4b06      	ldr	r3, [pc, #24]	@ (8001338 <MX_I2C2_Init+0x50>)
 8001320:	2280      	movs	r2, #128	@ 0x80
 8001322:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001324:	4804      	ldr	r0, [pc, #16]	@ (8001338 <MX_I2C2_Init+0x50>)
 8001326:	f002 f93d 	bl	80035a4 <HAL_I2C_Init>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001330:	f000 f954 	bl	80015dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001334:	bf00      	nop
 8001336:	bd80      	pop	{r7, pc}
 8001338:	2000025c 	.word	0x2000025c
 800133c:	40005800 	.word	0x40005800
 8001340:	000186a0 	.word	0x000186a0

08001344 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	2100      	movs	r1, #0
 800134e:	460a      	mov	r2, r1
 8001350:	801a      	strh	r2, [r3, #0]
 8001352:	460a      	mov	r2, r1
 8001354:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8001356:	2300      	movs	r3, #0
 8001358:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800135a:	4b21      	ldr	r3, [pc, #132]	@ (80013e0 <MX_RTC_Init+0x9c>)
 800135c:	4a21      	ldr	r2, [pc, #132]	@ (80013e4 <MX_RTC_Init+0xa0>)
 800135e:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001360:	4b1f      	ldr	r3, [pc, #124]	@ (80013e0 <MX_RTC_Init+0x9c>)
 8001362:	f04f 32ff 	mov.w	r2, #4294967295
 8001366:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 8001368:	4b1d      	ldr	r3, [pc, #116]	@ (80013e0 <MX_RTC_Init+0x9c>)
 800136a:	2200      	movs	r2, #0
 800136c:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800136e:	481c      	ldr	r0, [pc, #112]	@ (80013e0 <MX_RTC_Init+0x9c>)
 8001370:	f005 fc5e 	bl	8006c30 <HAL_RTC_Init>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 800137a:	f000 f92f 	bl	80015dc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800137e:	2300      	movs	r3, #0
 8001380:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001382:	2300      	movs	r3, #0
 8001384:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001386:	2300      	movs	r3, #0
 8001388:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800138a:	1d3b      	adds	r3, r7, #4
 800138c:	2201      	movs	r2, #1
 800138e:	4619      	mov	r1, r3
 8001390:	4813      	ldr	r0, [pc, #76]	@ (80013e0 <MX_RTC_Init+0x9c>)
 8001392:	f005 fcd9 	bl	8006d48 <HAL_RTC_SetTime>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 800139c:	f000 f91e 	bl	80015dc <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80013a0:	2301      	movs	r3, #1
 80013a2:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 80013a4:	2301      	movs	r3, #1
 80013a6:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 80013a8:	2301      	movs	r3, #1
 80013aa:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 80013b0:	463b      	mov	r3, r7
 80013b2:	2201      	movs	r2, #1
 80013b4:	4619      	mov	r1, r3
 80013b6:	480a      	ldr	r0, [pc, #40]	@ (80013e0 <MX_RTC_Init+0x9c>)
 80013b8:	f005 fd5e 	bl	8006e78 <HAL_RTC_SetDate>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80013c2:	f000 f90b 	bl	80015dc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  SET_BIT(hrtc.Instance->CRH, RTC_CRH_SECIE);
 80013c6:	4b06      	ldr	r3, [pc, #24]	@ (80013e0 <MX_RTC_Init+0x9c>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	4b04      	ldr	r3, [pc, #16]	@ (80013e0 <MX_RTC_Init+0x9c>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f042 0201 	orr.w	r2, r2, #1
 80013d4:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTC_Init 2 */

}
 80013d6:	bf00      	nop
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	200002b0 	.word	0x200002b0
 80013e4:	40002800 	.word	0x40002800

080013e8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80013ec:	4b17      	ldr	r3, [pc, #92]	@ (800144c <MX_SPI2_Init+0x64>)
 80013ee:	4a18      	ldr	r2, [pc, #96]	@ (8001450 <MX_SPI2_Init+0x68>)
 80013f0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80013f2:	4b16      	ldr	r3, [pc, #88]	@ (800144c <MX_SPI2_Init+0x64>)
 80013f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013f8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80013fa:	4b14      	ldr	r3, [pc, #80]	@ (800144c <MX_SPI2_Init+0x64>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001400:	4b12      	ldr	r3, [pc, #72]	@ (800144c <MX_SPI2_Init+0x64>)
 8001402:	2200      	movs	r2, #0
 8001404:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001406:	4b11      	ldr	r3, [pc, #68]	@ (800144c <MX_SPI2_Init+0x64>)
 8001408:	2200      	movs	r2, #0
 800140a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800140c:	4b0f      	ldr	r3, [pc, #60]	@ (800144c <MX_SPI2_Init+0x64>)
 800140e:	2200      	movs	r2, #0
 8001410:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001412:	4b0e      	ldr	r3, [pc, #56]	@ (800144c <MX_SPI2_Init+0x64>)
 8001414:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001418:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800141a:	4b0c      	ldr	r3, [pc, #48]	@ (800144c <MX_SPI2_Init+0x64>)
 800141c:	2218      	movs	r2, #24
 800141e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001420:	4b0a      	ldr	r3, [pc, #40]	@ (800144c <MX_SPI2_Init+0x64>)
 8001422:	2200      	movs	r2, #0
 8001424:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001426:	4b09      	ldr	r3, [pc, #36]	@ (800144c <MX_SPI2_Init+0x64>)
 8001428:	2200      	movs	r2, #0
 800142a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800142c:	4b07      	ldr	r3, [pc, #28]	@ (800144c <MX_SPI2_Init+0x64>)
 800142e:	2200      	movs	r2, #0
 8001430:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001432:	4b06      	ldr	r3, [pc, #24]	@ (800144c <MX_SPI2_Init+0x64>)
 8001434:	220a      	movs	r2, #10
 8001436:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001438:	4804      	ldr	r0, [pc, #16]	@ (800144c <MX_SPI2_Init+0x64>)
 800143a:	f005 ffbd 	bl	80073b8 <HAL_SPI_Init>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001444:	f000 f8ca 	bl	80015dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001448:	bf00      	nop
 800144a:	bd80      	pop	{r7, pc}
 800144c:	200002c4 	.word	0x200002c4
 8001450:	40003800 	.word	0x40003800

08001454 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800145a:	4b0c      	ldr	r3, [pc, #48]	@ (800148c <MX_DMA_Init+0x38>)
 800145c:	695b      	ldr	r3, [r3, #20]
 800145e:	4a0b      	ldr	r2, [pc, #44]	@ (800148c <MX_DMA_Init+0x38>)
 8001460:	f043 0301 	orr.w	r3, r3, #1
 8001464:	6153      	str	r3, [r2, #20]
 8001466:	4b09      	ldr	r3, [pc, #36]	@ (800148c <MX_DMA_Init+0x38>)
 8001468:	695b      	ldr	r3, [r3, #20]
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	607b      	str	r3, [r7, #4]
 8001470:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8001472:	2200      	movs	r2, #0
 8001474:	2101      	movs	r1, #1
 8001476:	200b      	movs	r0, #11
 8001478:	f001 f937 	bl	80026ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800147c:	200b      	movs	r0, #11
 800147e:	f001 f950 	bl	8002722 <HAL_NVIC_EnableIRQ>

}
 8001482:	bf00      	nop
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	40021000 	.word	0x40021000

08001490 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b088      	sub	sp, #32
 8001494:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001496:	f107 0310 	add.w	r3, r7, #16
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]
 80014a0:	609a      	str	r2, [r3, #8]
 80014a2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014a4:	4b48      	ldr	r3, [pc, #288]	@ (80015c8 <MX_GPIO_Init+0x138>)
 80014a6:	699b      	ldr	r3, [r3, #24]
 80014a8:	4a47      	ldr	r2, [pc, #284]	@ (80015c8 <MX_GPIO_Init+0x138>)
 80014aa:	f043 0310 	orr.w	r3, r3, #16
 80014ae:	6193      	str	r3, [r2, #24]
 80014b0:	4b45      	ldr	r3, [pc, #276]	@ (80015c8 <MX_GPIO_Init+0x138>)
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	f003 0310 	and.w	r3, r3, #16
 80014b8:	60fb      	str	r3, [r7, #12]
 80014ba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014bc:	4b42      	ldr	r3, [pc, #264]	@ (80015c8 <MX_GPIO_Init+0x138>)
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	4a41      	ldr	r2, [pc, #260]	@ (80015c8 <MX_GPIO_Init+0x138>)
 80014c2:	f043 0320 	orr.w	r3, r3, #32
 80014c6:	6193      	str	r3, [r2, #24]
 80014c8:	4b3f      	ldr	r3, [pc, #252]	@ (80015c8 <MX_GPIO_Init+0x138>)
 80014ca:	699b      	ldr	r3, [r3, #24]
 80014cc:	f003 0320 	and.w	r3, r3, #32
 80014d0:	60bb      	str	r3, [r7, #8]
 80014d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d4:	4b3c      	ldr	r3, [pc, #240]	@ (80015c8 <MX_GPIO_Init+0x138>)
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	4a3b      	ldr	r2, [pc, #236]	@ (80015c8 <MX_GPIO_Init+0x138>)
 80014da:	f043 0304 	orr.w	r3, r3, #4
 80014de:	6193      	str	r3, [r2, #24]
 80014e0:	4b39      	ldr	r3, [pc, #228]	@ (80015c8 <MX_GPIO_Init+0x138>)
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	f003 0304 	and.w	r3, r3, #4
 80014e8:	607b      	str	r3, [r7, #4]
 80014ea:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ec:	4b36      	ldr	r3, [pc, #216]	@ (80015c8 <MX_GPIO_Init+0x138>)
 80014ee:	699b      	ldr	r3, [r3, #24]
 80014f0:	4a35      	ldr	r2, [pc, #212]	@ (80015c8 <MX_GPIO_Init+0x138>)
 80014f2:	f043 0308 	orr.w	r3, r3, #8
 80014f6:	6193      	str	r3, [r2, #24]
 80014f8:	4b33      	ldr	r3, [pc, #204]	@ (80015c8 <MX_GPIO_Init+0x138>)
 80014fa:	699b      	ldr	r3, [r3, #24]
 80014fc:	f003 0308 	and.w	r3, r3, #8
 8001500:	603b      	str	r3, [r7, #0]
 8001502:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8001504:	2200      	movs	r2, #0
 8001506:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800150a:	4830      	ldr	r0, [pc, #192]	@ (80015cc <MX_GPIO_Init+0x13c>)
 800150c:	f002 f81a 	bl	8003544 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Reset_GPIO_Port, Reset_Pin, GPIO_PIN_RESET);
 8001510:	2200      	movs	r2, #0
 8001512:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001516:	482e      	ldr	r0, [pc, #184]	@ (80015d0 <MX_GPIO_Init+0x140>)
 8001518:	f002 f814 	bl	8003544 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_TCA_GPIO_Port, RESET_TCA_Pin, GPIO_PIN_SET);
 800151c:	2201      	movs	r2, #1
 800151e:	2110      	movs	r1, #16
 8001520:	482a      	ldr	r0, [pc, #168]	@ (80015cc <MX_GPIO_Init+0x13c>)
 8001522:	f002 f80f 	bl	8003544 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NSS_Pin RESET_TCA_Pin */
  GPIO_InitStruct.Pin = NSS_Pin|RESET_TCA_Pin;
 8001526:	f241 0310 	movw	r3, #4112	@ 0x1010
 800152a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800152c:	2301      	movs	r3, #1
 800152e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001530:	2301      	movs	r3, #1
 8001532:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001534:	2302      	movs	r3, #2
 8001536:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001538:	f107 0310 	add.w	r3, r7, #16
 800153c:	4619      	mov	r1, r3
 800153e:	4823      	ldr	r0, [pc, #140]	@ (80015cc <MX_GPIO_Init+0x13c>)
 8001540:	f001 fe7c 	bl	800323c <HAL_GPIO_Init>

  /*Configure GPIO pin : Reset_Pin */
  GPIO_InitStruct.Pin = Reset_Pin;
 8001544:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001548:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800154a:	2301      	movs	r3, #1
 800154c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800154e:	2301      	movs	r3, #1
 8001550:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001552:	2302      	movs	r3, #2
 8001554:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Reset_GPIO_Port, &GPIO_InitStruct);
 8001556:	f107 0310 	add.w	r3, r7, #16
 800155a:	4619      	mov	r1, r3
 800155c:	481c      	ldr	r0, [pc, #112]	@ (80015d0 <MX_GPIO_Init+0x140>)
 800155e:	f001 fe6d 	bl	800323c <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 8001562:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001566:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001568:	4b1a      	ldr	r3, [pc, #104]	@ (80015d4 <MX_GPIO_Init+0x144>)
 800156a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800156c:	2302      	movs	r3, #2
 800156e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 8001570:	f107 0310 	add.w	r3, r7, #16
 8001574:	4619      	mov	r1, r3
 8001576:	4816      	ldr	r0, [pc, #88]	@ (80015d0 <MX_GPIO_Init+0x140>)
 8001578:	f001 fe60 	bl	800323c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIO1_Pin DIO2_Pin DIO3_Pin */
  GPIO_InitStruct.Pin = DIO1_Pin|DIO2_Pin|DIO3_Pin;
 800157c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001580:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001582:	2300      	movs	r3, #0
 8001584:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001586:	2302      	movs	r3, #2
 8001588:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800158a:	f107 0310 	add.w	r3, r7, #16
 800158e:	4619      	mov	r1, r3
 8001590:	480f      	ldr	r0, [pc, #60]	@ (80015d0 <MX_GPIO_Init+0x140>)
 8001592:	f001 fe53 	bl	800323c <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_TCA_Pin */
  GPIO_InitStruct.Pin = INT_TCA_Pin;
 8001596:	2320      	movs	r3, #32
 8001598:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800159a:	4b0f      	ldr	r3, [pc, #60]	@ (80015d8 <MX_GPIO_Init+0x148>)
 800159c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800159e:	2302      	movs	r3, #2
 80015a0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(INT_TCA_GPIO_Port, &GPIO_InitStruct);
 80015a2:	f107 0310 	add.w	r3, r7, #16
 80015a6:	4619      	mov	r1, r3
 80015a8:	4808      	ldr	r0, [pc, #32]	@ (80015cc <MX_GPIO_Init+0x13c>)
 80015aa:	f001 fe47 	bl	800323c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 80015ae:	2200      	movs	r2, #0
 80015b0:	2103      	movs	r1, #3
 80015b2:	2017      	movs	r0, #23
 80015b4:	f001 f899 	bl	80026ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80015b8:	2017      	movs	r0, #23
 80015ba:	f001 f8b2 	bl	8002722 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015be:	bf00      	nop
 80015c0:	3720      	adds	r7, #32
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40021000 	.word	0x40021000
 80015cc:	40010c00 	.word	0x40010c00
 80015d0:	40010800 	.word	0x40010800
 80015d4:	10110000 	.word	0x10110000
 80015d8:	10210000 	.word	0x10210000

080015dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015e0:	b672      	cpsid	i
}
 80015e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015e4:	bf00      	nop
 80015e6:	e7fd      	b.n	80015e4 <Error_Handler+0x8>

080015e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80015ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001664 <HAL_MspInit+0x7c>)
 80015f0:	699b      	ldr	r3, [r3, #24]
 80015f2:	4a1c      	ldr	r2, [pc, #112]	@ (8001664 <HAL_MspInit+0x7c>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	6193      	str	r3, [r2, #24]
 80015fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001664 <HAL_MspInit+0x7c>)
 80015fc:	699b      	ldr	r3, [r3, #24]
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	60bb      	str	r3, [r7, #8]
 8001604:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001606:	4b17      	ldr	r3, [pc, #92]	@ (8001664 <HAL_MspInit+0x7c>)
 8001608:	69db      	ldr	r3, [r3, #28]
 800160a:	4a16      	ldr	r2, [pc, #88]	@ (8001664 <HAL_MspInit+0x7c>)
 800160c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001610:	61d3      	str	r3, [r2, #28]
 8001612:	4b14      	ldr	r3, [pc, #80]	@ (8001664 <HAL_MspInit+0x7c>)
 8001614:	69db      	ldr	r3, [r3, #28]
 8001616:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800161a:	607b      	str	r3, [r7, #4]
 800161c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 800161e:	2200      	movs	r2, #0
 8001620:	2100      	movs	r1, #0
 8001622:	2004      	movs	r0, #4
 8001624:	f001 f861 	bl	80026ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8001628:	2004      	movs	r0, #4
 800162a:	f001 f87a 	bl	8002722 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800162e:	2200      	movs	r2, #0
 8001630:	2100      	movs	r1, #0
 8001632:	2005      	movs	r0, #5
 8001634:	f001 f859 	bl	80026ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001638:	2005      	movs	r0, #5
 800163a:	f001 f872 	bl	8002722 <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800163e:	4b0a      	ldr	r3, [pc, #40]	@ (8001668 <HAL_MspInit+0x80>)
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	60fb      	str	r3, [r7, #12]
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	4a04      	ldr	r2, [pc, #16]	@ (8001668 <HAL_MspInit+0x80>)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800165a:	bf00      	nop
 800165c:	3710      	adds	r7, #16
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	40021000 	.word	0x40021000
 8001668:	40010000 	.word	0x40010000

0800166c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b088      	sub	sp, #32
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001674:	f107 0310 	add.w	r3, r7, #16
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a28      	ldr	r2, [pc, #160]	@ (8001728 <HAL_ADC_MspInit+0xbc>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d149      	bne.n	8001720 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800168c:	4b27      	ldr	r3, [pc, #156]	@ (800172c <HAL_ADC_MspInit+0xc0>)
 800168e:	699b      	ldr	r3, [r3, #24]
 8001690:	4a26      	ldr	r2, [pc, #152]	@ (800172c <HAL_ADC_MspInit+0xc0>)
 8001692:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001696:	6193      	str	r3, [r2, #24]
 8001698:	4b24      	ldr	r3, [pc, #144]	@ (800172c <HAL_ADC_MspInit+0xc0>)
 800169a:	699b      	ldr	r3, [r3, #24]
 800169c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80016a0:	60fb      	str	r3, [r7, #12]
 80016a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a4:	4b21      	ldr	r3, [pc, #132]	@ (800172c <HAL_ADC_MspInit+0xc0>)
 80016a6:	699b      	ldr	r3, [r3, #24]
 80016a8:	4a20      	ldr	r2, [pc, #128]	@ (800172c <HAL_ADC_MspInit+0xc0>)
 80016aa:	f043 0304 	orr.w	r3, r3, #4
 80016ae:	6193      	str	r3, [r2, #24]
 80016b0:	4b1e      	ldr	r3, [pc, #120]	@ (800172c <HAL_ADC_MspInit+0xc0>)
 80016b2:	699b      	ldr	r3, [r3, #24]
 80016b4:	f003 0304 	and.w	r3, r3, #4
 80016b8:	60bb      	str	r3, [r7, #8]
 80016ba:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80016bc:	231f      	movs	r3, #31
 80016be:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016c0:	2303      	movs	r3, #3
 80016c2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c4:	f107 0310 	add.w	r3, r7, #16
 80016c8:	4619      	mov	r1, r3
 80016ca:	4819      	ldr	r0, [pc, #100]	@ (8001730 <HAL_ADC_MspInit+0xc4>)
 80016cc:	f001 fdb6 	bl	800323c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80016d0:	4b18      	ldr	r3, [pc, #96]	@ (8001734 <HAL_ADC_MspInit+0xc8>)
 80016d2:	4a19      	ldr	r2, [pc, #100]	@ (8001738 <HAL_ADC_MspInit+0xcc>)
 80016d4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016d6:	4b17      	ldr	r3, [pc, #92]	@ (8001734 <HAL_ADC_MspInit+0xc8>)
 80016d8:	2200      	movs	r2, #0
 80016da:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80016dc:	4b15      	ldr	r3, [pc, #84]	@ (8001734 <HAL_ADC_MspInit+0xc8>)
 80016de:	2200      	movs	r2, #0
 80016e0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80016e2:	4b14      	ldr	r3, [pc, #80]	@ (8001734 <HAL_ADC_MspInit+0xc8>)
 80016e4:	2280      	movs	r2, #128	@ 0x80
 80016e6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80016e8:	4b12      	ldr	r3, [pc, #72]	@ (8001734 <HAL_ADC_MspInit+0xc8>)
 80016ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80016ee:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80016f0:	4b10      	ldr	r3, [pc, #64]	@ (8001734 <HAL_ADC_MspInit+0xc8>)
 80016f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80016f6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80016f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001734 <HAL_ADC_MspInit+0xc8>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80016fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001734 <HAL_ADC_MspInit+0xc8>)
 8001700:	2200      	movs	r2, #0
 8001702:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001704:	480b      	ldr	r0, [pc, #44]	@ (8001734 <HAL_ADC_MspInit+0xc8>)
 8001706:	f001 f835 	bl	8002774 <HAL_DMA_Init>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001710:	f7ff ff64 	bl	80015dc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	4a07      	ldr	r2, [pc, #28]	@ (8001734 <HAL_ADC_MspInit+0xc8>)
 8001718:	621a      	str	r2, [r3, #32]
 800171a:	4a06      	ldr	r2, [pc, #24]	@ (8001734 <HAL_ADC_MspInit+0xc8>)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001720:	bf00      	nop
 8001722:	3720      	adds	r7, #32
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40012400 	.word	0x40012400
 800172c:	40021000 	.word	0x40021000
 8001730:	40010800 	.word	0x40010800
 8001734:	200001c4 	.word	0x200001c4
 8001738:	40020008 	.word	0x40020008

0800173c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b08a      	sub	sp, #40	@ 0x28
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001744:	f107 0318 	add.w	r3, r7, #24
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	605a      	str	r2, [r3, #4]
 800174e:	609a      	str	r2, [r3, #8]
 8001750:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a37      	ldr	r2, [pc, #220]	@ (8001834 <HAL_I2C_MspInit+0xf8>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d134      	bne.n	80017c6 <HAL_I2C_MspInit+0x8a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800175c:	4b36      	ldr	r3, [pc, #216]	@ (8001838 <HAL_I2C_MspInit+0xfc>)
 800175e:	699b      	ldr	r3, [r3, #24]
 8001760:	4a35      	ldr	r2, [pc, #212]	@ (8001838 <HAL_I2C_MspInit+0xfc>)
 8001762:	f043 0308 	orr.w	r3, r3, #8
 8001766:	6193      	str	r3, [r2, #24]
 8001768:	4b33      	ldr	r3, [pc, #204]	@ (8001838 <HAL_I2C_MspInit+0xfc>)
 800176a:	699b      	ldr	r3, [r3, #24]
 800176c:	f003 0308 	and.w	r3, r3, #8
 8001770:	617b      	str	r3, [r7, #20]
 8001772:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001774:	23c0      	movs	r3, #192	@ 0xc0
 8001776:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001778:	2312      	movs	r3, #18
 800177a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800177c:	2303      	movs	r3, #3
 800177e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001780:	f107 0318 	add.w	r3, r7, #24
 8001784:	4619      	mov	r1, r3
 8001786:	482d      	ldr	r0, [pc, #180]	@ (800183c <HAL_I2C_MspInit+0x100>)
 8001788:	f001 fd58 	bl	800323c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800178c:	4b2a      	ldr	r3, [pc, #168]	@ (8001838 <HAL_I2C_MspInit+0xfc>)
 800178e:	69db      	ldr	r3, [r3, #28]
 8001790:	4a29      	ldr	r2, [pc, #164]	@ (8001838 <HAL_I2C_MspInit+0xfc>)
 8001792:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001796:	61d3      	str	r3, [r2, #28]
 8001798:	4b27      	ldr	r3, [pc, #156]	@ (8001838 <HAL_I2C_MspInit+0xfc>)
 800179a:	69db      	ldr	r3, [r3, #28]
 800179c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017a0:	613b      	str	r3, [r7, #16]
 80017a2:	693b      	ldr	r3, [r7, #16]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 15, 0);
 80017a4:	2200      	movs	r2, #0
 80017a6:	210f      	movs	r1, #15
 80017a8:	201f      	movs	r0, #31
 80017aa:	f000 ff9e 	bl	80026ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80017ae:	201f      	movs	r0, #31
 80017b0:	f000 ffb7 	bl	8002722 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 15, 0);
 80017b4:	2200      	movs	r2, #0
 80017b6:	210f      	movs	r1, #15
 80017b8:	2020      	movs	r0, #32
 80017ba:	f000 ff96 	bl	80026ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80017be:	2020      	movs	r0, #32
 80017c0:	f000 ffaf 	bl	8002722 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80017c4:	e031      	b.n	800182a <HAL_I2C_MspInit+0xee>
  else if(hi2c->Instance==I2C2)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a1d      	ldr	r2, [pc, #116]	@ (8001840 <HAL_I2C_MspInit+0x104>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d12c      	bne.n	800182a <HAL_I2C_MspInit+0xee>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d0:	4b19      	ldr	r3, [pc, #100]	@ (8001838 <HAL_I2C_MspInit+0xfc>)
 80017d2:	699b      	ldr	r3, [r3, #24]
 80017d4:	4a18      	ldr	r2, [pc, #96]	@ (8001838 <HAL_I2C_MspInit+0xfc>)
 80017d6:	f043 0308 	orr.w	r3, r3, #8
 80017da:	6193      	str	r3, [r2, #24]
 80017dc:	4b16      	ldr	r3, [pc, #88]	@ (8001838 <HAL_I2C_MspInit+0xfc>)
 80017de:	699b      	ldr	r3, [r3, #24]
 80017e0:	f003 0308 	and.w	r3, r3, #8
 80017e4:	60fb      	str	r3, [r7, #12]
 80017e6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80017e8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80017ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017ee:	2312      	movs	r3, #18
 80017f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017f2:	2303      	movs	r3, #3
 80017f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f6:	f107 0318 	add.w	r3, r7, #24
 80017fa:	4619      	mov	r1, r3
 80017fc:	480f      	ldr	r0, [pc, #60]	@ (800183c <HAL_I2C_MspInit+0x100>)
 80017fe:	f001 fd1d 	bl	800323c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001802:	4b0d      	ldr	r3, [pc, #52]	@ (8001838 <HAL_I2C_MspInit+0xfc>)
 8001804:	69db      	ldr	r3, [r3, #28]
 8001806:	4a0c      	ldr	r2, [pc, #48]	@ (8001838 <HAL_I2C_MspInit+0xfc>)
 8001808:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800180c:	61d3      	str	r3, [r2, #28]
 800180e:	4b0a      	ldr	r3, [pc, #40]	@ (8001838 <HAL_I2C_MspInit+0xfc>)
 8001810:	69db      	ldr	r3, [r3, #28]
 8001812:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001816:	60bb      	str	r3, [r7, #8]
 8001818:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 2, 0);
 800181a:	2200      	movs	r2, #0
 800181c:	2102      	movs	r1, #2
 800181e:	2021      	movs	r0, #33	@ 0x21
 8001820:	f000 ff63 	bl	80026ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001824:	2021      	movs	r0, #33	@ 0x21
 8001826:	f000 ff7c 	bl	8002722 <HAL_NVIC_EnableIRQ>
}
 800182a:	bf00      	nop
 800182c:	3728      	adds	r7, #40	@ 0x28
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	40005400 	.word	0x40005400
 8001838:	40021000 	.word	0x40021000
 800183c:	40010c00 	.word	0x40010c00
 8001840:	40005800 	.word	0x40005800

08001844 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a0f      	ldr	r2, [pc, #60]	@ (8001890 <HAL_RTC_MspInit+0x4c>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d118      	bne.n	8001888 <HAL_RTC_MspInit+0x44>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001856:	f004 fc63 	bl	8006120 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 800185a:	4b0e      	ldr	r3, [pc, #56]	@ (8001894 <HAL_RTC_MspInit+0x50>)
 800185c:	69db      	ldr	r3, [r3, #28]
 800185e:	4a0d      	ldr	r2, [pc, #52]	@ (8001894 <HAL_RTC_MspInit+0x50>)
 8001860:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001864:	61d3      	str	r3, [r2, #28]
 8001866:	4b0b      	ldr	r3, [pc, #44]	@ (8001894 <HAL_RTC_MspInit+0x50>)
 8001868:	69db      	ldr	r3, [r3, #28]
 800186a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800186e:	60fb      	str	r3, [r7, #12]
 8001870:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001872:	4b09      	ldr	r3, [pc, #36]	@ (8001898 <HAL_RTC_MspInit+0x54>)
 8001874:	2201      	movs	r2, #1
 8001876:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 5, 0);
 8001878:	2200      	movs	r2, #0
 800187a:	2105      	movs	r1, #5
 800187c:	2003      	movs	r0, #3
 800187e:	f000 ff34 	bl	80026ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8001882:	2003      	movs	r0, #3
 8001884:	f000 ff4d 	bl	8002722 <HAL_NVIC_EnableIRQ>

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8001888:	bf00      	nop
 800188a:	3710      	adds	r7, #16
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	40002800 	.word	0x40002800
 8001894:	40021000 	.word	0x40021000
 8001898:	4242043c 	.word	0x4242043c

0800189c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b088      	sub	sp, #32
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a4:	f107 0310 	add.w	r3, r7, #16
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a20      	ldr	r2, [pc, #128]	@ (8001938 <HAL_SPI_MspInit+0x9c>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d139      	bne.n	8001930 <HAL_SPI_MspInit+0x94>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80018bc:	4b1f      	ldr	r3, [pc, #124]	@ (800193c <HAL_SPI_MspInit+0xa0>)
 80018be:	69db      	ldr	r3, [r3, #28]
 80018c0:	4a1e      	ldr	r2, [pc, #120]	@ (800193c <HAL_SPI_MspInit+0xa0>)
 80018c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018c6:	61d3      	str	r3, [r2, #28]
 80018c8:	4b1c      	ldr	r3, [pc, #112]	@ (800193c <HAL_SPI_MspInit+0xa0>)
 80018ca:	69db      	ldr	r3, [r3, #28]
 80018cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018d0:	60fb      	str	r3, [r7, #12]
 80018d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018d4:	4b19      	ldr	r3, [pc, #100]	@ (800193c <HAL_SPI_MspInit+0xa0>)
 80018d6:	699b      	ldr	r3, [r3, #24]
 80018d8:	4a18      	ldr	r2, [pc, #96]	@ (800193c <HAL_SPI_MspInit+0xa0>)
 80018da:	f043 0308 	orr.w	r3, r3, #8
 80018de:	6193      	str	r3, [r2, #24]
 80018e0:	4b16      	ldr	r3, [pc, #88]	@ (800193c <HAL_SPI_MspInit+0xa0>)
 80018e2:	699b      	ldr	r3, [r3, #24]
 80018e4:	f003 0308 	and.w	r3, r3, #8
 80018e8:	60bb      	str	r3, [r7, #8]
 80018ea:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80018ec:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80018f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f2:	2302      	movs	r3, #2
 80018f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018f6:	2303      	movs	r3, #3
 80018f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018fa:	f107 0310 	add.w	r3, r7, #16
 80018fe:	4619      	mov	r1, r3
 8001900:	480f      	ldr	r0, [pc, #60]	@ (8001940 <HAL_SPI_MspInit+0xa4>)
 8001902:	f001 fc9b 	bl	800323c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001906:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800190a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800190c:	2300      	movs	r3, #0
 800190e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001910:	2300      	movs	r3, #0
 8001912:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001914:	f107 0310 	add.w	r3, r7, #16
 8001918:	4619      	mov	r1, r3
 800191a:	4809      	ldr	r0, [pc, #36]	@ (8001940 <HAL_SPI_MspInit+0xa4>)
 800191c:	f001 fc8e 	bl	800323c <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8001920:	2200      	movs	r2, #0
 8001922:	2102      	movs	r1, #2
 8001924:	2024      	movs	r0, #36	@ 0x24
 8001926:	f000 fee0 	bl	80026ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800192a:	2024      	movs	r0, #36	@ 0x24
 800192c:	f000 fef9 	bl	8002722 <HAL_NVIC_EnableIRQ>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001930:	bf00      	nop
 8001932:	3720      	adds	r7, #32
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	40003800 	.word	0x40003800
 800193c:	40021000 	.word	0x40021000
 8001940:	40010c00 	.word	0x40010c00

08001944 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001948:	bf00      	nop
 800194a:	e7fd      	b.n	8001948 <NMI_Handler+0x4>

0800194c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001950:	bf00      	nop
 8001952:	e7fd      	b.n	8001950 <HardFault_Handler+0x4>

08001954 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001958:	bf00      	nop
 800195a:	e7fd      	b.n	8001958 <MemManage_Handler+0x4>

0800195c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001960:	bf00      	nop
 8001962:	e7fd      	b.n	8001960 <BusFault_Handler+0x4>

08001964 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001968:	bf00      	nop
 800196a:	e7fd      	b.n	8001968 <UsageFault_Handler+0x4>

0800196c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001970:	bf00      	nop
 8001972:	46bd      	mov	sp, r7
 8001974:	bc80      	pop	{r7}
 8001976:	4770      	bx	lr

08001978 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	bc80      	pop	{r7}
 8001982:	4770      	bx	lr

08001984 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001988:	bf00      	nop
 800198a:	46bd      	mov	sp, r7
 800198c:	bc80      	pop	{r7}
 800198e:	4770      	bx	lr

08001990 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001994:	f000 f8fe 	bl	8001b94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001998:	bf00      	nop
 800199a:	bd80      	pop	{r7, pc}

0800199c <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 80019a0:	4802      	ldr	r0, [pc, #8]	@ (80019ac <RTC_IRQHandler+0x10>)
 80019a2:	f005 fcc9 	bl	8007338 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	200002b0 	.word	0x200002b0

080019b0 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 80019b4:	f001 f9c0 	bl	8002d38 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 80019b8:	bf00      	nop
 80019ba:	bd80      	pop	{r7, pc}

080019bc <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80019c0:	bf00      	nop
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bc80      	pop	{r7}
 80019c6:	4770      	bx	lr

080019c8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80019cc:	4802      	ldr	r0, [pc, #8]	@ (80019d8 <DMA1_Channel1_IRQHandler+0x10>)
 80019ce:	f001 f803 	bl	80029d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	200001c4 	.word	0x200001c4

080019dc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_TCA_Pin);
 80019e0:	2020      	movs	r0, #32
 80019e2:	f001 fdc7 	bl	8003574 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 80019e6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80019ea:	f001 fdc3 	bl	8003574 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80019ee:	bf00      	nop
 80019f0:	bd80      	pop	{r7, pc}
	...

080019f4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80019f8:	4802      	ldr	r0, [pc, #8]	@ (8001a04 <I2C1_EV_IRQHandler+0x10>)
 80019fa:	f002 fb35 	bl	8004068 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	20000208 	.word	0x20000208

08001a08 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001a0c:	4802      	ldr	r0, [pc, #8]	@ (8001a18 <I2C1_ER_IRQHandler+0x10>)
 8001a0e:	f002 fc7e 	bl	800430e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	20000208 	.word	0x20000208

08001a1c <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001a20:	4802      	ldr	r0, [pc, #8]	@ (8001a2c <I2C2_EV_IRQHandler+0x10>)
 8001a22:	f002 fb21 	bl	8004068 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001a26:	bf00      	nop
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	2000025c 	.word	0x2000025c

08001a30 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001a34:	4802      	ldr	r0, [pc, #8]	@ (8001a40 <SPI2_IRQHandler+0x10>)
 8001a36:	f006 f949 	bl	8007ccc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001a3a:	bf00      	nop
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	200002c4 	.word	0x200002c4

08001a44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b086      	sub	sp, #24
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a4c:	4a14      	ldr	r2, [pc, #80]	@ (8001aa0 <_sbrk+0x5c>)
 8001a4e:	4b15      	ldr	r3, [pc, #84]	@ (8001aa4 <_sbrk+0x60>)
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a58:	4b13      	ldr	r3, [pc, #76]	@ (8001aa8 <_sbrk+0x64>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d102      	bne.n	8001a66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a60:	4b11      	ldr	r3, [pc, #68]	@ (8001aa8 <_sbrk+0x64>)
 8001a62:	4a12      	ldr	r2, [pc, #72]	@ (8001aac <_sbrk+0x68>)
 8001a64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a66:	4b10      	ldr	r3, [pc, #64]	@ (8001aa8 <_sbrk+0x64>)
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4413      	add	r3, r2
 8001a6e:	693a      	ldr	r2, [r7, #16]
 8001a70:	429a      	cmp	r2, r3
 8001a72:	d207      	bcs.n	8001a84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a74:	f009 f946 	bl	800ad04 <__errno>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	220c      	movs	r2, #12
 8001a7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a82:	e009      	b.n	8001a98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a84:	4b08      	ldr	r3, [pc, #32]	@ (8001aa8 <_sbrk+0x64>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a8a:	4b07      	ldr	r3, [pc, #28]	@ (8001aa8 <_sbrk+0x64>)
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4413      	add	r3, r2
 8001a92:	4a05      	ldr	r2, [pc, #20]	@ (8001aa8 <_sbrk+0x64>)
 8001a94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a96:	68fb      	ldr	r3, [r7, #12]
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3718      	adds	r7, #24
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	20005000 	.word	0x20005000
 8001aa4:	00000400 	.word	0x00000400
 8001aa8:	2000031c 	.word	0x2000031c
 8001aac:	200009b8 	.word	0x200009b8

08001ab0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ab4:	bf00      	nop
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bc80      	pop	{r7}
 8001aba:	4770      	bx	lr

08001abc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001abc:	f7ff fff8 	bl	8001ab0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ac0:	480b      	ldr	r0, [pc, #44]	@ (8001af0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001ac2:	490c      	ldr	r1, [pc, #48]	@ (8001af4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001ac4:	4a0c      	ldr	r2, [pc, #48]	@ (8001af8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001ac6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ac8:	e002      	b.n	8001ad0 <LoopCopyDataInit>

08001aca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001acc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ace:	3304      	adds	r3, #4

08001ad0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ad0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ad2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ad4:	d3f9      	bcc.n	8001aca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ad6:	4a09      	ldr	r2, [pc, #36]	@ (8001afc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ad8:	4c09      	ldr	r4, [pc, #36]	@ (8001b00 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ada:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001adc:	e001      	b.n	8001ae2 <LoopFillZerobss>

08001ade <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ade:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ae0:	3204      	adds	r2, #4

08001ae2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ae2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ae4:	d3fb      	bcc.n	8001ade <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ae6:	f009 f913 	bl	800ad10 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001aea:	f7ff facd 	bl	8001088 <main>
  bx lr
 8001aee:	4770      	bx	lr
  ldr r0, =_sdata
 8001af0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001af4:	20000138 	.word	0x20000138
  ldr r2, =_sidata
 8001af8:	0800e3dc 	.word	0x0800e3dc
  ldr r2, =_sbss
 8001afc:	20000138 	.word	0x20000138
  ldr r4, =_ebss
 8001b00:	200009b8 	.word	0x200009b8

08001b04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b04:	e7fe      	b.n	8001b04 <ADC1_2_IRQHandler>
	...

08001b08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b0c:	4b08      	ldr	r3, [pc, #32]	@ (8001b30 <HAL_Init+0x28>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a07      	ldr	r2, [pc, #28]	@ (8001b30 <HAL_Init+0x28>)
 8001b12:	f043 0310 	orr.w	r3, r3, #16
 8001b16:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b18:	2003      	movs	r0, #3
 8001b1a:	f000 fddb 	bl	80026d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b1e:	2002      	movs	r0, #2
 8001b20:	f000 f808 	bl	8001b34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b24:	f7ff fd60 	bl	80015e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b28:	2300      	movs	r3, #0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	40022000 	.word	0x40022000

08001b34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b3c:	4b12      	ldr	r3, [pc, #72]	@ (8001b88 <HAL_InitTick+0x54>)
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	4b12      	ldr	r3, [pc, #72]	@ (8001b8c <HAL_InitTick+0x58>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	4619      	mov	r1, r3
 8001b46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b52:	4618      	mov	r0, r3
 8001b54:	f000 fe01 	bl	800275a <HAL_SYSTICK_Config>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e00e      	b.n	8001b80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2b0f      	cmp	r3, #15
 8001b66:	d80a      	bhi.n	8001b7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b68:	2200      	movs	r2, #0
 8001b6a:	6879      	ldr	r1, [r7, #4]
 8001b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b70:	f000 fdbb 	bl	80026ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b74:	4a06      	ldr	r2, [pc, #24]	@ (8001b90 <HAL_InitTick+0x5c>)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	e000      	b.n	8001b80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	20000000 	.word	0x20000000
 8001b8c:	20000008 	.word	0x20000008
 8001b90:	20000004 	.word	0x20000004

08001b94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b98:	4b05      	ldr	r3, [pc, #20]	@ (8001bb0 <HAL_IncTick+0x1c>)
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	4b05      	ldr	r3, [pc, #20]	@ (8001bb4 <HAL_IncTick+0x20>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	4a03      	ldr	r2, [pc, #12]	@ (8001bb4 <HAL_IncTick+0x20>)
 8001ba6:	6013      	str	r3, [r2, #0]
}
 8001ba8:	bf00      	nop
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bc80      	pop	{r7}
 8001bae:	4770      	bx	lr
 8001bb0:	20000008 	.word	0x20000008
 8001bb4:	20000320 	.word	0x20000320

08001bb8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  return uwTick;
 8001bbc:	4b02      	ldr	r3, [pc, #8]	@ (8001bc8 <HAL_GetTick+0x10>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bc80      	pop	{r7}
 8001bc6:	4770      	bx	lr
 8001bc8:	20000320 	.word	0x20000320

08001bcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bd4:	f7ff fff0 	bl	8001bb8 <HAL_GetTick>
 8001bd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001be4:	d005      	beq.n	8001bf2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001be6:	4b0a      	ldr	r3, [pc, #40]	@ (8001c10 <HAL_Delay+0x44>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	461a      	mov	r2, r3
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	4413      	add	r3, r2
 8001bf0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bf2:	bf00      	nop
 8001bf4:	f7ff ffe0 	bl	8001bb8 <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	68fa      	ldr	r2, [r7, #12]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d8f7      	bhi.n	8001bf4 <HAL_Delay+0x28>
  {
  }
}
 8001c04:	bf00      	nop
 8001c06:	bf00      	nop
 8001c08:	3710      	adds	r7, #16
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20000008 	.word	0x20000008

08001c14 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001c20:	2300      	movs	r3, #0
 8001c22:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001c24:	2300      	movs	r3, #0
 8001c26:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d101      	bne.n	8001c36 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e0be      	b.n	8001db4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d109      	bne.n	8001c58 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f7ff fd0a 	bl	800166c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	f000 faf5 	bl	8002248 <ADC_ConversionStop_Disable>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c66:	f003 0310 	and.w	r3, r3, #16
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	f040 8099 	bne.w	8001da2 <HAL_ADC_Init+0x18e>
 8001c70:	7dfb      	ldrb	r3, [r7, #23]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	f040 8095 	bne.w	8001da2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c7c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001c80:	f023 0302 	bic.w	r3, r3, #2
 8001c84:	f043 0202 	orr.w	r2, r3, #2
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c94:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	7b1b      	ldrb	r3, [r3, #12]
 8001c9a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001c9c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c9e:	68ba      	ldr	r2, [r7, #8]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001cac:	d003      	beq.n	8001cb6 <HAL_ADC_Init+0xa2>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d102      	bne.n	8001cbc <HAL_ADC_Init+0xa8>
 8001cb6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cba:	e000      	b.n	8001cbe <HAL_ADC_Init+0xaa>
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	693a      	ldr	r2, [r7, #16]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	7d1b      	ldrb	r3, [r3, #20]
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d119      	bne.n	8001d00 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	7b1b      	ldrb	r3, [r3, #12]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d109      	bne.n	8001ce8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	3b01      	subs	r3, #1
 8001cda:	035a      	lsls	r2, r3, #13
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001ce4:	613b      	str	r3, [r7, #16]
 8001ce6:	e00b      	b.n	8001d00 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cec:	f043 0220 	orr.w	r2, r3, #32
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cf8:	f043 0201 	orr.w	r2, r3, #1
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	430a      	orrs	r2, r1
 8001d12:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	689a      	ldr	r2, [r3, #8]
 8001d1a:	4b28      	ldr	r3, [pc, #160]	@ (8001dbc <HAL_ADC_Init+0x1a8>)
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	6812      	ldr	r2, [r2, #0]
 8001d22:	68b9      	ldr	r1, [r7, #8]
 8001d24:	430b      	orrs	r3, r1
 8001d26:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d30:	d003      	beq.n	8001d3a <HAL_ADC_Init+0x126>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d104      	bne.n	8001d44 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	691b      	ldr	r3, [r3, #16]
 8001d3e:	3b01      	subs	r3, #1
 8001d40:	051b      	lsls	r3, r3, #20
 8001d42:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d4a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	68fa      	ldr	r2, [r7, #12]
 8001d54:	430a      	orrs	r2, r1
 8001d56:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	689a      	ldr	r2, [r3, #8]
 8001d5e:	4b18      	ldr	r3, [pc, #96]	@ (8001dc0 <HAL_ADC_Init+0x1ac>)
 8001d60:	4013      	ands	r3, r2
 8001d62:	68ba      	ldr	r2, [r7, #8]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d10b      	bne.n	8001d80 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d72:	f023 0303 	bic.w	r3, r3, #3
 8001d76:	f043 0201 	orr.w	r2, r3, #1
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d7e:	e018      	b.n	8001db2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d84:	f023 0312 	bic.w	r3, r3, #18
 8001d88:	f043 0210 	orr.w	r2, r3, #16
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d94:	f043 0201 	orr.w	r2, r3, #1
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001da0:	e007      	b.n	8001db2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001da6:	f043 0210 	orr.w	r2, r3, #16
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001db2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3718      	adds	r7, #24
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	ffe1f7fd 	.word	0xffe1f7fd
 8001dc0:	ff1f0efe 	.word	0xff1f0efe

08001dc4 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	60f8      	str	r0, [r7, #12]
 8001dcc:	60b9      	str	r1, [r7, #8]
 8001dce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a64      	ldr	r2, [pc, #400]	@ (8001f6c <HAL_ADC_Start_DMA+0x1a8>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d004      	beq.n	8001de8 <HAL_ADC_Start_DMA+0x24>
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a63      	ldr	r2, [pc, #396]	@ (8001f70 <HAL_ADC_Start_DMA+0x1ac>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d106      	bne.n	8001df6 <HAL_ADC_Start_DMA+0x32>
 8001de8:	4b60      	ldr	r3, [pc, #384]	@ (8001f6c <HAL_ADC_Start_DMA+0x1a8>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	f040 80b3 	bne.w	8001f5c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d101      	bne.n	8001e04 <HAL_ADC_Start_DMA+0x40>
 8001e00:	2302      	movs	r3, #2
 8001e02:	e0ae      	b.n	8001f62 <HAL_ADC_Start_DMA+0x19e>
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	2201      	movs	r2, #1
 8001e08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001e0c:	68f8      	ldr	r0, [r7, #12]
 8001e0e:	f000 f9c1 	bl	8002194 <ADC_Enable>
 8001e12:	4603      	mov	r3, r0
 8001e14:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001e16:	7dfb      	ldrb	r3, [r7, #23]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	f040 809a 	bne.w	8001f52 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e22:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001e26:	f023 0301 	bic.w	r3, r3, #1
 8001e2a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a4e      	ldr	r2, [pc, #312]	@ (8001f70 <HAL_ADC_Start_DMA+0x1ac>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d105      	bne.n	8001e48 <HAL_ADC_Start_DMA+0x84>
 8001e3c:	4b4b      	ldr	r3, [pc, #300]	@ (8001f6c <HAL_ADC_Start_DMA+0x1a8>)
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d115      	bne.n	8001e74 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e4c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d026      	beq.n	8001eb0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e66:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001e6a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e72:	e01d      	b.n	8001eb0 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e78:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a39      	ldr	r2, [pc, #228]	@ (8001f6c <HAL_ADC_Start_DMA+0x1a8>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d004      	beq.n	8001e94 <HAL_ADC_Start_DMA+0xd0>
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a38      	ldr	r2, [pc, #224]	@ (8001f70 <HAL_ADC_Start_DMA+0x1ac>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d10d      	bne.n	8001eb0 <HAL_ADC_Start_DMA+0xec>
 8001e94:	4b35      	ldr	r3, [pc, #212]	@ (8001f6c <HAL_ADC_Start_DMA+0x1a8>)
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d007      	beq.n	8001eb0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ea4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001ea8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d006      	beq.n	8001eca <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ec0:	f023 0206 	bic.w	r2, r3, #6
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001ec8:	e002      	b.n	8001ed0 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	6a1b      	ldr	r3, [r3, #32]
 8001edc:	4a25      	ldr	r2, [pc, #148]	@ (8001f74 <HAL_ADC_Start_DMA+0x1b0>)
 8001ede:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	6a1b      	ldr	r3, [r3, #32]
 8001ee4:	4a24      	ldr	r2, [pc, #144]	@ (8001f78 <HAL_ADC_Start_DMA+0x1b4>)
 8001ee6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	6a1b      	ldr	r3, [r3, #32]
 8001eec:	4a23      	ldr	r2, [pc, #140]	@ (8001f7c <HAL_ADC_Start_DMA+0x1b8>)
 8001eee:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f06f 0202 	mvn.w	r2, #2
 8001ef8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	689a      	ldr	r2, [r3, #8]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f08:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	6a18      	ldr	r0, [r3, #32]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	334c      	adds	r3, #76	@ 0x4c
 8001f14:	4619      	mov	r1, r3
 8001f16:	68ba      	ldr	r2, [r7, #8]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f000 fc85 	bl	8002828 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001f28:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001f2c:	d108      	bne.n	8001f40 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	689a      	ldr	r2, [r3, #8]
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001f3c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001f3e:	e00f      	b.n	8001f60 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	689a      	ldr	r2, [r3, #8]
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001f4e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001f50:	e006      	b.n	8001f60 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2200      	movs	r2, #0
 8001f56:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8001f5a:	e001      	b.n	8001f60 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f60:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3718      	adds	r7, #24
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	40012400 	.word	0x40012400
 8001f70:	40012800 	.word	0x40012800
 8001f74:	080022cb 	.word	0x080022cb
 8001f78:	08002347 	.word	0x08002347
 8001f7c:	08002363 	.word	0x08002363

08001f80 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001f88:	bf00      	nop
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bc80      	pop	{r7}
 8001f90:	4770      	bx	lr

08001f92 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001f92:	b480      	push	{r7}
 8001f94:	b083      	sub	sp, #12
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001f9a:	bf00      	nop
 8001f9c:	370c      	adds	r7, #12
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr

08001fa4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001fa4:	b480      	push	{r7}
 8001fa6:	b085      	sub	sp, #20
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d101      	bne.n	8001fc4 <HAL_ADC_ConfigChannel+0x20>
 8001fc0:	2302      	movs	r3, #2
 8001fc2:	e0dc      	b.n	800217e <HAL_ADC_ConfigChannel+0x1da>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	2b06      	cmp	r3, #6
 8001fd2:	d81c      	bhi.n	800200e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	685a      	ldr	r2, [r3, #4]
 8001fde:	4613      	mov	r3, r2
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	4413      	add	r3, r2
 8001fe4:	3b05      	subs	r3, #5
 8001fe6:	221f      	movs	r2, #31
 8001fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fec:	43db      	mvns	r3, r3
 8001fee:	4019      	ands	r1, r3
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	6818      	ldr	r0, [r3, #0]
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685a      	ldr	r2, [r3, #4]
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	4413      	add	r3, r2
 8001ffe:	3b05      	subs	r3, #5
 8002000:	fa00 f203 	lsl.w	r2, r0, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	430a      	orrs	r2, r1
 800200a:	635a      	str	r2, [r3, #52]	@ 0x34
 800200c:	e03c      	b.n	8002088 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	2b0c      	cmp	r3, #12
 8002014:	d81c      	bhi.n	8002050 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685a      	ldr	r2, [r3, #4]
 8002020:	4613      	mov	r3, r2
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	4413      	add	r3, r2
 8002026:	3b23      	subs	r3, #35	@ 0x23
 8002028:	221f      	movs	r2, #31
 800202a:	fa02 f303 	lsl.w	r3, r2, r3
 800202e:	43db      	mvns	r3, r3
 8002030:	4019      	ands	r1, r3
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	6818      	ldr	r0, [r3, #0]
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	685a      	ldr	r2, [r3, #4]
 800203a:	4613      	mov	r3, r2
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	4413      	add	r3, r2
 8002040:	3b23      	subs	r3, #35	@ 0x23
 8002042:	fa00 f203 	lsl.w	r2, r0, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	430a      	orrs	r2, r1
 800204c:	631a      	str	r2, [r3, #48]	@ 0x30
 800204e:	e01b      	b.n	8002088 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	685a      	ldr	r2, [r3, #4]
 800205a:	4613      	mov	r3, r2
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	4413      	add	r3, r2
 8002060:	3b41      	subs	r3, #65	@ 0x41
 8002062:	221f      	movs	r2, #31
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	43db      	mvns	r3, r3
 800206a:	4019      	ands	r1, r3
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	6818      	ldr	r0, [r3, #0]
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	685a      	ldr	r2, [r3, #4]
 8002074:	4613      	mov	r3, r2
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	4413      	add	r3, r2
 800207a:	3b41      	subs	r3, #65	@ 0x41
 800207c:	fa00 f203 	lsl.w	r2, r0, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	430a      	orrs	r2, r1
 8002086:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	2b09      	cmp	r3, #9
 800208e:	d91c      	bls.n	80020ca <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	68d9      	ldr	r1, [r3, #12]
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	4613      	mov	r3, r2
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	4413      	add	r3, r2
 80020a0:	3b1e      	subs	r3, #30
 80020a2:	2207      	movs	r2, #7
 80020a4:	fa02 f303 	lsl.w	r3, r2, r3
 80020a8:	43db      	mvns	r3, r3
 80020aa:	4019      	ands	r1, r3
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	6898      	ldr	r0, [r3, #8]
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	4613      	mov	r3, r2
 80020b6:	005b      	lsls	r3, r3, #1
 80020b8:	4413      	add	r3, r2
 80020ba:	3b1e      	subs	r3, #30
 80020bc:	fa00 f203 	lsl.w	r2, r0, r3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	430a      	orrs	r2, r1
 80020c6:	60da      	str	r2, [r3, #12]
 80020c8:	e019      	b.n	80020fe <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	6919      	ldr	r1, [r3, #16]
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	4613      	mov	r3, r2
 80020d6:	005b      	lsls	r3, r3, #1
 80020d8:	4413      	add	r3, r2
 80020da:	2207      	movs	r2, #7
 80020dc:	fa02 f303 	lsl.w	r3, r2, r3
 80020e0:	43db      	mvns	r3, r3
 80020e2:	4019      	ands	r1, r3
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	6898      	ldr	r0, [r3, #8]
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	4613      	mov	r3, r2
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	4413      	add	r3, r2
 80020f2:	fa00 f203 	lsl.w	r2, r0, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	430a      	orrs	r2, r1
 80020fc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	2b10      	cmp	r3, #16
 8002104:	d003      	beq.n	800210e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800210a:	2b11      	cmp	r3, #17
 800210c:	d132      	bne.n	8002174 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a1d      	ldr	r2, [pc, #116]	@ (8002188 <HAL_ADC_ConfigChannel+0x1e4>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d125      	bne.n	8002164 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d126      	bne.n	8002174 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	689a      	ldr	r2, [r3, #8]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002134:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	2b10      	cmp	r3, #16
 800213c:	d11a      	bne.n	8002174 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800213e:	4b13      	ldr	r3, [pc, #76]	@ (800218c <HAL_ADC_ConfigChannel+0x1e8>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a13      	ldr	r2, [pc, #76]	@ (8002190 <HAL_ADC_ConfigChannel+0x1ec>)
 8002144:	fba2 2303 	umull	r2, r3, r2, r3
 8002148:	0c9a      	lsrs	r2, r3, #18
 800214a:	4613      	mov	r3, r2
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	4413      	add	r3, r2
 8002150:	005b      	lsls	r3, r3, #1
 8002152:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002154:	e002      	b.n	800215c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	3b01      	subs	r3, #1
 800215a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d1f9      	bne.n	8002156 <HAL_ADC_ConfigChannel+0x1b2>
 8002162:	e007      	b.n	8002174 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002168:	f043 0220 	orr.w	r2, r3, #32
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800217c:	7bfb      	ldrb	r3, [r7, #15]
}
 800217e:	4618      	mov	r0, r3
 8002180:	3714      	adds	r7, #20
 8002182:	46bd      	mov	sp, r7
 8002184:	bc80      	pop	{r7}
 8002186:	4770      	bx	lr
 8002188:	40012400 	.word	0x40012400
 800218c:	20000000 	.word	0x20000000
 8002190:	431bde83 	.word	0x431bde83

08002194 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800219c:	2300      	movs	r3, #0
 800219e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80021a0:	2300      	movs	r3, #0
 80021a2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	f003 0301 	and.w	r3, r3, #1
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d040      	beq.n	8002234 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	689a      	ldr	r2, [r3, #8]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f042 0201 	orr.w	r2, r2, #1
 80021c0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80021c2:	4b1f      	ldr	r3, [pc, #124]	@ (8002240 <ADC_Enable+0xac>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a1f      	ldr	r2, [pc, #124]	@ (8002244 <ADC_Enable+0xb0>)
 80021c8:	fba2 2303 	umull	r2, r3, r2, r3
 80021cc:	0c9b      	lsrs	r3, r3, #18
 80021ce:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80021d0:	e002      	b.n	80021d8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	3b01      	subs	r3, #1
 80021d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d1f9      	bne.n	80021d2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80021de:	f7ff fceb 	bl	8001bb8 <HAL_GetTick>
 80021e2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80021e4:	e01f      	b.n	8002226 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80021e6:	f7ff fce7 	bl	8001bb8 <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d918      	bls.n	8002226 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	f003 0301 	and.w	r3, r3, #1
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d011      	beq.n	8002226 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002206:	f043 0210 	orr.w	r2, r3, #16
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002212:	f043 0201 	orr.w	r2, r3, #1
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2200      	movs	r2, #0
 800221e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e007      	b.n	8002236 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	f003 0301 	and.w	r3, r3, #1
 8002230:	2b01      	cmp	r3, #1
 8002232:	d1d8      	bne.n	80021e6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002234:	2300      	movs	r3, #0
}
 8002236:	4618      	mov	r0, r3
 8002238:	3710      	adds	r7, #16
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	20000000 	.word	0x20000000
 8002244:	431bde83 	.word	0x431bde83

08002248 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002250:	2300      	movs	r3, #0
 8002252:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f003 0301 	and.w	r3, r3, #1
 800225e:	2b01      	cmp	r3, #1
 8002260:	d12e      	bne.n	80022c0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	689a      	ldr	r2, [r3, #8]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f022 0201 	bic.w	r2, r2, #1
 8002270:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002272:	f7ff fca1 	bl	8001bb8 <HAL_GetTick>
 8002276:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002278:	e01b      	b.n	80022b2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800227a:	f7ff fc9d 	bl	8001bb8 <HAL_GetTick>
 800227e:	4602      	mov	r2, r0
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	2b02      	cmp	r3, #2
 8002286:	d914      	bls.n	80022b2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	f003 0301 	and.w	r3, r3, #1
 8002292:	2b01      	cmp	r3, #1
 8002294:	d10d      	bne.n	80022b2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800229a:	f043 0210 	orr.w	r2, r3, #16
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022a6:	f043 0201 	orr.w	r2, r3, #1
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e007      	b.n	80022c2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f003 0301 	and.w	r3, r3, #1
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d0dc      	beq.n	800227a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3710      	adds	r7, #16
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}

080022ca <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80022ca:	b580      	push	{r7, lr}
 80022cc:	b084      	sub	sp, #16
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022d6:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022dc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d127      	bne.n	8002334 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022e8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80022fa:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80022fe:	d115      	bne.n	800232c <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002304:	2b00      	cmp	r3, #0
 8002306:	d111      	bne.n	800232c <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800230c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002318:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d105      	bne.n	800232c <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002324:	f043 0201 	orr.w	r2, r3, #1
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800232c:	68f8      	ldr	r0, [r7, #12]
 800232e:	f7fe fe4b 	bl	8000fc8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002332:	e004      	b.n	800233e <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	6a1b      	ldr	r3, [r3, #32]
 8002338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	4798      	blx	r3
}
 800233e:	bf00      	nop
 8002340:	3710      	adds	r7, #16
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}

08002346 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002346:	b580      	push	{r7, lr}
 8002348:	b084      	sub	sp, #16
 800234a:	af00      	add	r7, sp, #0
 800234c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002352:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002354:	68f8      	ldr	r0, [r7, #12]
 8002356:	f7ff fe13 	bl	8001f80 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800235a:	bf00      	nop
 800235c:	3710      	adds	r7, #16
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}

08002362 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002362:	b580      	push	{r7, lr}
 8002364:	b084      	sub	sp, #16
 8002366:	af00      	add	r7, sp, #0
 8002368:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800236e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002374:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002380:	f043 0204 	orr.w	r2, r3, #4
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002388:	68f8      	ldr	r0, [r7, #12]
 800238a:	f7ff fe02 	bl	8001f92 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800238e:	bf00      	nop
 8002390:	3710      	adds	r7, #16
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
	...

08002398 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002398:	b590      	push	{r4, r7, lr}
 800239a:	b087      	sub	sp, #28
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023a0:	2300      	movs	r3, #0
 80023a2:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80023a4:	2300      	movs	r3, #0
 80023a6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d101      	bne.n	80023b6 <HAL_ADCEx_Calibration_Start+0x1e>
 80023b2:	2302      	movs	r3, #2
 80023b4:	e097      	b.n	80024e6 <HAL_ADCEx_Calibration_Start+0x14e>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2201      	movs	r2, #1
 80023ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f7ff ff42 	bl	8002248 <ADC_ConversionStop_Disable>
 80023c4:	4603      	mov	r3, r0
 80023c6:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f7ff fee3 	bl	8002194 <ADC_Enable>
 80023ce:	4603      	mov	r3, r0
 80023d0:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80023d2:	7dfb      	ldrb	r3, [r7, #23]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	f040 8081 	bne.w	80024dc <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023de:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80023e2:	f023 0302 	bic.w	r3, r3, #2
 80023e6:	f043 0202 	orr.w	r2, r3, #2
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80023ee:	4b40      	ldr	r3, [pc, #256]	@ (80024f0 <HAL_ADCEx_Calibration_Start+0x158>)
 80023f0:	681c      	ldr	r4, [r3, #0]
 80023f2:	2002      	movs	r0, #2
 80023f4:	f004 fb66 	bl	8006ac4 <HAL_RCCEx_GetPeriphCLKFreq>
 80023f8:	4603      	mov	r3, r0
 80023fa:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80023fe:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002400:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002402:	e002      	b.n	800240a <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	3b01      	subs	r3, #1
 8002408:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d1f9      	bne.n	8002404 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	689a      	ldr	r2, [r3, #8]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f042 0208 	orr.w	r2, r2, #8
 800241e:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002420:	f7ff fbca 	bl	8001bb8 <HAL_GetTick>
 8002424:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002426:	e01b      	b.n	8002460 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002428:	f7ff fbc6 	bl	8001bb8 <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	2b0a      	cmp	r3, #10
 8002434:	d914      	bls.n	8002460 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	f003 0308 	and.w	r3, r3, #8
 8002440:	2b00      	cmp	r3, #0
 8002442:	d00d      	beq.n	8002460 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002448:	f023 0312 	bic.w	r3, r3, #18
 800244c:	f043 0210 	orr.w	r2, r3, #16
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2200      	movs	r2, #0
 8002458:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	e042      	b.n	80024e6 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	f003 0308 	and.w	r3, r3, #8
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1dc      	bne.n	8002428 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	689a      	ldr	r2, [r3, #8]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f042 0204 	orr.w	r2, r2, #4
 800247c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800247e:	f7ff fb9b 	bl	8001bb8 <HAL_GetTick>
 8002482:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002484:	e01b      	b.n	80024be <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002486:	f7ff fb97 	bl	8001bb8 <HAL_GetTick>
 800248a:	4602      	mov	r2, r0
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	1ad3      	subs	r3, r2, r3
 8002490:	2b0a      	cmp	r3, #10
 8002492:	d914      	bls.n	80024be <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	f003 0304 	and.w	r3, r3, #4
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d00d      	beq.n	80024be <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024a6:	f023 0312 	bic.w	r3, r3, #18
 80024aa:	f043 0210 	orr.w	r2, r3, #16
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2200      	movs	r2, #0
 80024b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e013      	b.n	80024e6 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	f003 0304 	and.w	r3, r3, #4
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d1dc      	bne.n	8002486 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d0:	f023 0303 	bic.w	r3, r3, #3
 80024d4:	f043 0201 	orr.w	r2, r3, #1
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2200      	movs	r2, #0
 80024e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80024e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	371c      	adds	r7, #28
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd90      	pop	{r4, r7, pc}
 80024ee:	bf00      	nop
 80024f0:	20000000 	.word	0x20000000

080024f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b085      	sub	sp, #20
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f003 0307 	and.w	r3, r3, #7
 8002502:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002504:	4b0c      	ldr	r3, [pc, #48]	@ (8002538 <__NVIC_SetPriorityGrouping+0x44>)
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800250a:	68ba      	ldr	r2, [r7, #8]
 800250c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002510:	4013      	ands	r3, r2
 8002512:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800251c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002520:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002524:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002526:	4a04      	ldr	r2, [pc, #16]	@ (8002538 <__NVIC_SetPriorityGrouping+0x44>)
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	60d3      	str	r3, [r2, #12]
}
 800252c:	bf00      	nop
 800252e:	3714      	adds	r7, #20
 8002530:	46bd      	mov	sp, r7
 8002532:	bc80      	pop	{r7}
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	e000ed00 	.word	0xe000ed00

0800253c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002540:	4b04      	ldr	r3, [pc, #16]	@ (8002554 <__NVIC_GetPriorityGrouping+0x18>)
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	0a1b      	lsrs	r3, r3, #8
 8002546:	f003 0307 	and.w	r3, r3, #7
}
 800254a:	4618      	mov	r0, r3
 800254c:	46bd      	mov	sp, r7
 800254e:	bc80      	pop	{r7}
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	e000ed00 	.word	0xe000ed00

08002558 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	4603      	mov	r3, r0
 8002560:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002566:	2b00      	cmp	r3, #0
 8002568:	db0b      	blt.n	8002582 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800256a:	79fb      	ldrb	r3, [r7, #7]
 800256c:	f003 021f 	and.w	r2, r3, #31
 8002570:	4906      	ldr	r1, [pc, #24]	@ (800258c <__NVIC_EnableIRQ+0x34>)
 8002572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002576:	095b      	lsrs	r3, r3, #5
 8002578:	2001      	movs	r0, #1
 800257a:	fa00 f202 	lsl.w	r2, r0, r2
 800257e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002582:	bf00      	nop
 8002584:	370c      	adds	r7, #12
 8002586:	46bd      	mov	sp, r7
 8002588:	bc80      	pop	{r7}
 800258a:	4770      	bx	lr
 800258c:	e000e100 	.word	0xe000e100

08002590 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	4603      	mov	r3, r0
 8002598:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800259a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	db12      	blt.n	80025c8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025a2:	79fb      	ldrb	r3, [r7, #7]
 80025a4:	f003 021f 	and.w	r2, r3, #31
 80025a8:	490a      	ldr	r1, [pc, #40]	@ (80025d4 <__NVIC_DisableIRQ+0x44>)
 80025aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ae:	095b      	lsrs	r3, r3, #5
 80025b0:	2001      	movs	r0, #1
 80025b2:	fa00 f202 	lsl.w	r2, r0, r2
 80025b6:	3320      	adds	r3, #32
 80025b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80025bc:	f3bf 8f4f 	dsb	sy
}
 80025c0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80025c2:	f3bf 8f6f 	isb	sy
}
 80025c6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80025c8:	bf00      	nop
 80025ca:	370c      	adds	r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bc80      	pop	{r7}
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	e000e100 	.word	0xe000e100

080025d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	4603      	mov	r3, r0
 80025e0:	6039      	str	r1, [r7, #0]
 80025e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	db0a      	blt.n	8002602 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	b2da      	uxtb	r2, r3
 80025f0:	490c      	ldr	r1, [pc, #48]	@ (8002624 <__NVIC_SetPriority+0x4c>)
 80025f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f6:	0112      	lsls	r2, r2, #4
 80025f8:	b2d2      	uxtb	r2, r2
 80025fa:	440b      	add	r3, r1
 80025fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002600:	e00a      	b.n	8002618 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	b2da      	uxtb	r2, r3
 8002606:	4908      	ldr	r1, [pc, #32]	@ (8002628 <__NVIC_SetPriority+0x50>)
 8002608:	79fb      	ldrb	r3, [r7, #7]
 800260a:	f003 030f 	and.w	r3, r3, #15
 800260e:	3b04      	subs	r3, #4
 8002610:	0112      	lsls	r2, r2, #4
 8002612:	b2d2      	uxtb	r2, r2
 8002614:	440b      	add	r3, r1
 8002616:	761a      	strb	r2, [r3, #24]
}
 8002618:	bf00      	nop
 800261a:	370c      	adds	r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	bc80      	pop	{r7}
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	e000e100 	.word	0xe000e100
 8002628:	e000ed00 	.word	0xe000ed00

0800262c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800262c:	b480      	push	{r7}
 800262e:	b089      	sub	sp, #36	@ 0x24
 8002630:	af00      	add	r7, sp, #0
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	60b9      	str	r1, [r7, #8]
 8002636:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f003 0307 	and.w	r3, r3, #7
 800263e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	f1c3 0307 	rsb	r3, r3, #7
 8002646:	2b04      	cmp	r3, #4
 8002648:	bf28      	it	cs
 800264a:	2304      	movcs	r3, #4
 800264c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	3304      	adds	r3, #4
 8002652:	2b06      	cmp	r3, #6
 8002654:	d902      	bls.n	800265c <NVIC_EncodePriority+0x30>
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	3b03      	subs	r3, #3
 800265a:	e000      	b.n	800265e <NVIC_EncodePriority+0x32>
 800265c:	2300      	movs	r3, #0
 800265e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002660:	f04f 32ff 	mov.w	r2, #4294967295
 8002664:	69bb      	ldr	r3, [r7, #24]
 8002666:	fa02 f303 	lsl.w	r3, r2, r3
 800266a:	43da      	mvns	r2, r3
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	401a      	ands	r2, r3
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002674:	f04f 31ff 	mov.w	r1, #4294967295
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	fa01 f303 	lsl.w	r3, r1, r3
 800267e:	43d9      	mvns	r1, r3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002684:	4313      	orrs	r3, r2
         );
}
 8002686:	4618      	mov	r0, r3
 8002688:	3724      	adds	r7, #36	@ 0x24
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr

08002690 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	3b01      	subs	r3, #1
 800269c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026a0:	d301      	bcc.n	80026a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026a2:	2301      	movs	r3, #1
 80026a4:	e00f      	b.n	80026c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026a6:	4a0a      	ldr	r2, [pc, #40]	@ (80026d0 <SysTick_Config+0x40>)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	3b01      	subs	r3, #1
 80026ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026ae:	210f      	movs	r1, #15
 80026b0:	f04f 30ff 	mov.w	r0, #4294967295
 80026b4:	f7ff ff90 	bl	80025d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026b8:	4b05      	ldr	r3, [pc, #20]	@ (80026d0 <SysTick_Config+0x40>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026be:	4b04      	ldr	r3, [pc, #16]	@ (80026d0 <SysTick_Config+0x40>)
 80026c0:	2207      	movs	r2, #7
 80026c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026c4:	2300      	movs	r3, #0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3708      	adds	r7, #8
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	e000e010 	.word	0xe000e010

080026d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026dc:	6878      	ldr	r0, [r7, #4]
 80026de:	f7ff ff09 	bl	80024f4 <__NVIC_SetPriorityGrouping>
}
 80026e2:	bf00      	nop
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}

080026ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b086      	sub	sp, #24
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	4603      	mov	r3, r0
 80026f2:	60b9      	str	r1, [r7, #8]
 80026f4:	607a      	str	r2, [r7, #4]
 80026f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026f8:	2300      	movs	r3, #0
 80026fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026fc:	f7ff ff1e 	bl	800253c <__NVIC_GetPriorityGrouping>
 8002700:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	68b9      	ldr	r1, [r7, #8]
 8002706:	6978      	ldr	r0, [r7, #20]
 8002708:	f7ff ff90 	bl	800262c <NVIC_EncodePriority>
 800270c:	4602      	mov	r2, r0
 800270e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002712:	4611      	mov	r1, r2
 8002714:	4618      	mov	r0, r3
 8002716:	f7ff ff5f 	bl	80025d8 <__NVIC_SetPriority>
}
 800271a:	bf00      	nop
 800271c:	3718      	adds	r7, #24
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}

08002722 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002722:	b580      	push	{r7, lr}
 8002724:	b082      	sub	sp, #8
 8002726:	af00      	add	r7, sp, #0
 8002728:	4603      	mov	r3, r0
 800272a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800272c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002730:	4618      	mov	r0, r3
 8002732:	f7ff ff11 	bl	8002558 <__NVIC_EnableIRQ>
}
 8002736:	bf00      	nop
 8002738:	3708      	adds	r7, #8
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}

0800273e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800273e:	b580      	push	{r7, lr}
 8002740:	b082      	sub	sp, #8
 8002742:	af00      	add	r7, sp, #0
 8002744:	4603      	mov	r3, r0
 8002746:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002748:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800274c:	4618      	mov	r0, r3
 800274e:	f7ff ff1f 	bl	8002590 <__NVIC_DisableIRQ>
}
 8002752:	bf00      	nop
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}

0800275a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800275a:	b580      	push	{r7, lr}
 800275c:	b082      	sub	sp, #8
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f7ff ff94 	bl	8002690 <SysTick_Config>
 8002768:	4603      	mov	r3, r0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
	...

08002774 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002774:	b480      	push	{r7}
 8002776:	b085      	sub	sp, #20
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800277c:	2300      	movs	r3, #0
 800277e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d101      	bne.n	800278a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e043      	b.n	8002812 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	461a      	mov	r2, r3
 8002790:	4b22      	ldr	r3, [pc, #136]	@ (800281c <HAL_DMA_Init+0xa8>)
 8002792:	4413      	add	r3, r2
 8002794:	4a22      	ldr	r2, [pc, #136]	@ (8002820 <HAL_DMA_Init+0xac>)
 8002796:	fba2 2303 	umull	r2, r3, r2, r3
 800279a:	091b      	lsrs	r3, r3, #4
 800279c:	009a      	lsls	r2, r3, #2
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4a1f      	ldr	r2, [pc, #124]	@ (8002824 <HAL_DMA_Init+0xb0>)
 80027a6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2202      	movs	r2, #2
 80027ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80027be:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80027c2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80027cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	695b      	ldr	r3, [r3, #20]
 80027de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	69db      	ldr	r3, [r3, #28]
 80027ea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80027ec:	68fa      	ldr	r2, [r7, #12]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2200      	movs	r2, #0
 800280c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3714      	adds	r7, #20
 8002816:	46bd      	mov	sp, r7
 8002818:	bc80      	pop	{r7}
 800281a:	4770      	bx	lr
 800281c:	bffdfff8 	.word	0xbffdfff8
 8002820:	cccccccd 	.word	0xcccccccd
 8002824:	40020000 	.word	0x40020000

08002828 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b086      	sub	sp, #24
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	60b9      	str	r1, [r7, #8]
 8002832:	607a      	str	r2, [r7, #4]
 8002834:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002836:	2300      	movs	r3, #0
 8002838:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002840:	2b01      	cmp	r3, #1
 8002842:	d101      	bne.n	8002848 <HAL_DMA_Start_IT+0x20>
 8002844:	2302      	movs	r3, #2
 8002846:	e04b      	b.n	80028e0 <HAL_DMA_Start_IT+0xb8>
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2201      	movs	r2, #1
 800284c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002856:	b2db      	uxtb	r3, r3
 8002858:	2b01      	cmp	r3, #1
 800285a:	d13a      	bne.n	80028d2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2202      	movs	r2, #2
 8002860:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2200      	movs	r2, #0
 8002868:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f022 0201 	bic.w	r2, r2, #1
 8002878:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	68b9      	ldr	r1, [r7, #8]
 8002880:	68f8      	ldr	r0, [r7, #12]
 8002882:	f000 f9bc 	bl	8002bfe <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800288a:	2b00      	cmp	r3, #0
 800288c:	d008      	beq.n	80028a0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f042 020e 	orr.w	r2, r2, #14
 800289c:	601a      	str	r2, [r3, #0]
 800289e:	e00f      	b.n	80028c0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f022 0204 	bic.w	r2, r2, #4
 80028ae:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f042 020a 	orr.w	r2, r2, #10
 80028be:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f042 0201 	orr.w	r2, r2, #1
 80028ce:	601a      	str	r2, [r3, #0]
 80028d0:	e005      	b.n	80028de <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80028da:	2302      	movs	r3, #2
 80028dc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80028de:	7dfb      	ldrb	r3, [r7, #23]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3718      	adds	r7, #24
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028f0:	2300      	movs	r3, #0
 80028f2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	2b02      	cmp	r3, #2
 80028fe:	d005      	beq.n	800290c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2204      	movs	r2, #4
 8002904:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	73fb      	strb	r3, [r7, #15]
 800290a:	e051      	b.n	80029b0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f022 020e 	bic.w	r2, r2, #14
 800291a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f022 0201 	bic.w	r2, r2, #1
 800292a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a22      	ldr	r2, [pc, #136]	@ (80029bc <HAL_DMA_Abort_IT+0xd4>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d029      	beq.n	800298a <HAL_DMA_Abort_IT+0xa2>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a21      	ldr	r2, [pc, #132]	@ (80029c0 <HAL_DMA_Abort_IT+0xd8>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d022      	beq.n	8002986 <HAL_DMA_Abort_IT+0x9e>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a1f      	ldr	r2, [pc, #124]	@ (80029c4 <HAL_DMA_Abort_IT+0xdc>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d01a      	beq.n	8002980 <HAL_DMA_Abort_IT+0x98>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a1e      	ldr	r2, [pc, #120]	@ (80029c8 <HAL_DMA_Abort_IT+0xe0>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d012      	beq.n	800297a <HAL_DMA_Abort_IT+0x92>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a1c      	ldr	r2, [pc, #112]	@ (80029cc <HAL_DMA_Abort_IT+0xe4>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d00a      	beq.n	8002974 <HAL_DMA_Abort_IT+0x8c>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a1b      	ldr	r2, [pc, #108]	@ (80029d0 <HAL_DMA_Abort_IT+0xe8>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d102      	bne.n	800296e <HAL_DMA_Abort_IT+0x86>
 8002968:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800296c:	e00e      	b.n	800298c <HAL_DMA_Abort_IT+0xa4>
 800296e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002972:	e00b      	b.n	800298c <HAL_DMA_Abort_IT+0xa4>
 8002974:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002978:	e008      	b.n	800298c <HAL_DMA_Abort_IT+0xa4>
 800297a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800297e:	e005      	b.n	800298c <HAL_DMA_Abort_IT+0xa4>
 8002980:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002984:	e002      	b.n	800298c <HAL_DMA_Abort_IT+0xa4>
 8002986:	2310      	movs	r3, #16
 8002988:	e000      	b.n	800298c <HAL_DMA_Abort_IT+0xa4>
 800298a:	2301      	movs	r3, #1
 800298c:	4a11      	ldr	r2, [pc, #68]	@ (80029d4 <HAL_DMA_Abort_IT+0xec>)
 800298e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2201      	movs	r2, #1
 8002994:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d003      	beq.n	80029b0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	4798      	blx	r3
    } 
  }
  return status;
 80029b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3710      	adds	r7, #16
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	40020008 	.word	0x40020008
 80029c0:	4002001c 	.word	0x4002001c
 80029c4:	40020030 	.word	0x40020030
 80029c8:	40020044 	.word	0x40020044
 80029cc:	40020058 	.word	0x40020058
 80029d0:	4002006c 	.word	0x4002006c
 80029d4:	40020000 	.word	0x40020000

080029d8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f4:	2204      	movs	r2, #4
 80029f6:	409a      	lsls	r2, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	4013      	ands	r3, r2
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d04f      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0xc8>
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	f003 0304 	and.w	r3, r3, #4
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d04a      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0320 	and.w	r3, r3, #32
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d107      	bne.n	8002a28 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f022 0204 	bic.w	r2, r2, #4
 8002a26:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a66      	ldr	r2, [pc, #408]	@ (8002bc8 <HAL_DMA_IRQHandler+0x1f0>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d029      	beq.n	8002a86 <HAL_DMA_IRQHandler+0xae>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a65      	ldr	r2, [pc, #404]	@ (8002bcc <HAL_DMA_IRQHandler+0x1f4>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d022      	beq.n	8002a82 <HAL_DMA_IRQHandler+0xaa>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a63      	ldr	r2, [pc, #396]	@ (8002bd0 <HAL_DMA_IRQHandler+0x1f8>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d01a      	beq.n	8002a7c <HAL_DMA_IRQHandler+0xa4>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a62      	ldr	r2, [pc, #392]	@ (8002bd4 <HAL_DMA_IRQHandler+0x1fc>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d012      	beq.n	8002a76 <HAL_DMA_IRQHandler+0x9e>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a60      	ldr	r2, [pc, #384]	@ (8002bd8 <HAL_DMA_IRQHandler+0x200>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d00a      	beq.n	8002a70 <HAL_DMA_IRQHandler+0x98>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a5f      	ldr	r2, [pc, #380]	@ (8002bdc <HAL_DMA_IRQHandler+0x204>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d102      	bne.n	8002a6a <HAL_DMA_IRQHandler+0x92>
 8002a64:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002a68:	e00e      	b.n	8002a88 <HAL_DMA_IRQHandler+0xb0>
 8002a6a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002a6e:	e00b      	b.n	8002a88 <HAL_DMA_IRQHandler+0xb0>
 8002a70:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002a74:	e008      	b.n	8002a88 <HAL_DMA_IRQHandler+0xb0>
 8002a76:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002a7a:	e005      	b.n	8002a88 <HAL_DMA_IRQHandler+0xb0>
 8002a7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a80:	e002      	b.n	8002a88 <HAL_DMA_IRQHandler+0xb0>
 8002a82:	2340      	movs	r3, #64	@ 0x40
 8002a84:	e000      	b.n	8002a88 <HAL_DMA_IRQHandler+0xb0>
 8002a86:	2304      	movs	r3, #4
 8002a88:	4a55      	ldr	r2, [pc, #340]	@ (8002be0 <HAL_DMA_IRQHandler+0x208>)
 8002a8a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	f000 8094 	beq.w	8002bbe <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002a9e:	e08e      	b.n	8002bbe <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa4:	2202      	movs	r2, #2
 8002aa6:	409a      	lsls	r2, r3
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	4013      	ands	r3, r2
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d056      	beq.n	8002b5e <HAL_DMA_IRQHandler+0x186>
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d051      	beq.n	8002b5e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0320 	and.w	r3, r3, #32
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d10b      	bne.n	8002ae0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f022 020a 	bic.w	r2, r2, #10
 8002ad6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2201      	movs	r2, #1
 8002adc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a38      	ldr	r2, [pc, #224]	@ (8002bc8 <HAL_DMA_IRQHandler+0x1f0>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d029      	beq.n	8002b3e <HAL_DMA_IRQHandler+0x166>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a37      	ldr	r2, [pc, #220]	@ (8002bcc <HAL_DMA_IRQHandler+0x1f4>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d022      	beq.n	8002b3a <HAL_DMA_IRQHandler+0x162>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a35      	ldr	r2, [pc, #212]	@ (8002bd0 <HAL_DMA_IRQHandler+0x1f8>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d01a      	beq.n	8002b34 <HAL_DMA_IRQHandler+0x15c>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a34      	ldr	r2, [pc, #208]	@ (8002bd4 <HAL_DMA_IRQHandler+0x1fc>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d012      	beq.n	8002b2e <HAL_DMA_IRQHandler+0x156>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a32      	ldr	r2, [pc, #200]	@ (8002bd8 <HAL_DMA_IRQHandler+0x200>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d00a      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x150>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a31      	ldr	r2, [pc, #196]	@ (8002bdc <HAL_DMA_IRQHandler+0x204>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d102      	bne.n	8002b22 <HAL_DMA_IRQHandler+0x14a>
 8002b1c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002b20:	e00e      	b.n	8002b40 <HAL_DMA_IRQHandler+0x168>
 8002b22:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b26:	e00b      	b.n	8002b40 <HAL_DMA_IRQHandler+0x168>
 8002b28:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b2c:	e008      	b.n	8002b40 <HAL_DMA_IRQHandler+0x168>
 8002b2e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002b32:	e005      	b.n	8002b40 <HAL_DMA_IRQHandler+0x168>
 8002b34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b38:	e002      	b.n	8002b40 <HAL_DMA_IRQHandler+0x168>
 8002b3a:	2320      	movs	r3, #32
 8002b3c:	e000      	b.n	8002b40 <HAL_DMA_IRQHandler+0x168>
 8002b3e:	2302      	movs	r3, #2
 8002b40:	4a27      	ldr	r2, [pc, #156]	@ (8002be0 <HAL_DMA_IRQHandler+0x208>)
 8002b42:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d034      	beq.n	8002bbe <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002b5c:	e02f      	b.n	8002bbe <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b62:	2208      	movs	r2, #8
 8002b64:	409a      	lsls	r2, r3
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d028      	beq.n	8002bc0 <HAL_DMA_IRQHandler+0x1e8>
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	f003 0308 	and.w	r3, r3, #8
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d023      	beq.n	8002bc0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f022 020e 	bic.w	r2, r2, #14
 8002b86:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b90:	2101      	movs	r1, #1
 8002b92:	fa01 f202 	lsl.w	r2, r1, r2
 8002b96:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d004      	beq.n	8002bc0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	4798      	blx	r3
    }
  }
  return;
 8002bbe:	bf00      	nop
 8002bc0:	bf00      	nop
}
 8002bc2:	3710      	adds	r7, #16
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	40020008 	.word	0x40020008
 8002bcc:	4002001c 	.word	0x4002001c
 8002bd0:	40020030 	.word	0x40020030
 8002bd4:	40020044 	.word	0x40020044
 8002bd8:	40020058 	.word	0x40020058
 8002bdc:	4002006c 	.word	0x4002006c
 8002be0:	40020000 	.word	0x40020000

08002be4 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002bf2:	b2db      	uxtb	r3, r3
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr

08002bfe <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bfe:	b480      	push	{r7}
 8002c00:	b085      	sub	sp, #20
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	60f8      	str	r0, [r7, #12]
 8002c06:	60b9      	str	r1, [r7, #8]
 8002c08:	607a      	str	r2, [r7, #4]
 8002c0a:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c14:	2101      	movs	r1, #1
 8002c16:	fa01 f202 	lsl.w	r2, r1, r2
 8002c1a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	683a      	ldr	r2, [r7, #0]
 8002c22:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	2b10      	cmp	r3, #16
 8002c2a:	d108      	bne.n	8002c3e <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	68ba      	ldr	r2, [r7, #8]
 8002c3a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002c3c:	e007      	b.n	8002c4e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	68ba      	ldr	r2, [r7, #8]
 8002c44:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	60da      	str	r2, [r3, #12]
}
 8002c4e:	bf00      	nop
 8002c50:	3714      	adds	r7, #20
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bc80      	pop	{r7}
 8002c56:	4770      	bx	lr

08002c58 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002c58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c5a:	b087      	sub	sp, #28
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	60f8      	str	r0, [r7, #12]
 8002c60:	60b9      	str	r1, [r7, #8]
 8002c62:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002c72:	4b2f      	ldr	r3, [pc, #188]	@ (8002d30 <HAL_FLASH_Program+0xd8>)
 8002c74:	7e1b      	ldrb	r3, [r3, #24]
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d101      	bne.n	8002c7e <HAL_FLASH_Program+0x26>
 8002c7a:	2302      	movs	r3, #2
 8002c7c:	e054      	b.n	8002d28 <HAL_FLASH_Program+0xd0>
 8002c7e:	4b2c      	ldr	r3, [pc, #176]	@ (8002d30 <HAL_FLASH_Program+0xd8>)
 8002c80:	2201      	movs	r2, #1
 8002c82:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002c84:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002c88:	f000 f99a 	bl	8002fc0 <FLASH_WaitForLastOperation>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002c90:	7dfb      	ldrb	r3, [r7, #23]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d144      	bne.n	8002d20 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d102      	bne.n	8002ca2 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	757b      	strb	r3, [r7, #21]
 8002ca0:	e007      	b.n	8002cb2 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d102      	bne.n	8002cae <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002ca8:	2302      	movs	r3, #2
 8002caa:	757b      	strb	r3, [r7, #21]
 8002cac:	e001      	b.n	8002cb2 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002cae:	2304      	movs	r3, #4
 8002cb0:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	75bb      	strb	r3, [r7, #22]
 8002cb6:	e02d      	b.n	8002d14 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002cb8:	7dbb      	ldrb	r3, [r7, #22]
 8002cba:	005a      	lsls	r2, r3, #1
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	eb02 0c03 	add.w	ip, r2, r3
 8002cc2:	7dbb      	ldrb	r3, [r7, #22]
 8002cc4:	0119      	lsls	r1, r3, #4
 8002cc6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002cca:	f1c1 0620 	rsb	r6, r1, #32
 8002cce:	f1a1 0020 	sub.w	r0, r1, #32
 8002cd2:	fa22 f401 	lsr.w	r4, r2, r1
 8002cd6:	fa03 f606 	lsl.w	r6, r3, r6
 8002cda:	4334      	orrs	r4, r6
 8002cdc:	fa23 f000 	lsr.w	r0, r3, r0
 8002ce0:	4304      	orrs	r4, r0
 8002ce2:	fa23 f501 	lsr.w	r5, r3, r1
 8002ce6:	b2a3      	uxth	r3, r4
 8002ce8:	4619      	mov	r1, r3
 8002cea:	4660      	mov	r0, ip
 8002cec:	f000 f94c 	bl	8002f88 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002cf0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002cf4:	f000 f964 	bl	8002fc0 <FLASH_WaitForLastOperation>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8002d34 <HAL_FLASH_Program+0xdc>)
 8002cfe:	691b      	ldr	r3, [r3, #16]
 8002d00:	4a0c      	ldr	r2, [pc, #48]	@ (8002d34 <HAL_FLASH_Program+0xdc>)
 8002d02:	f023 0301 	bic.w	r3, r3, #1
 8002d06:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002d08:	7dfb      	ldrb	r3, [r7, #23]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d107      	bne.n	8002d1e <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002d0e:	7dbb      	ldrb	r3, [r7, #22]
 8002d10:	3301      	adds	r3, #1
 8002d12:	75bb      	strb	r3, [r7, #22]
 8002d14:	7dba      	ldrb	r2, [r7, #22]
 8002d16:	7d7b      	ldrb	r3, [r7, #21]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d3cd      	bcc.n	8002cb8 <HAL_FLASH_Program+0x60>
 8002d1c:	e000      	b.n	8002d20 <HAL_FLASH_Program+0xc8>
      {
        break;
 8002d1e:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002d20:	4b03      	ldr	r3, [pc, #12]	@ (8002d30 <HAL_FLASH_Program+0xd8>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	761a      	strb	r2, [r3, #24]

  return status;
 8002d26:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	371c      	adds	r7, #28
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d30:	20000328 	.word	0x20000328
 8002d34:	40022000 	.word	0x40022000

08002d38 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK1) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK1) || \
    (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2)))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002d42:	4b6b      	ldr	r3, [pc, #428]	@ (8002ef0 <HAL_FLASH_IRQHandler+0x1b8>)
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	f003 0310 	and.w	r3, r3, #16
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d105      	bne.n	8002d5a <HAL_FLASH_IRQHandler+0x22>
 8002d4e:	4b68      	ldr	r3, [pc, #416]	@ (8002ef0 <HAL_FLASH_IRQHandler+0x1b8>)
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	f003 0304 	and.w	r3, r3, #4
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00e      	beq.n	8002d78 <HAL_FLASH_IRQHandler+0x40>
#endif /* FLASH_BANK2_END */
  {
    /* Return the faulty address */
    addresstmp = pFlash.Address;
 8002d5a:	4b66      	ldr	r3, [pc, #408]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	607b      	str	r3, [r7, #4]
    /* Reset address */
    pFlash.Address = 0xFFFFFFFFU;
 8002d60:	4b64      	ldr	r3, [pc, #400]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002d62:	f04f 32ff 	mov.w	r2, #4294967295
 8002d66:	609a      	str	r2, [r3, #8]
  
    /* Save the Error code */
    FLASH_SetErrorCode();
 8002d68:	f000 f970 	bl	800304c <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f000 f8cc 	bl	8002f0a <HAL_FLASH_OperationErrorCallback>

    /* Stop the procedure ongoing */
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8002d72:	4b60      	ldr	r3, [pc, #384]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	701a      	strb	r2, [r3, #0]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP_BANK1))
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP_BANK1);
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002d78:	4b5d      	ldr	r3, [pc, #372]	@ (8002ef0 <HAL_FLASH_IRQHandler+0x1b8>)
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	f003 0320 	and.w	r3, r3, #32
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	f000 80a0 	beq.w	8002ec6 <HAL_FLASH_IRQHandler+0x18e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002d86:	4b5a      	ldr	r3, [pc, #360]	@ (8002ef0 <HAL_FLASH_IRQHandler+0x1b8>)
 8002d88:	2220      	movs	r2, #32
 8002d8a:	60da      	str	r2, [r3, #12]
#endif /* FLASH_BANK2_END */
    
    /* Process can continue only if no error detected */
    if(pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 8002d8c:	4b59      	ldr	r3, [pc, #356]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	f000 8097 	beq.w	8002ec6 <HAL_FLASH_IRQHandler+0x18e>
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 8002d98:	4b56      	ldr	r3, [pc, #344]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d12d      	bne.n	8002dfe <HAL_FLASH_IRQHandler+0xc6>
      {
        /* Nb of pages to erased can be decreased */
        pFlash.DataRemaining--;
 8002da2:	4b54      	ldr	r3, [pc, #336]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	3b01      	subs	r3, #1
 8002da8:	4a52      	ldr	r2, [pc, #328]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002daa:	6053      	str	r3, [r2, #4]

        /* Check if there are still pages to erase */
        if(pFlash.DataRemaining != 0U)
 8002dac:	4b51      	ldr	r3, [pc, #324]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d017      	beq.n	8002de4 <HAL_FLASH_IRQHandler+0xac>
        {
          addresstmp = pFlash.Address;
 8002db4:	4b4f      	ldr	r3, [pc, #316]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	607b      	str	r3, [r7, #4]
          /*Indicate user which sector has been erased */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f000 f89c 	bl	8002ef8 <HAL_FLASH_EndOfOperationCallback>

          /*Increment sector number*/
          addresstmp = pFlash.Address + FLASH_PAGE_SIZE;
 8002dc0:	4b4c      	ldr	r3, [pc, #304]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002dc8:	607b      	str	r3, [r7, #4]
          pFlash.Address = addresstmp;
 8002dca:	4a4a      	ldr	r2, [pc, #296]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6093      	str	r3, [r2, #8]

          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002dd0:	4b47      	ldr	r3, [pc, #284]	@ (8002ef0 <HAL_FLASH_IRQHandler+0x1b8>)
 8002dd2:	691b      	ldr	r3, [r3, #16]
 8002dd4:	4a46      	ldr	r2, [pc, #280]	@ (8002ef0 <HAL_FLASH_IRQHandler+0x1b8>)
 8002dd6:	f023 0302 	bic.w	r3, r3, #2
 8002dda:	6113      	str	r3, [r2, #16]

          FLASH_PageErase(addresstmp);
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f000 fa0d 	bl	80031fc <FLASH_PageErase>
 8002de2:	e070      	b.n	8002ec6 <HAL_FLASH_IRQHandler+0x18e>
        }
        else
        {
          /* No more pages to Erase, user callback can be called. */
          /* Reset Sector and stop Erase pages procedure */
          pFlash.Address = addresstmp = 0xFFFFFFFFU;
 8002de4:	f04f 33ff 	mov.w	r3, #4294967295
 8002de8:	607b      	str	r3, [r7, #4]
 8002dea:	4a42      	ldr	r2, [pc, #264]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6093      	str	r3, [r2, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8002df0:	4b40      	ldr	r3, [pc, #256]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	701a      	strb	r2, [r3, #0]
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f000 f87e 	bl	8002ef8 <HAL_FLASH_EndOfOperationCallback>
 8002dfc:	e063      	b.n	8002ec6 <HAL_FLASH_IRQHandler+0x18e>
        }
      }
      else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8002dfe:	4b3d      	ldr	r3, [pc, #244]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	2b02      	cmp	r3, #2
 8002e06:	d10c      	bne.n	8002e22 <HAL_FLASH_IRQHandler+0xea>
      {
        /* Operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002e08:	4b39      	ldr	r3, [pc, #228]	@ (8002ef0 <HAL_FLASH_IRQHandler+0x1b8>)
 8002e0a:	691b      	ldr	r3, [r3, #16]
 8002e0c:	4a38      	ldr	r2, [pc, #224]	@ (8002ef0 <HAL_FLASH_IRQHandler+0x1b8>)
 8002e0e:	f023 0304 	bic.w	r3, r3, #4
 8002e12:	6113      	str	r3, [r2, #16]
        if (HAL_IS_BIT_CLR(FLASH->CR2, FLASH_CR2_MER))
        {
#endif /* FLASH_BANK2_END */
          /* MassErase ended. Return the selected bank */
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(0U);
 8002e14:	2000      	movs	r0, #0
 8002e16:	f000 f86f 	bl	8002ef8 <HAL_FLASH_EndOfOperationCallback>

          /* Stop Mass Erase procedure*/
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8002e1a:	4b36      	ldr	r3, [pc, #216]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	701a      	strb	r2, [r3, #0]
 8002e20:	e051      	b.n	8002ec6 <HAL_FLASH_IRQHandler+0x18e>
      }
#endif /* FLASH_BANK2_END */
      else
      {
        /* Nb of 16-bit data to program can be decreased */
        pFlash.DataRemaining--;
 8002e22:	4b34      	ldr	r3, [pc, #208]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	3b01      	subs	r3, #1
 8002e28:	4a32      	ldr	r2, [pc, #200]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e2a:	6053      	str	r3, [r2, #4]
        
        /* Check if there are still 16-bit data to program */
        if(pFlash.DataRemaining != 0U)
 8002e2c:	4b31      	ldr	r3, [pc, #196]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d024      	beq.n	8002e7e <HAL_FLASH_IRQHandler+0x146>
        {
          /* Increment address to 16-bit */
          pFlash.Address += 2U;
 8002e34:	4b2f      	ldr	r3, [pc, #188]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	3302      	adds	r3, #2
 8002e3a:	4a2e      	ldr	r2, [pc, #184]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e3c:	6093      	str	r3, [r2, #8]
          addresstmp = pFlash.Address;
 8002e3e:	4b2d      	ldr	r3, [pc, #180]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	607b      	str	r3, [r7, #4]
          
          /* Shift to have next 16-bit data */
          pFlash.Data = (pFlash.Data >> 16U);
 8002e44:	4b2b      	ldr	r3, [pc, #172]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e46:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8002e4a:	f04f 0200 	mov.w	r2, #0
 8002e4e:	f04f 0300 	mov.w	r3, #0
 8002e52:	0c02      	lsrs	r2, r0, #16
 8002e54:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002e58:	0c0b      	lsrs	r3, r1, #16
 8002e5a:	4926      	ldr	r1, [pc, #152]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e5c:	e9c1 2304 	strd	r2, r3, [r1, #16]
          
          /* Operation is completed, disable the PG Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002e60:	4b23      	ldr	r3, [pc, #140]	@ (8002ef0 <HAL_FLASH_IRQHandler+0x1b8>)
 8002e62:	691b      	ldr	r3, [r3, #16]
 8002e64:	4a22      	ldr	r2, [pc, #136]	@ (8002ef0 <HAL_FLASH_IRQHandler+0x1b8>)
 8002e66:	f023 0301 	bic.w	r3, r3, #1
 8002e6a:	6113      	str	r3, [r2, #16]

          /*Program halfword (16-bit) at a specified address.*/
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 8002e6c:	4b21      	ldr	r3, [pc, #132]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e6e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002e72:	b293      	uxth	r3, r2
 8002e74:	4619      	mov	r1, r3
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f000 f886 	bl	8002f88 <FLASH_Program_HalfWord>
 8002e7c:	e023      	b.n	8002ec6 <HAL_FLASH_IRQHandler+0x18e>
        }
        else
        {
          /* Program ended. Return the selected address */
          /* FLASH EOP interrupt user callback */
          if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMHALFWORD)
 8002e7e:	4b1d      	ldr	r3, [pc, #116]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e80:	781b      	ldrb	r3, [r3, #0]
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	2b03      	cmp	r3, #3
 8002e86:	d105      	bne.n	8002e94 <HAL_FLASH_IRQHandler+0x15c>
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8002e88:	4b1a      	ldr	r3, [pc, #104]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f000 f833 	bl	8002ef8 <HAL_FLASH_EndOfOperationCallback>
 8002e92:	e011      	b.n	8002eb8 <HAL_FLASH_IRQHandler+0x180>
          }
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 8002e94:	4b17      	ldr	r3, [pc, #92]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002e96:	781b      	ldrb	r3, [r3, #0]
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	2b04      	cmp	r3, #4
 8002e9c:	d106      	bne.n	8002eac <HAL_FLASH_IRQHandler+0x174>
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 8002e9e:	4b15      	ldr	r3, [pc, #84]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	3b02      	subs	r3, #2
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f000 f827 	bl	8002ef8 <HAL_FLASH_EndOfOperationCallback>
 8002eaa:	e005      	b.n	8002eb8 <HAL_FLASH_IRQHandler+0x180>
          }
          else 
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 8002eac:	4b11      	ldr	r3, [pc, #68]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	3b06      	subs	r3, #6
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f000 f820 	bl	8002ef8 <HAL_FLASH_EndOfOperationCallback>
          }
        
          /* Reset Address and stop Program procedure */
          pFlash.Address = 0xFFFFFFFFU;
 8002eb8:	4b0e      	ldr	r3, [pc, #56]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002eba:	f04f 32ff 	mov.w	r2, #4294967295
 8002ebe:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8002ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	701a      	strb	r2, [r3, #0]
      }
    }
  }
#endif 

  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8002ec6:	4b0b      	ldr	r3, [pc, #44]	@ (8002ef4 <HAL_FLASH_IRQHandler+0x1bc>)
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d10b      	bne.n	8002ee8 <HAL_FLASH_IRQHandler+0x1b0>
  
    /* Disable End of FLASH Operation and Error source interrupts for both banks */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP_BANK1 | FLASH_IT_ERR_BANK1 | FLASH_IT_EOP_BANK2 | FLASH_IT_ERR_BANK2);
#else
    /* Operation is completed, disable the PG, PER and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_PER | FLASH_CR_MER));
 8002ed0:	4b07      	ldr	r3, [pc, #28]	@ (8002ef0 <HAL_FLASH_IRQHandler+0x1b8>)
 8002ed2:	691b      	ldr	r3, [r3, #16]
 8002ed4:	4a06      	ldr	r2, [pc, #24]	@ (8002ef0 <HAL_FLASH_IRQHandler+0x1b8>)
 8002ed6:	f023 0307 	bic.w	r3, r3, #7
 8002eda:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation and Error source interrupts */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 8002edc:	4b04      	ldr	r3, [pc, #16]	@ (8002ef0 <HAL_FLASH_IRQHandler+0x1b8>)
 8002ede:	691b      	ldr	r3, [r3, #16]
 8002ee0:	4a03      	ldr	r2, [pc, #12]	@ (8002ef0 <HAL_FLASH_IRQHandler+0x1b8>)
 8002ee2:	f423 53a0 	bic.w	r3, r3, #5120	@ 0x1400
 8002ee6:	6113      	str	r3, [r2, #16]
#endif /* FLASH_BANK2_END */

  }
}
 8002ee8:	bf00      	nop
 8002eea:	3708      	adds	r7, #8
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	40022000 	.word	0x40022000
 8002ef4:	20000328 	.word	0x20000328

08002ef8 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFF, it means that all the selected pages have been erased)
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b083      	sub	sp, #12
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8002f00:	bf00      	nop
 8002f02:	370c      	adds	r7, #12
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bc80      	pop	{r7}
 8002f08:	4770      	bx	lr

08002f0a <HAL_FLASH_OperationErrorCallback>:
  *                 - Pages Erase: Address of the page which returned an error
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8002f0a:	b480      	push	{r7}
 8002f0c:	b083      	sub	sp, #12
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 8002f12:	bf00      	nop
 8002f14:	370c      	adds	r7, #12
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bc80      	pop	{r7}
 8002f1a:	4770      	bx	lr

08002f1c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002f22:	2300      	movs	r3, #0
 8002f24:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002f26:	4b0d      	ldr	r3, [pc, #52]	@ (8002f5c <HAL_FLASH_Unlock+0x40>)
 8002f28:	691b      	ldr	r3, [r3, #16]
 8002f2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00d      	beq.n	8002f4e <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002f32:	4b0a      	ldr	r3, [pc, #40]	@ (8002f5c <HAL_FLASH_Unlock+0x40>)
 8002f34:	4a0a      	ldr	r2, [pc, #40]	@ (8002f60 <HAL_FLASH_Unlock+0x44>)
 8002f36:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002f38:	4b08      	ldr	r3, [pc, #32]	@ (8002f5c <HAL_FLASH_Unlock+0x40>)
 8002f3a:	4a0a      	ldr	r2, [pc, #40]	@ (8002f64 <HAL_FLASH_Unlock+0x48>)
 8002f3c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002f3e:	4b07      	ldr	r3, [pc, #28]	@ (8002f5c <HAL_FLASH_Unlock+0x40>)
 8002f40:	691b      	ldr	r3, [r3, #16]
 8002f42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d001      	beq.n	8002f4e <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8002f4e:	79fb      	ldrb	r3, [r7, #7]
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	370c      	adds	r7, #12
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bc80      	pop	{r7}
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	40022000 	.word	0x40022000
 8002f60:	45670123 	.word	0x45670123
 8002f64:	cdef89ab 	.word	0xcdef89ab

08002f68 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002f6c:	4b05      	ldr	r3, [pc, #20]	@ (8002f84 <HAL_FLASH_Lock+0x1c>)
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	4a04      	ldr	r2, [pc, #16]	@ (8002f84 <HAL_FLASH_Lock+0x1c>)
 8002f72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f76:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bc80      	pop	{r7}
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	40022000 	.word	0x40022000

08002f88 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
 8002f90:	460b      	mov	r3, r1
 8002f92:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002f94:	4b08      	ldr	r3, [pc, #32]	@ (8002fb8 <FLASH_Program_HalfWord+0x30>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002f9a:	4b08      	ldr	r3, [pc, #32]	@ (8002fbc <FLASH_Program_HalfWord+0x34>)
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	4a07      	ldr	r2, [pc, #28]	@ (8002fbc <FLASH_Program_HalfWord+0x34>)
 8002fa0:	f043 0301 	orr.w	r3, r3, #1
 8002fa4:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	887a      	ldrh	r2, [r7, #2]
 8002faa:	801a      	strh	r2, [r3, #0]
}
 8002fac:	bf00      	nop
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bc80      	pop	{r7}
 8002fb4:	4770      	bx	lr
 8002fb6:	bf00      	nop
 8002fb8:	20000328 	.word	0x20000328
 8002fbc:	40022000 	.word	0x40022000

08002fc0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002fc8:	f7fe fdf6 	bl	8001bb8 <HAL_GetTick>
 8002fcc:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002fce:	e010      	b.n	8002ff2 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fd6:	d00c      	beq.n	8002ff2 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d007      	beq.n	8002fee <FLASH_WaitForLastOperation+0x2e>
 8002fde:	f7fe fdeb 	bl	8001bb8 <HAL_GetTick>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d201      	bcs.n	8002ff2 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	e025      	b.n	800303e <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002ff2:	4b15      	ldr	r3, [pc, #84]	@ (8003048 <FLASH_WaitForLastOperation+0x88>)
 8002ff4:	68db      	ldr	r3, [r3, #12]
 8002ff6:	f003 0301 	and.w	r3, r3, #1
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d1e8      	bne.n	8002fd0 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002ffe:	4b12      	ldr	r3, [pc, #72]	@ (8003048 <FLASH_WaitForLastOperation+0x88>)
 8003000:	68db      	ldr	r3, [r3, #12]
 8003002:	f003 0320 	and.w	r3, r3, #32
 8003006:	2b00      	cmp	r3, #0
 8003008:	d002      	beq.n	8003010 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800300a:	4b0f      	ldr	r3, [pc, #60]	@ (8003048 <FLASH_WaitForLastOperation+0x88>)
 800300c:	2220      	movs	r2, #32
 800300e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003010:	4b0d      	ldr	r3, [pc, #52]	@ (8003048 <FLASH_WaitForLastOperation+0x88>)
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	f003 0310 	and.w	r3, r3, #16
 8003018:	2b00      	cmp	r3, #0
 800301a:	d10b      	bne.n	8003034 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800301c:	4b0a      	ldr	r3, [pc, #40]	@ (8003048 <FLASH_WaitForLastOperation+0x88>)
 800301e:	69db      	ldr	r3, [r3, #28]
 8003020:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003024:	2b00      	cmp	r3, #0
 8003026:	d105      	bne.n	8003034 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003028:	4b07      	ldr	r3, [pc, #28]	@ (8003048 <FLASH_WaitForLastOperation+0x88>)
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003030:	2b00      	cmp	r3, #0
 8003032:	d003      	beq.n	800303c <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003034:	f000 f80a 	bl	800304c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e000      	b.n	800303e <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 800303c:	2300      	movs	r3, #0
}
 800303e:	4618      	mov	r0, r3
 8003040:	3710      	adds	r7, #16
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	40022000 	.word	0x40022000

0800304c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8003052:	2300      	movs	r3, #0
 8003054:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8003056:	4b23      	ldr	r3, [pc, #140]	@ (80030e4 <FLASH_SetErrorCode+0x98>)
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	f003 0310 	and.w	r3, r3, #16
 800305e:	2b00      	cmp	r3, #0
 8003060:	d009      	beq.n	8003076 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003062:	4b21      	ldr	r3, [pc, #132]	@ (80030e8 <FLASH_SetErrorCode+0x9c>)
 8003064:	69db      	ldr	r3, [r3, #28]
 8003066:	f043 0302 	orr.w	r3, r3, #2
 800306a:	4a1f      	ldr	r2, [pc, #124]	@ (80030e8 <FLASH_SetErrorCode+0x9c>)
 800306c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f043 0310 	orr.w	r3, r3, #16
 8003074:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003076:	4b1b      	ldr	r3, [pc, #108]	@ (80030e4 <FLASH_SetErrorCode+0x98>)
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	f003 0304 	and.w	r3, r3, #4
 800307e:	2b00      	cmp	r3, #0
 8003080:	d009      	beq.n	8003096 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8003082:	4b19      	ldr	r3, [pc, #100]	@ (80030e8 <FLASH_SetErrorCode+0x9c>)
 8003084:	69db      	ldr	r3, [r3, #28]
 8003086:	f043 0301 	orr.w	r3, r3, #1
 800308a:	4a17      	ldr	r2, [pc, #92]	@ (80030e8 <FLASH_SetErrorCode+0x9c>)
 800308c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	f043 0304 	orr.w	r3, r3, #4
 8003094:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8003096:	4b13      	ldr	r3, [pc, #76]	@ (80030e4 <FLASH_SetErrorCode+0x98>)
 8003098:	69db      	ldr	r3, [r3, #28]
 800309a:	f003 0301 	and.w	r3, r3, #1
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d00b      	beq.n	80030ba <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80030a2:	4b11      	ldr	r3, [pc, #68]	@ (80030e8 <FLASH_SetErrorCode+0x9c>)
 80030a4:	69db      	ldr	r3, [r3, #28]
 80030a6:	f043 0304 	orr.w	r3, r3, #4
 80030aa:	4a0f      	ldr	r2, [pc, #60]	@ (80030e8 <FLASH_SetErrorCode+0x9c>)
 80030ac:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80030ae:	4b0d      	ldr	r3, [pc, #52]	@ (80030e4 <FLASH_SetErrorCode+0x98>)
 80030b0:	69db      	ldr	r3, [r3, #28]
 80030b2:	4a0c      	ldr	r2, [pc, #48]	@ (80030e4 <FLASH_SetErrorCode+0x98>)
 80030b4:	f023 0301 	bic.w	r3, r3, #1
 80030b8:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f240 1201 	movw	r2, #257	@ 0x101
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d106      	bne.n	80030d2 <FLASH_SetErrorCode+0x86>
 80030c4:	4b07      	ldr	r3, [pc, #28]	@ (80030e4 <FLASH_SetErrorCode+0x98>)
 80030c6:	69db      	ldr	r3, [r3, #28]
 80030c8:	4a06      	ldr	r2, [pc, #24]	@ (80030e4 <FLASH_SetErrorCode+0x98>)
 80030ca:	f023 0301 	bic.w	r3, r3, #1
 80030ce:	61d3      	str	r3, [r2, #28]
}  
 80030d0:	e002      	b.n	80030d8 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80030d2:	4a04      	ldr	r2, [pc, #16]	@ (80030e4 <FLASH_SetErrorCode+0x98>)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	60d3      	str	r3, [r2, #12]
}  
 80030d8:	bf00      	nop
 80030da:	370c      	adds	r7, #12
 80030dc:	46bd      	mov	sp, r7
 80030de:	bc80      	pop	{r7}
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop
 80030e4:	40022000 	.word	0x40022000
 80030e8:	20000328 	.word	0x20000328

080030ec <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80030fa:	2300      	movs	r3, #0
 80030fc:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80030fe:	4b2f      	ldr	r3, [pc, #188]	@ (80031bc <HAL_FLASHEx_Erase+0xd0>)
 8003100:	7e1b      	ldrb	r3, [r3, #24]
 8003102:	2b01      	cmp	r3, #1
 8003104:	d101      	bne.n	800310a <HAL_FLASHEx_Erase+0x1e>
 8003106:	2302      	movs	r3, #2
 8003108:	e053      	b.n	80031b2 <HAL_FLASHEx_Erase+0xc6>
 800310a:	4b2c      	ldr	r3, [pc, #176]	@ (80031bc <HAL_FLASHEx_Erase+0xd0>)
 800310c:	2201      	movs	r2, #1
 800310e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	2b02      	cmp	r3, #2
 8003116:	d116      	bne.n	8003146 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003118:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800311c:	f7ff ff50 	bl	8002fc0 <FLASH_WaitForLastOperation>
 8003120:	4603      	mov	r3, r0
 8003122:	2b00      	cmp	r3, #0
 8003124:	d141      	bne.n	80031aa <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8003126:	2001      	movs	r0, #1
 8003128:	f000 f84c 	bl	80031c4 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800312c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003130:	f7ff ff46 	bl	8002fc0 <FLASH_WaitForLastOperation>
 8003134:	4603      	mov	r3, r0
 8003136:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003138:	4b21      	ldr	r3, [pc, #132]	@ (80031c0 <HAL_FLASHEx_Erase+0xd4>)
 800313a:	691b      	ldr	r3, [r3, #16]
 800313c:	4a20      	ldr	r2, [pc, #128]	@ (80031c0 <HAL_FLASHEx_Erase+0xd4>)
 800313e:	f023 0304 	bic.w	r3, r3, #4
 8003142:	6113      	str	r3, [r2, #16]
 8003144:	e031      	b.n	80031aa <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003146:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800314a:	f7ff ff39 	bl	8002fc0 <FLASH_WaitForLastOperation>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d12a      	bne.n	80031aa <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	f04f 32ff 	mov.w	r2, #4294967295
 800315a:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	60bb      	str	r3, [r7, #8]
 8003162:	e019      	b.n	8003198 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8003164:	68b8      	ldr	r0, [r7, #8]
 8003166:	f000 f849 	bl	80031fc <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800316a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800316e:	f7ff ff27 	bl	8002fc0 <FLASH_WaitForLastOperation>
 8003172:	4603      	mov	r3, r0
 8003174:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8003176:	4b12      	ldr	r3, [pc, #72]	@ (80031c0 <HAL_FLASHEx_Erase+0xd4>)
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	4a11      	ldr	r2, [pc, #68]	@ (80031c0 <HAL_FLASHEx_Erase+0xd4>)
 800317c:	f023 0302 	bic.w	r3, r3, #2
 8003180:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8003182:	7bfb      	ldrb	r3, [r7, #15]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d003      	beq.n	8003190 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	68ba      	ldr	r2, [r7, #8]
 800318c:	601a      	str	r2, [r3, #0]
            break;
 800318e:	e00c      	b.n	80031aa <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003196:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	029a      	lsls	r2, r3, #10
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	4413      	add	r3, r2
 80031a4:	68ba      	ldr	r2, [r7, #8]
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d3dc      	bcc.n	8003164 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80031aa:	4b04      	ldr	r3, [pc, #16]	@ (80031bc <HAL_FLASHEx_Erase+0xd0>)
 80031ac:	2200      	movs	r2, #0
 80031ae:	761a      	strb	r2, [r3, #24]

  return status;
 80031b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3710      	adds	r7, #16
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	20000328 	.word	0x20000328
 80031c0:	40022000 	.word	0x40022000

080031c4 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80031cc:	4b09      	ldr	r3, [pc, #36]	@ (80031f4 <FLASH_MassErase+0x30>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80031d2:	4b09      	ldr	r3, [pc, #36]	@ (80031f8 <FLASH_MassErase+0x34>)
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	4a08      	ldr	r2, [pc, #32]	@ (80031f8 <FLASH_MassErase+0x34>)
 80031d8:	f043 0304 	orr.w	r3, r3, #4
 80031dc:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80031de:	4b06      	ldr	r3, [pc, #24]	@ (80031f8 <FLASH_MassErase+0x34>)
 80031e0:	691b      	ldr	r3, [r3, #16]
 80031e2:	4a05      	ldr	r2, [pc, #20]	@ (80031f8 <FLASH_MassErase+0x34>)
 80031e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80031e8:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80031ea:	bf00      	nop
 80031ec:	370c      	adds	r7, #12
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bc80      	pop	{r7}
 80031f2:	4770      	bx	lr
 80031f4:	20000328 	.word	0x20000328
 80031f8:	40022000 	.word	0x40022000

080031fc <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003204:	4b0b      	ldr	r3, [pc, #44]	@ (8003234 <FLASH_PageErase+0x38>)
 8003206:	2200      	movs	r2, #0
 8003208:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800320a:	4b0b      	ldr	r3, [pc, #44]	@ (8003238 <FLASH_PageErase+0x3c>)
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	4a0a      	ldr	r2, [pc, #40]	@ (8003238 <FLASH_PageErase+0x3c>)
 8003210:	f043 0302 	orr.w	r3, r3, #2
 8003214:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8003216:	4a08      	ldr	r2, [pc, #32]	@ (8003238 <FLASH_PageErase+0x3c>)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800321c:	4b06      	ldr	r3, [pc, #24]	@ (8003238 <FLASH_PageErase+0x3c>)
 800321e:	691b      	ldr	r3, [r3, #16]
 8003220:	4a05      	ldr	r2, [pc, #20]	@ (8003238 <FLASH_PageErase+0x3c>)
 8003222:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003226:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003228:	bf00      	nop
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	bc80      	pop	{r7}
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	20000328 	.word	0x20000328
 8003238:	40022000 	.word	0x40022000

0800323c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800323c:	b480      	push	{r7}
 800323e:	b08b      	sub	sp, #44	@ 0x2c
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003246:	2300      	movs	r3, #0
 8003248:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800324a:	2300      	movs	r3, #0
 800324c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800324e:	e169      	b.n	8003524 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003250:	2201      	movs	r2, #1
 8003252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003254:	fa02 f303 	lsl.w	r3, r2, r3
 8003258:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	69fa      	ldr	r2, [r7, #28]
 8003260:	4013      	ands	r3, r2
 8003262:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003264:	69ba      	ldr	r2, [r7, #24]
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	429a      	cmp	r2, r3
 800326a:	f040 8158 	bne.w	800351e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	4a9a      	ldr	r2, [pc, #616]	@ (80034dc <HAL_GPIO_Init+0x2a0>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d05e      	beq.n	8003336 <HAL_GPIO_Init+0xfa>
 8003278:	4a98      	ldr	r2, [pc, #608]	@ (80034dc <HAL_GPIO_Init+0x2a0>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d875      	bhi.n	800336a <HAL_GPIO_Init+0x12e>
 800327e:	4a98      	ldr	r2, [pc, #608]	@ (80034e0 <HAL_GPIO_Init+0x2a4>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d058      	beq.n	8003336 <HAL_GPIO_Init+0xfa>
 8003284:	4a96      	ldr	r2, [pc, #600]	@ (80034e0 <HAL_GPIO_Init+0x2a4>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d86f      	bhi.n	800336a <HAL_GPIO_Init+0x12e>
 800328a:	4a96      	ldr	r2, [pc, #600]	@ (80034e4 <HAL_GPIO_Init+0x2a8>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d052      	beq.n	8003336 <HAL_GPIO_Init+0xfa>
 8003290:	4a94      	ldr	r2, [pc, #592]	@ (80034e4 <HAL_GPIO_Init+0x2a8>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d869      	bhi.n	800336a <HAL_GPIO_Init+0x12e>
 8003296:	4a94      	ldr	r2, [pc, #592]	@ (80034e8 <HAL_GPIO_Init+0x2ac>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d04c      	beq.n	8003336 <HAL_GPIO_Init+0xfa>
 800329c:	4a92      	ldr	r2, [pc, #584]	@ (80034e8 <HAL_GPIO_Init+0x2ac>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d863      	bhi.n	800336a <HAL_GPIO_Init+0x12e>
 80032a2:	4a92      	ldr	r2, [pc, #584]	@ (80034ec <HAL_GPIO_Init+0x2b0>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d046      	beq.n	8003336 <HAL_GPIO_Init+0xfa>
 80032a8:	4a90      	ldr	r2, [pc, #576]	@ (80034ec <HAL_GPIO_Init+0x2b0>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d85d      	bhi.n	800336a <HAL_GPIO_Init+0x12e>
 80032ae:	2b12      	cmp	r3, #18
 80032b0:	d82a      	bhi.n	8003308 <HAL_GPIO_Init+0xcc>
 80032b2:	2b12      	cmp	r3, #18
 80032b4:	d859      	bhi.n	800336a <HAL_GPIO_Init+0x12e>
 80032b6:	a201      	add	r2, pc, #4	@ (adr r2, 80032bc <HAL_GPIO_Init+0x80>)
 80032b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032bc:	08003337 	.word	0x08003337
 80032c0:	08003311 	.word	0x08003311
 80032c4:	08003323 	.word	0x08003323
 80032c8:	08003365 	.word	0x08003365
 80032cc:	0800336b 	.word	0x0800336b
 80032d0:	0800336b 	.word	0x0800336b
 80032d4:	0800336b 	.word	0x0800336b
 80032d8:	0800336b 	.word	0x0800336b
 80032dc:	0800336b 	.word	0x0800336b
 80032e0:	0800336b 	.word	0x0800336b
 80032e4:	0800336b 	.word	0x0800336b
 80032e8:	0800336b 	.word	0x0800336b
 80032ec:	0800336b 	.word	0x0800336b
 80032f0:	0800336b 	.word	0x0800336b
 80032f4:	0800336b 	.word	0x0800336b
 80032f8:	0800336b 	.word	0x0800336b
 80032fc:	0800336b 	.word	0x0800336b
 8003300:	08003319 	.word	0x08003319
 8003304:	0800332d 	.word	0x0800332d
 8003308:	4a79      	ldr	r2, [pc, #484]	@ (80034f0 <HAL_GPIO_Init+0x2b4>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d013      	beq.n	8003336 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800330e:	e02c      	b.n	800336a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	623b      	str	r3, [r7, #32]
          break;
 8003316:	e029      	b.n	800336c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	3304      	adds	r3, #4
 800331e:	623b      	str	r3, [r7, #32]
          break;
 8003320:	e024      	b.n	800336c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	68db      	ldr	r3, [r3, #12]
 8003326:	3308      	adds	r3, #8
 8003328:	623b      	str	r3, [r7, #32]
          break;
 800332a:	e01f      	b.n	800336c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	330c      	adds	r3, #12
 8003332:	623b      	str	r3, [r7, #32]
          break;
 8003334:	e01a      	b.n	800336c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d102      	bne.n	8003344 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800333e:	2304      	movs	r3, #4
 8003340:	623b      	str	r3, [r7, #32]
          break;
 8003342:	e013      	b.n	800336c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	2b01      	cmp	r3, #1
 800334a:	d105      	bne.n	8003358 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800334c:	2308      	movs	r3, #8
 800334e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	69fa      	ldr	r2, [r7, #28]
 8003354:	611a      	str	r2, [r3, #16]
          break;
 8003356:	e009      	b.n	800336c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003358:	2308      	movs	r3, #8
 800335a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	69fa      	ldr	r2, [r7, #28]
 8003360:	615a      	str	r2, [r3, #20]
          break;
 8003362:	e003      	b.n	800336c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003364:	2300      	movs	r3, #0
 8003366:	623b      	str	r3, [r7, #32]
          break;
 8003368:	e000      	b.n	800336c <HAL_GPIO_Init+0x130>
          break;
 800336a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800336c:	69bb      	ldr	r3, [r7, #24]
 800336e:	2bff      	cmp	r3, #255	@ 0xff
 8003370:	d801      	bhi.n	8003376 <HAL_GPIO_Init+0x13a>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	e001      	b.n	800337a <HAL_GPIO_Init+0x13e>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	3304      	adds	r3, #4
 800337a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	2bff      	cmp	r3, #255	@ 0xff
 8003380:	d802      	bhi.n	8003388 <HAL_GPIO_Init+0x14c>
 8003382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	e002      	b.n	800338e <HAL_GPIO_Init+0x152>
 8003388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800338a:	3b08      	subs	r3, #8
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	210f      	movs	r1, #15
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	fa01 f303 	lsl.w	r3, r1, r3
 800339c:	43db      	mvns	r3, r3
 800339e:	401a      	ands	r2, r3
 80033a0:	6a39      	ldr	r1, [r7, #32]
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	fa01 f303 	lsl.w	r3, r1, r3
 80033a8:	431a      	orrs	r2, r3
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	f000 80b1 	beq.w	800351e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80033bc:	4b4d      	ldr	r3, [pc, #308]	@ (80034f4 <HAL_GPIO_Init+0x2b8>)
 80033be:	699b      	ldr	r3, [r3, #24]
 80033c0:	4a4c      	ldr	r2, [pc, #304]	@ (80034f4 <HAL_GPIO_Init+0x2b8>)
 80033c2:	f043 0301 	orr.w	r3, r3, #1
 80033c6:	6193      	str	r3, [r2, #24]
 80033c8:	4b4a      	ldr	r3, [pc, #296]	@ (80034f4 <HAL_GPIO_Init+0x2b8>)
 80033ca:	699b      	ldr	r3, [r3, #24]
 80033cc:	f003 0301 	and.w	r3, r3, #1
 80033d0:	60bb      	str	r3, [r7, #8]
 80033d2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80033d4:	4a48      	ldr	r2, [pc, #288]	@ (80034f8 <HAL_GPIO_Init+0x2bc>)
 80033d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d8:	089b      	lsrs	r3, r3, #2
 80033da:	3302      	adds	r3, #2
 80033dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033e0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80033e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e4:	f003 0303 	and.w	r3, r3, #3
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	220f      	movs	r2, #15
 80033ec:	fa02 f303 	lsl.w	r3, r2, r3
 80033f0:	43db      	mvns	r3, r3
 80033f2:	68fa      	ldr	r2, [r7, #12]
 80033f4:	4013      	ands	r3, r2
 80033f6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	4a40      	ldr	r2, [pc, #256]	@ (80034fc <HAL_GPIO_Init+0x2c0>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d013      	beq.n	8003428 <HAL_GPIO_Init+0x1ec>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	4a3f      	ldr	r2, [pc, #252]	@ (8003500 <HAL_GPIO_Init+0x2c4>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d00d      	beq.n	8003424 <HAL_GPIO_Init+0x1e8>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	4a3e      	ldr	r2, [pc, #248]	@ (8003504 <HAL_GPIO_Init+0x2c8>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d007      	beq.n	8003420 <HAL_GPIO_Init+0x1e4>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	4a3d      	ldr	r2, [pc, #244]	@ (8003508 <HAL_GPIO_Init+0x2cc>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d101      	bne.n	800341c <HAL_GPIO_Init+0x1e0>
 8003418:	2303      	movs	r3, #3
 800341a:	e006      	b.n	800342a <HAL_GPIO_Init+0x1ee>
 800341c:	2304      	movs	r3, #4
 800341e:	e004      	b.n	800342a <HAL_GPIO_Init+0x1ee>
 8003420:	2302      	movs	r3, #2
 8003422:	e002      	b.n	800342a <HAL_GPIO_Init+0x1ee>
 8003424:	2301      	movs	r3, #1
 8003426:	e000      	b.n	800342a <HAL_GPIO_Init+0x1ee>
 8003428:	2300      	movs	r3, #0
 800342a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800342c:	f002 0203 	and.w	r2, r2, #3
 8003430:	0092      	lsls	r2, r2, #2
 8003432:	4093      	lsls	r3, r2
 8003434:	68fa      	ldr	r2, [r7, #12]
 8003436:	4313      	orrs	r3, r2
 8003438:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800343a:	492f      	ldr	r1, [pc, #188]	@ (80034f8 <HAL_GPIO_Init+0x2bc>)
 800343c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800343e:	089b      	lsrs	r3, r3, #2
 8003440:	3302      	adds	r3, #2
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003450:	2b00      	cmp	r3, #0
 8003452:	d006      	beq.n	8003462 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003454:	4b2d      	ldr	r3, [pc, #180]	@ (800350c <HAL_GPIO_Init+0x2d0>)
 8003456:	689a      	ldr	r2, [r3, #8]
 8003458:	492c      	ldr	r1, [pc, #176]	@ (800350c <HAL_GPIO_Init+0x2d0>)
 800345a:	69bb      	ldr	r3, [r7, #24]
 800345c:	4313      	orrs	r3, r2
 800345e:	608b      	str	r3, [r1, #8]
 8003460:	e006      	b.n	8003470 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003462:	4b2a      	ldr	r3, [pc, #168]	@ (800350c <HAL_GPIO_Init+0x2d0>)
 8003464:	689a      	ldr	r2, [r3, #8]
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	43db      	mvns	r3, r3
 800346a:	4928      	ldr	r1, [pc, #160]	@ (800350c <HAL_GPIO_Init+0x2d0>)
 800346c:	4013      	ands	r3, r2
 800346e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d006      	beq.n	800348a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800347c:	4b23      	ldr	r3, [pc, #140]	@ (800350c <HAL_GPIO_Init+0x2d0>)
 800347e:	68da      	ldr	r2, [r3, #12]
 8003480:	4922      	ldr	r1, [pc, #136]	@ (800350c <HAL_GPIO_Init+0x2d0>)
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	4313      	orrs	r3, r2
 8003486:	60cb      	str	r3, [r1, #12]
 8003488:	e006      	b.n	8003498 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800348a:	4b20      	ldr	r3, [pc, #128]	@ (800350c <HAL_GPIO_Init+0x2d0>)
 800348c:	68da      	ldr	r2, [r3, #12]
 800348e:	69bb      	ldr	r3, [r7, #24]
 8003490:	43db      	mvns	r3, r3
 8003492:	491e      	ldr	r1, [pc, #120]	@ (800350c <HAL_GPIO_Init+0x2d0>)
 8003494:	4013      	ands	r3, r2
 8003496:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d006      	beq.n	80034b2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80034a4:	4b19      	ldr	r3, [pc, #100]	@ (800350c <HAL_GPIO_Init+0x2d0>)
 80034a6:	685a      	ldr	r2, [r3, #4]
 80034a8:	4918      	ldr	r1, [pc, #96]	@ (800350c <HAL_GPIO_Init+0x2d0>)
 80034aa:	69bb      	ldr	r3, [r7, #24]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	604b      	str	r3, [r1, #4]
 80034b0:	e006      	b.n	80034c0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80034b2:	4b16      	ldr	r3, [pc, #88]	@ (800350c <HAL_GPIO_Init+0x2d0>)
 80034b4:	685a      	ldr	r2, [r3, #4]
 80034b6:	69bb      	ldr	r3, [r7, #24]
 80034b8:	43db      	mvns	r3, r3
 80034ba:	4914      	ldr	r1, [pc, #80]	@ (800350c <HAL_GPIO_Init+0x2d0>)
 80034bc:	4013      	ands	r3, r2
 80034be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d021      	beq.n	8003510 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80034cc:	4b0f      	ldr	r3, [pc, #60]	@ (800350c <HAL_GPIO_Init+0x2d0>)
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	490e      	ldr	r1, [pc, #56]	@ (800350c <HAL_GPIO_Init+0x2d0>)
 80034d2:	69bb      	ldr	r3, [r7, #24]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	600b      	str	r3, [r1, #0]
 80034d8:	e021      	b.n	800351e <HAL_GPIO_Init+0x2e2>
 80034da:	bf00      	nop
 80034dc:	10320000 	.word	0x10320000
 80034e0:	10310000 	.word	0x10310000
 80034e4:	10220000 	.word	0x10220000
 80034e8:	10210000 	.word	0x10210000
 80034ec:	10120000 	.word	0x10120000
 80034f0:	10110000 	.word	0x10110000
 80034f4:	40021000 	.word	0x40021000
 80034f8:	40010000 	.word	0x40010000
 80034fc:	40010800 	.word	0x40010800
 8003500:	40010c00 	.word	0x40010c00
 8003504:	40011000 	.word	0x40011000
 8003508:	40011400 	.word	0x40011400
 800350c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003510:	4b0b      	ldr	r3, [pc, #44]	@ (8003540 <HAL_GPIO_Init+0x304>)
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	69bb      	ldr	r3, [r7, #24]
 8003516:	43db      	mvns	r3, r3
 8003518:	4909      	ldr	r1, [pc, #36]	@ (8003540 <HAL_GPIO_Init+0x304>)
 800351a:	4013      	ands	r3, r2
 800351c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800351e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003520:	3301      	adds	r3, #1
 8003522:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352a:	fa22 f303 	lsr.w	r3, r2, r3
 800352e:	2b00      	cmp	r3, #0
 8003530:	f47f ae8e 	bne.w	8003250 <HAL_GPIO_Init+0x14>
  }
}
 8003534:	bf00      	nop
 8003536:	bf00      	nop
 8003538:	372c      	adds	r7, #44	@ 0x2c
 800353a:	46bd      	mov	sp, r7
 800353c:	bc80      	pop	{r7}
 800353e:	4770      	bx	lr
 8003540:	40010400 	.word	0x40010400

08003544 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003544:	b480      	push	{r7}
 8003546:	b083      	sub	sp, #12
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	460b      	mov	r3, r1
 800354e:	807b      	strh	r3, [r7, #2]
 8003550:	4613      	mov	r3, r2
 8003552:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003554:	787b      	ldrb	r3, [r7, #1]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d003      	beq.n	8003562 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800355a:	887a      	ldrh	r2, [r7, #2]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003560:	e003      	b.n	800356a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003562:	887b      	ldrh	r3, [r7, #2]
 8003564:	041a      	lsls	r2, r3, #16
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	611a      	str	r2, [r3, #16]
}
 800356a:	bf00      	nop
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	bc80      	pop	{r7}
 8003572:	4770      	bx	lr

08003574 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b082      	sub	sp, #8
 8003578:	af00      	add	r7, sp, #0
 800357a:	4603      	mov	r3, r0
 800357c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800357e:	4b08      	ldr	r3, [pc, #32]	@ (80035a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003580:	695a      	ldr	r2, [r3, #20]
 8003582:	88fb      	ldrh	r3, [r7, #6]
 8003584:	4013      	ands	r3, r2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d006      	beq.n	8003598 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800358a:	4a05      	ldr	r2, [pc, #20]	@ (80035a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800358c:	88fb      	ldrh	r3, [r7, #6]
 800358e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003590:	88fb      	ldrh	r3, [r7, #6]
 8003592:	4618      	mov	r0, r3
 8003594:	f004 fdda 	bl	800814c <HAL_GPIO_EXTI_Callback>
  }
}
 8003598:	bf00      	nop
 800359a:	3708      	adds	r7, #8
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	40010400 	.word	0x40010400

080035a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d101      	bne.n	80035b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e12b      	b.n	800380e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d106      	bne.n	80035d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f7fe f8b6 	bl	800173c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2224      	movs	r2, #36	@ 0x24
 80035d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f022 0201 	bic.w	r2, r2, #1
 80035e6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035f6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003606:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003608:	f003 f960 	bl	80068cc <HAL_RCC_GetPCLK1Freq>
 800360c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	4a81      	ldr	r2, [pc, #516]	@ (8003818 <HAL_I2C_Init+0x274>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d807      	bhi.n	8003628 <HAL_I2C_Init+0x84>
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	4a80      	ldr	r2, [pc, #512]	@ (800381c <HAL_I2C_Init+0x278>)
 800361c:	4293      	cmp	r3, r2
 800361e:	bf94      	ite	ls
 8003620:	2301      	movls	r3, #1
 8003622:	2300      	movhi	r3, #0
 8003624:	b2db      	uxtb	r3, r3
 8003626:	e006      	b.n	8003636 <HAL_I2C_Init+0x92>
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	4a7d      	ldr	r2, [pc, #500]	@ (8003820 <HAL_I2C_Init+0x27c>)
 800362c:	4293      	cmp	r3, r2
 800362e:	bf94      	ite	ls
 8003630:	2301      	movls	r3, #1
 8003632:	2300      	movhi	r3, #0
 8003634:	b2db      	uxtb	r3, r3
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e0e7      	b.n	800380e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	4a78      	ldr	r2, [pc, #480]	@ (8003824 <HAL_I2C_Init+0x280>)
 8003642:	fba2 2303 	umull	r2, r3, r2, r3
 8003646:	0c9b      	lsrs	r3, r3, #18
 8003648:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	68ba      	ldr	r2, [r7, #8]
 800365a:	430a      	orrs	r2, r1
 800365c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	6a1b      	ldr	r3, [r3, #32]
 8003664:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	4a6a      	ldr	r2, [pc, #424]	@ (8003818 <HAL_I2C_Init+0x274>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d802      	bhi.n	8003678 <HAL_I2C_Init+0xd4>
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	3301      	adds	r3, #1
 8003676:	e009      	b.n	800368c <HAL_I2C_Init+0xe8>
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800367e:	fb02 f303 	mul.w	r3, r2, r3
 8003682:	4a69      	ldr	r2, [pc, #420]	@ (8003828 <HAL_I2C_Init+0x284>)
 8003684:	fba2 2303 	umull	r2, r3, r2, r3
 8003688:	099b      	lsrs	r3, r3, #6
 800368a:	3301      	adds	r3, #1
 800368c:	687a      	ldr	r2, [r7, #4]
 800368e:	6812      	ldr	r2, [r2, #0]
 8003690:	430b      	orrs	r3, r1
 8003692:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	69db      	ldr	r3, [r3, #28]
 800369a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800369e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	495c      	ldr	r1, [pc, #368]	@ (8003818 <HAL_I2C_Init+0x274>)
 80036a8:	428b      	cmp	r3, r1
 80036aa:	d819      	bhi.n	80036e0 <HAL_I2C_Init+0x13c>
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	1e59      	subs	r1, r3, #1
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	005b      	lsls	r3, r3, #1
 80036b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80036ba:	1c59      	adds	r1, r3, #1
 80036bc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80036c0:	400b      	ands	r3, r1
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d00a      	beq.n	80036dc <HAL_I2C_Init+0x138>
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	1e59      	subs	r1, r3, #1
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	005b      	lsls	r3, r3, #1
 80036d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80036d4:	3301      	adds	r3, #1
 80036d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036da:	e051      	b.n	8003780 <HAL_I2C_Init+0x1dc>
 80036dc:	2304      	movs	r3, #4
 80036de:	e04f      	b.n	8003780 <HAL_I2C_Init+0x1dc>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d111      	bne.n	800370c <HAL_I2C_Init+0x168>
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	1e58      	subs	r0, r3, #1
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6859      	ldr	r1, [r3, #4]
 80036f0:	460b      	mov	r3, r1
 80036f2:	005b      	lsls	r3, r3, #1
 80036f4:	440b      	add	r3, r1
 80036f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80036fa:	3301      	adds	r3, #1
 80036fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003700:	2b00      	cmp	r3, #0
 8003702:	bf0c      	ite	eq
 8003704:	2301      	moveq	r3, #1
 8003706:	2300      	movne	r3, #0
 8003708:	b2db      	uxtb	r3, r3
 800370a:	e012      	b.n	8003732 <HAL_I2C_Init+0x18e>
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	1e58      	subs	r0, r3, #1
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6859      	ldr	r1, [r3, #4]
 8003714:	460b      	mov	r3, r1
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	440b      	add	r3, r1
 800371a:	0099      	lsls	r1, r3, #2
 800371c:	440b      	add	r3, r1
 800371e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003722:	3301      	adds	r3, #1
 8003724:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003728:	2b00      	cmp	r3, #0
 800372a:	bf0c      	ite	eq
 800372c:	2301      	moveq	r3, #1
 800372e:	2300      	movne	r3, #0
 8003730:	b2db      	uxtb	r3, r3
 8003732:	2b00      	cmp	r3, #0
 8003734:	d001      	beq.n	800373a <HAL_I2C_Init+0x196>
 8003736:	2301      	movs	r3, #1
 8003738:	e022      	b.n	8003780 <HAL_I2C_Init+0x1dc>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d10e      	bne.n	8003760 <HAL_I2C_Init+0x1bc>
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	1e58      	subs	r0, r3, #1
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6859      	ldr	r1, [r3, #4]
 800374a:	460b      	mov	r3, r1
 800374c:	005b      	lsls	r3, r3, #1
 800374e:	440b      	add	r3, r1
 8003750:	fbb0 f3f3 	udiv	r3, r0, r3
 8003754:	3301      	adds	r3, #1
 8003756:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800375a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800375e:	e00f      	b.n	8003780 <HAL_I2C_Init+0x1dc>
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	1e58      	subs	r0, r3, #1
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6859      	ldr	r1, [r3, #4]
 8003768:	460b      	mov	r3, r1
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	440b      	add	r3, r1
 800376e:	0099      	lsls	r1, r3, #2
 8003770:	440b      	add	r3, r1
 8003772:	fbb0 f3f3 	udiv	r3, r0, r3
 8003776:	3301      	adds	r3, #1
 8003778:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800377c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003780:	6879      	ldr	r1, [r7, #4]
 8003782:	6809      	ldr	r1, [r1, #0]
 8003784:	4313      	orrs	r3, r2
 8003786:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	69da      	ldr	r2, [r3, #28]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a1b      	ldr	r3, [r3, #32]
 800379a:	431a      	orrs	r2, r3
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	430a      	orrs	r2, r1
 80037a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80037ae:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	6911      	ldr	r1, [r2, #16]
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	68d2      	ldr	r2, [r2, #12]
 80037ba:	4311      	orrs	r1, r2
 80037bc:	687a      	ldr	r2, [r7, #4]
 80037be:	6812      	ldr	r2, [r2, #0]
 80037c0:	430b      	orrs	r3, r1
 80037c2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	68db      	ldr	r3, [r3, #12]
 80037ca:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	695a      	ldr	r2, [r3, #20]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	699b      	ldr	r3, [r3, #24]
 80037d6:	431a      	orrs	r2, r3
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	430a      	orrs	r2, r1
 80037de:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f042 0201 	orr.w	r2, r2, #1
 80037ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2220      	movs	r2, #32
 80037fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800380c:	2300      	movs	r3, #0
}
 800380e:	4618      	mov	r0, r3
 8003810:	3710      	adds	r7, #16
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop
 8003818:	000186a0 	.word	0x000186a0
 800381c:	001e847f 	.word	0x001e847f
 8003820:	003d08ff 	.word	0x003d08ff
 8003824:	431bde83 	.word	0x431bde83
 8003828:	10624dd3 	.word	0x10624dd3

0800382c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800382c:	b480      	push	{r7}
 800382e:	b083      	sub	sp, #12
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	695b      	ldr	r3, [r3, #20]
 800383a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800383e:	2b80      	cmp	r3, #128	@ 0x80
 8003840:	d103      	bne.n	800384a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2200      	movs	r2, #0
 8003848:	611a      	str	r2, [r3, #16]
  }
}
 800384a:	bf00      	nop
 800384c:	370c      	adds	r7, #12
 800384e:	46bd      	mov	sp, r7
 8003850:	bc80      	pop	{r7}
 8003852:	4770      	bx	lr

08003854 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b088      	sub	sp, #32
 8003858:	af02      	add	r7, sp, #8
 800385a:	60f8      	str	r0, [r7, #12]
 800385c:	607a      	str	r2, [r7, #4]
 800385e:	461a      	mov	r2, r3
 8003860:	460b      	mov	r3, r1
 8003862:	817b      	strh	r3, [r7, #10]
 8003864:	4613      	mov	r3, r2
 8003866:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003868:	f7fe f9a6 	bl	8001bb8 <HAL_GetTick>
 800386c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003874:	b2db      	uxtb	r3, r3
 8003876:	2b20      	cmp	r3, #32
 8003878:	f040 80e0 	bne.w	8003a3c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	9300      	str	r3, [sp, #0]
 8003880:	2319      	movs	r3, #25
 8003882:	2201      	movs	r2, #1
 8003884:	4970      	ldr	r1, [pc, #448]	@ (8003a48 <HAL_I2C_Master_Transmit+0x1f4>)
 8003886:	68f8      	ldr	r0, [r7, #12]
 8003888:	f002 f9c8 	bl	8005c1c <I2C_WaitOnFlagUntilTimeout>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d001      	beq.n	8003896 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003892:	2302      	movs	r3, #2
 8003894:	e0d3      	b.n	8003a3e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800389c:	2b01      	cmp	r3, #1
 800389e:	d101      	bne.n	80038a4 <HAL_I2C_Master_Transmit+0x50>
 80038a0:	2302      	movs	r3, #2
 80038a2:	e0cc      	b.n	8003a3e <HAL_I2C_Master_Transmit+0x1ea>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2201      	movs	r2, #1
 80038a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0301 	and.w	r3, r3, #1
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d007      	beq.n	80038ca <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f042 0201 	orr.w	r2, r2, #1
 80038c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038d8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2221      	movs	r2, #33	@ 0x21
 80038de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2210      	movs	r2, #16
 80038e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2200      	movs	r2, #0
 80038ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	893a      	ldrh	r2, [r7, #8]
 80038fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003900:	b29a      	uxth	r2, r3
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	4a50      	ldr	r2, [pc, #320]	@ (8003a4c <HAL_I2C_Master_Transmit+0x1f8>)
 800390a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800390c:	8979      	ldrh	r1, [r7, #10]
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	6a3a      	ldr	r2, [r7, #32]
 8003912:	68f8      	ldr	r0, [r7, #12]
 8003914:	f001 ff8a 	bl	800582c <I2C_MasterRequestWrite>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d001      	beq.n	8003922 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e08d      	b.n	8003a3e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003922:	2300      	movs	r3, #0
 8003924:	613b      	str	r3, [r7, #16]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	695b      	ldr	r3, [r3, #20]
 800392c:	613b      	str	r3, [r7, #16]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	699b      	ldr	r3, [r3, #24]
 8003934:	613b      	str	r3, [r7, #16]
 8003936:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003938:	e066      	b.n	8003a08 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800393a:	697a      	ldr	r2, [r7, #20]
 800393c:	6a39      	ldr	r1, [r7, #32]
 800393e:	68f8      	ldr	r0, [r7, #12]
 8003940:	f002 fa86 	bl	8005e50 <I2C_WaitOnTXEFlagUntilTimeout>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d00d      	beq.n	8003966 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800394e:	2b04      	cmp	r3, #4
 8003950:	d107      	bne.n	8003962 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003960:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e06b      	b.n	8003a3e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396a:	781a      	ldrb	r2, [r3, #0]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003976:	1c5a      	adds	r2, r3, #1
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003980:	b29b      	uxth	r3, r3
 8003982:	3b01      	subs	r3, #1
 8003984:	b29a      	uxth	r2, r3
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800398e:	3b01      	subs	r3, #1
 8003990:	b29a      	uxth	r2, r3
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	695b      	ldr	r3, [r3, #20]
 800399c:	f003 0304 	and.w	r3, r3, #4
 80039a0:	2b04      	cmp	r3, #4
 80039a2:	d11b      	bne.n	80039dc <HAL_I2C_Master_Transmit+0x188>
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d017      	beq.n	80039dc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b0:	781a      	ldrb	r2, [r3, #0]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039bc:	1c5a      	adds	r2, r3, #1
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039c6:	b29b      	uxth	r3, r3
 80039c8:	3b01      	subs	r3, #1
 80039ca:	b29a      	uxth	r2, r3
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039d4:	3b01      	subs	r3, #1
 80039d6:	b29a      	uxth	r2, r3
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039dc:	697a      	ldr	r2, [r7, #20]
 80039de:	6a39      	ldr	r1, [r7, #32]
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f002 fa7d 	bl	8005ee0 <I2C_WaitOnBTFFlagUntilTimeout>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d00d      	beq.n	8003a08 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f0:	2b04      	cmp	r3, #4
 80039f2:	d107      	bne.n	8003a04 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a02:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e01a      	b.n	8003a3e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d194      	bne.n	800393a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2220      	movs	r2, #32
 8003a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2200      	movs	r2, #0
 8003a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	e000      	b.n	8003a3e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a3c:	2302      	movs	r3, #2
  }
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3718      	adds	r7, #24
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	00100002 	.word	0x00100002
 8003a4c:	ffff0000 	.word	0xffff0000

08003a50 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b08c      	sub	sp, #48	@ 0x30
 8003a54:	af02      	add	r7, sp, #8
 8003a56:	60f8      	str	r0, [r7, #12]
 8003a58:	607a      	str	r2, [r7, #4]
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	460b      	mov	r3, r1
 8003a5e:	817b      	strh	r3, [r7, #10]
 8003a60:	4613      	mov	r3, r2
 8003a62:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003a64:	2300      	movs	r3, #0
 8003a66:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a68:	f7fe f8a6 	bl	8001bb8 <HAL_GetTick>
 8003a6c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	2b20      	cmp	r3, #32
 8003a78:	f040 824b 	bne.w	8003f12 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a7e:	9300      	str	r3, [sp, #0]
 8003a80:	2319      	movs	r3, #25
 8003a82:	2201      	movs	r2, #1
 8003a84:	497f      	ldr	r1, [pc, #508]	@ (8003c84 <HAL_I2C_Master_Receive+0x234>)
 8003a86:	68f8      	ldr	r0, [r7, #12]
 8003a88:	f002 f8c8 	bl	8005c1c <I2C_WaitOnFlagUntilTimeout>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d001      	beq.n	8003a96 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003a92:	2302      	movs	r3, #2
 8003a94:	e23e      	b.n	8003f14 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d101      	bne.n	8003aa4 <HAL_I2C_Master_Receive+0x54>
 8003aa0:	2302      	movs	r3, #2
 8003aa2:	e237      	b.n	8003f14 <HAL_I2C_Master_Receive+0x4c4>
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0301 	and.w	r3, r3, #1
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d007      	beq.n	8003aca <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f042 0201 	orr.w	r2, r2, #1
 8003ac8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ad8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2222      	movs	r2, #34	@ 0x22
 8003ade:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2210      	movs	r2, #16
 8003ae6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2200      	movs	r2, #0
 8003aee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	893a      	ldrh	r2, [r7, #8]
 8003afa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b00:	b29a      	uxth	r2, r3
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	4a5f      	ldr	r2, [pc, #380]	@ (8003c88 <HAL_I2C_Master_Receive+0x238>)
 8003b0a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003b0c:	8979      	ldrh	r1, [r7, #10]
 8003b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b12:	68f8      	ldr	r0, [r7, #12]
 8003b14:	f001 ff0c 	bl	8005930 <I2C_MasterRequestRead>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d001      	beq.n	8003b22 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e1f8      	b.n	8003f14 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d113      	bne.n	8003b52 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	61fb      	str	r3, [r7, #28]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	695b      	ldr	r3, [r3, #20]
 8003b34:	61fb      	str	r3, [r7, #28]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	699b      	ldr	r3, [r3, #24]
 8003b3c:	61fb      	str	r3, [r7, #28]
 8003b3e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b4e:	601a      	str	r2, [r3, #0]
 8003b50:	e1cc      	b.n	8003eec <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d11e      	bne.n	8003b98 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b68:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003b6a:	b672      	cpsid	i
}
 8003b6c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b6e:	2300      	movs	r3, #0
 8003b70:	61bb      	str	r3, [r7, #24]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	695b      	ldr	r3, [r3, #20]
 8003b78:	61bb      	str	r3, [r7, #24]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	699b      	ldr	r3, [r3, #24]
 8003b80:	61bb      	str	r3, [r7, #24]
 8003b82:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b92:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003b94:	b662      	cpsie	i
}
 8003b96:	e035      	b.n	8003c04 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b9c:	2b02      	cmp	r3, #2
 8003b9e:	d11e      	bne.n	8003bde <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003bb0:	b672      	cpsid	i
}
 8003bb2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	617b      	str	r3, [r7, #20]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	695b      	ldr	r3, [r3, #20]
 8003bbe:	617b      	str	r3, [r7, #20]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	699b      	ldr	r3, [r3, #24]
 8003bc6:	617b      	str	r3, [r7, #20]
 8003bc8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bd8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003bda:	b662      	cpsie	i
}
 8003bdc:	e012      	b.n	8003c04 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003bec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bee:	2300      	movs	r3, #0
 8003bf0:	613b      	str	r3, [r7, #16]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	695b      	ldr	r3, [r3, #20]
 8003bf8:	613b      	str	r3, [r7, #16]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	699b      	ldr	r3, [r3, #24]
 8003c00:	613b      	str	r3, [r7, #16]
 8003c02:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003c04:	e172      	b.n	8003eec <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c0a:	2b03      	cmp	r3, #3
 8003c0c:	f200 811f 	bhi.w	8003e4e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d123      	bne.n	8003c60 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c1a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	f002 f9d9 	bl	8005fd4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d001      	beq.n	8003c2c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e173      	b.n	8003f14 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	691a      	ldr	r2, [r3, #16]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c36:	b2d2      	uxtb	r2, r2
 8003c38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c3e:	1c5a      	adds	r2, r3, #1
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c48:	3b01      	subs	r3, #1
 8003c4a:	b29a      	uxth	r2, r3
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c54:	b29b      	uxth	r3, r3
 8003c56:	3b01      	subs	r3, #1
 8003c58:	b29a      	uxth	r2, r3
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c5e:	e145      	b.n	8003eec <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c64:	2b02      	cmp	r3, #2
 8003c66:	d152      	bne.n	8003d0e <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c6a:	9300      	str	r3, [sp, #0]
 8003c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c6e:	2200      	movs	r2, #0
 8003c70:	4906      	ldr	r1, [pc, #24]	@ (8003c8c <HAL_I2C_Master_Receive+0x23c>)
 8003c72:	68f8      	ldr	r0, [r7, #12]
 8003c74:	f001 ffd2 	bl	8005c1c <I2C_WaitOnFlagUntilTimeout>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d008      	beq.n	8003c90 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e148      	b.n	8003f14 <HAL_I2C_Master_Receive+0x4c4>
 8003c82:	bf00      	nop
 8003c84:	00100002 	.word	0x00100002
 8003c88:	ffff0000 	.word	0xffff0000
 8003c8c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003c90:	b672      	cpsid	i
}
 8003c92:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ca2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	691a      	ldr	r2, [r3, #16]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cae:	b2d2      	uxtb	r2, r2
 8003cb0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb6:	1c5a      	adds	r2, r3, #1
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cc0:	3b01      	subs	r3, #1
 8003cc2:	b29a      	uxth	r2, r3
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	3b01      	subs	r3, #1
 8003cd0:	b29a      	uxth	r2, r3
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003cd6:	b662      	cpsie	i
}
 8003cd8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	691a      	ldr	r2, [r3, #16]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce4:	b2d2      	uxtb	r2, r2
 8003ce6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cec:	1c5a      	adds	r2, r3, #1
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	b29a      	uxth	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d02:	b29b      	uxth	r3, r3
 8003d04:	3b01      	subs	r3, #1
 8003d06:	b29a      	uxth	r2, r3
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003d0c:	e0ee      	b.n	8003eec <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d10:	9300      	str	r3, [sp, #0]
 8003d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d14:	2200      	movs	r2, #0
 8003d16:	4981      	ldr	r1, [pc, #516]	@ (8003f1c <HAL_I2C_Master_Receive+0x4cc>)
 8003d18:	68f8      	ldr	r0, [r7, #12]
 8003d1a:	f001 ff7f 	bl	8005c1c <I2C_WaitOnFlagUntilTimeout>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d001      	beq.n	8003d28 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e0f5      	b.n	8003f14 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d36:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003d38:	b672      	cpsid	i
}
 8003d3a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	691a      	ldr	r2, [r3, #16]
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d46:	b2d2      	uxtb	r2, r2
 8003d48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d4e:	1c5a      	adds	r2, r3, #1
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d58:	3b01      	subs	r3, #1
 8003d5a:	b29a      	uxth	r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	3b01      	subs	r3, #1
 8003d68:	b29a      	uxth	r2, r3
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003d6e:	4b6c      	ldr	r3, [pc, #432]	@ (8003f20 <HAL_I2C_Master_Receive+0x4d0>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	08db      	lsrs	r3, r3, #3
 8003d74:	4a6b      	ldr	r2, [pc, #428]	@ (8003f24 <HAL_I2C_Master_Receive+0x4d4>)
 8003d76:	fba2 2303 	umull	r2, r3, r2, r3
 8003d7a:	0a1a      	lsrs	r2, r3, #8
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	009b      	lsls	r3, r3, #2
 8003d80:	4413      	add	r3, r2
 8003d82:	00da      	lsls	r2, r3, #3
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003d88:	6a3b      	ldr	r3, [r7, #32]
 8003d8a:	3b01      	subs	r3, #1
 8003d8c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003d8e:	6a3b      	ldr	r3, [r7, #32]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d118      	bne.n	8003dc6 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2220      	movs	r2, #32
 8003d9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2200      	movs	r2, #0
 8003da6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dae:	f043 0220 	orr.w	r2, r3, #32
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003db6:	b662      	cpsie	i
}
 8003db8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e0a6      	b.n	8003f14 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	695b      	ldr	r3, [r3, #20]
 8003dcc:	f003 0304 	and.w	r3, r3, #4
 8003dd0:	2b04      	cmp	r3, #4
 8003dd2:	d1d9      	bne.n	8003d88 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003de2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	691a      	ldr	r2, [r3, #16]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dee:	b2d2      	uxtb	r2, r2
 8003df0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df6:	1c5a      	adds	r2, r3, #1
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e00:	3b01      	subs	r3, #1
 8003e02:	b29a      	uxth	r2, r3
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	3b01      	subs	r3, #1
 8003e10:	b29a      	uxth	r2, r3
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003e16:	b662      	cpsie	i
}
 8003e18:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	691a      	ldr	r2, [r3, #16]
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e24:	b2d2      	uxtb	r2, r2
 8003e26:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e2c:	1c5a      	adds	r2, r3, #1
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e36:	3b01      	subs	r3, #1
 8003e38:	b29a      	uxth	r2, r3
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	3b01      	subs	r3, #1
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003e4c:	e04e      	b.n	8003eec <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e50:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003e52:	68f8      	ldr	r0, [r7, #12]
 8003e54:	f002 f8be 	bl	8005fd4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d001      	beq.n	8003e62 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e058      	b.n	8003f14 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	691a      	ldr	r2, [r3, #16]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e6c:	b2d2      	uxtb	r2, r2
 8003e6e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e74:	1c5a      	adds	r2, r3, #1
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e7e:	3b01      	subs	r3, #1
 8003e80:	b29a      	uxth	r2, r3
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e8a:	b29b      	uxth	r3, r3
 8003e8c:	3b01      	subs	r3, #1
 8003e8e:	b29a      	uxth	r2, r3
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	f003 0304 	and.w	r3, r3, #4
 8003e9e:	2b04      	cmp	r3, #4
 8003ea0:	d124      	bne.n	8003eec <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ea6:	2b03      	cmp	r3, #3
 8003ea8:	d107      	bne.n	8003eba <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003eb8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	691a      	ldr	r2, [r3, #16]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec4:	b2d2      	uxtb	r2, r2
 8003ec6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ecc:	1c5a      	adds	r2, r3, #1
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ed6:	3b01      	subs	r3, #1
 8003ed8:	b29a      	uxth	r2, r3
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	3b01      	subs	r3, #1
 8003ee6:	b29a      	uxth	r2, r3
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	f47f ae88 	bne.w	8003c06 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2220      	movs	r2, #32
 8003efa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2200      	movs	r2, #0
 8003f02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	e000      	b.n	8003f14 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003f12:	2302      	movs	r3, #2
  }
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3728      	adds	r7, #40	@ 0x28
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	00010004 	.word	0x00010004
 8003f20:	20000000 	.word	0x20000000
 8003f24:	14f8b589 	.word	0x14f8b589

08003f28 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b087      	sub	sp, #28
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	607a      	str	r2, [r7, #4]
 8003f32:	461a      	mov	r2, r3
 8003f34:	460b      	mov	r3, r1
 8003f36:	817b      	strh	r3, [r7, #10]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	2b20      	cmp	r3, #32
 8003f4a:	f040 8081 	bne.w	8004050 <HAL_I2C_Master_Transmit_IT+0x128>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003f4e:	4b43      	ldr	r3, [pc, #268]	@ (800405c <HAL_I2C_Master_Transmit_IT+0x134>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	08db      	lsrs	r3, r3, #3
 8003f54:	4a42      	ldr	r2, [pc, #264]	@ (8004060 <HAL_I2C_Master_Transmit_IT+0x138>)
 8003f56:	fba2 2303 	umull	r2, r3, r2, r3
 8003f5a:	0a1a      	lsrs	r2, r3, #8
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	4413      	add	r3, r2
 8003f62:	009a      	lsls	r2, r3, #2
 8003f64:	4413      	add	r3, r2
 8003f66:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	3b01      	subs	r3, #1
 8003f6c:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d112      	bne.n	8003f9a <HAL_I2C_Master_Transmit_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2200      	movs	r2, #0
 8003f78:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2220      	movs	r2, #32
 8003f7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2200      	movs	r2, #0
 8003f86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f8e:	f043 0220 	orr.w	r2, r3, #32
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8003f96:	2302      	movs	r3, #2
 8003f98:	e05b      	b.n	8004052 <HAL_I2C_Master_Transmit_IT+0x12a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	699b      	ldr	r3, [r3, #24]
 8003fa0:	f003 0302 	and.w	r3, r3, #2
 8003fa4:	2b02      	cmp	r3, #2
 8003fa6:	d0df      	beq.n	8003f68 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d101      	bne.n	8003fb6 <HAL_I2C_Master_Transmit_IT+0x8e>
 8003fb2:	2302      	movs	r3, #2
 8003fb4:	e04d      	b.n	8004052 <HAL_I2C_Master_Transmit_IT+0x12a>
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0301 	and.w	r3, r3, #1
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d007      	beq.n	8003fdc <HAL_I2C_Master_Transmit_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f042 0201 	orr.w	r2, r2, #1
 8003fda:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003fea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2221      	movs	r2, #33	@ 0x21
 8003ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2210      	movs	r2, #16
 8003ff8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2200      	movs	r2, #0
 8004000:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	687a      	ldr	r2, [r7, #4]
 8004006:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	893a      	ldrh	r2, [r7, #8]
 800400c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004012:	b29a      	uxth	r2, r3
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	4a12      	ldr	r2, [pc, #72]	@ (8004064 <HAL_I2C_Master_Transmit_IT+0x13c>)
 800401c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800401e:	897a      	ldrh	r2, [r7, #10]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2200      	movs	r2, #0
 8004028:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	685a      	ldr	r2, [r3, #4]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 800403a:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800404a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800404c:	2300      	movs	r3, #0
 800404e:	e000      	b.n	8004052 <HAL_I2C_Master_Transmit_IT+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004050:	2302      	movs	r3, #2
  }
}
 8004052:	4618      	mov	r0, r3
 8004054:	371c      	adds	r7, #28
 8004056:	46bd      	mov	sp, r7
 8004058:	bc80      	pop	{r7}
 800405a:	4770      	bx	lr
 800405c:	20000000 	.word	0x20000000
 8004060:	14f8b589 	.word	0x14f8b589
 8004064:	ffff0000 	.word	0xffff0000

08004068 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b088      	sub	sp, #32
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004070:	2300      	movs	r3, #0
 8004072:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004080:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004088:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004090:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004092:	7bfb      	ldrb	r3, [r7, #15]
 8004094:	2b10      	cmp	r3, #16
 8004096:	d003      	beq.n	80040a0 <HAL_I2C_EV_IRQHandler+0x38>
 8004098:	7bfb      	ldrb	r3, [r7, #15]
 800409a:	2b40      	cmp	r3, #64	@ 0x40
 800409c:	f040 80b1 	bne.w	8004202 <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	699b      	ldr	r3, [r3, #24]
 80040a6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	695b      	ldr	r3, [r3, #20]
 80040ae:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	f003 0301 	and.w	r3, r3, #1
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d10d      	bne.n	80040d6 <HAL_I2C_EV_IRQHandler+0x6e>
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80040c0:	d003      	beq.n	80040ca <HAL_I2C_EV_IRQHandler+0x62>
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80040c8:	d101      	bne.n	80040ce <HAL_I2C_EV_IRQHandler+0x66>
 80040ca:	2301      	movs	r3, #1
 80040cc:	e000      	b.n	80040d0 <HAL_I2C_EV_IRQHandler+0x68>
 80040ce:	2300      	movs	r3, #0
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	f000 8114 	beq.w	80042fe <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040d6:	69fb      	ldr	r3, [r7, #28]
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d00b      	beq.n	80040f8 <HAL_I2C_EV_IRQHandler+0x90>
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d006      	beq.n	80040f8 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f001 fffd 	bl	80060ea <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f000 fd78 	bl	8004be6 <I2C_Master_SB>
 80040f6:	e083      	b.n	8004200 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	f003 0308 	and.w	r3, r3, #8
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d008      	beq.n	8004114 <HAL_I2C_EV_IRQHandler+0xac>
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004108:	2b00      	cmp	r3, #0
 800410a:	d003      	beq.n	8004114 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f000 fdef 	bl	8004cf0 <I2C_Master_ADD10>
 8004112:	e075      	b.n	8004200 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004114:	69fb      	ldr	r3, [r7, #28]
 8004116:	f003 0302 	and.w	r3, r3, #2
 800411a:	2b00      	cmp	r3, #0
 800411c:	d008      	beq.n	8004130 <HAL_I2C_EV_IRQHandler+0xc8>
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004124:	2b00      	cmp	r3, #0
 8004126:	d003      	beq.n	8004130 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f000 fe0a 	bl	8004d42 <I2C_Master_ADDR>
 800412e:	e067      	b.n	8004200 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004130:	69bb      	ldr	r3, [r7, #24]
 8004132:	f003 0304 	and.w	r3, r3, #4
 8004136:	2b00      	cmp	r3, #0
 8004138:	d036      	beq.n	80041a8 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004144:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004148:	f000 80db 	beq.w	8004302 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004152:	2b00      	cmp	r3, #0
 8004154:	d00d      	beq.n	8004172 <HAL_I2C_EV_IRQHandler+0x10a>
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800415c:	2b00      	cmp	r3, #0
 800415e:	d008      	beq.n	8004172 <HAL_I2C_EV_IRQHandler+0x10a>
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	f003 0304 	and.w	r3, r3, #4
 8004166:	2b00      	cmp	r3, #0
 8004168:	d103      	bne.n	8004172 <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	f000 f9d8 	bl	8004520 <I2C_MasterTransmit_TXE>
 8004170:	e046      	b.n	8004200 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004172:	69fb      	ldr	r3, [r7, #28]
 8004174:	f003 0304 	and.w	r3, r3, #4
 8004178:	2b00      	cmp	r3, #0
 800417a:	f000 80c2 	beq.w	8004302 <HAL_I2C_EV_IRQHandler+0x29a>
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004184:	2b00      	cmp	r3, #0
 8004186:	f000 80bc 	beq.w	8004302 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800418a:	7bbb      	ldrb	r3, [r7, #14]
 800418c:	2b21      	cmp	r3, #33	@ 0x21
 800418e:	d103      	bne.n	8004198 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f000 fa61 	bl	8004658 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004196:	e0b4      	b.n	8004302 <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004198:	7bfb      	ldrb	r3, [r7, #15]
 800419a:	2b40      	cmp	r3, #64	@ 0x40
 800419c:	f040 80b1 	bne.w	8004302 <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f000 facf 	bl	8004744 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041a6:	e0ac      	b.n	8004302 <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041b6:	f000 80a4 	beq.w	8004302 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d00d      	beq.n	80041e0 <HAL_I2C_EV_IRQHandler+0x178>
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d008      	beq.n	80041e0 <HAL_I2C_EV_IRQHandler+0x178>
 80041ce:	69fb      	ldr	r3, [r7, #28]
 80041d0:	f003 0304 	and.w	r3, r3, #4
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d103      	bne.n	80041e0 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f000 fb4b 	bl	8004874 <I2C_MasterReceive_RXNE>
 80041de:	e00f      	b.n	8004200 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	f003 0304 	and.w	r3, r3, #4
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	f000 808b 	beq.w	8004302 <HAL_I2C_EV_IRQHandler+0x29a>
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	f000 8085 	beq.w	8004302 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f000 fc03 	bl	8004a04 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041fe:	e080      	b.n	8004302 <HAL_I2C_EV_IRQHandler+0x29a>
 8004200:	e07f      	b.n	8004302 <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004206:	2b00      	cmp	r3, #0
 8004208:	d004      	beq.n	8004214 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	695b      	ldr	r3, [r3, #20]
 8004210:	61fb      	str	r3, [r7, #28]
 8004212:	e007      	b.n	8004224 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	699b      	ldr	r3, [r3, #24]
 800421a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	695b      	ldr	r3, [r3, #20]
 8004222:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004224:	69fb      	ldr	r3, [r7, #28]
 8004226:	f003 0302 	and.w	r3, r3, #2
 800422a:	2b00      	cmp	r3, #0
 800422c:	d011      	beq.n	8004252 <HAL_I2C_EV_IRQHandler+0x1ea>
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004234:	2b00      	cmp	r3, #0
 8004236:	d00c      	beq.n	8004252 <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800423c:	2b00      	cmp	r3, #0
 800423e:	d003      	beq.n	8004248 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	699b      	ldr	r3, [r3, #24]
 8004246:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004248:	69b9      	ldr	r1, [r7, #24]
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f000 ffd0 	bl	80051f0 <I2C_Slave_ADDR>
 8004250:	e05a      	b.n	8004308 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004252:	69fb      	ldr	r3, [r7, #28]
 8004254:	f003 0310 	and.w	r3, r3, #16
 8004258:	2b00      	cmp	r3, #0
 800425a:	d008      	beq.n	800426e <HAL_I2C_EV_IRQHandler+0x206>
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004262:	2b00      	cmp	r3, #0
 8004264:	d003      	beq.n	800426e <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f001 f80a 	bl	8005280 <I2C_Slave_STOPF>
 800426c:	e04c      	b.n	8004308 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800426e:	7bbb      	ldrb	r3, [r7, #14]
 8004270:	2b21      	cmp	r3, #33	@ 0x21
 8004272:	d002      	beq.n	800427a <HAL_I2C_EV_IRQHandler+0x212>
 8004274:	7bbb      	ldrb	r3, [r7, #14]
 8004276:	2b29      	cmp	r3, #41	@ 0x29
 8004278:	d120      	bne.n	80042bc <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004280:	2b00      	cmp	r3, #0
 8004282:	d00d      	beq.n	80042a0 <HAL_I2C_EV_IRQHandler+0x238>
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800428a:	2b00      	cmp	r3, #0
 800428c:	d008      	beq.n	80042a0 <HAL_I2C_EV_IRQHandler+0x238>
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	f003 0304 	and.w	r3, r3, #4
 8004294:	2b00      	cmp	r3, #0
 8004296:	d103      	bne.n	80042a0 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004298:	6878      	ldr	r0, [r7, #4]
 800429a:	f000 feed 	bl	8005078 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800429e:	e032      	b.n	8004306 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	f003 0304 	and.w	r3, r3, #4
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d02d      	beq.n	8004306 <HAL_I2C_EV_IRQHandler+0x29e>
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d028      	beq.n	8004306 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f000 ff1c 	bl	80050f2 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80042ba:	e024      	b.n	8004306 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80042bc:	69fb      	ldr	r3, [r7, #28]
 80042be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d00d      	beq.n	80042e2 <HAL_I2C_EV_IRQHandler+0x27a>
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d008      	beq.n	80042e2 <HAL_I2C_EV_IRQHandler+0x27a>
 80042d0:	69fb      	ldr	r3, [r7, #28]
 80042d2:	f003 0304 	and.w	r3, r3, #4
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d103      	bne.n	80042e2 <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80042da:	6878      	ldr	r0, [r7, #4]
 80042dc:	f000 ff29 	bl	8005132 <I2C_SlaveReceive_RXNE>
 80042e0:	e012      	b.n	8004308 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80042e2:	69fb      	ldr	r3, [r7, #28]
 80042e4:	f003 0304 	and.w	r3, r3, #4
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d00d      	beq.n	8004308 <HAL_I2C_EV_IRQHandler+0x2a0>
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d008      	beq.n	8004308 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f000 ff59 	bl	80051ae <I2C_SlaveReceive_BTF>
 80042fc:	e004      	b.n	8004308 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 80042fe:	bf00      	nop
 8004300:	e002      	b.n	8004308 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004302:	bf00      	nop
 8004304:	e000      	b.n	8004308 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004306:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004308:	3720      	adds	r7, #32
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}

0800430e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800430e:	b580      	push	{r7, lr}
 8004310:	b08a      	sub	sp, #40	@ 0x28
 8004312:	af00      	add	r7, sp, #0
 8004314:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	695b      	ldr	r3, [r3, #20]
 800431c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004326:	2300      	movs	r3, #0
 8004328:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004330:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004332:	6a3b      	ldr	r3, [r7, #32]
 8004334:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004338:	2b00      	cmp	r3, #0
 800433a:	d015      	beq.n	8004368 <HAL_I2C_ER_IRQHandler+0x5a>
 800433c:	69fb      	ldr	r3, [r7, #28]
 800433e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004342:	2b00      	cmp	r3, #0
 8004344:	d010      	beq.n	8004368 <HAL_I2C_ER_IRQHandler+0x5a>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004348:	f043 0301 	orr.w	r3, r3, #1
 800434c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004356:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004366:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004368:	6a3b      	ldr	r3, [r7, #32]
 800436a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800436e:	2b00      	cmp	r3, #0
 8004370:	d00d      	beq.n	800438e <HAL_I2C_ER_IRQHandler+0x80>
 8004372:	69fb      	ldr	r3, [r7, #28]
 8004374:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004378:	2b00      	cmp	r3, #0
 800437a:	d008      	beq.n	800438e <HAL_I2C_ER_IRQHandler+0x80>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800437c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437e:	f043 0302 	orr.w	r3, r3, #2
 8004382:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 800438c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800438e:	6a3b      	ldr	r3, [r7, #32]
 8004390:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004394:	2b00      	cmp	r3, #0
 8004396:	d03e      	beq.n	8004416 <HAL_I2C_ER_IRQHandler+0x108>
 8004398:	69fb      	ldr	r3, [r7, #28]
 800439a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d039      	beq.n	8004416 <HAL_I2C_ER_IRQHandler+0x108>
  {
    tmp1 = CurrentMode;
 80043a2:	7efb      	ldrb	r3, [r7, #27]
 80043a4:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043aa:	b29b      	uxth	r3, r3
 80043ac:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043b4:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ba:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80043bc:	7ebb      	ldrb	r3, [r7, #26]
 80043be:	2b20      	cmp	r3, #32
 80043c0:	d112      	bne.n	80043e8 <HAL_I2C_ER_IRQHandler+0xda>
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d10f      	bne.n	80043e8 <HAL_I2C_ER_IRQHandler+0xda>
 80043c8:	7cfb      	ldrb	r3, [r7, #19]
 80043ca:	2b21      	cmp	r3, #33	@ 0x21
 80043cc:	d008      	beq.n	80043e0 <HAL_I2C_ER_IRQHandler+0xd2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80043ce:	7cfb      	ldrb	r3, [r7, #19]
 80043d0:	2b29      	cmp	r3, #41	@ 0x29
 80043d2:	d005      	beq.n	80043e0 <HAL_I2C_ER_IRQHandler+0xd2>
 80043d4:	7cfb      	ldrb	r3, [r7, #19]
 80043d6:	2b28      	cmp	r3, #40	@ 0x28
 80043d8:	d106      	bne.n	80043e8 <HAL_I2C_ER_IRQHandler+0xda>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2b21      	cmp	r3, #33	@ 0x21
 80043de:	d103      	bne.n	80043e8 <HAL_I2C_ER_IRQHandler+0xda>
    {
      I2C_Slave_AF(hi2c);
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f001 f87d 	bl	80054e0 <I2C_Slave_AF>
 80043e6:	e016      	b.n	8004416 <HAL_I2C_ER_IRQHandler+0x108>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80043f0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80043f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f4:	f043 0304 	orr.w	r3, r3, #4
 80043f8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80043fa:	7efb      	ldrb	r3, [r7, #27]
 80043fc:	2b10      	cmp	r3, #16
 80043fe:	d002      	beq.n	8004406 <HAL_I2C_ER_IRQHandler+0xf8>
 8004400:	7efb      	ldrb	r3, [r7, #27]
 8004402:	2b40      	cmp	r3, #64	@ 0x40
 8004404:	d107      	bne.n	8004416 <HAL_I2C_ER_IRQHandler+0x108>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004414:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004416:	6a3b      	ldr	r3, [r7, #32]
 8004418:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800441c:	2b00      	cmp	r3, #0
 800441e:	d00d      	beq.n	800443c <HAL_I2C_ER_IRQHandler+0x12e>
 8004420:	69fb      	ldr	r3, [r7, #28]
 8004422:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004426:	2b00      	cmp	r3, #0
 8004428:	d008      	beq.n	800443c <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800442a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442c:	f043 0308 	orr.w	r3, r3, #8
 8004430:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 800443a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800443c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443e:	2b00      	cmp	r3, #0
 8004440:	d008      	beq.n	8004454 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004448:	431a      	orrs	r2, r3
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f001 f8ba 	bl	80055c8 <I2C_ITError>
  }
}
 8004454:	bf00      	nop
 8004456:	3728      	adds	r7, #40	@ 0x28
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}

0800445c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800445c:	b480      	push	{r7}
 800445e:	b083      	sub	sp, #12
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004464:	bf00      	nop
 8004466:	370c      	adds	r7, #12
 8004468:	46bd      	mov	sp, r7
 800446a:	bc80      	pop	{r7}
 800446c:	4770      	bx	lr

0800446e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800446e:	b480      	push	{r7}
 8004470:	b083      	sub	sp, #12
 8004472:	af00      	add	r7, sp, #0
 8004474:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004476:	bf00      	nop
 8004478:	370c      	adds	r7, #12
 800447a:	46bd      	mov	sp, r7
 800447c:	bc80      	pop	{r7}
 800447e:	4770      	bx	lr

08004480 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004480:	b480      	push	{r7}
 8004482:	b083      	sub	sp, #12
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004488:	bf00      	nop
 800448a:	370c      	adds	r7, #12
 800448c:	46bd      	mov	sp, r7
 800448e:	bc80      	pop	{r7}
 8004490:	4770      	bx	lr

08004492 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004492:	b480      	push	{r7}
 8004494:	b083      	sub	sp, #12
 8004496:	af00      	add	r7, sp, #0
 8004498:	6078      	str	r0, [r7, #4]
 800449a:	460b      	mov	r3, r1
 800449c:	70fb      	strb	r3, [r7, #3]
 800449e:	4613      	mov	r3, r2
 80044a0:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80044a2:	bf00      	nop
 80044a4:	370c      	adds	r7, #12
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bc80      	pop	{r7}
 80044aa:	4770      	bx	lr

080044ac <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80044b4:	bf00      	nop
 80044b6:	370c      	adds	r7, #12
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bc80      	pop	{r7}
 80044bc:	4770      	bx	lr

080044be <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80044be:	b480      	push	{r7}
 80044c0:	b083      	sub	sp, #12
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80044c6:	bf00      	nop
 80044c8:	370c      	adds	r7, #12
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bc80      	pop	{r7}
 80044ce:	4770      	bx	lr

080044d0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b083      	sub	sp, #12
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80044d8:	bf00      	nop
 80044da:	370c      	adds	r7, #12
 80044dc:	46bd      	mov	sp, r7
 80044de:	bc80      	pop	{r7}
 80044e0:	4770      	bx	lr

080044e2 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80044e2:	b480      	push	{r7}
 80044e4:	b083      	sub	sp, #12
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80044ea:	bf00      	nop
 80044ec:	370c      	adds	r7, #12
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bc80      	pop	{r7}
 80044f2:	4770      	bx	lr

080044f4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b083      	sub	sp, #12
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80044fc:	bf00      	nop
 80044fe:	370c      	adds	r7, #12
 8004500:	46bd      	mov	sp, r7
 8004502:	bc80      	pop	{r7}
 8004504:	4770      	bx	lr

08004506 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8004506:	b480      	push	{r7}
 8004508:	b083      	sub	sp, #12
 800450a:	af00      	add	r7, sp, #0
 800450c:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004514:	b2db      	uxtb	r3, r3
}
 8004516:	4618      	mov	r0, r3
 8004518:	370c      	adds	r7, #12
 800451a:	46bd      	mov	sp, r7
 800451c:	bc80      	pop	{r7}
 800451e:	4770      	bx	lr

08004520 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b084      	sub	sp, #16
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800452e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004536:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800453c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004542:	2b00      	cmp	r3, #0
 8004544:	d150      	bne.n	80045e8 <I2C_MasterTransmit_TXE+0xc8>
 8004546:	7bfb      	ldrb	r3, [r7, #15]
 8004548:	2b21      	cmp	r3, #33	@ 0x21
 800454a:	d14d      	bne.n	80045e8 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	2b08      	cmp	r3, #8
 8004550:	d01d      	beq.n	800458e <I2C_MasterTransmit_TXE+0x6e>
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	2b20      	cmp	r3, #32
 8004556:	d01a      	beq.n	800458e <I2C_MasterTransmit_TXE+0x6e>
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800455e:	d016      	beq.n	800458e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	685a      	ldr	r2, [r3, #4]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800456e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2211      	movs	r2, #17
 8004574:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2220      	movs	r2, #32
 8004582:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f006 fa2e 	bl	800a9e8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800458c:	e060      	b.n	8004650 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	685a      	ldr	r2, [r3, #4]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800459c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045ac:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2220      	movs	r2, #32
 80045b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	2b40      	cmp	r3, #64	@ 0x40
 80045c6:	d107      	bne.n	80045d8 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80045d0:	6878      	ldr	r0, [r7, #4]
 80045d2:	f7ff ff74 	bl	80044be <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80045d6:	e03b      	b.n	8004650 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2200      	movs	r2, #0
 80045dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	f006 fa01 	bl	800a9e8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80045e6:	e033      	b.n	8004650 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80045e8:	7bfb      	ldrb	r3, [r7, #15]
 80045ea:	2b21      	cmp	r3, #33	@ 0x21
 80045ec:	d005      	beq.n	80045fa <I2C_MasterTransmit_TXE+0xda>
 80045ee:	7bbb      	ldrb	r3, [r7, #14]
 80045f0:	2b40      	cmp	r3, #64	@ 0x40
 80045f2:	d12d      	bne.n	8004650 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80045f4:	7bfb      	ldrb	r3, [r7, #15]
 80045f6:	2b22      	cmp	r3, #34	@ 0x22
 80045f8:	d12a      	bne.n	8004650 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045fe:	b29b      	uxth	r3, r3
 8004600:	2b00      	cmp	r3, #0
 8004602:	d108      	bne.n	8004616 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	685a      	ldr	r2, [r3, #4]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004612:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004614:	e01c      	b.n	8004650 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800461c:	b2db      	uxtb	r3, r3
 800461e:	2b40      	cmp	r3, #64	@ 0x40
 8004620:	d103      	bne.n	800462a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 f88e 	bl	8004744 <I2C_MemoryTransmit_TXE_BTF>
}
 8004628:	e012      	b.n	8004650 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800462e:	781a      	ldrb	r2, [r3, #0]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800463a:	1c5a      	adds	r2, r3, #1
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004644:	b29b      	uxth	r3, r3
 8004646:	3b01      	subs	r3, #1
 8004648:	b29a      	uxth	r2, r3
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800464e:	e7ff      	b.n	8004650 <I2C_MasterTransmit_TXE+0x130>
 8004650:	bf00      	nop
 8004652:	3710      	adds	r7, #16
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}

08004658 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004664:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800466c:	b2db      	uxtb	r3, r3
 800466e:	2b21      	cmp	r3, #33	@ 0x21
 8004670:	d164      	bne.n	800473c <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004676:	b29b      	uxth	r3, r3
 8004678:	2b00      	cmp	r3, #0
 800467a:	d012      	beq.n	80046a2 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004680:	781a      	ldrb	r2, [r3, #0]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800468c:	1c5a      	adds	r2, r3, #1
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004696:	b29b      	uxth	r3, r3
 8004698:	3b01      	subs	r3, #1
 800469a:	b29a      	uxth	r2, r3
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80046a0:	e04c      	b.n	800473c <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2b08      	cmp	r3, #8
 80046a6:	d01d      	beq.n	80046e4 <I2C_MasterTransmit_BTF+0x8c>
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2b20      	cmp	r3, #32
 80046ac:	d01a      	beq.n	80046e4 <I2C_MasterTransmit_BTF+0x8c>
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80046b4:	d016      	beq.n	80046e4 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	685a      	ldr	r2, [r3, #4]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80046c4:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2211      	movs	r2, #17
 80046ca:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2220      	movs	r2, #32
 80046d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f006 f983 	bl	800a9e8 <HAL_I2C_MasterTxCpltCallback>
}
 80046e2:	e02b      	b.n	800473c <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	685a      	ldr	r2, [r3, #4]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80046f2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004702:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2200      	movs	r2, #0
 8004708:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2220      	movs	r2, #32
 800470e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004718:	b2db      	uxtb	r3, r3
 800471a:	2b40      	cmp	r3, #64	@ 0x40
 800471c:	d107      	bne.n	800472e <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f7ff fec9 	bl	80044be <HAL_I2C_MemTxCpltCallback>
}
 800472c:	e006      	b.n	800473c <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2200      	movs	r2, #0
 8004732:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f006 f956 	bl	800a9e8 <HAL_I2C_MasterTxCpltCallback>
}
 800473c:	bf00      	nop
 800473e:	3710      	adds	r7, #16
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}

08004744 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b084      	sub	sp, #16
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004752:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004758:	2b00      	cmp	r3, #0
 800475a:	d11d      	bne.n	8004798 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004760:	2b01      	cmp	r3, #1
 8004762:	d10b      	bne.n	800477c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004768:	b2da      	uxtb	r2, r3
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004774:	1c9a      	adds	r2, r3, #2
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800477a:	e077      	b.n	800486c <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004780:	b29b      	uxth	r3, r3
 8004782:	121b      	asrs	r3, r3, #8
 8004784:	b2da      	uxtb	r2, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004790:	1c5a      	adds	r2, r3, #1
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004796:	e069      	b.n	800486c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800479c:	2b01      	cmp	r3, #1
 800479e:	d10b      	bne.n	80047b8 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047a4:	b2da      	uxtb	r2, r3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047b0:	1c5a      	adds	r2, r3, #1
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80047b6:	e059      	b.n	800486c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d152      	bne.n	8004866 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80047c0:	7bfb      	ldrb	r3, [r7, #15]
 80047c2:	2b22      	cmp	r3, #34	@ 0x22
 80047c4:	d10d      	bne.n	80047e2 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047d4:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047da:	1c5a      	adds	r2, r3, #1
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80047e0:	e044      	b.n	800486c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047e6:	b29b      	uxth	r3, r3
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d015      	beq.n	8004818 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80047ec:	7bfb      	ldrb	r3, [r7, #15]
 80047ee:	2b21      	cmp	r3, #33	@ 0x21
 80047f0:	d112      	bne.n	8004818 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f6:	781a      	ldrb	r2, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004802:	1c5a      	adds	r2, r3, #1
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800480c:	b29b      	uxth	r3, r3
 800480e:	3b01      	subs	r3, #1
 8004810:	b29a      	uxth	r2, r3
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004816:	e029      	b.n	800486c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800481c:	b29b      	uxth	r3, r3
 800481e:	2b00      	cmp	r3, #0
 8004820:	d124      	bne.n	800486c <I2C_MemoryTransmit_TXE_BTF+0x128>
 8004822:	7bfb      	ldrb	r3, [r7, #15]
 8004824:	2b21      	cmp	r3, #33	@ 0x21
 8004826:	d121      	bne.n	800486c <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	685a      	ldr	r2, [r3, #4]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004836:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004846:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2200      	movs	r2, #0
 800484c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2220      	movs	r2, #32
 8004852:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800485e:	6878      	ldr	r0, [r7, #4]
 8004860:	f7ff fe2d 	bl	80044be <HAL_I2C_MemTxCpltCallback>
}
 8004864:	e002      	b.n	800486c <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f7fe ffe0 	bl	800382c <I2C_Flush_DR>
}
 800486c:	bf00      	nop
 800486e:	3710      	adds	r7, #16
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}

08004874 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004882:	b2db      	uxtb	r3, r3
 8004884:	2b22      	cmp	r3, #34	@ 0x22
 8004886:	f040 80b9 	bne.w	80049fc <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800488e:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004894:	b29b      	uxth	r3, r3
 8004896:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	2b03      	cmp	r3, #3
 800489c:	d921      	bls.n	80048e2 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	691a      	ldr	r2, [r3, #16]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a8:	b2d2      	uxtb	r2, r2
 80048aa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b0:	1c5a      	adds	r2, r3, #1
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	3b01      	subs	r3, #1
 80048be:	b29a      	uxth	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	2b03      	cmp	r3, #3
 80048cc:	f040 8096 	bne.w	80049fc <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	685a      	ldr	r2, [r3, #4]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048de:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80048e0:	e08c      	b.n	80049fc <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e6:	2b02      	cmp	r3, #2
 80048e8:	d07f      	beq.n	80049ea <I2C_MasterReceive_RXNE+0x176>
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d002      	beq.n	80048f6 <I2C_MasterReceive_RXNE+0x82>
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d179      	bne.n	80049ea <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f001 fb3a 	bl	8005f70 <I2C_WaitOnSTOPRequestThroughIT>
 80048fc:	4603      	mov	r3, r0
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d14c      	bne.n	800499c <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004910:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	685a      	ldr	r2, [r3, #4]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004920:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	691a      	ldr	r2, [r3, #16]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800492c:	b2d2      	uxtb	r2, r2
 800492e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004934:	1c5a      	adds	r2, r3, #1
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800493e:	b29b      	uxth	r3, r3
 8004940:	3b01      	subs	r3, #1
 8004942:	b29a      	uxth	r2, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2220      	movs	r2, #32
 800494c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004956:	b2db      	uxtb	r3, r3
 8004958:	2b40      	cmp	r3, #64	@ 0x40
 800495a:	d10a      	bne.n	8004972 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2200      	movs	r2, #0
 8004960:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2200      	movs	r2, #0
 8004968:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f7ff fdb0 	bl	80044d0 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004970:	e044      	b.n	80049fc <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2b08      	cmp	r3, #8
 800497e:	d002      	beq.n	8004986 <I2C_MasterReceive_RXNE+0x112>
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2b20      	cmp	r3, #32
 8004984:	d103      	bne.n	800498e <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	631a      	str	r2, [r3, #48]	@ 0x30
 800498c:	e002      	b.n	8004994 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2212      	movs	r2, #18
 8004992:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004994:	6878      	ldr	r0, [r7, #4]
 8004996:	f7ff fd61 	bl	800445c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800499a:	e02f      	b.n	80049fc <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	685a      	ldr	r2, [r3, #4]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80049aa:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	691a      	ldr	r2, [r3, #16]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b6:	b2d2      	uxtb	r2, r2
 80049b8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049be:	1c5a      	adds	r2, r3, #1
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	3b01      	subs	r3, #1
 80049cc:	b29a      	uxth	r2, r3
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2220      	movs	r2, #32
 80049d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f7ff fd7d 	bl	80044e2 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80049e8:	e008      	b.n	80049fc <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	685a      	ldr	r2, [r3, #4]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049f8:	605a      	str	r2, [r3, #4]
}
 80049fa:	e7ff      	b.n	80049fc <I2C_MasterReceive_RXNE+0x188>
 80049fc:	bf00      	nop
 80049fe:	3710      	adds	r7, #16
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b084      	sub	sp, #16
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a10:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	2b04      	cmp	r3, #4
 8004a1a:	d11b      	bne.n	8004a54 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	685a      	ldr	r2, [r3, #4]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a2a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	691a      	ldr	r2, [r3, #16]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a36:	b2d2      	uxtb	r2, r2
 8004a38:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a3e:	1c5a      	adds	r2, r3, #1
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	3b01      	subs	r3, #1
 8004a4c:	b29a      	uxth	r2, r3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004a52:	e0c4      	b.n	8004bde <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a58:	b29b      	uxth	r3, r3
 8004a5a:	2b03      	cmp	r3, #3
 8004a5c:	d129      	bne.n	8004ab2 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	685a      	ldr	r2, [r3, #4]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a6c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2b04      	cmp	r3, #4
 8004a72:	d00a      	beq.n	8004a8a <I2C_MasterReceive_BTF+0x86>
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2b02      	cmp	r3, #2
 8004a78:	d007      	beq.n	8004a8a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a88:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	691a      	ldr	r2, [r3, #16]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a94:	b2d2      	uxtb	r2, r2
 8004a96:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a9c:	1c5a      	adds	r2, r3, #1
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	3b01      	subs	r3, #1
 8004aaa:	b29a      	uxth	r2, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004ab0:	e095      	b.n	8004bde <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	2b02      	cmp	r3, #2
 8004aba:	d17d      	bne.n	8004bb8 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d002      	beq.n	8004ac8 <I2C_MasterReceive_BTF+0xc4>
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2b10      	cmp	r3, #16
 8004ac6:	d108      	bne.n	8004ada <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ad6:	601a      	str	r2, [r3, #0]
 8004ad8:	e016      	b.n	8004b08 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2b04      	cmp	r3, #4
 8004ade:	d002      	beq.n	8004ae6 <I2C_MasterReceive_BTF+0xe2>
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2b02      	cmp	r3, #2
 8004ae4:	d108      	bne.n	8004af8 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004af4:	601a      	str	r2, [r3, #0]
 8004af6:	e007      	b.n	8004b08 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b06:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	691a      	ldr	r2, [r3, #16]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b12:	b2d2      	uxtb	r2, r2
 8004b14:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b1a:	1c5a      	adds	r2, r3, #1
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	3b01      	subs	r3, #1
 8004b28:	b29a      	uxth	r2, r3
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	691a      	ldr	r2, [r3, #16]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b38:	b2d2      	uxtb	r2, r2
 8004b3a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b40:	1c5a      	adds	r2, r3, #1
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b4a:	b29b      	uxth	r3, r3
 8004b4c:	3b01      	subs	r3, #1
 8004b4e:	b29a      	uxth	r2, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	685a      	ldr	r2, [r3, #4]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004b62:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2220      	movs	r2, #32
 8004b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	2b40      	cmp	r3, #64	@ 0x40
 8004b76:	d10a      	bne.n	8004b8e <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f7ff fca2 	bl	80044d0 <HAL_I2C_MemRxCpltCallback>
}
 8004b8c:	e027      	b.n	8004bde <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2b08      	cmp	r3, #8
 8004b9a:	d002      	beq.n	8004ba2 <I2C_MasterReceive_BTF+0x19e>
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2b20      	cmp	r3, #32
 8004ba0:	d103      	bne.n	8004baa <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	631a      	str	r2, [r3, #48]	@ 0x30
 8004ba8:	e002      	b.n	8004bb0 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2212      	movs	r2, #18
 8004bae:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004bb0:	6878      	ldr	r0, [r7, #4]
 8004bb2:	f7ff fc53 	bl	800445c <HAL_I2C_MasterRxCpltCallback>
}
 8004bb6:	e012      	b.n	8004bde <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	691a      	ldr	r2, [r3, #16]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc2:	b2d2      	uxtb	r2, r2
 8004bc4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bca:	1c5a      	adds	r2, r3, #1
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bd4:	b29b      	uxth	r3, r3
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	b29a      	uxth	r2, r3
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004bde:	bf00      	nop
 8004be0:	3710      	adds	r7, #16
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}

08004be6 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004be6:	b480      	push	{r7}
 8004be8:	b083      	sub	sp, #12
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bf4:	b2db      	uxtb	r3, r3
 8004bf6:	2b40      	cmp	r3, #64	@ 0x40
 8004bf8:	d117      	bne.n	8004c2a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d109      	bne.n	8004c16 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	461a      	mov	r2, r3
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004c12:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004c14:	e067      	b.n	8004ce6 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	f043 0301 	orr.w	r3, r3, #1
 8004c20:	b2da      	uxtb	r2, r3
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	611a      	str	r2, [r3, #16]
}
 8004c28:	e05d      	b.n	8004ce6 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	691b      	ldr	r3, [r3, #16]
 8004c2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c32:	d133      	bne.n	8004c9c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	2b21      	cmp	r3, #33	@ 0x21
 8004c3e:	d109      	bne.n	8004c54 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	461a      	mov	r2, r3
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004c50:	611a      	str	r2, [r3, #16]
 8004c52:	e008      	b.n	8004c66 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	f043 0301 	orr.w	r3, r3, #1
 8004c5e:	b2da      	uxtb	r2, r3
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d004      	beq.n	8004c78 <I2C_Master_SB+0x92>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d108      	bne.n	8004c8a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d032      	beq.n	8004ce6 <I2C_Master_SB+0x100>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d02d      	beq.n	8004ce6 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	685a      	ldr	r2, [r3, #4]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c98:	605a      	str	r2, [r3, #4]
}
 8004c9a:	e024      	b.n	8004ce6 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d10e      	bne.n	8004cc2 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	11db      	asrs	r3, r3, #7
 8004cac:	b2db      	uxtb	r3, r3
 8004cae:	f003 0306 	and.w	r3, r3, #6
 8004cb2:	b2db      	uxtb	r3, r3
 8004cb4:	f063 030f 	orn	r3, r3, #15
 8004cb8:	b2da      	uxtb	r2, r3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	611a      	str	r2, [r3, #16]
}
 8004cc0:	e011      	b.n	8004ce6 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cc6:	2b01      	cmp	r3, #1
 8004cc8:	d10d      	bne.n	8004ce6 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	11db      	asrs	r3, r3, #7
 8004cd2:	b2db      	uxtb	r3, r3
 8004cd4:	f003 0306 	and.w	r3, r3, #6
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	f063 030e 	orn	r3, r3, #14
 8004cde:	b2da      	uxtb	r2, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	611a      	str	r2, [r3, #16]
}
 8004ce6:	bf00      	nop
 8004ce8:	370c      	adds	r7, #12
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bc80      	pop	{r7}
 8004cee:	4770      	bx	lr

08004cf0 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b083      	sub	sp, #12
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cfc:	b2da      	uxtb	r2, r3
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d004      	beq.n	8004d16 <I2C_Master_ADD10+0x26>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d108      	bne.n	8004d28 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d00c      	beq.n	8004d38 <I2C_Master_ADD10+0x48>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d007      	beq.n	8004d38 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	685a      	ldr	r2, [r3, #4]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d36:	605a      	str	r2, [r3, #4]
  }
}
 8004d38:	bf00      	nop
 8004d3a:	370c      	adds	r7, #12
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bc80      	pop	{r7}
 8004d40:	4770      	bx	lr

08004d42 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004d42:	b480      	push	{r7}
 8004d44:	b091      	sub	sp, #68	@ 0x44
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d50:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d58:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d5e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	2b22      	cmp	r3, #34	@ 0x22
 8004d6a:	f040 8174 	bne.w	8005056 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d10f      	bne.n	8004d96 <I2C_Master_ADDR+0x54>
 8004d76:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004d7a:	2b40      	cmp	r3, #64	@ 0x40
 8004d7c:	d10b      	bne.n	8004d96 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d7e:	2300      	movs	r3, #0
 8004d80:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	695b      	ldr	r3, [r3, #20]
 8004d88:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	699b      	ldr	r3, [r3, #24]
 8004d90:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d94:	e16b      	b.n	800506e <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d11d      	bne.n	8004dda <I2C_Master_ADDR+0x98>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	691b      	ldr	r3, [r3, #16]
 8004da2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004da6:	d118      	bne.n	8004dda <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004da8:	2300      	movs	r3, #0
 8004daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	695b      	ldr	r3, [r3, #20]
 8004db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	699b      	ldr	r3, [r3, #24]
 8004dba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004dcc:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dd2:	1c5a      	adds	r2, r3, #1
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	651a      	str	r2, [r3, #80]	@ 0x50
 8004dd8:	e149      	b.n	800506e <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d113      	bne.n	8004e0c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004de4:	2300      	movs	r3, #0
 8004de6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	695b      	ldr	r3, [r3, #20]
 8004dee:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	699b      	ldr	r3, [r3, #24]
 8004df6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e08:	601a      	str	r2, [r3, #0]
 8004e0a:	e120      	b.n	800504e <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e10:	b29b      	uxth	r3, r3
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	f040 808a 	bne.w	8004f2c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004e18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e1a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004e1e:	d137      	bne.n	8004e90 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e2e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e3a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e3e:	d113      	bne.n	8004e68 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e4e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e50:	2300      	movs	r3, #0
 8004e52:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	695b      	ldr	r3, [r3, #20]
 8004e5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	699b      	ldr	r3, [r3, #24]
 8004e62:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e66:	e0f2      	b.n	800504e <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e68:	2300      	movs	r3, #0
 8004e6a:	623b      	str	r3, [r7, #32]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	695b      	ldr	r3, [r3, #20]
 8004e72:	623b      	str	r3, [r7, #32]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	699b      	ldr	r3, [r3, #24]
 8004e7a:	623b      	str	r3, [r7, #32]
 8004e7c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e8c:	601a      	str	r2, [r3, #0]
 8004e8e:	e0de      	b.n	800504e <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e92:	2b08      	cmp	r3, #8
 8004e94:	d02e      	beq.n	8004ef4 <I2C_Master_ADDR+0x1b2>
 8004e96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e98:	2b20      	cmp	r3, #32
 8004e9a:	d02b      	beq.n	8004ef4 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004e9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e9e:	2b12      	cmp	r3, #18
 8004ea0:	d102      	bne.n	8004ea8 <I2C_Master_ADDR+0x166>
 8004ea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d125      	bne.n	8004ef4 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eaa:	2b04      	cmp	r3, #4
 8004eac:	d00e      	beq.n	8004ecc <I2C_Master_ADDR+0x18a>
 8004eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d00b      	beq.n	8004ecc <I2C_Master_ADDR+0x18a>
 8004eb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eb6:	2b10      	cmp	r3, #16
 8004eb8:	d008      	beq.n	8004ecc <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ec8:	601a      	str	r2, [r3, #0]
 8004eca:	e007      	b.n	8004edc <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004eda:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004edc:	2300      	movs	r3, #0
 8004ede:	61fb      	str	r3, [r7, #28]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	695b      	ldr	r3, [r3, #20]
 8004ee6:	61fb      	str	r3, [r7, #28]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	699b      	ldr	r3, [r3, #24]
 8004eee:	61fb      	str	r3, [r7, #28]
 8004ef0:	69fb      	ldr	r3, [r7, #28]
 8004ef2:	e0ac      	b.n	800504e <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f02:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f04:	2300      	movs	r3, #0
 8004f06:	61bb      	str	r3, [r7, #24]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	695b      	ldr	r3, [r3, #20]
 8004f0e:	61bb      	str	r3, [r7, #24]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	699b      	ldr	r3, [r3, #24]
 8004f16:	61bb      	str	r3, [r7, #24]
 8004f18:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f28:	601a      	str	r2, [r3, #0]
 8004f2a:	e090      	b.n	800504e <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	2b02      	cmp	r3, #2
 8004f34:	d158      	bne.n	8004fe8 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f38:	2b04      	cmp	r3, #4
 8004f3a:	d021      	beq.n	8004f80 <I2C_Master_ADDR+0x23e>
 8004f3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f3e:	2b02      	cmp	r3, #2
 8004f40:	d01e      	beq.n	8004f80 <I2C_Master_ADDR+0x23e>
 8004f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f44:	2b10      	cmp	r3, #16
 8004f46:	d01b      	beq.n	8004f80 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f56:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f58:	2300      	movs	r3, #0
 8004f5a:	617b      	str	r3, [r7, #20]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	695b      	ldr	r3, [r3, #20]
 8004f62:	617b      	str	r3, [r7, #20]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	699b      	ldr	r3, [r3, #24]
 8004f6a:	617b      	str	r3, [r7, #20]
 8004f6c:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f7c:	601a      	str	r2, [r3, #0]
 8004f7e:	e012      	b.n	8004fa6 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004f8e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f90:	2300      	movs	r3, #0
 8004f92:	613b      	str	r3, [r7, #16]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	695b      	ldr	r3, [r3, #20]
 8004f9a:	613b      	str	r3, [r7, #16]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	699b      	ldr	r3, [r3, #24]
 8004fa2:	613b      	str	r3, [r7, #16]
 8004fa4:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fb4:	d14b      	bne.n	800504e <I2C_Master_ADDR+0x30c>
 8004fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fb8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004fbc:	d00b      	beq.n	8004fd6 <I2C_Master_ADDR+0x294>
 8004fbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d008      	beq.n	8004fd6 <I2C_Master_ADDR+0x294>
 8004fc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fc6:	2b08      	cmp	r3, #8
 8004fc8:	d005      	beq.n	8004fd6 <I2C_Master_ADDR+0x294>
 8004fca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fcc:	2b10      	cmp	r3, #16
 8004fce:	d002      	beq.n	8004fd6 <I2C_Master_ADDR+0x294>
 8004fd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fd2:	2b20      	cmp	r3, #32
 8004fd4:	d13b      	bne.n	800504e <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	685a      	ldr	r2, [r3, #4]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004fe4:	605a      	str	r2, [r3, #4]
 8004fe6:	e032      	b.n	800504e <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	681a      	ldr	r2, [r3, #0]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004ff6:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005002:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005006:	d117      	bne.n	8005038 <I2C_Master_ADDR+0x2f6>
 8005008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800500a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800500e:	d00b      	beq.n	8005028 <I2C_Master_ADDR+0x2e6>
 8005010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005012:	2b01      	cmp	r3, #1
 8005014:	d008      	beq.n	8005028 <I2C_Master_ADDR+0x2e6>
 8005016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005018:	2b08      	cmp	r3, #8
 800501a:	d005      	beq.n	8005028 <I2C_Master_ADDR+0x2e6>
 800501c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800501e:	2b10      	cmp	r3, #16
 8005020:	d002      	beq.n	8005028 <I2C_Master_ADDR+0x2e6>
 8005022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005024:	2b20      	cmp	r3, #32
 8005026:	d107      	bne.n	8005038 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	685a      	ldr	r2, [r3, #4]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005036:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005038:	2300      	movs	r3, #0
 800503a:	60fb      	str	r3, [r7, #12]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	60fb      	str	r3, [r7, #12]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	699b      	ldr	r3, [r3, #24]
 800504a:	60fb      	str	r3, [r7, #12]
 800504c:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2200      	movs	r2, #0
 8005052:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005054:	e00b      	b.n	800506e <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005056:	2300      	movs	r3, #0
 8005058:	60bb      	str	r3, [r7, #8]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	695b      	ldr	r3, [r3, #20]
 8005060:	60bb      	str	r3, [r7, #8]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	699b      	ldr	r3, [r3, #24]
 8005068:	60bb      	str	r3, [r7, #8]
 800506a:	68bb      	ldr	r3, [r7, #8]
}
 800506c:	e7ff      	b.n	800506e <I2C_Master_ADDR+0x32c>
 800506e:	bf00      	nop
 8005070:	3744      	adds	r7, #68	@ 0x44
 8005072:	46bd      	mov	sp, r7
 8005074:	bc80      	pop	{r7}
 8005076:	4770      	bx	lr

08005078 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b084      	sub	sp, #16
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005086:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800508c:	b29b      	uxth	r3, r3
 800508e:	2b00      	cmp	r3, #0
 8005090:	d02b      	beq.n	80050ea <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005096:	781a      	ldrb	r2, [r3, #0]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a2:	1c5a      	adds	r2, r3, #1
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ac:	b29b      	uxth	r3, r3
 80050ae:	3b01      	subs	r3, #1
 80050b0:	b29a      	uxth	r2, r3
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ba:	b29b      	uxth	r3, r3
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d114      	bne.n	80050ea <I2C_SlaveTransmit_TXE+0x72>
 80050c0:	7bfb      	ldrb	r3, [r7, #15]
 80050c2:	2b29      	cmp	r3, #41	@ 0x29
 80050c4:	d111      	bne.n	80050ea <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	685a      	ldr	r2, [r3, #4]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050d4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2221      	movs	r2, #33	@ 0x21
 80050da:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2228      	movs	r2, #40	@ 0x28
 80050e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f7ff f9c2 	bl	800446e <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80050ea:	bf00      	nop
 80050ec:	3710      	adds	r7, #16
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}

080050f2 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80050f2:	b480      	push	{r7}
 80050f4:	b083      	sub	sp, #12
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050fe:	b29b      	uxth	r3, r3
 8005100:	2b00      	cmp	r3, #0
 8005102:	d011      	beq.n	8005128 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005108:	781a      	ldrb	r2, [r3, #0]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005114:	1c5a      	adds	r2, r3, #1
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800511e:	b29b      	uxth	r3, r3
 8005120:	3b01      	subs	r3, #1
 8005122:	b29a      	uxth	r2, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8005128:	bf00      	nop
 800512a:	370c      	adds	r7, #12
 800512c:	46bd      	mov	sp, r7
 800512e:	bc80      	pop	{r7}
 8005130:	4770      	bx	lr

08005132 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005132:	b580      	push	{r7, lr}
 8005134:	b084      	sub	sp, #16
 8005136:	af00      	add	r7, sp, #0
 8005138:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005140:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005146:	b29b      	uxth	r3, r3
 8005148:	2b00      	cmp	r3, #0
 800514a:	d02c      	beq.n	80051a6 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	691a      	ldr	r2, [r3, #16]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005156:	b2d2      	uxtb	r2, r2
 8005158:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800515e:	1c5a      	adds	r2, r3, #1
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005168:	b29b      	uxth	r3, r3
 800516a:	3b01      	subs	r3, #1
 800516c:	b29a      	uxth	r2, r3
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005176:	b29b      	uxth	r3, r3
 8005178:	2b00      	cmp	r3, #0
 800517a:	d114      	bne.n	80051a6 <I2C_SlaveReceive_RXNE+0x74>
 800517c:	7bfb      	ldrb	r3, [r7, #15]
 800517e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005180:	d111      	bne.n	80051a6 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	685a      	ldr	r2, [r3, #4]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005190:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2222      	movs	r2, #34	@ 0x22
 8005196:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2228      	movs	r2, #40	@ 0x28
 800519c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80051a0:	6878      	ldr	r0, [r7, #4]
 80051a2:	f7ff f96d 	bl	8004480 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80051a6:	bf00      	nop
 80051a8:	3710      	adds	r7, #16
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}

080051ae <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80051ae:	b480      	push	{r7}
 80051b0:	b083      	sub	sp, #12
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d012      	beq.n	80051e6 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	691a      	ldr	r2, [r3, #16]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ca:	b2d2      	uxtb	r2, r2
 80051cc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d2:	1c5a      	adds	r2, r3, #1
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051dc:	b29b      	uxth	r3, r3
 80051de:	3b01      	subs	r3, #1
 80051e0:	b29a      	uxth	r2, r3
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80051e6:	bf00      	nop
 80051e8:	370c      	adds	r7, #12
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bc80      	pop	{r7}
 80051ee:	4770      	bx	lr

080051f0 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80051fa:	2300      	movs	r3, #0
 80051fc:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005204:	b2db      	uxtb	r3, r3
 8005206:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800520a:	2b28      	cmp	r3, #40	@ 0x28
 800520c:	d125      	bne.n	800525a <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	685a      	ldr	r2, [r3, #4]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800521c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	f003 0304 	and.w	r3, r3, #4
 8005224:	2b00      	cmp	r3, #0
 8005226:	d101      	bne.n	800522c <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005228:	2301      	movs	r3, #1
 800522a:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005232:	2b00      	cmp	r3, #0
 8005234:	d103      	bne.n	800523e <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	68db      	ldr	r3, [r3, #12]
 800523a:	81bb      	strh	r3, [r7, #12]
 800523c:	e002      	b.n	8005244 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	699b      	ldr	r3, [r3, #24]
 8005242:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800524c:	89ba      	ldrh	r2, [r7, #12]
 800524e:	7bfb      	ldrb	r3, [r7, #15]
 8005250:	4619      	mov	r1, r3
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f7ff f91d 	bl	8004492 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005258:	e00e      	b.n	8005278 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800525a:	2300      	movs	r3, #0
 800525c:	60bb      	str	r3, [r7, #8]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	695b      	ldr	r3, [r3, #20]
 8005264:	60bb      	str	r3, [r7, #8]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	699b      	ldr	r3, [r3, #24]
 800526c:	60bb      	str	r3, [r7, #8]
 800526e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2200      	movs	r2, #0
 8005274:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8005278:	bf00      	nop
 800527a:	3710      	adds	r7, #16
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800528e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	685a      	ldr	r2, [r3, #4]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800529e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80052a0:	2300      	movs	r3, #0
 80052a2:	60bb      	str	r3, [r7, #8]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	695b      	ldr	r3, [r3, #20]
 80052aa:	60bb      	str	r3, [r7, #8]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f042 0201 	orr.w	r2, r2, #1
 80052ba:	601a      	str	r2, [r3, #0]
 80052bc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052cc:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052dc:	d172      	bne.n	80053c4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80052de:	7bfb      	ldrb	r3, [r7, #15]
 80052e0:	2b22      	cmp	r3, #34	@ 0x22
 80052e2:	d002      	beq.n	80052ea <I2C_Slave_STOPF+0x6a>
 80052e4:	7bfb      	ldrb	r3, [r7, #15]
 80052e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80052e8:	d135      	bne.n	8005356 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	b29a      	uxth	r2, r3
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d005      	beq.n	800530e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005306:	f043 0204 	orr.w	r2, r3, #4
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	685a      	ldr	r2, [r3, #4]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800531c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005322:	4618      	mov	r0, r3
 8005324:	f7fd fc5e 	bl	8002be4 <HAL_DMA_GetState>
 8005328:	4603      	mov	r3, r0
 800532a:	2b01      	cmp	r3, #1
 800532c:	d049      	beq.n	80053c2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005332:	4a69      	ldr	r2, [pc, #420]	@ (80054d8 <I2C_Slave_STOPF+0x258>)
 8005334:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800533a:	4618      	mov	r0, r3
 800533c:	f7fd fad4 	bl	80028e8 <HAL_DMA_Abort_IT>
 8005340:	4603      	mov	r3, r0
 8005342:	2b00      	cmp	r3, #0
 8005344:	d03d      	beq.n	80053c2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800534a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800534c:	687a      	ldr	r2, [r7, #4]
 800534e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005350:	4610      	mov	r0, r2
 8005352:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005354:	e035      	b.n	80053c2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	b29a      	uxth	r2, r3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005368:	b29b      	uxth	r3, r3
 800536a:	2b00      	cmp	r3, #0
 800536c:	d005      	beq.n	800537a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005372:	f043 0204 	orr.w	r2, r3, #4
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	685a      	ldr	r2, [r3, #4]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005388:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800538e:	4618      	mov	r0, r3
 8005390:	f7fd fc28 	bl	8002be4 <HAL_DMA_GetState>
 8005394:	4603      	mov	r3, r0
 8005396:	2b01      	cmp	r3, #1
 8005398:	d014      	beq.n	80053c4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800539e:	4a4e      	ldr	r2, [pc, #312]	@ (80054d8 <I2C_Slave_STOPF+0x258>)
 80053a0:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053a6:	4618      	mov	r0, r3
 80053a8:	f7fd fa9e 	bl	80028e8 <HAL_DMA_Abort_IT>
 80053ac:	4603      	mov	r3, r0
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d008      	beq.n	80053c4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053b8:	687a      	ldr	r2, [r7, #4]
 80053ba:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80053bc:	4610      	mov	r0, r2
 80053be:	4798      	blx	r3
 80053c0:	e000      	b.n	80053c4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80053c2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d03e      	beq.n	800544c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	695b      	ldr	r3, [r3, #20]
 80053d4:	f003 0304 	and.w	r3, r3, #4
 80053d8:	2b04      	cmp	r3, #4
 80053da:	d112      	bne.n	8005402 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	691a      	ldr	r2, [r3, #16]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053e6:	b2d2      	uxtb	r2, r2
 80053e8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ee:	1c5a      	adds	r2, r3, #1
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053f8:	b29b      	uxth	r3, r3
 80053fa:	3b01      	subs	r3, #1
 80053fc:	b29a      	uxth	r2, r3
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	695b      	ldr	r3, [r3, #20]
 8005408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800540c:	2b40      	cmp	r3, #64	@ 0x40
 800540e:	d112      	bne.n	8005436 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	691a      	ldr	r2, [r3, #16]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800541a:	b2d2      	uxtb	r2, r2
 800541c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005422:	1c5a      	adds	r2, r3, #1
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800542c:	b29b      	uxth	r3, r3
 800542e:	3b01      	subs	r3, #1
 8005430:	b29a      	uxth	r2, r3
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800543a:	b29b      	uxth	r3, r3
 800543c:	2b00      	cmp	r3, #0
 800543e:	d005      	beq.n	800544c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005444:	f043 0204 	orr.w	r2, r3, #4
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005450:	2b00      	cmp	r3, #0
 8005452:	d003      	beq.n	800545c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	f000 f8b7 	bl	80055c8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800545a:	e039      	b.n	80054d0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800545c:	7bfb      	ldrb	r3, [r7, #15]
 800545e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005460:	d109      	bne.n	8005476 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2228      	movs	r2, #40	@ 0x28
 800546c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005470:	6878      	ldr	r0, [r7, #4]
 8005472:	f7ff f805 	bl	8004480 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800547c:	b2db      	uxtb	r3, r3
 800547e:	2b28      	cmp	r3, #40	@ 0x28
 8005480:	d111      	bne.n	80054a6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	4a15      	ldr	r2, [pc, #84]	@ (80054dc <I2C_Slave_STOPF+0x25c>)
 8005486:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2200      	movs	r2, #0
 800548c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2220      	movs	r2, #32
 8005492:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2200      	movs	r2, #0
 800549a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800549e:	6878      	ldr	r0, [r7, #4]
 80054a0:	f7ff f804 	bl	80044ac <HAL_I2C_ListenCpltCallback>
}
 80054a4:	e014      	b.n	80054d0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054aa:	2b22      	cmp	r3, #34	@ 0x22
 80054ac:	d002      	beq.n	80054b4 <I2C_Slave_STOPF+0x234>
 80054ae:	7bfb      	ldrb	r3, [r7, #15]
 80054b0:	2b22      	cmp	r3, #34	@ 0x22
 80054b2:	d10d      	bne.n	80054d0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2220      	movs	r2, #32
 80054be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	f7fe ffd8 	bl	8004480 <HAL_I2C_SlaveRxCpltCallback>
}
 80054d0:	bf00      	nop
 80054d2:	3710      	adds	r7, #16
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}
 80054d8:	08005acd 	.word	0x08005acd
 80054dc:	ffff0000 	.word	0xffff0000

080054e0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b084      	sub	sp, #16
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054ee:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054f4:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	2b08      	cmp	r3, #8
 80054fa:	d002      	beq.n	8005502 <I2C_Slave_AF+0x22>
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	2b20      	cmp	r3, #32
 8005500:	d129      	bne.n	8005556 <I2C_Slave_AF+0x76>
 8005502:	7bfb      	ldrb	r3, [r7, #15]
 8005504:	2b28      	cmp	r3, #40	@ 0x28
 8005506:	d126      	bne.n	8005556 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	4a2e      	ldr	r2, [pc, #184]	@ (80055c4 <I2C_Slave_AF+0xe4>)
 800550c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	685a      	ldr	r2, [r3, #4]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800551c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005526:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005536:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2220      	movs	r2, #32
 8005542:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2200      	movs	r2, #0
 800554a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f7fe ffac 	bl	80044ac <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005554:	e031      	b.n	80055ba <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005556:	7bfb      	ldrb	r3, [r7, #15]
 8005558:	2b21      	cmp	r3, #33	@ 0x21
 800555a:	d129      	bne.n	80055b0 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a19      	ldr	r2, [pc, #100]	@ (80055c4 <I2C_Slave_AF+0xe4>)
 8005560:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2221      	movs	r2, #33	@ 0x21
 8005566:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2220      	movs	r2, #32
 800556c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2200      	movs	r2, #0
 8005574:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	685a      	ldr	r2, [r3, #4]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005586:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005590:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055a0:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f7fe f942 	bl	800382c <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f7fe ff60 	bl	800446e <HAL_I2C_SlaveTxCpltCallback>
}
 80055ae:	e004      	b.n	80055ba <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80055b8:	615a      	str	r2, [r3, #20]
}
 80055ba:	bf00      	nop
 80055bc:	3710      	adds	r7, #16
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}
 80055c2:	bf00      	nop
 80055c4:	ffff0000 	.word	0xffff0000

080055c8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b084      	sub	sp, #16
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055d6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80055de:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80055e0:	7bbb      	ldrb	r3, [r7, #14]
 80055e2:	2b10      	cmp	r3, #16
 80055e4:	d002      	beq.n	80055ec <I2C_ITError+0x24>
 80055e6:	7bbb      	ldrb	r3, [r7, #14]
 80055e8:	2b40      	cmp	r3, #64	@ 0x40
 80055ea:	d10a      	bne.n	8005602 <I2C_ITError+0x3a>
 80055ec:	7bfb      	ldrb	r3, [r7, #15]
 80055ee:	2b22      	cmp	r3, #34	@ 0x22
 80055f0:	d107      	bne.n	8005602 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005600:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005602:	7bfb      	ldrb	r3, [r7, #15]
 8005604:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005608:	2b28      	cmp	r3, #40	@ 0x28
 800560a:	d107      	bne.n	800561c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2228      	movs	r2, #40	@ 0x28
 8005616:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800561a:	e015      	b.n	8005648 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005626:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800562a:	d00a      	beq.n	8005642 <I2C_ITError+0x7a>
 800562c:	7bfb      	ldrb	r3, [r7, #15]
 800562e:	2b60      	cmp	r3, #96	@ 0x60
 8005630:	d007      	beq.n	8005642 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2220      	movs	r2, #32
 8005636:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2200      	movs	r2, #0
 800563e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2200      	movs	r2, #0
 8005646:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005652:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005656:	d162      	bne.n	800571e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	685a      	ldr	r2, [r3, #4]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005666:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800566c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005670:	b2db      	uxtb	r3, r3
 8005672:	2b01      	cmp	r3, #1
 8005674:	d020      	beq.n	80056b8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800567a:	4a6a      	ldr	r2, [pc, #424]	@ (8005824 <I2C_ITError+0x25c>)
 800567c:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005682:	4618      	mov	r0, r3
 8005684:	f7fd f930 	bl	80028e8 <HAL_DMA_Abort_IT>
 8005688:	4603      	mov	r3, r0
 800568a:	2b00      	cmp	r3, #0
 800568c:	f000 8089 	beq.w	80057a2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f022 0201 	bic.w	r2, r2, #1
 800569e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2220      	movs	r2, #32
 80056a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056ae:	687a      	ldr	r2, [r7, #4]
 80056b0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80056b2:	4610      	mov	r0, r2
 80056b4:	4798      	blx	r3
 80056b6:	e074      	b.n	80057a2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056bc:	4a59      	ldr	r2, [pc, #356]	@ (8005824 <I2C_ITError+0x25c>)
 80056be:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056c4:	4618      	mov	r0, r3
 80056c6:	f7fd f90f 	bl	80028e8 <HAL_DMA_Abort_IT>
 80056ca:	4603      	mov	r3, r0
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d068      	beq.n	80057a2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	695b      	ldr	r3, [r3, #20]
 80056d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056da:	2b40      	cmp	r3, #64	@ 0x40
 80056dc:	d10b      	bne.n	80056f6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	691a      	ldr	r2, [r3, #16]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056e8:	b2d2      	uxtb	r2, r2
 80056ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056f0:	1c5a      	adds	r2, r3, #1
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f022 0201 	bic.w	r2, r2, #1
 8005704:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2220      	movs	r2, #32
 800570a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005712:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005714:	687a      	ldr	r2, [r7, #4]
 8005716:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005718:	4610      	mov	r0, r2
 800571a:	4798      	blx	r3
 800571c:	e041      	b.n	80057a2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005724:	b2db      	uxtb	r3, r3
 8005726:	2b60      	cmp	r3, #96	@ 0x60
 8005728:	d125      	bne.n	8005776 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2220      	movs	r2, #32
 800572e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2200      	movs	r2, #0
 8005736:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	695b      	ldr	r3, [r3, #20]
 800573e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005742:	2b40      	cmp	r3, #64	@ 0x40
 8005744:	d10b      	bne.n	800575e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	691a      	ldr	r2, [r3, #16]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005750:	b2d2      	uxtb	r2, r2
 8005752:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005758:	1c5a      	adds	r2, r3, #1
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	681a      	ldr	r2, [r3, #0]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f022 0201 	bic.w	r2, r2, #1
 800576c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f7fe fec0 	bl	80044f4 <HAL_I2C_AbortCpltCallback>
 8005774:	e015      	b.n	80057a2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	695b      	ldr	r3, [r3, #20]
 800577c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005780:	2b40      	cmp	r3, #64	@ 0x40
 8005782:	d10b      	bne.n	800579c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	691a      	ldr	r2, [r3, #16]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800578e:	b2d2      	uxtb	r2, r2
 8005790:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005796:	1c5a      	adds	r2, r3, #1
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f7fe fea0 	bl	80044e2 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	f003 0301 	and.w	r3, r3, #1
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d10e      	bne.n	80057d0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d109      	bne.n	80057d0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d104      	bne.n	80057d0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d007      	beq.n	80057e0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	685a      	ldr	r2, [r3, #4]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80057de:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057e6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ec:	f003 0304 	and.w	r3, r3, #4
 80057f0:	2b04      	cmp	r3, #4
 80057f2:	d113      	bne.n	800581c <I2C_ITError+0x254>
 80057f4:	7bfb      	ldrb	r3, [r7, #15]
 80057f6:	2b28      	cmp	r3, #40	@ 0x28
 80057f8:	d110      	bne.n	800581c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4a0a      	ldr	r2, [pc, #40]	@ (8005828 <I2C_ITError+0x260>)
 80057fe:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2200      	movs	r2, #0
 8005804:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2220      	movs	r2, #32
 800580a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2200      	movs	r2, #0
 8005812:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f7fe fe48 	bl	80044ac <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800581c:	bf00      	nop
 800581e:	3710      	adds	r7, #16
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}
 8005824:	08005acd 	.word	0x08005acd
 8005828:	ffff0000 	.word	0xffff0000

0800582c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b088      	sub	sp, #32
 8005830:	af02      	add	r7, sp, #8
 8005832:	60f8      	str	r0, [r7, #12]
 8005834:	607a      	str	r2, [r7, #4]
 8005836:	603b      	str	r3, [r7, #0]
 8005838:	460b      	mov	r3, r1
 800583a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005840:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	2b08      	cmp	r3, #8
 8005846:	d006      	beq.n	8005856 <I2C_MasterRequestWrite+0x2a>
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	2b01      	cmp	r3, #1
 800584c:	d003      	beq.n	8005856 <I2C_MasterRequestWrite+0x2a>
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005854:	d108      	bne.n	8005868 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005864:	601a      	str	r2, [r3, #0]
 8005866:	e00b      	b.n	8005880 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800586c:	2b12      	cmp	r3, #18
 800586e:	d107      	bne.n	8005880 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800587e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	9300      	str	r3, [sp, #0]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800588c:	68f8      	ldr	r0, [r7, #12]
 800588e:	f000 f9c5 	bl	8005c1c <I2C_WaitOnFlagUntilTimeout>
 8005892:	4603      	mov	r3, r0
 8005894:	2b00      	cmp	r3, #0
 8005896:	d00d      	beq.n	80058b4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058a6:	d103      	bne.n	80058b0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80058ae:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80058b0:	2303      	movs	r3, #3
 80058b2:	e035      	b.n	8005920 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	691b      	ldr	r3, [r3, #16]
 80058b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80058bc:	d108      	bne.n	80058d0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80058be:	897b      	ldrh	r3, [r7, #10]
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	461a      	mov	r2, r3
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80058cc:	611a      	str	r2, [r3, #16]
 80058ce:	e01b      	b.n	8005908 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80058d0:	897b      	ldrh	r3, [r7, #10]
 80058d2:	11db      	asrs	r3, r3, #7
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	f003 0306 	and.w	r3, r3, #6
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	f063 030f 	orn	r3, r3, #15
 80058e0:	b2da      	uxtb	r2, r3
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	687a      	ldr	r2, [r7, #4]
 80058ec:	490e      	ldr	r1, [pc, #56]	@ (8005928 <I2C_MasterRequestWrite+0xfc>)
 80058ee:	68f8      	ldr	r0, [r7, #12]
 80058f0:	f000 fa0e 	bl	8005d10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058f4:	4603      	mov	r3, r0
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d001      	beq.n	80058fe <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	e010      	b.n	8005920 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80058fe:	897b      	ldrh	r3, [r7, #10]
 8005900:	b2da      	uxtb	r2, r3
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	687a      	ldr	r2, [r7, #4]
 800590c:	4907      	ldr	r1, [pc, #28]	@ (800592c <I2C_MasterRequestWrite+0x100>)
 800590e:	68f8      	ldr	r0, [r7, #12]
 8005910:	f000 f9fe 	bl	8005d10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005914:	4603      	mov	r3, r0
 8005916:	2b00      	cmp	r3, #0
 8005918:	d001      	beq.n	800591e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	e000      	b.n	8005920 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800591e:	2300      	movs	r3, #0
}
 8005920:	4618      	mov	r0, r3
 8005922:	3718      	adds	r7, #24
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}
 8005928:	00010008 	.word	0x00010008
 800592c:	00010002 	.word	0x00010002

08005930 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b088      	sub	sp, #32
 8005934:	af02      	add	r7, sp, #8
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	607a      	str	r2, [r7, #4]
 800593a:	603b      	str	r3, [r7, #0]
 800593c:	460b      	mov	r3, r1
 800593e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005944:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005954:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	2b08      	cmp	r3, #8
 800595a:	d006      	beq.n	800596a <I2C_MasterRequestRead+0x3a>
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	2b01      	cmp	r3, #1
 8005960:	d003      	beq.n	800596a <I2C_MasterRequestRead+0x3a>
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005968:	d108      	bne.n	800597c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005978:	601a      	str	r2, [r3, #0]
 800597a:	e00b      	b.n	8005994 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005980:	2b11      	cmp	r3, #17
 8005982:	d107      	bne.n	8005994 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005992:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	9300      	str	r3, [sp, #0]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2200      	movs	r2, #0
 800599c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80059a0:	68f8      	ldr	r0, [r7, #12]
 80059a2:	f000 f93b 	bl	8005c1c <I2C_WaitOnFlagUntilTimeout>
 80059a6:	4603      	mov	r3, r0
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d00d      	beq.n	80059c8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059ba:	d103      	bne.n	80059c4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059c2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80059c4:	2303      	movs	r3, #3
 80059c6:	e079      	b.n	8005abc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	691b      	ldr	r3, [r3, #16]
 80059cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80059d0:	d108      	bne.n	80059e4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80059d2:	897b      	ldrh	r3, [r7, #10]
 80059d4:	b2db      	uxtb	r3, r3
 80059d6:	f043 0301 	orr.w	r3, r3, #1
 80059da:	b2da      	uxtb	r2, r3
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	611a      	str	r2, [r3, #16]
 80059e2:	e05f      	b.n	8005aa4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80059e4:	897b      	ldrh	r3, [r7, #10]
 80059e6:	11db      	asrs	r3, r3, #7
 80059e8:	b2db      	uxtb	r3, r3
 80059ea:	f003 0306 	and.w	r3, r3, #6
 80059ee:	b2db      	uxtb	r3, r3
 80059f0:	f063 030f 	orn	r3, r3, #15
 80059f4:	b2da      	uxtb	r2, r3
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	687a      	ldr	r2, [r7, #4]
 8005a00:	4930      	ldr	r1, [pc, #192]	@ (8005ac4 <I2C_MasterRequestRead+0x194>)
 8005a02:	68f8      	ldr	r0, [r7, #12]
 8005a04:	f000 f984 	bl	8005d10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d001      	beq.n	8005a12 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e054      	b.n	8005abc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005a12:	897b      	ldrh	r3, [r7, #10]
 8005a14:	b2da      	uxtb	r2, r3
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	687a      	ldr	r2, [r7, #4]
 8005a20:	4929      	ldr	r1, [pc, #164]	@ (8005ac8 <I2C_MasterRequestRead+0x198>)
 8005a22:	68f8      	ldr	r0, [r7, #12]
 8005a24:	f000 f974 	bl	8005d10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d001      	beq.n	8005a32 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e044      	b.n	8005abc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a32:	2300      	movs	r3, #0
 8005a34:	613b      	str	r3, [r7, #16]
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	695b      	ldr	r3, [r3, #20]
 8005a3c:	613b      	str	r3, [r7, #16]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	699b      	ldr	r3, [r3, #24]
 8005a44:	613b      	str	r3, [r7, #16]
 8005a46:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a56:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	9300      	str	r3, [sp, #0]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005a64:	68f8      	ldr	r0, [r7, #12]
 8005a66:	f000 f8d9 	bl	8005c1c <I2C_WaitOnFlagUntilTimeout>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d00d      	beq.n	8005a8c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a7e:	d103      	bne.n	8005a88 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a86:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005a88:	2303      	movs	r3, #3
 8005a8a:	e017      	b.n	8005abc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005a8c:	897b      	ldrh	r3, [r7, #10]
 8005a8e:	11db      	asrs	r3, r3, #7
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	f003 0306 	and.w	r3, r3, #6
 8005a96:	b2db      	uxtb	r3, r3
 8005a98:	f063 030e 	orn	r3, r3, #14
 8005a9c:	b2da      	uxtb	r2, r3
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	4907      	ldr	r1, [pc, #28]	@ (8005ac8 <I2C_MasterRequestRead+0x198>)
 8005aaa:	68f8      	ldr	r0, [r7, #12]
 8005aac:	f000 f930 	bl	8005d10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d001      	beq.n	8005aba <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e000      	b.n	8005abc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005aba:	2300      	movs	r3, #0
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3718      	adds	r7, #24
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}
 8005ac4:	00010008 	.word	0x00010008
 8005ac8:	00010002 	.word	0x00010002

08005acc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b086      	sub	sp, #24
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005adc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ae4:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005ae6:	4b4b      	ldr	r3, [pc, #300]	@ (8005c14 <I2C_DMAAbort+0x148>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	08db      	lsrs	r3, r3, #3
 8005aec:	4a4a      	ldr	r2, [pc, #296]	@ (8005c18 <I2C_DMAAbort+0x14c>)
 8005aee:	fba2 2303 	umull	r2, r3, r2, r3
 8005af2:	0a1a      	lsrs	r2, r3, #8
 8005af4:	4613      	mov	r3, r2
 8005af6:	009b      	lsls	r3, r3, #2
 8005af8:	4413      	add	r3, r2
 8005afa:	00da      	lsls	r2, r3, #3
 8005afc:	1ad3      	subs	r3, r2, r3
 8005afe:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d106      	bne.n	8005b14 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b0a:	f043 0220 	orr.w	r2, r3, #32
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8005b12:	e00a      	b.n	8005b2a <I2C_DMAAbort+0x5e>
    }
    count--;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	3b01      	subs	r3, #1
 8005b18:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b28:	d0ea      	beq.n	8005b00 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d003      	beq.n	8005b3a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b36:	2200      	movs	r2, #0
 8005b38:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d003      	beq.n	8005b4a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b46:	2200      	movs	r2, #0
 8005b48:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b58:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d003      	beq.n	8005b70 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d003      	beq.n	8005b80 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f022 0201 	bic.w	r2, r2, #1
 8005b8e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	2b60      	cmp	r3, #96	@ 0x60
 8005b9a:	d10e      	bne.n	8005bba <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	2220      	movs	r2, #32
 8005ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005bb2:	6978      	ldr	r0, [r7, #20]
 8005bb4:	f7fe fc9e 	bl	80044f4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005bb8:	e027      	b.n	8005c0a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005bba:	7cfb      	ldrb	r3, [r7, #19]
 8005bbc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005bc0:	2b28      	cmp	r3, #40	@ 0x28
 8005bc2:	d117      	bne.n	8005bf4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005bc4:	697b      	ldr	r3, [r7, #20]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681a      	ldr	r2, [r3, #0]
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f042 0201 	orr.w	r2, r2, #1
 8005bd2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005be2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	2200      	movs	r2, #0
 8005be8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	2228      	movs	r2, #40	@ 0x28
 8005bee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005bf2:	e007      	b.n	8005c04 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	2220      	movs	r2, #32
 8005bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005c04:	6978      	ldr	r0, [r7, #20]
 8005c06:	f7fe fc6c 	bl	80044e2 <HAL_I2C_ErrorCallback>
}
 8005c0a:	bf00      	nop
 8005c0c:	3718      	adds	r7, #24
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}
 8005c12:	bf00      	nop
 8005c14:	20000000 	.word	0x20000000
 8005c18:	14f8b589 	.word	0x14f8b589

08005c1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b084      	sub	sp, #16
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	603b      	str	r3, [r7, #0]
 8005c28:	4613      	mov	r3, r2
 8005c2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c2c:	e048      	b.n	8005cc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c34:	d044      	beq.n	8005cc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c36:	f7fb ffbf 	bl	8001bb8 <HAL_GetTick>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	69bb      	ldr	r3, [r7, #24]
 8005c3e:	1ad3      	subs	r3, r2, r3
 8005c40:	683a      	ldr	r2, [r7, #0]
 8005c42:	429a      	cmp	r2, r3
 8005c44:	d302      	bcc.n	8005c4c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d139      	bne.n	8005cc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	0c1b      	lsrs	r3, r3, #16
 8005c50:	b2db      	uxtb	r3, r3
 8005c52:	2b01      	cmp	r3, #1
 8005c54:	d10d      	bne.n	8005c72 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	695b      	ldr	r3, [r3, #20]
 8005c5c:	43da      	mvns	r2, r3
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	4013      	ands	r3, r2
 8005c62:	b29b      	uxth	r3, r3
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	bf0c      	ite	eq
 8005c68:	2301      	moveq	r3, #1
 8005c6a:	2300      	movne	r3, #0
 8005c6c:	b2db      	uxtb	r3, r3
 8005c6e:	461a      	mov	r2, r3
 8005c70:	e00c      	b.n	8005c8c <I2C_WaitOnFlagUntilTimeout+0x70>
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	699b      	ldr	r3, [r3, #24]
 8005c78:	43da      	mvns	r2, r3
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	4013      	ands	r3, r2
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	bf0c      	ite	eq
 8005c84:	2301      	moveq	r3, #1
 8005c86:	2300      	movne	r3, #0
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	79fb      	ldrb	r3, [r7, #7]
 8005c8e:	429a      	cmp	r2, r3
 8005c90:	d116      	bne.n	8005cc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2200      	movs	r2, #0
 8005c96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2220      	movs	r2, #32
 8005c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cac:	f043 0220 	orr.w	r2, r3, #32
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	e023      	b.n	8005d08 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	0c1b      	lsrs	r3, r3, #16
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d10d      	bne.n	8005ce6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	695b      	ldr	r3, [r3, #20]
 8005cd0:	43da      	mvns	r2, r3
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	4013      	ands	r3, r2
 8005cd6:	b29b      	uxth	r3, r3
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	bf0c      	ite	eq
 8005cdc:	2301      	moveq	r3, #1
 8005cde:	2300      	movne	r3, #0
 8005ce0:	b2db      	uxtb	r3, r3
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	e00c      	b.n	8005d00 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	699b      	ldr	r3, [r3, #24]
 8005cec:	43da      	mvns	r2, r3
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	bf0c      	ite	eq
 8005cf8:	2301      	moveq	r3, #1
 8005cfa:	2300      	movne	r3, #0
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	461a      	mov	r2, r3
 8005d00:	79fb      	ldrb	r3, [r7, #7]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d093      	beq.n	8005c2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d06:	2300      	movs	r3, #0
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3710      	adds	r7, #16
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}

08005d10 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
 8005d1c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005d1e:	e071      	b.n	8005e04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	695b      	ldr	r3, [r3, #20]
 8005d26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d2e:	d123      	bne.n	8005d78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d3e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005d48:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2220      	movs	r2, #32
 8005d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d64:	f043 0204 	orr.w	r2, r3, #4
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	e067      	b.n	8005e48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d7e:	d041      	beq.n	8005e04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d80:	f7fb ff1a 	bl	8001bb8 <HAL_GetTick>
 8005d84:	4602      	mov	r2, r0
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	1ad3      	subs	r3, r2, r3
 8005d8a:	687a      	ldr	r2, [r7, #4]
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	d302      	bcc.n	8005d96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d136      	bne.n	8005e04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	0c1b      	lsrs	r3, r3, #16
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	d10c      	bne.n	8005dba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	695b      	ldr	r3, [r3, #20]
 8005da6:	43da      	mvns	r2, r3
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	4013      	ands	r3, r2
 8005dac:	b29b      	uxth	r3, r3
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	bf14      	ite	ne
 8005db2:	2301      	movne	r3, #1
 8005db4:	2300      	moveq	r3, #0
 8005db6:	b2db      	uxtb	r3, r3
 8005db8:	e00b      	b.n	8005dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	699b      	ldr	r3, [r3, #24]
 8005dc0:	43da      	mvns	r2, r3
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	4013      	ands	r3, r2
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	bf14      	ite	ne
 8005dcc:	2301      	movne	r3, #1
 8005dce:	2300      	moveq	r3, #0
 8005dd0:	b2db      	uxtb	r3, r3
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d016      	beq.n	8005e04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2220      	movs	r2, #32
 8005de0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2200      	movs	r2, #0
 8005de8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005df0:	f043 0220 	orr.w	r2, r3, #32
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005e00:	2301      	movs	r3, #1
 8005e02:	e021      	b.n	8005e48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	0c1b      	lsrs	r3, r3, #16
 8005e08:	b2db      	uxtb	r3, r3
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d10c      	bne.n	8005e28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	695b      	ldr	r3, [r3, #20]
 8005e14:	43da      	mvns	r2, r3
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	4013      	ands	r3, r2
 8005e1a:	b29b      	uxth	r3, r3
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	bf14      	ite	ne
 8005e20:	2301      	movne	r3, #1
 8005e22:	2300      	moveq	r3, #0
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	e00b      	b.n	8005e40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	699b      	ldr	r3, [r3, #24]
 8005e2e:	43da      	mvns	r2, r3
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	4013      	ands	r3, r2
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	bf14      	ite	ne
 8005e3a:	2301      	movne	r3, #1
 8005e3c:	2300      	moveq	r3, #0
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	f47f af6d 	bne.w	8005d20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005e46:	2300      	movs	r3, #0
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3710      	adds	r7, #16
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}

08005e50 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b084      	sub	sp, #16
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	60f8      	str	r0, [r7, #12]
 8005e58:	60b9      	str	r1, [r7, #8]
 8005e5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005e5c:	e034      	b.n	8005ec8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005e5e:	68f8      	ldr	r0, [r7, #12]
 8005e60:	f000 f915 	bl	800608e <I2C_IsAcknowledgeFailed>
 8005e64:	4603      	mov	r3, r0
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d001      	beq.n	8005e6e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e034      	b.n	8005ed8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e74:	d028      	beq.n	8005ec8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e76:	f7fb fe9f 	bl	8001bb8 <HAL_GetTick>
 8005e7a:	4602      	mov	r2, r0
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	1ad3      	subs	r3, r2, r3
 8005e80:	68ba      	ldr	r2, [r7, #8]
 8005e82:	429a      	cmp	r2, r3
 8005e84:	d302      	bcc.n	8005e8c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d11d      	bne.n	8005ec8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	695b      	ldr	r3, [r3, #20]
 8005e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e96:	2b80      	cmp	r3, #128	@ 0x80
 8005e98:	d016      	beq.n	8005ec8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2220      	movs	r2, #32
 8005ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eb4:	f043 0220 	orr.w	r2, r3, #32
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e007      	b.n	8005ed8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	695b      	ldr	r3, [r3, #20]
 8005ece:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ed2:	2b80      	cmp	r3, #128	@ 0x80
 8005ed4:	d1c3      	bne.n	8005e5e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005ed6:	2300      	movs	r3, #0
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3710      	adds	r7, #16
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}

08005ee0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b084      	sub	sp, #16
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	60f8      	str	r0, [r7, #12]
 8005ee8:	60b9      	str	r1, [r7, #8]
 8005eea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005eec:	e034      	b.n	8005f58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005eee:	68f8      	ldr	r0, [r7, #12]
 8005ef0:	f000 f8cd 	bl	800608e <I2C_IsAcknowledgeFailed>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d001      	beq.n	8005efe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	e034      	b.n	8005f68 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f04:	d028      	beq.n	8005f58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f06:	f7fb fe57 	bl	8001bb8 <HAL_GetTick>
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	1ad3      	subs	r3, r2, r3
 8005f10:	68ba      	ldr	r2, [r7, #8]
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d302      	bcc.n	8005f1c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d11d      	bne.n	8005f58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	695b      	ldr	r3, [r3, #20]
 8005f22:	f003 0304 	and.w	r3, r3, #4
 8005f26:	2b04      	cmp	r3, #4
 8005f28:	d016      	beq.n	8005f58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2220      	movs	r2, #32
 8005f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f44:	f043 0220 	orr.w	r2, r3, #32
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	e007      	b.n	8005f68 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	695b      	ldr	r3, [r3, #20]
 8005f5e:	f003 0304 	and.w	r3, r3, #4
 8005f62:	2b04      	cmp	r3, #4
 8005f64:	d1c3      	bne.n	8005eee <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005f66:	2300      	movs	r3, #0
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3710      	adds	r7, #16
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}

08005f70 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b085      	sub	sp, #20
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005f7c:	4b13      	ldr	r3, [pc, #76]	@ (8005fcc <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	08db      	lsrs	r3, r3, #3
 8005f82:	4a13      	ldr	r2, [pc, #76]	@ (8005fd0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005f84:	fba2 2303 	umull	r2, r3, r2, r3
 8005f88:	0a1a      	lsrs	r2, r3, #8
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	4413      	add	r3, r2
 8005f90:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	3b01      	subs	r3, #1
 8005f96:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d107      	bne.n	8005fae <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fa2:	f043 0220 	orr.w	r2, r3, #32
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8005faa:	2301      	movs	r3, #1
 8005fac:	e008      	b.n	8005fc0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005fb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fbc:	d0e9      	beq.n	8005f92 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005fbe:	2300      	movs	r3, #0
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3714      	adds	r7, #20
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bc80      	pop	{r7}
 8005fc8:	4770      	bx	lr
 8005fca:	bf00      	nop
 8005fcc:	20000000 	.word	0x20000000
 8005fd0:	14f8b589 	.word	0x14f8b589

08005fd4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b084      	sub	sp, #16
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	60b9      	str	r1, [r7, #8]
 8005fde:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005fe0:	e049      	b.n	8006076 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	695b      	ldr	r3, [r3, #20]
 8005fe8:	f003 0310 	and.w	r3, r3, #16
 8005fec:	2b10      	cmp	r3, #16
 8005fee:	d119      	bne.n	8006024 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f06f 0210 	mvn.w	r2, #16
 8005ff8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2220      	movs	r2, #32
 8006004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2200      	movs	r2, #0
 800600c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2200      	movs	r2, #0
 800601c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	e030      	b.n	8006086 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006024:	f7fb fdc8 	bl	8001bb8 <HAL_GetTick>
 8006028:	4602      	mov	r2, r0
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	1ad3      	subs	r3, r2, r3
 800602e:	68ba      	ldr	r2, [r7, #8]
 8006030:	429a      	cmp	r2, r3
 8006032:	d302      	bcc.n	800603a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d11d      	bne.n	8006076 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	695b      	ldr	r3, [r3, #20]
 8006040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006044:	2b40      	cmp	r3, #64	@ 0x40
 8006046:	d016      	beq.n	8006076 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2200      	movs	r2, #0
 800604c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2220      	movs	r2, #32
 8006052:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2200      	movs	r2, #0
 800605a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006062:	f043 0220 	orr.w	r2, r3, #32
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2200      	movs	r2, #0
 800606e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	e007      	b.n	8006086 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	695b      	ldr	r3, [r3, #20]
 800607c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006080:	2b40      	cmp	r3, #64	@ 0x40
 8006082:	d1ae      	bne.n	8005fe2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006084:	2300      	movs	r3, #0
}
 8006086:	4618      	mov	r0, r3
 8006088:	3710      	adds	r7, #16
 800608a:	46bd      	mov	sp, r7
 800608c:	bd80      	pop	{r7, pc}

0800608e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800608e:	b480      	push	{r7}
 8006090:	b083      	sub	sp, #12
 8006092:	af00      	add	r7, sp, #0
 8006094:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	695b      	ldr	r3, [r3, #20]
 800609c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060a4:	d11b      	bne.n	80060de <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80060ae:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2200      	movs	r2, #0
 80060b4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2220      	movs	r2, #32
 80060ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2200      	movs	r2, #0
 80060c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ca:	f043 0204 	orr.w	r2, r3, #4
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2200      	movs	r2, #0
 80060d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	e000      	b.n	80060e0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80060de:	2300      	movs	r3, #0
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	370c      	adds	r7, #12
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bc80      	pop	{r7}
 80060e8:	4770      	bx	lr

080060ea <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80060ea:	b480      	push	{r7}
 80060ec:	b083      	sub	sp, #12
 80060ee:	af00      	add	r7, sp, #0
 80060f0:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f6:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80060fa:	d103      	bne.n	8006104 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2201      	movs	r2, #1
 8006100:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006102:	e007      	b.n	8006114 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006108:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800610c:	d102      	bne.n	8006114 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2208      	movs	r2, #8
 8006112:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8006114:	bf00      	nop
 8006116:	370c      	adds	r7, #12
 8006118:	46bd      	mov	sp, r7
 800611a:	bc80      	pop	{r7}
 800611c:	4770      	bx	lr
	...

08006120 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006120:	b480      	push	{r7}
 8006122:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8006124:	4b03      	ldr	r3, [pc, #12]	@ (8006134 <HAL_PWR_EnableBkUpAccess+0x14>)
 8006126:	2201      	movs	r2, #1
 8006128:	601a      	str	r2, [r3, #0]
}
 800612a:	bf00      	nop
 800612c:	46bd      	mov	sp, r7
 800612e:	bc80      	pop	{r7}
 8006130:	4770      	bx	lr
 8006132:	bf00      	nop
 8006134:	420e0020 	.word	0x420e0020

08006138 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b086      	sub	sp, #24
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d101      	bne.n	800614a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	e272      	b.n	8006630 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f003 0301 	and.w	r3, r3, #1
 8006152:	2b00      	cmp	r3, #0
 8006154:	f000 8087 	beq.w	8006266 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006158:	4b92      	ldr	r3, [pc, #584]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	f003 030c 	and.w	r3, r3, #12
 8006160:	2b04      	cmp	r3, #4
 8006162:	d00c      	beq.n	800617e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006164:	4b8f      	ldr	r3, [pc, #572]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	f003 030c 	and.w	r3, r3, #12
 800616c:	2b08      	cmp	r3, #8
 800616e:	d112      	bne.n	8006196 <HAL_RCC_OscConfig+0x5e>
 8006170:	4b8c      	ldr	r3, [pc, #560]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006178:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800617c:	d10b      	bne.n	8006196 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800617e:	4b89      	ldr	r3, [pc, #548]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006186:	2b00      	cmp	r3, #0
 8006188:	d06c      	beq.n	8006264 <HAL_RCC_OscConfig+0x12c>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d168      	bne.n	8006264 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	e24c      	b.n	8006630 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800619e:	d106      	bne.n	80061ae <HAL_RCC_OscConfig+0x76>
 80061a0:	4b80      	ldr	r3, [pc, #512]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4a7f      	ldr	r2, [pc, #508]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 80061a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061aa:	6013      	str	r3, [r2, #0]
 80061ac:	e02e      	b.n	800620c <HAL_RCC_OscConfig+0xd4>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d10c      	bne.n	80061d0 <HAL_RCC_OscConfig+0x98>
 80061b6:	4b7b      	ldr	r3, [pc, #492]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a7a      	ldr	r2, [pc, #488]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 80061bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061c0:	6013      	str	r3, [r2, #0]
 80061c2:	4b78      	ldr	r3, [pc, #480]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a77      	ldr	r2, [pc, #476]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 80061c8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80061cc:	6013      	str	r3, [r2, #0]
 80061ce:	e01d      	b.n	800620c <HAL_RCC_OscConfig+0xd4>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80061d8:	d10c      	bne.n	80061f4 <HAL_RCC_OscConfig+0xbc>
 80061da:	4b72      	ldr	r3, [pc, #456]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a71      	ldr	r2, [pc, #452]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 80061e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80061e4:	6013      	str	r3, [r2, #0]
 80061e6:	4b6f      	ldr	r3, [pc, #444]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a6e      	ldr	r2, [pc, #440]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 80061ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061f0:	6013      	str	r3, [r2, #0]
 80061f2:	e00b      	b.n	800620c <HAL_RCC_OscConfig+0xd4>
 80061f4:	4b6b      	ldr	r3, [pc, #428]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a6a      	ldr	r2, [pc, #424]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 80061fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061fe:	6013      	str	r3, [r2, #0]
 8006200:	4b68      	ldr	r3, [pc, #416]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a67      	ldr	r2, [pc, #412]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 8006206:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800620a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d013      	beq.n	800623c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006214:	f7fb fcd0 	bl	8001bb8 <HAL_GetTick>
 8006218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800621a:	e008      	b.n	800622e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800621c:	f7fb fccc 	bl	8001bb8 <HAL_GetTick>
 8006220:	4602      	mov	r2, r0
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	1ad3      	subs	r3, r2, r3
 8006226:	2b64      	cmp	r3, #100	@ 0x64
 8006228:	d901      	bls.n	800622e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800622a:	2303      	movs	r3, #3
 800622c:	e200      	b.n	8006630 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800622e:	4b5d      	ldr	r3, [pc, #372]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006236:	2b00      	cmp	r3, #0
 8006238:	d0f0      	beq.n	800621c <HAL_RCC_OscConfig+0xe4>
 800623a:	e014      	b.n	8006266 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800623c:	f7fb fcbc 	bl	8001bb8 <HAL_GetTick>
 8006240:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006242:	e008      	b.n	8006256 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006244:	f7fb fcb8 	bl	8001bb8 <HAL_GetTick>
 8006248:	4602      	mov	r2, r0
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	1ad3      	subs	r3, r2, r3
 800624e:	2b64      	cmp	r3, #100	@ 0x64
 8006250:	d901      	bls.n	8006256 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006252:	2303      	movs	r3, #3
 8006254:	e1ec      	b.n	8006630 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006256:	4b53      	ldr	r3, [pc, #332]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800625e:	2b00      	cmp	r3, #0
 8006260:	d1f0      	bne.n	8006244 <HAL_RCC_OscConfig+0x10c>
 8006262:	e000      	b.n	8006266 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006264:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f003 0302 	and.w	r3, r3, #2
 800626e:	2b00      	cmp	r3, #0
 8006270:	d063      	beq.n	800633a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006272:	4b4c      	ldr	r3, [pc, #304]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	f003 030c 	and.w	r3, r3, #12
 800627a:	2b00      	cmp	r3, #0
 800627c:	d00b      	beq.n	8006296 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800627e:	4b49      	ldr	r3, [pc, #292]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	f003 030c 	and.w	r3, r3, #12
 8006286:	2b08      	cmp	r3, #8
 8006288:	d11c      	bne.n	80062c4 <HAL_RCC_OscConfig+0x18c>
 800628a:	4b46      	ldr	r3, [pc, #280]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006292:	2b00      	cmp	r3, #0
 8006294:	d116      	bne.n	80062c4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006296:	4b43      	ldr	r3, [pc, #268]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f003 0302 	and.w	r3, r3, #2
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d005      	beq.n	80062ae <HAL_RCC_OscConfig+0x176>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	691b      	ldr	r3, [r3, #16]
 80062a6:	2b01      	cmp	r3, #1
 80062a8:	d001      	beq.n	80062ae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e1c0      	b.n	8006630 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062ae:	4b3d      	ldr	r3, [pc, #244]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	695b      	ldr	r3, [r3, #20]
 80062ba:	00db      	lsls	r3, r3, #3
 80062bc:	4939      	ldr	r1, [pc, #228]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 80062be:	4313      	orrs	r3, r2
 80062c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80062c2:	e03a      	b.n	800633a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	691b      	ldr	r3, [r3, #16]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d020      	beq.n	800630e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80062cc:	4b36      	ldr	r3, [pc, #216]	@ (80063a8 <HAL_RCC_OscConfig+0x270>)
 80062ce:	2201      	movs	r2, #1
 80062d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062d2:	f7fb fc71 	bl	8001bb8 <HAL_GetTick>
 80062d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062d8:	e008      	b.n	80062ec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062da:	f7fb fc6d 	bl	8001bb8 <HAL_GetTick>
 80062de:	4602      	mov	r2, r0
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	1ad3      	subs	r3, r2, r3
 80062e4:	2b02      	cmp	r3, #2
 80062e6:	d901      	bls.n	80062ec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80062e8:	2303      	movs	r3, #3
 80062ea:	e1a1      	b.n	8006630 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062ec:	4b2d      	ldr	r3, [pc, #180]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 0302 	and.w	r3, r3, #2
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d0f0      	beq.n	80062da <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062f8:	4b2a      	ldr	r3, [pc, #168]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	695b      	ldr	r3, [r3, #20]
 8006304:	00db      	lsls	r3, r3, #3
 8006306:	4927      	ldr	r1, [pc, #156]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 8006308:	4313      	orrs	r3, r2
 800630a:	600b      	str	r3, [r1, #0]
 800630c:	e015      	b.n	800633a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800630e:	4b26      	ldr	r3, [pc, #152]	@ (80063a8 <HAL_RCC_OscConfig+0x270>)
 8006310:	2200      	movs	r2, #0
 8006312:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006314:	f7fb fc50 	bl	8001bb8 <HAL_GetTick>
 8006318:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800631a:	e008      	b.n	800632e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800631c:	f7fb fc4c 	bl	8001bb8 <HAL_GetTick>
 8006320:	4602      	mov	r2, r0
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	1ad3      	subs	r3, r2, r3
 8006326:	2b02      	cmp	r3, #2
 8006328:	d901      	bls.n	800632e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800632a:	2303      	movs	r3, #3
 800632c:	e180      	b.n	8006630 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800632e:	4b1d      	ldr	r3, [pc, #116]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f003 0302 	and.w	r3, r3, #2
 8006336:	2b00      	cmp	r3, #0
 8006338:	d1f0      	bne.n	800631c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f003 0308 	and.w	r3, r3, #8
 8006342:	2b00      	cmp	r3, #0
 8006344:	d03a      	beq.n	80063bc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	699b      	ldr	r3, [r3, #24]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d019      	beq.n	8006382 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800634e:	4b17      	ldr	r3, [pc, #92]	@ (80063ac <HAL_RCC_OscConfig+0x274>)
 8006350:	2201      	movs	r2, #1
 8006352:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006354:	f7fb fc30 	bl	8001bb8 <HAL_GetTick>
 8006358:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800635a:	e008      	b.n	800636e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800635c:	f7fb fc2c 	bl	8001bb8 <HAL_GetTick>
 8006360:	4602      	mov	r2, r0
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	1ad3      	subs	r3, r2, r3
 8006366:	2b02      	cmp	r3, #2
 8006368:	d901      	bls.n	800636e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800636a:	2303      	movs	r3, #3
 800636c:	e160      	b.n	8006630 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800636e:	4b0d      	ldr	r3, [pc, #52]	@ (80063a4 <HAL_RCC_OscConfig+0x26c>)
 8006370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006372:	f003 0302 	and.w	r3, r3, #2
 8006376:	2b00      	cmp	r3, #0
 8006378:	d0f0      	beq.n	800635c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800637a:	2001      	movs	r0, #1
 800637c:	f000 face 	bl	800691c <RCC_Delay>
 8006380:	e01c      	b.n	80063bc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006382:	4b0a      	ldr	r3, [pc, #40]	@ (80063ac <HAL_RCC_OscConfig+0x274>)
 8006384:	2200      	movs	r2, #0
 8006386:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006388:	f7fb fc16 	bl	8001bb8 <HAL_GetTick>
 800638c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800638e:	e00f      	b.n	80063b0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006390:	f7fb fc12 	bl	8001bb8 <HAL_GetTick>
 8006394:	4602      	mov	r2, r0
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	1ad3      	subs	r3, r2, r3
 800639a:	2b02      	cmp	r3, #2
 800639c:	d908      	bls.n	80063b0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800639e:	2303      	movs	r3, #3
 80063a0:	e146      	b.n	8006630 <HAL_RCC_OscConfig+0x4f8>
 80063a2:	bf00      	nop
 80063a4:	40021000 	.word	0x40021000
 80063a8:	42420000 	.word	0x42420000
 80063ac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80063b0:	4b92      	ldr	r3, [pc, #584]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 80063b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063b4:	f003 0302 	and.w	r3, r3, #2
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d1e9      	bne.n	8006390 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 0304 	and.w	r3, r3, #4
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	f000 80a6 	beq.w	8006516 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80063ca:	2300      	movs	r3, #0
 80063cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80063ce:	4b8b      	ldr	r3, [pc, #556]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 80063d0:	69db      	ldr	r3, [r3, #28]
 80063d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d10d      	bne.n	80063f6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063da:	4b88      	ldr	r3, [pc, #544]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 80063dc:	69db      	ldr	r3, [r3, #28]
 80063de:	4a87      	ldr	r2, [pc, #540]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 80063e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80063e4:	61d3      	str	r3, [r2, #28]
 80063e6:	4b85      	ldr	r3, [pc, #532]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 80063e8:	69db      	ldr	r3, [r3, #28]
 80063ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063ee:	60bb      	str	r3, [r7, #8]
 80063f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80063f2:	2301      	movs	r3, #1
 80063f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063f6:	4b82      	ldr	r3, [pc, #520]	@ (8006600 <HAL_RCC_OscConfig+0x4c8>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d118      	bne.n	8006434 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006402:	4b7f      	ldr	r3, [pc, #508]	@ (8006600 <HAL_RCC_OscConfig+0x4c8>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a7e      	ldr	r2, [pc, #504]	@ (8006600 <HAL_RCC_OscConfig+0x4c8>)
 8006408:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800640c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800640e:	f7fb fbd3 	bl	8001bb8 <HAL_GetTick>
 8006412:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006414:	e008      	b.n	8006428 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006416:	f7fb fbcf 	bl	8001bb8 <HAL_GetTick>
 800641a:	4602      	mov	r2, r0
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	1ad3      	subs	r3, r2, r3
 8006420:	2b64      	cmp	r3, #100	@ 0x64
 8006422:	d901      	bls.n	8006428 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006424:	2303      	movs	r3, #3
 8006426:	e103      	b.n	8006630 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006428:	4b75      	ldr	r3, [pc, #468]	@ (8006600 <HAL_RCC_OscConfig+0x4c8>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006430:	2b00      	cmp	r3, #0
 8006432:	d0f0      	beq.n	8006416 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	68db      	ldr	r3, [r3, #12]
 8006438:	2b01      	cmp	r3, #1
 800643a:	d106      	bne.n	800644a <HAL_RCC_OscConfig+0x312>
 800643c:	4b6f      	ldr	r3, [pc, #444]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 800643e:	6a1b      	ldr	r3, [r3, #32]
 8006440:	4a6e      	ldr	r2, [pc, #440]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 8006442:	f043 0301 	orr.w	r3, r3, #1
 8006446:	6213      	str	r3, [r2, #32]
 8006448:	e02d      	b.n	80064a6 <HAL_RCC_OscConfig+0x36e>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	68db      	ldr	r3, [r3, #12]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d10c      	bne.n	800646c <HAL_RCC_OscConfig+0x334>
 8006452:	4b6a      	ldr	r3, [pc, #424]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 8006454:	6a1b      	ldr	r3, [r3, #32]
 8006456:	4a69      	ldr	r2, [pc, #420]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 8006458:	f023 0301 	bic.w	r3, r3, #1
 800645c:	6213      	str	r3, [r2, #32]
 800645e:	4b67      	ldr	r3, [pc, #412]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 8006460:	6a1b      	ldr	r3, [r3, #32]
 8006462:	4a66      	ldr	r2, [pc, #408]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 8006464:	f023 0304 	bic.w	r3, r3, #4
 8006468:	6213      	str	r3, [r2, #32]
 800646a:	e01c      	b.n	80064a6 <HAL_RCC_OscConfig+0x36e>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	68db      	ldr	r3, [r3, #12]
 8006470:	2b05      	cmp	r3, #5
 8006472:	d10c      	bne.n	800648e <HAL_RCC_OscConfig+0x356>
 8006474:	4b61      	ldr	r3, [pc, #388]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 8006476:	6a1b      	ldr	r3, [r3, #32]
 8006478:	4a60      	ldr	r2, [pc, #384]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 800647a:	f043 0304 	orr.w	r3, r3, #4
 800647e:	6213      	str	r3, [r2, #32]
 8006480:	4b5e      	ldr	r3, [pc, #376]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 8006482:	6a1b      	ldr	r3, [r3, #32]
 8006484:	4a5d      	ldr	r2, [pc, #372]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 8006486:	f043 0301 	orr.w	r3, r3, #1
 800648a:	6213      	str	r3, [r2, #32]
 800648c:	e00b      	b.n	80064a6 <HAL_RCC_OscConfig+0x36e>
 800648e:	4b5b      	ldr	r3, [pc, #364]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 8006490:	6a1b      	ldr	r3, [r3, #32]
 8006492:	4a5a      	ldr	r2, [pc, #360]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 8006494:	f023 0301 	bic.w	r3, r3, #1
 8006498:	6213      	str	r3, [r2, #32]
 800649a:	4b58      	ldr	r3, [pc, #352]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 800649c:	6a1b      	ldr	r3, [r3, #32]
 800649e:	4a57      	ldr	r2, [pc, #348]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 80064a0:	f023 0304 	bic.w	r3, r3, #4
 80064a4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	68db      	ldr	r3, [r3, #12]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d015      	beq.n	80064da <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064ae:	f7fb fb83 	bl	8001bb8 <HAL_GetTick>
 80064b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064b4:	e00a      	b.n	80064cc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064b6:	f7fb fb7f 	bl	8001bb8 <HAL_GetTick>
 80064ba:	4602      	mov	r2, r0
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	1ad3      	subs	r3, r2, r3
 80064c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d901      	bls.n	80064cc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80064c8:	2303      	movs	r3, #3
 80064ca:	e0b1      	b.n	8006630 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064cc:	4b4b      	ldr	r3, [pc, #300]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 80064ce:	6a1b      	ldr	r3, [r3, #32]
 80064d0:	f003 0302 	and.w	r3, r3, #2
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d0ee      	beq.n	80064b6 <HAL_RCC_OscConfig+0x37e>
 80064d8:	e014      	b.n	8006504 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064da:	f7fb fb6d 	bl	8001bb8 <HAL_GetTick>
 80064de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064e0:	e00a      	b.n	80064f8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064e2:	f7fb fb69 	bl	8001bb8 <HAL_GetTick>
 80064e6:	4602      	mov	r2, r0
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	1ad3      	subs	r3, r2, r3
 80064ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d901      	bls.n	80064f8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80064f4:	2303      	movs	r3, #3
 80064f6:	e09b      	b.n	8006630 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064f8:	4b40      	ldr	r3, [pc, #256]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 80064fa:	6a1b      	ldr	r3, [r3, #32]
 80064fc:	f003 0302 	and.w	r3, r3, #2
 8006500:	2b00      	cmp	r3, #0
 8006502:	d1ee      	bne.n	80064e2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006504:	7dfb      	ldrb	r3, [r7, #23]
 8006506:	2b01      	cmp	r3, #1
 8006508:	d105      	bne.n	8006516 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800650a:	4b3c      	ldr	r3, [pc, #240]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 800650c:	69db      	ldr	r3, [r3, #28]
 800650e:	4a3b      	ldr	r2, [pc, #236]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 8006510:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006514:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	69db      	ldr	r3, [r3, #28]
 800651a:	2b00      	cmp	r3, #0
 800651c:	f000 8087 	beq.w	800662e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006520:	4b36      	ldr	r3, [pc, #216]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	f003 030c 	and.w	r3, r3, #12
 8006528:	2b08      	cmp	r3, #8
 800652a:	d061      	beq.n	80065f0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	69db      	ldr	r3, [r3, #28]
 8006530:	2b02      	cmp	r3, #2
 8006532:	d146      	bne.n	80065c2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006534:	4b33      	ldr	r3, [pc, #204]	@ (8006604 <HAL_RCC_OscConfig+0x4cc>)
 8006536:	2200      	movs	r2, #0
 8006538:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800653a:	f7fb fb3d 	bl	8001bb8 <HAL_GetTick>
 800653e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006540:	e008      	b.n	8006554 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006542:	f7fb fb39 	bl	8001bb8 <HAL_GetTick>
 8006546:	4602      	mov	r2, r0
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	1ad3      	subs	r3, r2, r3
 800654c:	2b02      	cmp	r3, #2
 800654e:	d901      	bls.n	8006554 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006550:	2303      	movs	r3, #3
 8006552:	e06d      	b.n	8006630 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006554:	4b29      	ldr	r3, [pc, #164]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800655c:	2b00      	cmp	r3, #0
 800655e:	d1f0      	bne.n	8006542 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6a1b      	ldr	r3, [r3, #32]
 8006564:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006568:	d108      	bne.n	800657c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800656a:	4b24      	ldr	r3, [pc, #144]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	689b      	ldr	r3, [r3, #8]
 8006576:	4921      	ldr	r1, [pc, #132]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 8006578:	4313      	orrs	r3, r2
 800657a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800657c:	4b1f      	ldr	r3, [pc, #124]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6a19      	ldr	r1, [r3, #32]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800658c:	430b      	orrs	r3, r1
 800658e:	491b      	ldr	r1, [pc, #108]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 8006590:	4313      	orrs	r3, r2
 8006592:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006594:	4b1b      	ldr	r3, [pc, #108]	@ (8006604 <HAL_RCC_OscConfig+0x4cc>)
 8006596:	2201      	movs	r2, #1
 8006598:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800659a:	f7fb fb0d 	bl	8001bb8 <HAL_GetTick>
 800659e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80065a0:	e008      	b.n	80065b4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065a2:	f7fb fb09 	bl	8001bb8 <HAL_GetTick>
 80065a6:	4602      	mov	r2, r0
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	1ad3      	subs	r3, r2, r3
 80065ac:	2b02      	cmp	r3, #2
 80065ae:	d901      	bls.n	80065b4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80065b0:	2303      	movs	r3, #3
 80065b2:	e03d      	b.n	8006630 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80065b4:	4b11      	ldr	r3, [pc, #68]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d0f0      	beq.n	80065a2 <HAL_RCC_OscConfig+0x46a>
 80065c0:	e035      	b.n	800662e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065c2:	4b10      	ldr	r3, [pc, #64]	@ (8006604 <HAL_RCC_OscConfig+0x4cc>)
 80065c4:	2200      	movs	r2, #0
 80065c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065c8:	f7fb faf6 	bl	8001bb8 <HAL_GetTick>
 80065cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80065ce:	e008      	b.n	80065e2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065d0:	f7fb faf2 	bl	8001bb8 <HAL_GetTick>
 80065d4:	4602      	mov	r2, r0
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	1ad3      	subs	r3, r2, r3
 80065da:	2b02      	cmp	r3, #2
 80065dc:	d901      	bls.n	80065e2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80065de:	2303      	movs	r3, #3
 80065e0:	e026      	b.n	8006630 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80065e2:	4b06      	ldr	r3, [pc, #24]	@ (80065fc <HAL_RCC_OscConfig+0x4c4>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d1f0      	bne.n	80065d0 <HAL_RCC_OscConfig+0x498>
 80065ee:	e01e      	b.n	800662e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	69db      	ldr	r3, [r3, #28]
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	d107      	bne.n	8006608 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80065f8:	2301      	movs	r3, #1
 80065fa:	e019      	b.n	8006630 <HAL_RCC_OscConfig+0x4f8>
 80065fc:	40021000 	.word	0x40021000
 8006600:	40007000 	.word	0x40007000
 8006604:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006608:	4b0b      	ldr	r3, [pc, #44]	@ (8006638 <HAL_RCC_OscConfig+0x500>)
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6a1b      	ldr	r3, [r3, #32]
 8006618:	429a      	cmp	r2, r3
 800661a:	d106      	bne.n	800662a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006626:	429a      	cmp	r2, r3
 8006628:	d001      	beq.n	800662e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800662a:	2301      	movs	r3, #1
 800662c:	e000      	b.n	8006630 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800662e:	2300      	movs	r3, #0
}
 8006630:	4618      	mov	r0, r3
 8006632:	3718      	adds	r7, #24
 8006634:	46bd      	mov	sp, r7
 8006636:	bd80      	pop	{r7, pc}
 8006638:	40021000 	.word	0x40021000

0800663c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b084      	sub	sp, #16
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
 8006644:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d101      	bne.n	8006650 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800664c:	2301      	movs	r3, #1
 800664e:	e0d0      	b.n	80067f2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006650:	4b6a      	ldr	r3, [pc, #424]	@ (80067fc <HAL_RCC_ClockConfig+0x1c0>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f003 0307 	and.w	r3, r3, #7
 8006658:	683a      	ldr	r2, [r7, #0]
 800665a:	429a      	cmp	r2, r3
 800665c:	d910      	bls.n	8006680 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800665e:	4b67      	ldr	r3, [pc, #412]	@ (80067fc <HAL_RCC_ClockConfig+0x1c0>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f023 0207 	bic.w	r2, r3, #7
 8006666:	4965      	ldr	r1, [pc, #404]	@ (80067fc <HAL_RCC_ClockConfig+0x1c0>)
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	4313      	orrs	r3, r2
 800666c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800666e:	4b63      	ldr	r3, [pc, #396]	@ (80067fc <HAL_RCC_ClockConfig+0x1c0>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f003 0307 	and.w	r3, r3, #7
 8006676:	683a      	ldr	r2, [r7, #0]
 8006678:	429a      	cmp	r2, r3
 800667a:	d001      	beq.n	8006680 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800667c:	2301      	movs	r3, #1
 800667e:	e0b8      	b.n	80067f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f003 0302 	and.w	r3, r3, #2
 8006688:	2b00      	cmp	r3, #0
 800668a:	d020      	beq.n	80066ce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 0304 	and.w	r3, r3, #4
 8006694:	2b00      	cmp	r3, #0
 8006696:	d005      	beq.n	80066a4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006698:	4b59      	ldr	r3, [pc, #356]	@ (8006800 <HAL_RCC_ClockConfig+0x1c4>)
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	4a58      	ldr	r2, [pc, #352]	@ (8006800 <HAL_RCC_ClockConfig+0x1c4>)
 800669e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80066a2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f003 0308 	and.w	r3, r3, #8
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d005      	beq.n	80066bc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80066b0:	4b53      	ldr	r3, [pc, #332]	@ (8006800 <HAL_RCC_ClockConfig+0x1c4>)
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	4a52      	ldr	r2, [pc, #328]	@ (8006800 <HAL_RCC_ClockConfig+0x1c4>)
 80066b6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80066ba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066bc:	4b50      	ldr	r3, [pc, #320]	@ (8006800 <HAL_RCC_ClockConfig+0x1c4>)
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	494d      	ldr	r1, [pc, #308]	@ (8006800 <HAL_RCC_ClockConfig+0x1c4>)
 80066ca:	4313      	orrs	r3, r2
 80066cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f003 0301 	and.w	r3, r3, #1
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d040      	beq.n	800675c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	2b01      	cmp	r3, #1
 80066e0:	d107      	bne.n	80066f2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066e2:	4b47      	ldr	r3, [pc, #284]	@ (8006800 <HAL_RCC_ClockConfig+0x1c4>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d115      	bne.n	800671a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066ee:	2301      	movs	r3, #1
 80066f0:	e07f      	b.n	80067f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	2b02      	cmp	r3, #2
 80066f8:	d107      	bne.n	800670a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066fa:	4b41      	ldr	r3, [pc, #260]	@ (8006800 <HAL_RCC_ClockConfig+0x1c4>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006702:	2b00      	cmp	r3, #0
 8006704:	d109      	bne.n	800671a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	e073      	b.n	80067f2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800670a:	4b3d      	ldr	r3, [pc, #244]	@ (8006800 <HAL_RCC_ClockConfig+0x1c4>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f003 0302 	and.w	r3, r3, #2
 8006712:	2b00      	cmp	r3, #0
 8006714:	d101      	bne.n	800671a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e06b      	b.n	80067f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800671a:	4b39      	ldr	r3, [pc, #228]	@ (8006800 <HAL_RCC_ClockConfig+0x1c4>)
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	f023 0203 	bic.w	r2, r3, #3
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	4936      	ldr	r1, [pc, #216]	@ (8006800 <HAL_RCC_ClockConfig+0x1c4>)
 8006728:	4313      	orrs	r3, r2
 800672a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800672c:	f7fb fa44 	bl	8001bb8 <HAL_GetTick>
 8006730:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006732:	e00a      	b.n	800674a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006734:	f7fb fa40 	bl	8001bb8 <HAL_GetTick>
 8006738:	4602      	mov	r2, r0
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	1ad3      	subs	r3, r2, r3
 800673e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006742:	4293      	cmp	r3, r2
 8006744:	d901      	bls.n	800674a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006746:	2303      	movs	r3, #3
 8006748:	e053      	b.n	80067f2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800674a:	4b2d      	ldr	r3, [pc, #180]	@ (8006800 <HAL_RCC_ClockConfig+0x1c4>)
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	f003 020c 	and.w	r2, r3, #12
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	009b      	lsls	r3, r3, #2
 8006758:	429a      	cmp	r2, r3
 800675a:	d1eb      	bne.n	8006734 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800675c:	4b27      	ldr	r3, [pc, #156]	@ (80067fc <HAL_RCC_ClockConfig+0x1c0>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f003 0307 	and.w	r3, r3, #7
 8006764:	683a      	ldr	r2, [r7, #0]
 8006766:	429a      	cmp	r2, r3
 8006768:	d210      	bcs.n	800678c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800676a:	4b24      	ldr	r3, [pc, #144]	@ (80067fc <HAL_RCC_ClockConfig+0x1c0>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f023 0207 	bic.w	r2, r3, #7
 8006772:	4922      	ldr	r1, [pc, #136]	@ (80067fc <HAL_RCC_ClockConfig+0x1c0>)
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	4313      	orrs	r3, r2
 8006778:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800677a:	4b20      	ldr	r3, [pc, #128]	@ (80067fc <HAL_RCC_ClockConfig+0x1c0>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f003 0307 	and.w	r3, r3, #7
 8006782:	683a      	ldr	r2, [r7, #0]
 8006784:	429a      	cmp	r2, r3
 8006786:	d001      	beq.n	800678c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006788:	2301      	movs	r3, #1
 800678a:	e032      	b.n	80067f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f003 0304 	and.w	r3, r3, #4
 8006794:	2b00      	cmp	r3, #0
 8006796:	d008      	beq.n	80067aa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006798:	4b19      	ldr	r3, [pc, #100]	@ (8006800 <HAL_RCC_ClockConfig+0x1c4>)
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	68db      	ldr	r3, [r3, #12]
 80067a4:	4916      	ldr	r1, [pc, #88]	@ (8006800 <HAL_RCC_ClockConfig+0x1c4>)
 80067a6:	4313      	orrs	r3, r2
 80067a8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f003 0308 	and.w	r3, r3, #8
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d009      	beq.n	80067ca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80067b6:	4b12      	ldr	r3, [pc, #72]	@ (8006800 <HAL_RCC_ClockConfig+0x1c4>)
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	691b      	ldr	r3, [r3, #16]
 80067c2:	00db      	lsls	r3, r3, #3
 80067c4:	490e      	ldr	r1, [pc, #56]	@ (8006800 <HAL_RCC_ClockConfig+0x1c4>)
 80067c6:	4313      	orrs	r3, r2
 80067c8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80067ca:	f000 f821 	bl	8006810 <HAL_RCC_GetSysClockFreq>
 80067ce:	4602      	mov	r2, r0
 80067d0:	4b0b      	ldr	r3, [pc, #44]	@ (8006800 <HAL_RCC_ClockConfig+0x1c4>)
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	091b      	lsrs	r3, r3, #4
 80067d6:	f003 030f 	and.w	r3, r3, #15
 80067da:	490a      	ldr	r1, [pc, #40]	@ (8006804 <HAL_RCC_ClockConfig+0x1c8>)
 80067dc:	5ccb      	ldrb	r3, [r1, r3]
 80067de:	fa22 f303 	lsr.w	r3, r2, r3
 80067e2:	4a09      	ldr	r2, [pc, #36]	@ (8006808 <HAL_RCC_ClockConfig+0x1cc>)
 80067e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80067e6:	4b09      	ldr	r3, [pc, #36]	@ (800680c <HAL_RCC_ClockConfig+0x1d0>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4618      	mov	r0, r3
 80067ec:	f7fb f9a2 	bl	8001b34 <HAL_InitTick>

  return HAL_OK;
 80067f0:	2300      	movs	r3, #0
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	3710      	adds	r7, #16
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}
 80067fa:	bf00      	nop
 80067fc:	40022000 	.word	0x40022000
 8006800:	40021000 	.word	0x40021000
 8006804:	0800b758 	.word	0x0800b758
 8006808:	20000000 	.word	0x20000000
 800680c:	20000004 	.word	0x20000004

08006810 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006810:	b480      	push	{r7}
 8006812:	b087      	sub	sp, #28
 8006814:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006816:	2300      	movs	r3, #0
 8006818:	60fb      	str	r3, [r7, #12]
 800681a:	2300      	movs	r3, #0
 800681c:	60bb      	str	r3, [r7, #8]
 800681e:	2300      	movs	r3, #0
 8006820:	617b      	str	r3, [r7, #20]
 8006822:	2300      	movs	r3, #0
 8006824:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006826:	2300      	movs	r3, #0
 8006828:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800682a:	4b1e      	ldr	r3, [pc, #120]	@ (80068a4 <HAL_RCC_GetSysClockFreq+0x94>)
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f003 030c 	and.w	r3, r3, #12
 8006836:	2b04      	cmp	r3, #4
 8006838:	d002      	beq.n	8006840 <HAL_RCC_GetSysClockFreq+0x30>
 800683a:	2b08      	cmp	r3, #8
 800683c:	d003      	beq.n	8006846 <HAL_RCC_GetSysClockFreq+0x36>
 800683e:	e027      	b.n	8006890 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006840:	4b19      	ldr	r3, [pc, #100]	@ (80068a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8006842:	613b      	str	r3, [r7, #16]
      break;
 8006844:	e027      	b.n	8006896 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	0c9b      	lsrs	r3, r3, #18
 800684a:	f003 030f 	and.w	r3, r3, #15
 800684e:	4a17      	ldr	r2, [pc, #92]	@ (80068ac <HAL_RCC_GetSysClockFreq+0x9c>)
 8006850:	5cd3      	ldrb	r3, [r2, r3]
 8006852:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800685a:	2b00      	cmp	r3, #0
 800685c:	d010      	beq.n	8006880 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800685e:	4b11      	ldr	r3, [pc, #68]	@ (80068a4 <HAL_RCC_GetSysClockFreq+0x94>)
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	0c5b      	lsrs	r3, r3, #17
 8006864:	f003 0301 	and.w	r3, r3, #1
 8006868:	4a11      	ldr	r2, [pc, #68]	@ (80068b0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800686a:	5cd3      	ldrb	r3, [r2, r3]
 800686c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	4a0d      	ldr	r2, [pc, #52]	@ (80068a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8006872:	fb03 f202 	mul.w	r2, r3, r2
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	fbb2 f3f3 	udiv	r3, r2, r3
 800687c:	617b      	str	r3, [r7, #20]
 800687e:	e004      	b.n	800688a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	4a0c      	ldr	r2, [pc, #48]	@ (80068b4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8006884:	fb02 f303 	mul.w	r3, r2, r3
 8006888:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	613b      	str	r3, [r7, #16]
      break;
 800688e:	e002      	b.n	8006896 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006890:	4b05      	ldr	r3, [pc, #20]	@ (80068a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8006892:	613b      	str	r3, [r7, #16]
      break;
 8006894:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006896:	693b      	ldr	r3, [r7, #16]
}
 8006898:	4618      	mov	r0, r3
 800689a:	371c      	adds	r7, #28
 800689c:	46bd      	mov	sp, r7
 800689e:	bc80      	pop	{r7}
 80068a0:	4770      	bx	lr
 80068a2:	bf00      	nop
 80068a4:	40021000 	.word	0x40021000
 80068a8:	007a1200 	.word	0x007a1200
 80068ac:	0800b770 	.word	0x0800b770
 80068b0:	0800b780 	.word	0x0800b780
 80068b4:	003d0900 	.word	0x003d0900

080068b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80068b8:	b480      	push	{r7}
 80068ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80068bc:	4b02      	ldr	r3, [pc, #8]	@ (80068c8 <HAL_RCC_GetHCLKFreq+0x10>)
 80068be:	681b      	ldr	r3, [r3, #0]
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bc80      	pop	{r7}
 80068c6:	4770      	bx	lr
 80068c8:	20000000 	.word	0x20000000

080068cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80068d0:	f7ff fff2 	bl	80068b8 <HAL_RCC_GetHCLKFreq>
 80068d4:	4602      	mov	r2, r0
 80068d6:	4b05      	ldr	r3, [pc, #20]	@ (80068ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80068d8:	685b      	ldr	r3, [r3, #4]
 80068da:	0a1b      	lsrs	r3, r3, #8
 80068dc:	f003 0307 	and.w	r3, r3, #7
 80068e0:	4903      	ldr	r1, [pc, #12]	@ (80068f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80068e2:	5ccb      	ldrb	r3, [r1, r3]
 80068e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	bd80      	pop	{r7, pc}
 80068ec:	40021000 	.word	0x40021000
 80068f0:	0800b768 	.word	0x0800b768

080068f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80068f8:	f7ff ffde 	bl	80068b8 <HAL_RCC_GetHCLKFreq>
 80068fc:	4602      	mov	r2, r0
 80068fe:	4b05      	ldr	r3, [pc, #20]	@ (8006914 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	0adb      	lsrs	r3, r3, #11
 8006904:	f003 0307 	and.w	r3, r3, #7
 8006908:	4903      	ldr	r1, [pc, #12]	@ (8006918 <HAL_RCC_GetPCLK2Freq+0x24>)
 800690a:	5ccb      	ldrb	r3, [r1, r3]
 800690c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006910:	4618      	mov	r0, r3
 8006912:	bd80      	pop	{r7, pc}
 8006914:	40021000 	.word	0x40021000
 8006918:	0800b768 	.word	0x0800b768

0800691c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800691c:	b480      	push	{r7}
 800691e:	b085      	sub	sp, #20
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006924:	4b0a      	ldr	r3, [pc, #40]	@ (8006950 <RCC_Delay+0x34>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a0a      	ldr	r2, [pc, #40]	@ (8006954 <RCC_Delay+0x38>)
 800692a:	fba2 2303 	umull	r2, r3, r2, r3
 800692e:	0a5b      	lsrs	r3, r3, #9
 8006930:	687a      	ldr	r2, [r7, #4]
 8006932:	fb02 f303 	mul.w	r3, r2, r3
 8006936:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006938:	bf00      	nop
  }
  while (Delay --);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	1e5a      	subs	r2, r3, #1
 800693e:	60fa      	str	r2, [r7, #12]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d1f9      	bne.n	8006938 <RCC_Delay+0x1c>
}
 8006944:	bf00      	nop
 8006946:	bf00      	nop
 8006948:	3714      	adds	r7, #20
 800694a:	46bd      	mov	sp, r7
 800694c:	bc80      	pop	{r7}
 800694e:	4770      	bx	lr
 8006950:	20000000 	.word	0x20000000
 8006954:	10624dd3 	.word	0x10624dd3

08006958 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b086      	sub	sp, #24
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006960:	2300      	movs	r3, #0
 8006962:	613b      	str	r3, [r7, #16]
 8006964:	2300      	movs	r3, #0
 8006966:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f003 0301 	and.w	r3, r3, #1
 8006970:	2b00      	cmp	r3, #0
 8006972:	d07d      	beq.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8006974:	2300      	movs	r3, #0
 8006976:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006978:	4b4f      	ldr	r3, [pc, #316]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800697a:	69db      	ldr	r3, [r3, #28]
 800697c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006980:	2b00      	cmp	r3, #0
 8006982:	d10d      	bne.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006984:	4b4c      	ldr	r3, [pc, #304]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006986:	69db      	ldr	r3, [r3, #28]
 8006988:	4a4b      	ldr	r2, [pc, #300]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800698a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800698e:	61d3      	str	r3, [r2, #28]
 8006990:	4b49      	ldr	r3, [pc, #292]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006992:	69db      	ldr	r3, [r3, #28]
 8006994:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006998:	60bb      	str	r3, [r7, #8]
 800699a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800699c:	2301      	movs	r3, #1
 800699e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069a0:	4b46      	ldr	r3, [pc, #280]	@ (8006abc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d118      	bne.n	80069de <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80069ac:	4b43      	ldr	r3, [pc, #268]	@ (8006abc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a42      	ldr	r2, [pc, #264]	@ (8006abc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80069b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069b6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80069b8:	f7fb f8fe 	bl	8001bb8 <HAL_GetTick>
 80069bc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069be:	e008      	b.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069c0:	f7fb f8fa 	bl	8001bb8 <HAL_GetTick>
 80069c4:	4602      	mov	r2, r0
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	1ad3      	subs	r3, r2, r3
 80069ca:	2b64      	cmp	r3, #100	@ 0x64
 80069cc:	d901      	bls.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	e06d      	b.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069d2:	4b3a      	ldr	r3, [pc, #232]	@ (8006abc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d0f0      	beq.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80069de:	4b36      	ldr	r3, [pc, #216]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80069e0:	6a1b      	ldr	r3, [r3, #32]
 80069e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069e6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d02e      	beq.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069f6:	68fa      	ldr	r2, [r7, #12]
 80069f8:	429a      	cmp	r2, r3
 80069fa:	d027      	beq.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80069fc:	4b2e      	ldr	r3, [pc, #184]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80069fe:	6a1b      	ldr	r3, [r3, #32]
 8006a00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a04:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006a06:	4b2e      	ldr	r3, [pc, #184]	@ (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006a08:	2201      	movs	r2, #1
 8006a0a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006a0c:	4b2c      	ldr	r3, [pc, #176]	@ (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006a0e:	2200      	movs	r2, #0
 8006a10:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006a12:	4a29      	ldr	r2, [pc, #164]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	f003 0301 	and.w	r3, r3, #1
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d014      	beq.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a22:	f7fb f8c9 	bl	8001bb8 <HAL_GetTick>
 8006a26:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a28:	e00a      	b.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a2a:	f7fb f8c5 	bl	8001bb8 <HAL_GetTick>
 8006a2e:	4602      	mov	r2, r0
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	1ad3      	subs	r3, r2, r3
 8006a34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d901      	bls.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006a3c:	2303      	movs	r3, #3
 8006a3e:	e036      	b.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a40:	4b1d      	ldr	r3, [pc, #116]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a42:	6a1b      	ldr	r3, [r3, #32]
 8006a44:	f003 0302 	and.w	r3, r3, #2
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d0ee      	beq.n	8006a2a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006a4c:	4b1a      	ldr	r3, [pc, #104]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a4e:	6a1b      	ldr	r3, [r3, #32]
 8006a50:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	4917      	ldr	r1, [pc, #92]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006a5e:	7dfb      	ldrb	r3, [r7, #23]
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	d105      	bne.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a64:	4b14      	ldr	r3, [pc, #80]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a66:	69db      	ldr	r3, [r3, #28]
 8006a68:	4a13      	ldr	r2, [pc, #76]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a6e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f003 0302 	and.w	r3, r3, #2
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d008      	beq.n	8006a8e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006a7c:	4b0e      	ldr	r3, [pc, #56]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	689b      	ldr	r3, [r3, #8]
 8006a88:	490b      	ldr	r1, [pc, #44]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f003 0310 	and.w	r3, r3, #16
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d008      	beq.n	8006aac <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006a9a:	4b07      	ldr	r3, [pc, #28]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	68db      	ldr	r3, [r3, #12]
 8006aa6:	4904      	ldr	r1, [pc, #16]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006aac:	2300      	movs	r3, #0
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	3718      	adds	r7, #24
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}
 8006ab6:	bf00      	nop
 8006ab8:	40021000 	.word	0x40021000
 8006abc:	40007000 	.word	0x40007000
 8006ac0:	42420440 	.word	0x42420440

08006ac4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b088      	sub	sp, #32
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8006acc:	2300      	movs	r3, #0
 8006ace:	617b      	str	r3, [r7, #20]
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	61fb      	str	r3, [r7, #28]
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	60fb      	str	r3, [r7, #12]
 8006adc:	2300      	movs	r3, #0
 8006ade:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2b10      	cmp	r3, #16
 8006ae4:	d00a      	beq.n	8006afc <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2b10      	cmp	r3, #16
 8006aea:	f200 808a 	bhi.w	8006c02 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	d045      	beq.n	8006b80 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2b02      	cmp	r3, #2
 8006af8:	d075      	beq.n	8006be6 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8006afa:	e082      	b.n	8006c02 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8006afc:	4b46      	ldr	r3, [pc, #280]	@ (8006c18 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8006b02:	4b45      	ldr	r3, [pc, #276]	@ (8006c18 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d07b      	beq.n	8006c06 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	0c9b      	lsrs	r3, r3, #18
 8006b12:	f003 030f 	and.w	r3, r3, #15
 8006b16:	4a41      	ldr	r2, [pc, #260]	@ (8006c1c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8006b18:	5cd3      	ldrb	r3, [r2, r3]
 8006b1a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d015      	beq.n	8006b52 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006b26:	4b3c      	ldr	r3, [pc, #240]	@ (8006c18 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	0c5b      	lsrs	r3, r3, #17
 8006b2c:	f003 0301 	and.w	r3, r3, #1
 8006b30:	4a3b      	ldr	r2, [pc, #236]	@ (8006c20 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8006b32:	5cd3      	ldrb	r3, [r2, r3]
 8006b34:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d00d      	beq.n	8006b5c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8006b40:	4a38      	ldr	r2, [pc, #224]	@ (8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	fb02 f303 	mul.w	r3, r2, r3
 8006b4e:	61fb      	str	r3, [r7, #28]
 8006b50:	e004      	b.n	8006b5c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	4a34      	ldr	r2, [pc, #208]	@ (8006c28 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8006b56:	fb02 f303 	mul.w	r3, r2, r3
 8006b5a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8006b5c:	4b2e      	ldr	r3, [pc, #184]	@ (8006c18 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006b64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006b68:	d102      	bne.n	8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8006b6a:	69fb      	ldr	r3, [r7, #28]
 8006b6c:	61bb      	str	r3, [r7, #24]
      break;
 8006b6e:	e04a      	b.n	8006c06 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8006b70:	69fb      	ldr	r3, [r7, #28]
 8006b72:	005b      	lsls	r3, r3, #1
 8006b74:	4a2d      	ldr	r2, [pc, #180]	@ (8006c2c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8006b76:	fba2 2303 	umull	r2, r3, r2, r3
 8006b7a:	085b      	lsrs	r3, r3, #1
 8006b7c:	61bb      	str	r3, [r7, #24]
      break;
 8006b7e:	e042      	b.n	8006c06 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8006b80:	4b25      	ldr	r3, [pc, #148]	@ (8006c18 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006b82:	6a1b      	ldr	r3, [r3, #32]
 8006b84:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b90:	d108      	bne.n	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	f003 0302 	and.w	r3, r3, #2
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d003      	beq.n	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8006b9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ba0:	61bb      	str	r3, [r7, #24]
 8006ba2:	e01f      	b.n	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006baa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006bae:	d109      	bne.n	8006bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8006bb0:	4b19      	ldr	r3, [pc, #100]	@ (8006c18 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bb4:	f003 0302 	and.w	r3, r3, #2
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d003      	beq.n	8006bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8006bbc:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8006bc0:	61bb      	str	r3, [r7, #24]
 8006bc2:	e00f      	b.n	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006bca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006bce:	d11c      	bne.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8006bd0:	4b11      	ldr	r3, [pc, #68]	@ (8006c18 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d016      	beq.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8006bdc:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8006be0:	61bb      	str	r3, [r7, #24]
      break;
 8006be2:	e012      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8006be4:	e011      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006be6:	f7ff fe85 	bl	80068f4 <HAL_RCC_GetPCLK2Freq>
 8006bea:	4602      	mov	r2, r0
 8006bec:	4b0a      	ldr	r3, [pc, #40]	@ (8006c18 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	0b9b      	lsrs	r3, r3, #14
 8006bf2:	f003 0303 	and.w	r3, r3, #3
 8006bf6:	3301      	adds	r3, #1
 8006bf8:	005b      	lsls	r3, r3, #1
 8006bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bfe:	61bb      	str	r3, [r7, #24]
      break;
 8006c00:	e004      	b.n	8006c0c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8006c02:	bf00      	nop
 8006c04:	e002      	b.n	8006c0c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8006c06:	bf00      	nop
 8006c08:	e000      	b.n	8006c0c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8006c0a:	bf00      	nop
    }
  }
  return (frequency);
 8006c0c:	69bb      	ldr	r3, [r7, #24]
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	3720      	adds	r7, #32
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}
 8006c16:	bf00      	nop
 8006c18:	40021000 	.word	0x40021000
 8006c1c:	0800b784 	.word	0x0800b784
 8006c20:	0800b794 	.word	0x0800b794
 8006c24:	007a1200 	.word	0x007a1200
 8006c28:	003d0900 	.word	0x003d0900
 8006c2c:	aaaaaaab 	.word	0xaaaaaaab

08006c30 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b084      	sub	sp, #16
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d101      	bne.n	8006c46 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	e07a      	b.n	8006d3c <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	7c5b      	ldrb	r3, [r3, #17]
 8006c4a:	b2db      	uxtb	r3, r3
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d105      	bne.n	8006c5c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2200      	movs	r2, #0
 8006c54:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f7fa fdf4 	bl	8001844 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2202      	movs	r2, #2
 8006c60:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f000 f9be 	bl	8006fe4 <HAL_RTC_WaitForSynchro>
 8006c68:	4603      	mov	r3, r0
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d004      	beq.n	8006c78 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2204      	movs	r2, #4
 8006c72:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8006c74:	2301      	movs	r3, #1
 8006c76:	e061      	b.n	8006d3c <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006c78:	6878      	ldr	r0, [r7, #4]
 8006c7a:	f000 fa77 	bl	800716c <RTC_EnterInitMode>
 8006c7e:	4603      	mov	r3, r0
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d004      	beq.n	8006c8e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2204      	movs	r2, #4
 8006c88:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	e056      	b.n	8006d3c <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	685a      	ldr	r2, [r3, #4]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f022 0207 	bic.w	r2, r2, #7
 8006c9c:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	689b      	ldr	r3, [r3, #8]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d005      	beq.n	8006cb2 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8006ca6:	4b27      	ldr	r3, [pc, #156]	@ (8006d44 <HAL_RTC_Init+0x114>)
 8006ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006caa:	4a26      	ldr	r2, [pc, #152]	@ (8006d44 <HAL_RTC_Init+0x114>)
 8006cac:	f023 0301 	bic.w	r3, r3, #1
 8006cb0:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8006cb2:	4b24      	ldr	r3, [pc, #144]	@ (8006d44 <HAL_RTC_Init+0x114>)
 8006cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cb6:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	689b      	ldr	r3, [r3, #8]
 8006cbe:	4921      	ldr	r1, [pc, #132]	@ (8006d44 <HAL_RTC_Init+0x114>)
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ccc:	d003      	beq.n	8006cd6 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	60fb      	str	r3, [r7, #12]
 8006cd4:	e00e      	b.n	8006cf4 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8006cd6:	2001      	movs	r0, #1
 8006cd8:	f7ff fef4 	bl	8006ac4 <HAL_RCCEx_GetPeriphCLKFreq>
 8006cdc:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d104      	bne.n	8006cee <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2204      	movs	r2, #4
 8006ce8:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	e026      	b.n	8006d3c <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	3b01      	subs	r3, #1
 8006cf2:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	0c1a      	lsrs	r2, r3, #16
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f002 020f 	and.w	r2, r2, #15
 8006d00:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	68fa      	ldr	r2, [r7, #12]
 8006d08:	b292      	uxth	r2, r2
 8006d0a:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f000 fa55 	bl	80071bc <RTC_ExitInitMode>
 8006d12:	4603      	mov	r3, r0
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d004      	beq.n	8006d22 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2204      	movs	r2, #4
 8006d1c:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	e00c      	b.n	8006d3c <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2200      	movs	r2, #0
 8006d26:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2201      	movs	r2, #1
 8006d2c:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2201      	movs	r2, #1
 8006d32:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2201      	movs	r2, #1
 8006d38:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8006d3a:	2300      	movs	r3, #0
  }
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3710      	adds	r7, #16
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}
 8006d44:	40006c00 	.word	0x40006c00

08006d48 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006d48:	b590      	push	{r4, r7, lr}
 8006d4a:	b087      	sub	sp, #28
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	60f8      	str	r0, [r7, #12]
 8006d50:	60b9      	str	r1, [r7, #8]
 8006d52:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8006d54:	2300      	movs	r3, #0
 8006d56:	617b      	str	r3, [r7, #20]
 8006d58:	2300      	movs	r3, #0
 8006d5a:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d002      	beq.n	8006d68 <HAL_RTC_SetTime+0x20>
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d101      	bne.n	8006d6c <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	e080      	b.n	8006e6e <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	7c1b      	ldrb	r3, [r3, #16]
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	d101      	bne.n	8006d78 <HAL_RTC_SetTime+0x30>
 8006d74:	2302      	movs	r3, #2
 8006d76:	e07a      	b.n	8006e6e <HAL_RTC_SetTime+0x126>
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2202      	movs	r2, #2
 8006d82:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d113      	bne.n	8006db2 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	781b      	ldrb	r3, [r3, #0]
 8006d8e:	461a      	mov	r2, r3
 8006d90:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8006d94:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8006d98:	68bb      	ldr	r3, [r7, #8]
 8006d9a:	785b      	ldrb	r3, [r3, #1]
 8006d9c:	4619      	mov	r1, r3
 8006d9e:	460b      	mov	r3, r1
 8006da0:	011b      	lsls	r3, r3, #4
 8006da2:	1a5b      	subs	r3, r3, r1
 8006da4:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8006da6:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8006da8:	68ba      	ldr	r2, [r7, #8]
 8006daa:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8006dac:	4413      	add	r3, r2
 8006dae:	617b      	str	r3, [r7, #20]
 8006db0:	e01e      	b.n	8006df0 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	781b      	ldrb	r3, [r3, #0]
 8006db6:	4618      	mov	r0, r3
 8006db8:	f000 fa28 	bl	800720c <RTC_Bcd2ToByte>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	461a      	mov	r2, r3
 8006dc0:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8006dc4:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	785b      	ldrb	r3, [r3, #1]
 8006dcc:	4618      	mov	r0, r3
 8006dce:	f000 fa1d 	bl	800720c <RTC_Bcd2ToByte>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	461a      	mov	r2, r3
 8006dd6:	4613      	mov	r3, r2
 8006dd8:	011b      	lsls	r3, r3, #4
 8006dda:	1a9b      	subs	r3, r3, r2
 8006ddc:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8006dde:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	789b      	ldrb	r3, [r3, #2]
 8006de4:	4618      	mov	r0, r3
 8006de6:	f000 fa11 	bl	800720c <RTC_Bcd2ToByte>
 8006dea:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8006dec:	4423      	add	r3, r4
 8006dee:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8006df0:	6979      	ldr	r1, [r7, #20]
 8006df2:	68f8      	ldr	r0, [r7, #12]
 8006df4:	f000 f953 	bl	800709e <RTC_WriteTimeCounter>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d007      	beq.n	8006e0e <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2204      	movs	r2, #4
 8006e02:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2200      	movs	r2, #0
 8006e08:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	e02f      	b.n	8006e6e <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	685a      	ldr	r2, [r3, #4]
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f022 0205 	bic.w	r2, r2, #5
 8006e1c:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8006e1e:	68f8      	ldr	r0, [r7, #12]
 8006e20:	f000 f964 	bl	80070ec <RTC_ReadAlarmCounter>
 8006e24:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8006e26:	693b      	ldr	r3, [r7, #16]
 8006e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e2c:	d018      	beq.n	8006e60 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8006e2e:	693a      	ldr	r2, [r7, #16]
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	429a      	cmp	r2, r3
 8006e34:	d214      	bcs.n	8006e60 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8006e36:	693b      	ldr	r3, [r7, #16]
 8006e38:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8006e3c:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8006e40:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8006e42:	6939      	ldr	r1, [r7, #16]
 8006e44:	68f8      	ldr	r0, [r7, #12]
 8006e46:	f000 f96a 	bl	800711e <RTC_WriteAlarmCounter>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d007      	beq.n	8006e60 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2204      	movs	r2, #4
 8006e54:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	e006      	b.n	8006e6e <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2201      	movs	r2, #1
 8006e64:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8006e6c:	2300      	movs	r3, #0
  }
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	371c      	adds	r7, #28
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd90      	pop	{r4, r7, pc}
	...

08006e78 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b088      	sub	sp, #32
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	60f8      	str	r0, [r7, #12]
 8006e80:	60b9      	str	r1, [r7, #8]
 8006e82:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8006e84:	2300      	movs	r3, #0
 8006e86:	61fb      	str	r3, [r7, #28]
 8006e88:	2300      	movs	r3, #0
 8006e8a:	61bb      	str	r3, [r7, #24]
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d002      	beq.n	8006e9c <HAL_RTC_SetDate+0x24>
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d101      	bne.n	8006ea0 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	e097      	b.n	8006fd0 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	7c1b      	ldrb	r3, [r3, #16]
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d101      	bne.n	8006eac <HAL_RTC_SetDate+0x34>
 8006ea8:	2302      	movs	r3, #2
 8006eaa:	e091      	b.n	8006fd0 <HAL_RTC_SetDate+0x158>
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	2202      	movs	r2, #2
 8006eb6:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d10c      	bne.n	8006ed8 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	78da      	ldrb	r2, [r3, #3]
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	785a      	ldrb	r2, [r3, #1]
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	789a      	ldrb	r2, [r3, #2]
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	739a      	strb	r2, [r3, #14]
 8006ed6:	e01a      	b.n	8006f0e <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	78db      	ldrb	r3, [r3, #3]
 8006edc:	4618      	mov	r0, r3
 8006ede:	f000 f995 	bl	800720c <RTC_Bcd2ToByte>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	785b      	ldrb	r3, [r3, #1]
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f000 f98c 	bl	800720c <RTC_Bcd2ToByte>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	461a      	mov	r2, r3
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	789b      	ldrb	r3, [r3, #2]
 8006f00:	4618      	mov	r0, r3
 8006f02:	f000 f983 	bl	800720c <RTC_Bcd2ToByte>
 8006f06:	4603      	mov	r3, r0
 8006f08:	461a      	mov	r2, r3
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	7bdb      	ldrb	r3, [r3, #15]
 8006f12:	4618      	mov	r0, r3
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	7b59      	ldrb	r1, [r3, #13]
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	7b9b      	ldrb	r3, [r3, #14]
 8006f1c:	461a      	mov	r2, r3
 8006f1e:	f000 f993 	bl	8007248 <RTC_WeekDayNum>
 8006f22:	4603      	mov	r3, r0
 8006f24:	461a      	mov	r2, r3
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	7b1a      	ldrb	r2, [r3, #12]
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8006f32:	68f8      	ldr	r0, [r7, #12]
 8006f34:	f000 f883 	bl	800703e <RTC_ReadTimeCounter>
 8006f38:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8006f3a:	69fb      	ldr	r3, [r7, #28]
 8006f3c:	4a26      	ldr	r2, [pc, #152]	@ (8006fd8 <HAL_RTC_SetDate+0x160>)
 8006f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8006f42:	0adb      	lsrs	r3, r3, #11
 8006f44:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	2b18      	cmp	r3, #24
 8006f4a:	d93a      	bls.n	8006fc2 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	4a23      	ldr	r2, [pc, #140]	@ (8006fdc <HAL_RTC_SetDate+0x164>)
 8006f50:	fba2 2303 	umull	r2, r3, r2, r3
 8006f54:	091b      	lsrs	r3, r3, #4
 8006f56:	4a22      	ldr	r2, [pc, #136]	@ (8006fe0 <HAL_RTC_SetDate+0x168>)
 8006f58:	fb02 f303 	mul.w	r3, r2, r3
 8006f5c:	69fa      	ldr	r2, [r7, #28]
 8006f5e:	1ad3      	subs	r3, r2, r3
 8006f60:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8006f62:	69f9      	ldr	r1, [r7, #28]
 8006f64:	68f8      	ldr	r0, [r7, #12]
 8006f66:	f000 f89a 	bl	800709e <RTC_WriteTimeCounter>
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d007      	beq.n	8006f80 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	2204      	movs	r2, #4
 8006f74:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	e027      	b.n	8006fd0 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8006f80:	68f8      	ldr	r0, [r7, #12]
 8006f82:	f000 f8b3 	bl	80070ec <RTC_ReadAlarmCounter>
 8006f86:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8006f88:	69bb      	ldr	r3, [r7, #24]
 8006f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f8e:	d018      	beq.n	8006fc2 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8006f90:	69ba      	ldr	r2, [r7, #24]
 8006f92:	69fb      	ldr	r3, [r7, #28]
 8006f94:	429a      	cmp	r2, r3
 8006f96:	d214      	bcs.n	8006fc2 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8006f98:	69bb      	ldr	r3, [r7, #24]
 8006f9a:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8006f9e:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8006fa2:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8006fa4:	69b9      	ldr	r1, [r7, #24]
 8006fa6:	68f8      	ldr	r0, [r7, #12]
 8006fa8:	f000 f8b9 	bl	800711e <RTC_WriteAlarmCounter>
 8006fac:	4603      	mov	r3, r0
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d007      	beq.n	8006fc2 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	2204      	movs	r2, #4
 8006fb6:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	e006      	b.n	8006fd0 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2201      	movs	r2, #1
 8006fc6:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8006fce:	2300      	movs	r3, #0
}
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	3720      	adds	r7, #32
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}
 8006fd8:	91a2b3c5 	.word	0x91a2b3c5
 8006fdc:	aaaaaaab 	.word	0xaaaaaaab
 8006fe0:	00015180 	.word	0x00015180

08006fe4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b084      	sub	sp, #16
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006fec:	2300      	movs	r3, #0
 8006fee:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d101      	bne.n	8006ffa <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	e01d      	b.n	8007036 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	685a      	ldr	r2, [r3, #4]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f022 0208 	bic.w	r2, r2, #8
 8007008:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800700a:	f7fa fdd5 	bl	8001bb8 <HAL_GetTick>
 800700e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8007010:	e009      	b.n	8007026 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8007012:	f7fa fdd1 	bl	8001bb8 <HAL_GetTick>
 8007016:	4602      	mov	r2, r0
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	1ad3      	subs	r3, r2, r3
 800701c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007020:	d901      	bls.n	8007026 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8007022:	2303      	movs	r3, #3
 8007024:	e007      	b.n	8007036 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	685b      	ldr	r3, [r3, #4]
 800702c:	f003 0308 	and.w	r3, r3, #8
 8007030:	2b00      	cmp	r3, #0
 8007032:	d0ee      	beq.n	8007012 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8007034:	2300      	movs	r3, #0
}
 8007036:	4618      	mov	r0, r3
 8007038:	3710      	adds	r7, #16
 800703a:	46bd      	mov	sp, r7
 800703c:	bd80      	pop	{r7, pc}

0800703e <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800703e:	b480      	push	{r7}
 8007040:	b087      	sub	sp, #28
 8007042:	af00      	add	r7, sp, #0
 8007044:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8007046:	2300      	movs	r3, #0
 8007048:	827b      	strh	r3, [r7, #18]
 800704a:	2300      	movs	r3, #0
 800704c:	823b      	strh	r3, [r7, #16]
 800704e:	2300      	movs	r3, #0
 8007050:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8007052:	2300      	movs	r3, #0
 8007054:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	699b      	ldr	r3, [r3, #24]
 800705c:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	69db      	ldr	r3, [r3, #28]
 8007064:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	699b      	ldr	r3, [r3, #24]
 800706c:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800706e:	8a7a      	ldrh	r2, [r7, #18]
 8007070:	8a3b      	ldrh	r3, [r7, #16]
 8007072:	429a      	cmp	r2, r3
 8007074:	d008      	beq.n	8007088 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8007076:	8a3b      	ldrh	r3, [r7, #16]
 8007078:	041a      	lsls	r2, r3, #16
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	69db      	ldr	r3, [r3, #28]
 8007080:	b29b      	uxth	r3, r3
 8007082:	4313      	orrs	r3, r2
 8007084:	617b      	str	r3, [r7, #20]
 8007086:	e004      	b.n	8007092 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8007088:	8a7b      	ldrh	r3, [r7, #18]
 800708a:	041a      	lsls	r2, r3, #16
 800708c:	89fb      	ldrh	r3, [r7, #14]
 800708e:	4313      	orrs	r3, r2
 8007090:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8007092:	697b      	ldr	r3, [r7, #20]
}
 8007094:	4618      	mov	r0, r3
 8007096:	371c      	adds	r7, #28
 8007098:	46bd      	mov	sp, r7
 800709a:	bc80      	pop	{r7}
 800709c:	4770      	bx	lr

0800709e <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 800709e:	b580      	push	{r7, lr}
 80070a0:	b084      	sub	sp, #16
 80070a2:	af00      	add	r7, sp, #0
 80070a4:	6078      	str	r0, [r7, #4]
 80070a6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80070a8:	2300      	movs	r3, #0
 80070aa:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80070ac:	6878      	ldr	r0, [r7, #4]
 80070ae:	f000 f85d 	bl	800716c <RTC_EnterInitMode>
 80070b2:	4603      	mov	r3, r0
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d002      	beq.n	80070be <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 80070b8:	2301      	movs	r3, #1
 80070ba:	73fb      	strb	r3, [r7, #15]
 80070bc:	e011      	b.n	80070e2 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	683a      	ldr	r2, [r7, #0]
 80070c4:	0c12      	lsrs	r2, r2, #16
 80070c6:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	683a      	ldr	r2, [r7, #0]
 80070ce:	b292      	uxth	r2, r2
 80070d0:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f000 f872 	bl	80071bc <RTC_ExitInitMode>
 80070d8:	4603      	mov	r3, r0
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d001      	beq.n	80070e2 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80070de:	2301      	movs	r3, #1
 80070e0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80070e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	3710      	adds	r7, #16
 80070e8:	46bd      	mov	sp, r7
 80070ea:	bd80      	pop	{r7, pc}

080070ec <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b085      	sub	sp, #20
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80070f4:	2300      	movs	r3, #0
 80070f6:	81fb      	strh	r3, [r7, #14]
 80070f8:	2300      	movs	r3, #0
 80070fa:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	6a1b      	ldr	r3, [r3, #32]
 8007102:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800710a:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 800710c:	89fb      	ldrh	r3, [r7, #14]
 800710e:	041a      	lsls	r2, r3, #16
 8007110:	89bb      	ldrh	r3, [r7, #12]
 8007112:	4313      	orrs	r3, r2
}
 8007114:	4618      	mov	r0, r3
 8007116:	3714      	adds	r7, #20
 8007118:	46bd      	mov	sp, r7
 800711a:	bc80      	pop	{r7}
 800711c:	4770      	bx	lr

0800711e <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800711e:	b580      	push	{r7, lr}
 8007120:	b084      	sub	sp, #16
 8007122:	af00      	add	r7, sp, #0
 8007124:	6078      	str	r0, [r7, #4]
 8007126:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007128:	2300      	movs	r3, #0
 800712a:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800712c:	6878      	ldr	r0, [r7, #4]
 800712e:	f000 f81d 	bl	800716c <RTC_EnterInitMode>
 8007132:	4603      	mov	r3, r0
 8007134:	2b00      	cmp	r3, #0
 8007136:	d002      	beq.n	800713e <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8007138:	2301      	movs	r3, #1
 800713a:	73fb      	strb	r3, [r7, #15]
 800713c:	e011      	b.n	8007162 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	683a      	ldr	r2, [r7, #0]
 8007144:	0c12      	lsrs	r2, r2, #16
 8007146:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	683a      	ldr	r2, [r7, #0]
 800714e:	b292      	uxth	r2, r2
 8007150:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f000 f832 	bl	80071bc <RTC_ExitInitMode>
 8007158:	4603      	mov	r3, r0
 800715a:	2b00      	cmp	r3, #0
 800715c:	d001      	beq.n	8007162 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800715e:	2301      	movs	r3, #1
 8007160:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8007162:	7bfb      	ldrb	r3, [r7, #15]
}
 8007164:	4618      	mov	r0, r3
 8007166:	3710      	adds	r7, #16
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}

0800716c <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b084      	sub	sp, #16
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007174:	2300      	movs	r3, #0
 8007176:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8007178:	f7fa fd1e 	bl	8001bb8 <HAL_GetTick>
 800717c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800717e:	e009      	b.n	8007194 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8007180:	f7fa fd1a 	bl	8001bb8 <HAL_GetTick>
 8007184:	4602      	mov	r2, r0
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	1ad3      	subs	r3, r2, r3
 800718a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800718e:	d901      	bls.n	8007194 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8007190:	2303      	movs	r3, #3
 8007192:	e00f      	b.n	80071b4 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	f003 0320 	and.w	r3, r3, #32
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d0ee      	beq.n	8007180 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	685a      	ldr	r2, [r3, #4]
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f042 0210 	orr.w	r2, r2, #16
 80071b0:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 80071b2:	2300      	movs	r3, #0
}
 80071b4:	4618      	mov	r0, r3
 80071b6:	3710      	adds	r7, #16
 80071b8:	46bd      	mov	sp, r7
 80071ba:	bd80      	pop	{r7, pc}

080071bc <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80071c4:	2300      	movs	r3, #0
 80071c6:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	685a      	ldr	r2, [r3, #4]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f022 0210 	bic.w	r2, r2, #16
 80071d6:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80071d8:	f7fa fcee 	bl	8001bb8 <HAL_GetTick>
 80071dc:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80071de:	e009      	b.n	80071f4 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80071e0:	f7fa fcea 	bl	8001bb8 <HAL_GetTick>
 80071e4:	4602      	mov	r2, r0
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	1ad3      	subs	r3, r2, r3
 80071ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80071ee:	d901      	bls.n	80071f4 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80071f0:	2303      	movs	r3, #3
 80071f2:	e007      	b.n	8007204 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	f003 0320 	and.w	r3, r3, #32
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d0ee      	beq.n	80071e0 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8007202:	2300      	movs	r3, #0
}
 8007204:	4618      	mov	r0, r3
 8007206:	3710      	adds	r7, #16
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}

0800720c <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800720c:	b480      	push	{r7}
 800720e:	b085      	sub	sp, #20
 8007210:	af00      	add	r7, sp, #0
 8007212:	4603      	mov	r3, r0
 8007214:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8007216:	2300      	movs	r3, #0
 8007218:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 800721a:	79fb      	ldrb	r3, [r7, #7]
 800721c:	091b      	lsrs	r3, r3, #4
 800721e:	b2db      	uxtb	r3, r3
 8007220:	461a      	mov	r2, r3
 8007222:	4613      	mov	r3, r2
 8007224:	009b      	lsls	r3, r3, #2
 8007226:	4413      	add	r3, r2
 8007228:	005b      	lsls	r3, r3, #1
 800722a:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800722c:	79fb      	ldrb	r3, [r7, #7]
 800722e:	f003 030f 	and.w	r3, r3, #15
 8007232:	b2da      	uxtb	r2, r3
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	b2db      	uxtb	r3, r3
 8007238:	4413      	add	r3, r2
 800723a:	b2db      	uxtb	r3, r3
}
 800723c:	4618      	mov	r0, r3
 800723e:	3714      	adds	r7, #20
 8007240:	46bd      	mov	sp, r7
 8007242:	bc80      	pop	{r7}
 8007244:	4770      	bx	lr
	...

08007248 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8007248:	b480      	push	{r7}
 800724a:	b085      	sub	sp, #20
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
 8007250:	460b      	mov	r3, r1
 8007252:	70fb      	strb	r3, [r7, #3]
 8007254:	4613      	mov	r3, r2
 8007256:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8007258:	2300      	movs	r3, #0
 800725a:	60bb      	str	r3, [r7, #8]
 800725c:	2300      	movs	r3, #0
 800725e:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8007266:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8007268:	78fb      	ldrb	r3, [r7, #3]
 800726a:	2b02      	cmp	r3, #2
 800726c:	d82d      	bhi.n	80072ca <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800726e:	78fa      	ldrb	r2, [r7, #3]
 8007270:	4613      	mov	r3, r2
 8007272:	005b      	lsls	r3, r3, #1
 8007274:	4413      	add	r3, r2
 8007276:	00db      	lsls	r3, r3, #3
 8007278:	1a9b      	subs	r3, r3, r2
 800727a:	4a2c      	ldr	r2, [pc, #176]	@ (800732c <RTC_WeekDayNum+0xe4>)
 800727c:	fba2 2303 	umull	r2, r3, r2, r3
 8007280:	085a      	lsrs	r2, r3, #1
 8007282:	78bb      	ldrb	r3, [r7, #2]
 8007284:	441a      	add	r2, r3
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	441a      	add	r2, r3
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	3b01      	subs	r3, #1
 800728e:	089b      	lsrs	r3, r3, #2
 8007290:	441a      	add	r2, r3
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	3b01      	subs	r3, #1
 8007296:	4926      	ldr	r1, [pc, #152]	@ (8007330 <RTC_WeekDayNum+0xe8>)
 8007298:	fba1 1303 	umull	r1, r3, r1, r3
 800729c:	095b      	lsrs	r3, r3, #5
 800729e:	1ad2      	subs	r2, r2, r3
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	3b01      	subs	r3, #1
 80072a4:	4922      	ldr	r1, [pc, #136]	@ (8007330 <RTC_WeekDayNum+0xe8>)
 80072a6:	fba1 1303 	umull	r1, r3, r1, r3
 80072aa:	09db      	lsrs	r3, r3, #7
 80072ac:	4413      	add	r3, r2
 80072ae:	1d1a      	adds	r2, r3, #4
 80072b0:	4b20      	ldr	r3, [pc, #128]	@ (8007334 <RTC_WeekDayNum+0xec>)
 80072b2:	fba3 1302 	umull	r1, r3, r3, r2
 80072b6:	1ad1      	subs	r1, r2, r3
 80072b8:	0849      	lsrs	r1, r1, #1
 80072ba:	440b      	add	r3, r1
 80072bc:	0899      	lsrs	r1, r3, #2
 80072be:	460b      	mov	r3, r1
 80072c0:	00db      	lsls	r3, r3, #3
 80072c2:	1a5b      	subs	r3, r3, r1
 80072c4:	1ad3      	subs	r3, r2, r3
 80072c6:	60fb      	str	r3, [r7, #12]
 80072c8:	e029      	b.n	800731e <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 80072ca:	78fa      	ldrb	r2, [r7, #3]
 80072cc:	4613      	mov	r3, r2
 80072ce:	005b      	lsls	r3, r3, #1
 80072d0:	4413      	add	r3, r2
 80072d2:	00db      	lsls	r3, r3, #3
 80072d4:	1a9b      	subs	r3, r3, r2
 80072d6:	4a15      	ldr	r2, [pc, #84]	@ (800732c <RTC_WeekDayNum+0xe4>)
 80072d8:	fba2 2303 	umull	r2, r3, r2, r3
 80072dc:	085a      	lsrs	r2, r3, #1
 80072de:	78bb      	ldrb	r3, [r7, #2]
 80072e0:	441a      	add	r2, r3
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	441a      	add	r2, r3
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	089b      	lsrs	r3, r3, #2
 80072ea:	441a      	add	r2, r3
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	4910      	ldr	r1, [pc, #64]	@ (8007330 <RTC_WeekDayNum+0xe8>)
 80072f0:	fba1 1303 	umull	r1, r3, r1, r3
 80072f4:	095b      	lsrs	r3, r3, #5
 80072f6:	1ad2      	subs	r2, r2, r3
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	490d      	ldr	r1, [pc, #52]	@ (8007330 <RTC_WeekDayNum+0xe8>)
 80072fc:	fba1 1303 	umull	r1, r3, r1, r3
 8007300:	09db      	lsrs	r3, r3, #7
 8007302:	4413      	add	r3, r2
 8007304:	1c9a      	adds	r2, r3, #2
 8007306:	4b0b      	ldr	r3, [pc, #44]	@ (8007334 <RTC_WeekDayNum+0xec>)
 8007308:	fba3 1302 	umull	r1, r3, r3, r2
 800730c:	1ad1      	subs	r1, r2, r3
 800730e:	0849      	lsrs	r1, r1, #1
 8007310:	440b      	add	r3, r1
 8007312:	0899      	lsrs	r1, r3, #2
 8007314:	460b      	mov	r3, r1
 8007316:	00db      	lsls	r3, r3, #3
 8007318:	1a5b      	subs	r3, r3, r1
 800731a:	1ad3      	subs	r3, r2, r3
 800731c:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	b2db      	uxtb	r3, r3
}
 8007322:	4618      	mov	r0, r3
 8007324:	3714      	adds	r7, #20
 8007326:	46bd      	mov	sp, r7
 8007328:	bc80      	pop	{r7}
 800732a:	4770      	bx	lr
 800732c:	38e38e39 	.word	0x38e38e39
 8007330:	51eb851f 	.word	0x51eb851f
 8007334:	24924925 	.word	0x24924925

08007338 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b082      	sub	sp, #8
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f003 0301 	and.w	r3, r3, #1
 800734a:	2b00      	cmp	r3, #0
 800734c:	d027      	beq.n	800739e <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	f003 0301 	and.w	r3, r3, #1
 8007358:	2b00      	cmp	r3, #0
 800735a:	d020      	beq.n	800739e <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	685b      	ldr	r3, [r3, #4]
 8007362:	f003 0304 	and.w	r3, r3, #4
 8007366:	2b00      	cmp	r3, #0
 8007368:	d00b      	beq.n	8007382 <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f000 f81b 	bl	80073a6 <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f06f 0204 	mvn.w	r2, #4
 8007378:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2204      	movs	r2, #4
 800737e:	745a      	strb	r2, [r3, #17]
 8007380:	e005      	b.n	800738e <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f001 fa3e 	bl	8008804 <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2201      	movs	r2, #1
 800738c:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	685a      	ldr	r2, [r3, #4]
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f022 0201 	bic.w	r2, r2, #1
 800739c:	605a      	str	r2, [r3, #4]
    }
  }
}
 800739e:	bf00      	nop
 80073a0:	3708      	adds	r7, #8
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}

080073a6 <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 80073a6:	b480      	push	{r7}
 80073a8:	b083      	sub	sp, #12
 80073aa:	af00      	add	r7, sp, #0
 80073ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 80073ae:	bf00      	nop
 80073b0:	370c      	adds	r7, #12
 80073b2:	46bd      	mov	sp, r7
 80073b4:	bc80      	pop	{r7}
 80073b6:	4770      	bx	lr

080073b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b082      	sub	sp, #8
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d101      	bne.n	80073ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80073c6:	2301      	movs	r3, #1
 80073c8:	e076      	b.n	80074b8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d108      	bne.n	80073e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80073da:	d009      	beq.n	80073f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2200      	movs	r2, #0
 80073e0:	61da      	str	r2, [r3, #28]
 80073e2:	e005      	b.n	80073f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2200      	movs	r2, #0
 80073e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2200      	movs	r2, #0
 80073ee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2200      	movs	r2, #0
 80073f4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80073fc:	b2db      	uxtb	r3, r3
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d106      	bne.n	8007410 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2200      	movs	r2, #0
 8007406:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f7fa fa46 	bl	800189c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2202      	movs	r2, #2
 8007414:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681a      	ldr	r2, [r3, #0]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007426:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	685b      	ldr	r3, [r3, #4]
 800742c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	689b      	ldr	r3, [r3, #8]
 8007434:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007438:	431a      	orrs	r2, r3
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	68db      	ldr	r3, [r3, #12]
 800743e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007442:	431a      	orrs	r2, r3
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	691b      	ldr	r3, [r3, #16]
 8007448:	f003 0302 	and.w	r3, r3, #2
 800744c:	431a      	orrs	r2, r3
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	695b      	ldr	r3, [r3, #20]
 8007452:	f003 0301 	and.w	r3, r3, #1
 8007456:	431a      	orrs	r2, r3
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	699b      	ldr	r3, [r3, #24]
 800745c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007460:	431a      	orrs	r2, r3
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	69db      	ldr	r3, [r3, #28]
 8007466:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800746a:	431a      	orrs	r2, r3
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6a1b      	ldr	r3, [r3, #32]
 8007470:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007474:	ea42 0103 	orr.w	r1, r2, r3
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800747c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	430a      	orrs	r2, r1
 8007486:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	699b      	ldr	r3, [r3, #24]
 800748c:	0c1a      	lsrs	r2, r3, #16
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f002 0204 	and.w	r2, r2, #4
 8007496:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	69da      	ldr	r2, [r3, #28]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80074a6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2200      	movs	r2, #0
 80074ac:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2201      	movs	r2, #1
 80074b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80074b6:	2300      	movs	r3, #0
}
 80074b8:	4618      	mov	r0, r3
 80074ba:	3708      	adds	r7, #8
 80074bc:	46bd      	mov	sp, r7
 80074be:	bd80      	pop	{r7, pc}

080074c0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b088      	sub	sp, #32
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	60f8      	str	r0, [r7, #12]
 80074c8:	60b9      	str	r1, [r7, #8]
 80074ca:	603b      	str	r3, [r7, #0]
 80074cc:	4613      	mov	r3, r2
 80074ce:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80074d0:	f7fa fb72 	bl	8001bb8 <HAL_GetTick>
 80074d4:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80074d6:	88fb      	ldrh	r3, [r7, #6]
 80074d8:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80074e0:	b2db      	uxtb	r3, r3
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	d001      	beq.n	80074ea <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80074e6:	2302      	movs	r3, #2
 80074e8:	e12a      	b.n	8007740 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d002      	beq.n	80074f6 <HAL_SPI_Transmit+0x36>
 80074f0:	88fb      	ldrh	r3, [r7, #6]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d101      	bne.n	80074fa <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80074f6:	2301      	movs	r3, #1
 80074f8:	e122      	b.n	8007740 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007500:	2b01      	cmp	r3, #1
 8007502:	d101      	bne.n	8007508 <HAL_SPI_Transmit+0x48>
 8007504:	2302      	movs	r3, #2
 8007506:	e11b      	b.n	8007740 <HAL_SPI_Transmit+0x280>
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	2201      	movs	r2, #1
 800750c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2203      	movs	r2, #3
 8007514:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2200      	movs	r2, #0
 800751c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	68ba      	ldr	r2, [r7, #8]
 8007522:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	88fa      	ldrh	r2, [r7, #6]
 8007528:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	88fa      	ldrh	r2, [r7, #6]
 800752e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	2200      	movs	r2, #0
 8007534:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	2200      	movs	r2, #0
 800753a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2200      	movs	r2, #0
 8007540:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2200      	movs	r2, #0
 8007546:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2200      	movs	r2, #0
 800754c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	689b      	ldr	r3, [r3, #8]
 8007552:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007556:	d10f      	bne.n	8007578 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	681a      	ldr	r2, [r3, #0]
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007566:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	681a      	ldr	r2, [r3, #0]
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007576:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007582:	2b40      	cmp	r3, #64	@ 0x40
 8007584:	d007      	beq.n	8007596 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	681a      	ldr	r2, [r3, #0]
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007594:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	68db      	ldr	r3, [r3, #12]
 800759a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800759e:	d152      	bne.n	8007646 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d002      	beq.n	80075ae <HAL_SPI_Transmit+0xee>
 80075a8:	8b7b      	ldrh	r3, [r7, #26]
 80075aa:	2b01      	cmp	r3, #1
 80075ac:	d145      	bne.n	800763a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075b2:	881a      	ldrh	r2, [r3, #0]
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075be:	1c9a      	adds	r2, r3, #2
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80075c8:	b29b      	uxth	r3, r3
 80075ca:	3b01      	subs	r3, #1
 80075cc:	b29a      	uxth	r2, r3
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80075d2:	e032      	b.n	800763a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	689b      	ldr	r3, [r3, #8]
 80075da:	f003 0302 	and.w	r3, r3, #2
 80075de:	2b02      	cmp	r3, #2
 80075e0:	d112      	bne.n	8007608 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075e6:	881a      	ldrh	r2, [r3, #0]
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075f2:	1c9a      	adds	r2, r3, #2
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80075fc:	b29b      	uxth	r3, r3
 80075fe:	3b01      	subs	r3, #1
 8007600:	b29a      	uxth	r2, r3
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007606:	e018      	b.n	800763a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007608:	f7fa fad6 	bl	8001bb8 <HAL_GetTick>
 800760c:	4602      	mov	r2, r0
 800760e:	69fb      	ldr	r3, [r7, #28]
 8007610:	1ad3      	subs	r3, r2, r3
 8007612:	683a      	ldr	r2, [r7, #0]
 8007614:	429a      	cmp	r2, r3
 8007616:	d803      	bhi.n	8007620 <HAL_SPI_Transmit+0x160>
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800761e:	d102      	bne.n	8007626 <HAL_SPI_Transmit+0x166>
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d109      	bne.n	800763a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2201      	movs	r2, #1
 800762a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2200      	movs	r2, #0
 8007632:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007636:	2303      	movs	r3, #3
 8007638:	e082      	b.n	8007740 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800763e:	b29b      	uxth	r3, r3
 8007640:	2b00      	cmp	r3, #0
 8007642:	d1c7      	bne.n	80075d4 <HAL_SPI_Transmit+0x114>
 8007644:	e053      	b.n	80076ee <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d002      	beq.n	8007654 <HAL_SPI_Transmit+0x194>
 800764e:	8b7b      	ldrh	r3, [r7, #26]
 8007650:	2b01      	cmp	r3, #1
 8007652:	d147      	bne.n	80076e4 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	330c      	adds	r3, #12
 800765e:	7812      	ldrb	r2, [r2, #0]
 8007660:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007666:	1c5a      	adds	r2, r3, #1
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007670:	b29b      	uxth	r3, r3
 8007672:	3b01      	subs	r3, #1
 8007674:	b29a      	uxth	r2, r3
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800767a:	e033      	b.n	80076e4 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	689b      	ldr	r3, [r3, #8]
 8007682:	f003 0302 	and.w	r3, r3, #2
 8007686:	2b02      	cmp	r3, #2
 8007688:	d113      	bne.n	80076b2 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	330c      	adds	r3, #12
 8007694:	7812      	ldrb	r2, [r2, #0]
 8007696:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800769c:	1c5a      	adds	r2, r3, #1
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076a6:	b29b      	uxth	r3, r3
 80076a8:	3b01      	subs	r3, #1
 80076aa:	b29a      	uxth	r2, r3
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	86da      	strh	r2, [r3, #54]	@ 0x36
 80076b0:	e018      	b.n	80076e4 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80076b2:	f7fa fa81 	bl	8001bb8 <HAL_GetTick>
 80076b6:	4602      	mov	r2, r0
 80076b8:	69fb      	ldr	r3, [r7, #28]
 80076ba:	1ad3      	subs	r3, r2, r3
 80076bc:	683a      	ldr	r2, [r7, #0]
 80076be:	429a      	cmp	r2, r3
 80076c0:	d803      	bhi.n	80076ca <HAL_SPI_Transmit+0x20a>
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076c8:	d102      	bne.n	80076d0 <HAL_SPI_Transmit+0x210>
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d109      	bne.n	80076e4 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2201      	movs	r2, #1
 80076d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	2200      	movs	r2, #0
 80076dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80076e0:	2303      	movs	r3, #3
 80076e2:	e02d      	b.n	8007740 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076e8:	b29b      	uxth	r3, r3
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d1c6      	bne.n	800767c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80076ee:	69fa      	ldr	r2, [r7, #28]
 80076f0:	6839      	ldr	r1, [r7, #0]
 80076f2:	68f8      	ldr	r0, [r7, #12]
 80076f4:	f000 fcc0 	bl	8008078 <SPI_EndRxTxTransaction>
 80076f8:	4603      	mov	r3, r0
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d002      	beq.n	8007704 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	2220      	movs	r2, #32
 8007702:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	689b      	ldr	r3, [r3, #8]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d10a      	bne.n	8007722 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800770c:	2300      	movs	r3, #0
 800770e:	617b      	str	r3, [r7, #20]
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	68db      	ldr	r3, [r3, #12]
 8007716:	617b      	str	r3, [r7, #20]
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	689b      	ldr	r3, [r3, #8]
 800771e:	617b      	str	r3, [r7, #20]
 8007720:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	2201      	movs	r2, #1
 8007726:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	2200      	movs	r2, #0
 800772e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007736:	2b00      	cmp	r3, #0
 8007738:	d001      	beq.n	800773e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800773a:	2301      	movs	r3, #1
 800773c:	e000      	b.n	8007740 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800773e:	2300      	movs	r3, #0
  }
}
 8007740:	4618      	mov	r0, r3
 8007742:	3720      	adds	r7, #32
 8007744:	46bd      	mov	sp, r7
 8007746:	bd80      	pop	{r7, pc}

08007748 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b088      	sub	sp, #32
 800774c:	af02      	add	r7, sp, #8
 800774e:	60f8      	str	r0, [r7, #12]
 8007750:	60b9      	str	r1, [r7, #8]
 8007752:	603b      	str	r3, [r7, #0]
 8007754:	4613      	mov	r3, r2
 8007756:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800775e:	b2db      	uxtb	r3, r3
 8007760:	2b01      	cmp	r3, #1
 8007762:	d001      	beq.n	8007768 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007764:	2302      	movs	r3, #2
 8007766:	e104      	b.n	8007972 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007770:	d112      	bne.n	8007798 <HAL_SPI_Receive+0x50>
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	689b      	ldr	r3, [r3, #8]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d10e      	bne.n	8007798 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2204      	movs	r2, #4
 800777e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007782:	88fa      	ldrh	r2, [r7, #6]
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	9300      	str	r3, [sp, #0]
 8007788:	4613      	mov	r3, r2
 800778a:	68ba      	ldr	r2, [r7, #8]
 800778c:	68b9      	ldr	r1, [r7, #8]
 800778e:	68f8      	ldr	r0, [r7, #12]
 8007790:	f000 f8f3 	bl	800797a <HAL_SPI_TransmitReceive>
 8007794:	4603      	mov	r3, r0
 8007796:	e0ec      	b.n	8007972 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007798:	f7fa fa0e 	bl	8001bb8 <HAL_GetTick>
 800779c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d002      	beq.n	80077aa <HAL_SPI_Receive+0x62>
 80077a4:	88fb      	ldrh	r3, [r7, #6]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d101      	bne.n	80077ae <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80077aa:	2301      	movs	r3, #1
 80077ac:	e0e1      	b.n	8007972 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	d101      	bne.n	80077bc <HAL_SPI_Receive+0x74>
 80077b8:	2302      	movs	r3, #2
 80077ba:	e0da      	b.n	8007972 <HAL_SPI_Receive+0x22a>
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2201      	movs	r2, #1
 80077c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2204      	movs	r2, #4
 80077c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2200      	movs	r2, #0
 80077d0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	68ba      	ldr	r2, [r7, #8]
 80077d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	88fa      	ldrh	r2, [r7, #6]
 80077dc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	88fa      	ldrh	r2, [r7, #6]
 80077e2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2200      	movs	r2, #0
 80077e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2200      	movs	r2, #0
 80077ee:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	2200      	movs	r2, #0
 80077f4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	2200      	movs	r2, #0
 80077fa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	2200      	movs	r2, #0
 8007800:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	689b      	ldr	r3, [r3, #8]
 8007806:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800780a:	d10f      	bne.n	800782c <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	681a      	ldr	r2, [r3, #0]
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800781a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	681a      	ldr	r2, [r3, #0]
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800782a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007836:	2b40      	cmp	r3, #64	@ 0x40
 8007838:	d007      	beq.n	800784a <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	681a      	ldr	r2, [r3, #0]
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007848:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	68db      	ldr	r3, [r3, #12]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d170      	bne.n	8007934 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007852:	e035      	b.n	80078c0 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	f003 0301 	and.w	r3, r3, #1
 800785e:	2b01      	cmp	r3, #1
 8007860:	d115      	bne.n	800788e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f103 020c 	add.w	r2, r3, #12
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800786e:	7812      	ldrb	r2, [r2, #0]
 8007870:	b2d2      	uxtb	r2, r2
 8007872:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007878:	1c5a      	adds	r2, r3, #1
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007882:	b29b      	uxth	r3, r3
 8007884:	3b01      	subs	r3, #1
 8007886:	b29a      	uxth	r2, r3
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800788c:	e018      	b.n	80078c0 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800788e:	f7fa f993 	bl	8001bb8 <HAL_GetTick>
 8007892:	4602      	mov	r2, r0
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	1ad3      	subs	r3, r2, r3
 8007898:	683a      	ldr	r2, [r7, #0]
 800789a:	429a      	cmp	r2, r3
 800789c:	d803      	bhi.n	80078a6 <HAL_SPI_Receive+0x15e>
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078a4:	d102      	bne.n	80078ac <HAL_SPI_Receive+0x164>
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d109      	bne.n	80078c0 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2201      	movs	r2, #1
 80078b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	2200      	movs	r2, #0
 80078b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80078bc:	2303      	movs	r3, #3
 80078be:	e058      	b.n	8007972 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078c4:	b29b      	uxth	r3, r3
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d1c4      	bne.n	8007854 <HAL_SPI_Receive+0x10c>
 80078ca:	e038      	b.n	800793e <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	689b      	ldr	r3, [r3, #8]
 80078d2:	f003 0301 	and.w	r3, r3, #1
 80078d6:	2b01      	cmp	r3, #1
 80078d8:	d113      	bne.n	8007902 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	68da      	ldr	r2, [r3, #12]
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078e4:	b292      	uxth	r2, r2
 80078e6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078ec:	1c9a      	adds	r2, r3, #2
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078f6:	b29b      	uxth	r3, r3
 80078f8:	3b01      	subs	r3, #1
 80078fa:	b29a      	uxth	r2, r3
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007900:	e018      	b.n	8007934 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007902:	f7fa f959 	bl	8001bb8 <HAL_GetTick>
 8007906:	4602      	mov	r2, r0
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	1ad3      	subs	r3, r2, r3
 800790c:	683a      	ldr	r2, [r7, #0]
 800790e:	429a      	cmp	r2, r3
 8007910:	d803      	bhi.n	800791a <HAL_SPI_Receive+0x1d2>
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007918:	d102      	bne.n	8007920 <HAL_SPI_Receive+0x1d8>
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d109      	bne.n	8007934 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	2201      	movs	r2, #1
 8007924:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	2200      	movs	r2, #0
 800792c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007930:	2303      	movs	r3, #3
 8007932:	e01e      	b.n	8007972 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007938:	b29b      	uxth	r3, r3
 800793a:	2b00      	cmp	r3, #0
 800793c:	d1c6      	bne.n	80078cc <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800793e:	697a      	ldr	r2, [r7, #20]
 8007940:	6839      	ldr	r1, [r7, #0]
 8007942:	68f8      	ldr	r0, [r7, #12]
 8007944:	f000 fb46 	bl	8007fd4 <SPI_EndRxTransaction>
 8007948:	4603      	mov	r3, r0
 800794a:	2b00      	cmp	r3, #0
 800794c:	d002      	beq.n	8007954 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2220      	movs	r2, #32
 8007952:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	2201      	movs	r2, #1
 8007958:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2200      	movs	r2, #0
 8007960:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007968:	2b00      	cmp	r3, #0
 800796a:	d001      	beq.n	8007970 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800796c:	2301      	movs	r3, #1
 800796e:	e000      	b.n	8007972 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8007970:	2300      	movs	r3, #0
  }
}
 8007972:	4618      	mov	r0, r3
 8007974:	3718      	adds	r7, #24
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}

0800797a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800797a:	b580      	push	{r7, lr}
 800797c:	b08a      	sub	sp, #40	@ 0x28
 800797e:	af00      	add	r7, sp, #0
 8007980:	60f8      	str	r0, [r7, #12]
 8007982:	60b9      	str	r1, [r7, #8]
 8007984:	607a      	str	r2, [r7, #4]
 8007986:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007988:	2301      	movs	r3, #1
 800798a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800798c:	f7fa f914 	bl	8001bb8 <HAL_GetTick>
 8007990:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007998:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	685b      	ldr	r3, [r3, #4]
 800799e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80079a0:	887b      	ldrh	r3, [r7, #2]
 80079a2:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80079a4:	7ffb      	ldrb	r3, [r7, #31]
 80079a6:	2b01      	cmp	r3, #1
 80079a8:	d00c      	beq.n	80079c4 <HAL_SPI_TransmitReceive+0x4a>
 80079aa:	69bb      	ldr	r3, [r7, #24]
 80079ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80079b0:	d106      	bne.n	80079c0 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d102      	bne.n	80079c0 <HAL_SPI_TransmitReceive+0x46>
 80079ba:	7ffb      	ldrb	r3, [r7, #31]
 80079bc:	2b04      	cmp	r3, #4
 80079be:	d001      	beq.n	80079c4 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80079c0:	2302      	movs	r3, #2
 80079c2:	e17f      	b.n	8007cc4 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d005      	beq.n	80079d6 <HAL_SPI_TransmitReceive+0x5c>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d002      	beq.n	80079d6 <HAL_SPI_TransmitReceive+0x5c>
 80079d0:	887b      	ldrh	r3, [r7, #2]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d101      	bne.n	80079da <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80079d6:	2301      	movs	r3, #1
 80079d8:	e174      	b.n	8007cc4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80079e0:	2b01      	cmp	r3, #1
 80079e2:	d101      	bne.n	80079e8 <HAL_SPI_TransmitReceive+0x6e>
 80079e4:	2302      	movs	r3, #2
 80079e6:	e16d      	b.n	8007cc4 <HAL_SPI_TransmitReceive+0x34a>
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2201      	movs	r2, #1
 80079ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80079f6:	b2db      	uxtb	r3, r3
 80079f8:	2b04      	cmp	r3, #4
 80079fa:	d003      	beq.n	8007a04 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	2205      	movs	r2, #5
 8007a00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	2200      	movs	r2, #0
 8007a08:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	687a      	ldr	r2, [r7, #4]
 8007a0e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	887a      	ldrh	r2, [r7, #2]
 8007a14:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	887a      	ldrh	r2, [r7, #2]
 8007a1a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	68ba      	ldr	r2, [r7, #8]
 8007a20:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	887a      	ldrh	r2, [r7, #2]
 8007a26:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	887a      	ldrh	r2, [r7, #2]
 8007a2c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2200      	movs	r2, #0
 8007a32:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2200      	movs	r2, #0
 8007a38:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a44:	2b40      	cmp	r3, #64	@ 0x40
 8007a46:	d007      	beq.n	8007a58 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	681a      	ldr	r2, [r3, #0]
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a56:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	68db      	ldr	r3, [r3, #12]
 8007a5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a60:	d17e      	bne.n	8007b60 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d002      	beq.n	8007a70 <HAL_SPI_TransmitReceive+0xf6>
 8007a6a:	8afb      	ldrh	r3, [r7, #22]
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	d16c      	bne.n	8007b4a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a74:	881a      	ldrh	r2, [r3, #0]
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a80:	1c9a      	adds	r2, r3, #2
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	3b01      	subs	r3, #1
 8007a8e:	b29a      	uxth	r2, r3
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a94:	e059      	b.n	8007b4a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	f003 0302 	and.w	r3, r3, #2
 8007aa0:	2b02      	cmp	r3, #2
 8007aa2:	d11b      	bne.n	8007adc <HAL_SPI_TransmitReceive+0x162>
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007aa8:	b29b      	uxth	r3, r3
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d016      	beq.n	8007adc <HAL_SPI_TransmitReceive+0x162>
 8007aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	d113      	bne.n	8007adc <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ab8:	881a      	ldrh	r2, [r3, #0]
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ac4:	1c9a      	adds	r2, r3, #2
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ace:	b29b      	uxth	r3, r3
 8007ad0:	3b01      	subs	r3, #1
 8007ad2:	b29a      	uxth	r2, r3
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007ad8:	2300      	movs	r3, #0
 8007ada:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	689b      	ldr	r3, [r3, #8]
 8007ae2:	f003 0301 	and.w	r3, r3, #1
 8007ae6:	2b01      	cmp	r3, #1
 8007ae8:	d119      	bne.n	8007b1e <HAL_SPI_TransmitReceive+0x1a4>
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d014      	beq.n	8007b1e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	68da      	ldr	r2, [r3, #12]
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007afe:	b292      	uxth	r2, r2
 8007b00:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b06:	1c9a      	adds	r2, r3, #2
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b10:	b29b      	uxth	r3, r3
 8007b12:	3b01      	subs	r3, #1
 8007b14:	b29a      	uxth	r2, r3
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007b1e:	f7fa f84b 	bl	8001bb8 <HAL_GetTick>
 8007b22:	4602      	mov	r2, r0
 8007b24:	6a3b      	ldr	r3, [r7, #32]
 8007b26:	1ad3      	subs	r3, r2, r3
 8007b28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b2a:	429a      	cmp	r2, r3
 8007b2c:	d80d      	bhi.n	8007b4a <HAL_SPI_TransmitReceive+0x1d0>
 8007b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b34:	d009      	beq.n	8007b4a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	2201      	movs	r2, #1
 8007b3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	2200      	movs	r2, #0
 8007b42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007b46:	2303      	movs	r3, #3
 8007b48:	e0bc      	b.n	8007cc4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007b4e:	b29b      	uxth	r3, r3
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d1a0      	bne.n	8007a96 <HAL_SPI_TransmitReceive+0x11c>
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b58:	b29b      	uxth	r3, r3
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d19b      	bne.n	8007a96 <HAL_SPI_TransmitReceive+0x11c>
 8007b5e:	e082      	b.n	8007c66 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	685b      	ldr	r3, [r3, #4]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d002      	beq.n	8007b6e <HAL_SPI_TransmitReceive+0x1f4>
 8007b68:	8afb      	ldrh	r3, [r7, #22]
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d171      	bne.n	8007c52 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	330c      	adds	r3, #12
 8007b78:	7812      	ldrb	r2, [r2, #0]
 8007b7a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b80:	1c5a      	adds	r2, r3, #1
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007b8a:	b29b      	uxth	r3, r3
 8007b8c:	3b01      	subs	r3, #1
 8007b8e:	b29a      	uxth	r2, r3
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b94:	e05d      	b.n	8007c52 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	689b      	ldr	r3, [r3, #8]
 8007b9c:	f003 0302 	and.w	r3, r3, #2
 8007ba0:	2b02      	cmp	r3, #2
 8007ba2:	d11c      	bne.n	8007bde <HAL_SPI_TransmitReceive+0x264>
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ba8:	b29b      	uxth	r3, r3
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d017      	beq.n	8007bde <HAL_SPI_TransmitReceive+0x264>
 8007bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	d114      	bne.n	8007bde <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	330c      	adds	r3, #12
 8007bbe:	7812      	ldrb	r2, [r2, #0]
 8007bc0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bc6:	1c5a      	adds	r2, r3, #1
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007bd0:	b29b      	uxth	r3, r3
 8007bd2:	3b01      	subs	r3, #1
 8007bd4:	b29a      	uxth	r2, r3
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007bda:	2300      	movs	r3, #0
 8007bdc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	689b      	ldr	r3, [r3, #8]
 8007be4:	f003 0301 	and.w	r3, r3, #1
 8007be8:	2b01      	cmp	r3, #1
 8007bea:	d119      	bne.n	8007c20 <HAL_SPI_TransmitReceive+0x2a6>
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bf0:	b29b      	uxth	r3, r3
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d014      	beq.n	8007c20 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	68da      	ldr	r2, [r3, #12]
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c00:	b2d2      	uxtb	r2, r2
 8007c02:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c08:	1c5a      	adds	r2, r3, #1
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	3b01      	subs	r3, #1
 8007c16:	b29a      	uxth	r2, r3
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007c20:	f7f9 ffca 	bl	8001bb8 <HAL_GetTick>
 8007c24:	4602      	mov	r2, r0
 8007c26:	6a3b      	ldr	r3, [r7, #32]
 8007c28:	1ad3      	subs	r3, r2, r3
 8007c2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c2c:	429a      	cmp	r2, r3
 8007c2e:	d803      	bhi.n	8007c38 <HAL_SPI_TransmitReceive+0x2be>
 8007c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c36:	d102      	bne.n	8007c3e <HAL_SPI_TransmitReceive+0x2c4>
 8007c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d109      	bne.n	8007c52 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	2201      	movs	r2, #1
 8007c42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007c4e:	2303      	movs	r3, #3
 8007c50:	e038      	b.n	8007cc4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c56:	b29b      	uxth	r3, r3
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d19c      	bne.n	8007b96 <HAL_SPI_TransmitReceive+0x21c>
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c60:	b29b      	uxth	r3, r3
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d197      	bne.n	8007b96 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c66:	6a3a      	ldr	r2, [r7, #32]
 8007c68:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007c6a:	68f8      	ldr	r0, [r7, #12]
 8007c6c:	f000 fa04 	bl	8008078 <SPI_EndRxTxTransaction>
 8007c70:	4603      	mov	r3, r0
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d008      	beq.n	8007c88 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	2220      	movs	r2, #32
 8007c7a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007c84:	2301      	movs	r3, #1
 8007c86:	e01d      	b.n	8007cc4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	689b      	ldr	r3, [r3, #8]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d10a      	bne.n	8007ca6 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c90:	2300      	movs	r3, #0
 8007c92:	613b      	str	r3, [r7, #16]
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	68db      	ldr	r3, [r3, #12]
 8007c9a:	613b      	str	r3, [r7, #16]
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	613b      	str	r3, [r7, #16]
 8007ca4:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2201      	movs	r2, #1
 8007caa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d001      	beq.n	8007cc2 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	e000      	b.n	8007cc4 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007cc2:	2300      	movs	r3, #0
  }
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	3728      	adds	r7, #40	@ 0x28
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bd80      	pop	{r7, pc}

08007ccc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b088      	sub	sp, #32
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	689b      	ldr	r3, [r3, #8]
 8007ce2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007ce4:	69bb      	ldr	r3, [r7, #24]
 8007ce6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d10e      	bne.n	8007d0c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007cee:	69bb      	ldr	r3, [r7, #24]
 8007cf0:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d009      	beq.n	8007d0c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007cf8:	69fb      	ldr	r3, [r7, #28]
 8007cfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d004      	beq.n	8007d0c <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	4798      	blx	r3
    return;
 8007d0a:	e0b7      	b.n	8007e7c <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007d0c:	69bb      	ldr	r3, [r7, #24]
 8007d0e:	f003 0302 	and.w	r3, r3, #2
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d009      	beq.n	8007d2a <HAL_SPI_IRQHandler+0x5e>
 8007d16:	69fb      	ldr	r3, [r7, #28]
 8007d18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d004      	beq.n	8007d2a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	4798      	blx	r3
    return;
 8007d28:	e0a8      	b.n	8007e7c <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8007d2a:	69bb      	ldr	r3, [r7, #24]
 8007d2c:	f003 0320 	and.w	r3, r3, #32
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d105      	bne.n	8007d40 <HAL_SPI_IRQHandler+0x74>
 8007d34:	69bb      	ldr	r3, [r7, #24]
 8007d36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	f000 809e 	beq.w	8007e7c <HAL_SPI_IRQHandler+0x1b0>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007d40:	69fb      	ldr	r3, [r7, #28]
 8007d42:	f003 0320 	and.w	r3, r3, #32
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	f000 8098 	beq.w	8007e7c <HAL_SPI_IRQHandler+0x1b0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007d4c:	69bb      	ldr	r3, [r7, #24]
 8007d4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d023      	beq.n	8007d9e <HAL_SPI_IRQHandler+0xd2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	2b03      	cmp	r3, #3
 8007d60:	d011      	beq.n	8007d86 <HAL_SPI_IRQHandler+0xba>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d66:	f043 0204 	orr.w	r2, r3, #4
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d6e:	2300      	movs	r3, #0
 8007d70:	617b      	str	r3, [r7, #20]
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	68db      	ldr	r3, [r3, #12]
 8007d78:	617b      	str	r3, [r7, #20]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	689b      	ldr	r3, [r3, #8]
 8007d80:	617b      	str	r3, [r7, #20]
 8007d82:	697b      	ldr	r3, [r7, #20]
 8007d84:	e00b      	b.n	8007d9e <HAL_SPI_IRQHandler+0xd2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d86:	2300      	movs	r3, #0
 8007d88:	613b      	str	r3, [r7, #16]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	68db      	ldr	r3, [r3, #12]
 8007d90:	613b      	str	r3, [r7, #16]
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	689b      	ldr	r3, [r3, #8]
 8007d98:	613b      	str	r3, [r7, #16]
 8007d9a:	693b      	ldr	r3, [r7, #16]
        return;
 8007d9c:	e06e      	b.n	8007e7c <HAL_SPI_IRQHandler+0x1b0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007d9e:	69bb      	ldr	r3, [r7, #24]
 8007da0:	f003 0320 	and.w	r3, r3, #32
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d014      	beq.n	8007dd2 <HAL_SPI_IRQHandler+0x106>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dac:	f043 0201 	orr.w	r2, r3, #1
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007db4:	2300      	movs	r3, #0
 8007db6:	60fb      	str	r3, [r7, #12]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	689b      	ldr	r3, [r3, #8]
 8007dbe:	60fb      	str	r3, [r7, #12]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	681a      	ldr	r2, [r3, #0]
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007dce:	601a      	str	r2, [r3, #0]
 8007dd0:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d04f      	beq.n	8007e7a <HAL_SPI_IRQHandler+0x1ae>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	685a      	ldr	r2, [r3, #4]
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007de8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2201      	movs	r2, #1
 8007dee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007df2:	69fb      	ldr	r3, [r7, #28]
 8007df4:	f003 0302 	and.w	r3, r3, #2
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d104      	bne.n	8007e06 <HAL_SPI_IRQHandler+0x13a>
 8007dfc:	69fb      	ldr	r3, [r7, #28]
 8007dfe:	f003 0301 	and.w	r3, r3, #1
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d034      	beq.n	8007e70 <HAL_SPI_IRQHandler+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	685a      	ldr	r2, [r3, #4]
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f022 0203 	bic.w	r2, r2, #3
 8007e14:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d011      	beq.n	8007e42 <HAL_SPI_IRQHandler+0x176>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e22:	4a18      	ldr	r2, [pc, #96]	@ (8007e84 <HAL_SPI_IRQHandler+0x1b8>)
 8007e24:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f7fa fd5c 	bl	80028e8 <HAL_DMA_Abort_IT>
 8007e30:	4603      	mov	r3, r0
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d005      	beq.n	8007e42 <HAL_SPI_IRQHandler+0x176>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e3a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d016      	beq.n	8007e78 <HAL_SPI_IRQHandler+0x1ac>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e4e:	4a0d      	ldr	r2, [pc, #52]	@ (8007e84 <HAL_SPI_IRQHandler+0x1b8>)
 8007e50:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e56:	4618      	mov	r0, r3
 8007e58:	f7fa fd46 	bl	80028e8 <HAL_DMA_Abort_IT>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d00a      	beq.n	8007e78 <HAL_SPI_IRQHandler+0x1ac>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e66:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8007e6e:	e003      	b.n	8007e78 <HAL_SPI_IRQHandler+0x1ac>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	f000 f809 	bl	8007e88 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007e76:	e000      	b.n	8007e7a <HAL_SPI_IRQHandler+0x1ae>
        if (hspi->hdmatx != NULL)
 8007e78:	bf00      	nop
    return;
 8007e7a:	bf00      	nop
  }
}
 8007e7c:	3720      	adds	r7, #32
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}
 8007e82:	bf00      	nop
 8007e84:	08007e9b 	.word	0x08007e9b

08007e88 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b083      	sub	sp, #12
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007e90:	bf00      	nop
 8007e92:	370c      	adds	r7, #12
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bc80      	pop	{r7}
 8007e98:	4770      	bx	lr

08007e9a <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007e9a:	b580      	push	{r7, lr}
 8007e9c:	b084      	sub	sp, #16
 8007e9e:	af00      	add	r7, sp, #0
 8007ea0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ea6:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007eb4:	68f8      	ldr	r0, [r7, #12]
 8007eb6:	f7ff ffe7 	bl	8007e88 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007eba:	bf00      	nop
 8007ebc:	3710      	adds	r7, #16
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
	...

08007ec4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b088      	sub	sp, #32
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	60f8      	str	r0, [r7, #12]
 8007ecc:	60b9      	str	r1, [r7, #8]
 8007ece:	603b      	str	r3, [r7, #0]
 8007ed0:	4613      	mov	r3, r2
 8007ed2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007ed4:	f7f9 fe70 	bl	8001bb8 <HAL_GetTick>
 8007ed8:	4602      	mov	r2, r0
 8007eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007edc:	1a9b      	subs	r3, r3, r2
 8007ede:	683a      	ldr	r2, [r7, #0]
 8007ee0:	4413      	add	r3, r2
 8007ee2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007ee4:	f7f9 fe68 	bl	8001bb8 <HAL_GetTick>
 8007ee8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007eea:	4b39      	ldr	r3, [pc, #228]	@ (8007fd0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	015b      	lsls	r3, r3, #5
 8007ef0:	0d1b      	lsrs	r3, r3, #20
 8007ef2:	69fa      	ldr	r2, [r7, #28]
 8007ef4:	fb02 f303 	mul.w	r3, r2, r3
 8007ef8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007efa:	e054      	b.n	8007fa6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f02:	d050      	beq.n	8007fa6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007f04:	f7f9 fe58 	bl	8001bb8 <HAL_GetTick>
 8007f08:	4602      	mov	r2, r0
 8007f0a:	69bb      	ldr	r3, [r7, #24]
 8007f0c:	1ad3      	subs	r3, r2, r3
 8007f0e:	69fa      	ldr	r2, [r7, #28]
 8007f10:	429a      	cmp	r2, r3
 8007f12:	d902      	bls.n	8007f1a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007f14:	69fb      	ldr	r3, [r7, #28]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d13d      	bne.n	8007f96 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	685a      	ldr	r2, [r3, #4]
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007f28:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f32:	d111      	bne.n	8007f58 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f3c:	d004      	beq.n	8007f48 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	689b      	ldr	r3, [r3, #8]
 8007f42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f46:	d107      	bne.n	8007f58 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	681a      	ldr	r2, [r3, #0]
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f56:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f60:	d10f      	bne.n	8007f82 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	681a      	ldr	r2, [r3, #0]
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007f70:	601a      	str	r2, [r3, #0]
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	681a      	ldr	r2, [r3, #0]
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007f80:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2201      	movs	r2, #1
 8007f86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007f92:	2303      	movs	r3, #3
 8007f94:	e017      	b.n	8007fc6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007f96:	697b      	ldr	r3, [r7, #20]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d101      	bne.n	8007fa0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007fa0:	697b      	ldr	r3, [r7, #20]
 8007fa2:	3b01      	subs	r3, #1
 8007fa4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	689a      	ldr	r2, [r3, #8]
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	4013      	ands	r3, r2
 8007fb0:	68ba      	ldr	r2, [r7, #8]
 8007fb2:	429a      	cmp	r2, r3
 8007fb4:	bf0c      	ite	eq
 8007fb6:	2301      	moveq	r3, #1
 8007fb8:	2300      	movne	r3, #0
 8007fba:	b2db      	uxtb	r3, r3
 8007fbc:	461a      	mov	r2, r3
 8007fbe:	79fb      	ldrb	r3, [r7, #7]
 8007fc0:	429a      	cmp	r2, r3
 8007fc2:	d19b      	bne.n	8007efc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007fc4:	2300      	movs	r3, #0
}
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	3720      	adds	r7, #32
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}
 8007fce:	bf00      	nop
 8007fd0:	20000000 	.word	0x20000000

08007fd4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b086      	sub	sp, #24
 8007fd8:	af02      	add	r7, sp, #8
 8007fda:	60f8      	str	r0, [r7, #12]
 8007fdc:	60b9      	str	r1, [r7, #8]
 8007fde:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	685b      	ldr	r3, [r3, #4]
 8007fe4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007fe8:	d111      	bne.n	800800e <SPI_EndRxTransaction+0x3a>
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	689b      	ldr	r3, [r3, #8]
 8007fee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ff2:	d004      	beq.n	8007ffe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	689b      	ldr	r3, [r3, #8]
 8007ff8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ffc:	d107      	bne.n	800800e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	681a      	ldr	r2, [r3, #0]
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800800c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	685b      	ldr	r3, [r3, #4]
 8008012:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008016:	d117      	bne.n	8008048 <SPI_EndRxTransaction+0x74>
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	689b      	ldr	r3, [r3, #8]
 800801c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008020:	d112      	bne.n	8008048 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	9300      	str	r3, [sp, #0]
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	2200      	movs	r2, #0
 800802a:	2101      	movs	r1, #1
 800802c:	68f8      	ldr	r0, [r7, #12]
 800802e:	f7ff ff49 	bl	8007ec4 <SPI_WaitFlagStateUntilTimeout>
 8008032:	4603      	mov	r3, r0
 8008034:	2b00      	cmp	r3, #0
 8008036:	d01a      	beq.n	800806e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800803c:	f043 0220 	orr.w	r2, r3, #32
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008044:	2303      	movs	r3, #3
 8008046:	e013      	b.n	8008070 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	9300      	str	r3, [sp, #0]
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	2200      	movs	r2, #0
 8008050:	2180      	movs	r1, #128	@ 0x80
 8008052:	68f8      	ldr	r0, [r7, #12]
 8008054:	f7ff ff36 	bl	8007ec4 <SPI_WaitFlagStateUntilTimeout>
 8008058:	4603      	mov	r3, r0
 800805a:	2b00      	cmp	r3, #0
 800805c:	d007      	beq.n	800806e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008062:	f043 0220 	orr.w	r2, r3, #32
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800806a:	2303      	movs	r3, #3
 800806c:	e000      	b.n	8008070 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800806e:	2300      	movs	r3, #0
}
 8008070:	4618      	mov	r0, r3
 8008072:	3710      	adds	r7, #16
 8008074:	46bd      	mov	sp, r7
 8008076:	bd80      	pop	{r7, pc}

08008078 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b086      	sub	sp, #24
 800807c:	af02      	add	r7, sp, #8
 800807e:	60f8      	str	r0, [r7, #12]
 8008080:	60b9      	str	r1, [r7, #8]
 8008082:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	9300      	str	r3, [sp, #0]
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	2201      	movs	r2, #1
 800808c:	2102      	movs	r1, #2
 800808e:	68f8      	ldr	r0, [r7, #12]
 8008090:	f7ff ff18 	bl	8007ec4 <SPI_WaitFlagStateUntilTimeout>
 8008094:	4603      	mov	r3, r0
 8008096:	2b00      	cmp	r3, #0
 8008098:	d007      	beq.n	80080aa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800809e:	f043 0220 	orr.w	r2, r3, #32
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80080a6:	2303      	movs	r3, #3
 80080a8:	e013      	b.n	80080d2 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	9300      	str	r3, [sp, #0]
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	2200      	movs	r2, #0
 80080b2:	2180      	movs	r1, #128	@ 0x80
 80080b4:	68f8      	ldr	r0, [r7, #12]
 80080b6:	f7ff ff05 	bl	8007ec4 <SPI_WaitFlagStateUntilTimeout>
 80080ba:	4603      	mov	r3, r0
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d007      	beq.n	80080d0 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080c4:	f043 0220 	orr.w	r2, r3, #32
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80080cc:	2303      	movs	r3, #3
 80080ce:	e000      	b.n	80080d2 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80080d0:	2300      	movs	r3, #0
}
 80080d2:	4618      	mov	r0, r3
 80080d4:	3710      	adds	r7, #16
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bd80      	pop	{r7, pc}
	...

080080dc <IT_GPIO_Handl>:
*
* - the LoRa radio module. A new command array is generated, taking into account
* the coefficients. A command buffer is generated for transmission.
* Transmission is started.
 */
HAL_StatusTypeDef IT_GPIO_Handl(uint16_t GPIO_Pin){
 80080dc:	b580      	push	{r7, lr}
 80080de:	b082      	sub	sp, #8
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	4603      	mov	r3, r0
 80080e4:	80fb      	strh	r3, [r7, #6]
	// Interrupt from keyboard.
	if(GPIO_Pin == INT_TCA_Pin){
 80080e6:	88fb      	ldrh	r3, [r7, #6]
 80080e8:	2b20      	cmp	r3, #32
 80080ea:	d10d      	bne.n	8008108 <IT_GPIO_Handl+0x2c>
		  if(HAL_ERROR != ReadFIFO(&hi2c1)){
 80080ec:	4812      	ldr	r0, [pc, #72]	@ (8008138 <IT_GPIO_Handl+0x5c>)
 80080ee:	f000 fe61 	bl	8008db4 <ReadFIFO>
 80080f2:	4603      	mov	r3, r0
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	d019      	beq.n	800812c <IT_GPIO_Handl+0x50>
			#ifdef Palenish_Test
			  // the test function displays the pressed keys on the screen.
			  PrintSymbASCII(MassPressKey);
			#endif

			  PressHandl(MassPressKey, &MenuStructOld);
 80080f8:	4910      	ldr	r1, [pc, #64]	@ (800813c <IT_GPIO_Handl+0x60>)
 80080fa:	4811      	ldr	r0, [pc, #68]	@ (8008140 <IT_GPIO_Handl+0x64>)
 80080fc:	f000 f833 	bl	8008166 <PressHandl>
			  MenuHandl(&MenuStructOld);
 8008100:	480e      	ldr	r0, [pc, #56]	@ (800813c <IT_GPIO_Handl+0x60>)
 8008102:	f000 fb2b 	bl	800875c <MenuHandl>
 8008106:	e011      	b.n	800812c <IT_GPIO_Handl+0x50>
		  }
	}
	else{
		// interrupt from LoRa
		if((&MenuStructOld)->PressStart == 1){
 8008108:	4b0c      	ldr	r3, [pc, #48]	@ (800813c <IT_GPIO_Handl+0x60>)
 800810a:	69db      	ldr	r3, [r3, #28]
 800810c:	2b01      	cmp	r3, #1
 800810e:	d10d      	bne.n	800812c <IT_GPIO_Handl+0x50>
			FormArrComm();
 8008110:	f000 fba4 	bl	800885c <FormArrComm>
			TxArrWriteFiFo((uint8_t)FIFOAdrComArr1, ComArr1, NumberCommands);
 8008114:	220b      	movs	r2, #11
 8008116:	490b      	ldr	r1, [pc, #44]	@ (8008144 <IT_GPIO_Handl+0x68>)
 8008118:	2000      	movs	r0, #0
 800811a:	f001 fc8a 	bl	8009a32 <TxArrWriteFiFo>
			StartTxLoRa();
 800811e:	f001 fc59 	bl	80099d4 <StartTxLoRa>
			NumberOfPackets ++;
 8008122:	4b09      	ldr	r3, [pc, #36]	@ (8008148 <IT_GPIO_Handl+0x6c>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	3301      	adds	r3, #1
 8008128:	4a07      	ldr	r2, [pc, #28]	@ (8008148 <IT_GPIO_Handl+0x6c>)
 800812a:	6013      	str	r3, [r2, #0]
		}

	}
	return HAL_OK;
 800812c:	2300      	movs	r3, #0
}
 800812e:	4618      	mov	r0, r3
 8008130:	3708      	adds	r7, #8
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}
 8008136:	bf00      	nop
 8008138:	20000208 	.word	0x20000208
 800813c:	20000348 	.word	0x20000348
 8008140:	200003c0 	.word	0x200003c0
 8008144:	200003d8 	.word	0x200003d8
 8008148:	200003a0 	.word	0x200003a0

0800814c <HAL_GPIO_EXTI_Callback>:

// Jumps from the GPIO interrupt handler.
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800814c:	b580      	push	{r7, lr}
 800814e:	b082      	sub	sp, #8
 8008150:	af00      	add	r7, sp, #0
 8008152:	4603      	mov	r3, r0
 8008154:	80fb      	strh	r3, [r7, #6]
	IT_GPIO_Handl(GPIO_Pin);
 8008156:	88fb      	ldrh	r3, [r7, #6]
 8008158:	4618      	mov	r0, r3
 800815a:	f7ff ffbf 	bl	80080dc <IT_GPIO_Handl>
}
 800815e:	bf00      	nop
 8008160:	3708      	adds	r7, #8
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}

08008166 <PressHandl>:
	return HAL_OK;
}
// Обрабатывает все нажатия из массива. Формирует структуру. Которую позже
// используют обработчики.
// Обработчик меню вызывает и передает в функцию нужные параметры для ее работы.
HAL_StatusTypeDef PressHandl(uint8_t *MassPressKey, PositionMenuStruct *MenuStructOld){
 8008166:	b580      	push	{r7, lr}
 8008168:	b084      	sub	sp, #16
 800816a:	af00      	add	r7, sp, #0
 800816c:	6078      	str	r0, [r7, #4]
 800816e:	6039      	str	r1, [r7, #0]
	uint32_t i = 0;
 8008170:	2300      	movs	r3, #0
 8008172:	60fb      	str	r3, [r7, #12]
	// Отключает прерывания от выводов GPIO
	//Внимание отключатся и от схемы LoRa (DIO0)
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8008174:	2017      	movs	r0, #23
 8008176:	f7fa fae2 	bl	800273e <HAL_NVIC_DisableIRQ>
	do{
		if(MassPressKey[i]==0){
 800817a:	687a      	ldr	r2, [r7, #4]
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	4413      	add	r3, r2
 8008180:	781b      	ldrb	r3, [r3, #0]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d019      	beq.n	80081ba <PressHandl+0x54>
			break;
		}
		NewPressState(MassPressKey[i], MenuStructOld);
 8008186:	687a      	ldr	r2, [r7, #4]
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	4413      	add	r3, r2
 800818c:	781b      	ldrb	r3, [r3, #0]
 800818e:	6839      	ldr	r1, [r7, #0]
 8008190:	4618      	mov	r0, r3
 8008192:	f000 f93f 	bl	8008414 <NewPressState>
		if(MenuStructOld->PressStart == 1){
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	69db      	ldr	r3, [r3, #28]
 800819a:	2b01      	cmp	r3, #1
 800819c:	d106      	bne.n	80081ac <PressHandl+0x46>
			// if the transmission is running, searches for pressed control keys.
			PressContrKeys(MassPressKey[i]);
 800819e:	687a      	ldr	r2, [r7, #4]
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	4413      	add	r3, r2
 80081a4:	781b      	ldrb	r3, [r3, #0]
 80081a6:	4618      	mov	r0, r3
 80081a8:	f000 f810 	bl	80081cc <PressContrKeys>
		}
		i++;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	3301      	adds	r3, #1
 80081b0:	60fb      	str	r3, [r7, #12]
	}
	while(i<10);
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2b09      	cmp	r3, #9
 80081b6:	d9e0      	bls.n	800817a <PressHandl+0x14>
 80081b8:	e000      	b.n	80081bc <PressHandl+0x56>
			break;
 80081ba:	bf00      	nop
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80081bc:	2017      	movs	r0, #23
 80081be:	f7fa fab0 	bl	8002722 <HAL_NVIC_EnableIRQ>
	return HAL_OK;
 80081c2:	2300      	movs	r3, #0
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3710      	adds	r7, #16
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}

080081cc <PressContrKeys>:

// Ищет нажатые клавиши управления записывает их в массив комманд.
void PressContrKeys(uint8_t MassPressKey){
 80081cc:	b480      	push	{r7}
 80081ce:	b083      	sub	sp, #12
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	4603      	mov	r3, r0
 80081d4:	71fb      	strb	r3, [r7, #7]
	static int8_t TrimStep = 3;
	switch(MassPressKey){
 80081d6:	79fb      	ldrb	r3, [r7, #7]
 80081d8:	3b81      	subs	r3, #129	@ 0x81
 80081da:	2b19      	cmp	r3, #25
 80081dc:	f200 8104 	bhi.w	80083e8 <PressContrKeys+0x21c>
 80081e0:	a201      	add	r2, pc, #4	@ (adr r2, 80081e8 <PressContrKeys+0x1c>)
 80081e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081e6:	bf00      	nop
 80081e8:	08008251 	.word	0x08008251
 80081ec:	080082b1 	.word	0x080082b1
 80081f0:	0800830f 	.word	0x0800830f
 80081f4:	080083e9 	.word	0x080083e9
 80081f8:	080083e9 	.word	0x080083e9
 80081fc:	080083e9 	.word	0x080083e9
 8008200:	08008385 	.word	0x08008385
 8008204:	080083e9 	.word	0x080083e9
 8008208:	080083e9 	.word	0x080083e9
 800820c:	080083e9 	.word	0x080083e9
 8008210:	0800827f 	.word	0x0800827f
 8008214:	080082df 	.word	0x080082df
 8008218:	0800833b 	.word	0x0800833b
 800821c:	080083e9 	.word	0x080083e9
 8008220:	080083e9 	.word	0x080083e9
 8008224:	080083e9 	.word	0x080083e9
 8008228:	0800839f 	.word	0x0800839f
 800822c:	080083e9 	.word	0x080083e9
 8008230:	080083e9 	.word	0x080083e9
 8008234:	080083e9 	.word	0x080083e9
 8008238:	0800836b 	.word	0x0800836b
 800823c:	080083e9 	.word	0x080083e9
 8008240:	080083e9 	.word	0x080083e9
 8008244:	080083e9 	.word	0x080083e9
 8008248:	080083e9 	.word	0x080083e9
 800824c:	080083b9 	.word	0x080083b9
	case KEY_STEER_TRIM_P : {
		SteerTrim += TrimStep;
 8008250:	4b68      	ldr	r3, [pc, #416]	@ (80083f4 <PressContrKeys+0x228>)
 8008252:	f993 3000 	ldrsb.w	r3, [r3]
 8008256:	b29a      	uxth	r2, r3
 8008258:	4b67      	ldr	r3, [pc, #412]	@ (80083f8 <PressContrKeys+0x22c>)
 800825a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800825e:	b29b      	uxth	r3, r3
 8008260:	4413      	add	r3, r2
 8008262:	b29b      	uxth	r3, r3
 8008264:	b21a      	sxth	r2, r3
 8008266:	4b64      	ldr	r3, [pc, #400]	@ (80083f8 <PressContrKeys+0x22c>)
 8008268:	801a      	strh	r2, [r3, #0]
		if(SteerTrim > 127) SteerTrim = 127;
 800826a:	4b63      	ldr	r3, [pc, #396]	@ (80083f8 <PressContrKeys+0x22c>)
 800826c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008270:	2b7f      	cmp	r3, #127	@ 0x7f
 8008272:	f340 80ae 	ble.w	80083d2 <PressContrKeys+0x206>
 8008276:	4b60      	ldr	r3, [pc, #384]	@ (80083f8 <PressContrKeys+0x22c>)
 8008278:	227f      	movs	r2, #127	@ 0x7f
 800827a:	801a      	strh	r2, [r3, #0]
		break;
 800827c:	e0a9      	b.n	80083d2 <PressContrKeys+0x206>
	}
	case KEY_STEER_TRIM_N : {
		SteerTrim -= TrimStep;
 800827e:	4b5e      	ldr	r3, [pc, #376]	@ (80083f8 <PressContrKeys+0x22c>)
 8008280:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008284:	b29a      	uxth	r2, r3
 8008286:	4b5b      	ldr	r3, [pc, #364]	@ (80083f4 <PressContrKeys+0x228>)
 8008288:	f993 3000 	ldrsb.w	r3, [r3]
 800828c:	b29b      	uxth	r3, r3
 800828e:	1ad3      	subs	r3, r2, r3
 8008290:	b29b      	uxth	r3, r3
 8008292:	b21a      	sxth	r2, r3
 8008294:	4b58      	ldr	r3, [pc, #352]	@ (80083f8 <PressContrKeys+0x22c>)
 8008296:	801a      	strh	r2, [r3, #0]
		if(SteerTrim < -128) SteerTrim = -128;
 8008298:	4b57      	ldr	r3, [pc, #348]	@ (80083f8 <PressContrKeys+0x22c>)
 800829a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800829e:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 80082a2:	f280 8098 	bge.w	80083d6 <PressContrKeys+0x20a>
 80082a6:	4b54      	ldr	r3, [pc, #336]	@ (80083f8 <PressContrKeys+0x22c>)
 80082a8:	f64f 7280 	movw	r2, #65408	@ 0xff80
 80082ac:	801a      	strh	r2, [r3, #0]
		break;
 80082ae:	e092      	b.n	80083d6 <PressContrKeys+0x20a>
	}
	case KEY_CAM_TRIM_HORIZ_P : {
		CamTrimHoriz += TrimStep;
 80082b0:	4b50      	ldr	r3, [pc, #320]	@ (80083f4 <PressContrKeys+0x228>)
 80082b2:	f993 3000 	ldrsb.w	r3, [r3]
 80082b6:	b29a      	uxth	r2, r3
 80082b8:	4b50      	ldr	r3, [pc, #320]	@ (80083fc <PressContrKeys+0x230>)
 80082ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80082be:	b29b      	uxth	r3, r3
 80082c0:	4413      	add	r3, r2
 80082c2:	b29b      	uxth	r3, r3
 80082c4:	b21a      	sxth	r2, r3
 80082c6:	4b4d      	ldr	r3, [pc, #308]	@ (80083fc <PressContrKeys+0x230>)
 80082c8:	801a      	strh	r2, [r3, #0]
		if(CamTrimHoriz >127) CamTrimHoriz = 127;
 80082ca:	4b4c      	ldr	r3, [pc, #304]	@ (80083fc <PressContrKeys+0x230>)
 80082cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80082d0:	2b7f      	cmp	r3, #127	@ 0x7f
 80082d2:	f340 8082 	ble.w	80083da <PressContrKeys+0x20e>
 80082d6:	4b49      	ldr	r3, [pc, #292]	@ (80083fc <PressContrKeys+0x230>)
 80082d8:	227f      	movs	r2, #127	@ 0x7f
 80082da:	801a      	strh	r2, [r3, #0]
		break;
 80082dc:	e07d      	b.n	80083da <PressContrKeys+0x20e>
	}
	case KEY_CAM_TRIM_HORIZ_N : {
		CamTrimHoriz -= TrimStep;
 80082de:	4b47      	ldr	r3, [pc, #284]	@ (80083fc <PressContrKeys+0x230>)
 80082e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80082e4:	b29a      	uxth	r2, r3
 80082e6:	4b43      	ldr	r3, [pc, #268]	@ (80083f4 <PressContrKeys+0x228>)
 80082e8:	f993 3000 	ldrsb.w	r3, [r3]
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	1ad3      	subs	r3, r2, r3
 80082f0:	b29b      	uxth	r3, r3
 80082f2:	b21a      	sxth	r2, r3
 80082f4:	4b41      	ldr	r3, [pc, #260]	@ (80083fc <PressContrKeys+0x230>)
 80082f6:	801a      	strh	r2, [r3, #0]
		if(CamTrimHoriz < -128) CamTrimHoriz = -128;
 80082f8:	4b40      	ldr	r3, [pc, #256]	@ (80083fc <PressContrKeys+0x230>)
 80082fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80082fe:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8008302:	da6c      	bge.n	80083de <PressContrKeys+0x212>
 8008304:	4b3d      	ldr	r3, [pc, #244]	@ (80083fc <PressContrKeys+0x230>)
 8008306:	f64f 7280 	movw	r2, #65408	@ 0xff80
 800830a:	801a      	strh	r2, [r3, #0]
		break;
 800830c:	e067      	b.n	80083de <PressContrKeys+0x212>
	}
	case KEY_CAM_TRIM_VERT_P : {
		CamTrimVert += TrimStep;
 800830e:	4b39      	ldr	r3, [pc, #228]	@ (80083f4 <PressContrKeys+0x228>)
 8008310:	f993 3000 	ldrsb.w	r3, [r3]
 8008314:	b29a      	uxth	r2, r3
 8008316:	4b3a      	ldr	r3, [pc, #232]	@ (8008400 <PressContrKeys+0x234>)
 8008318:	f9b3 3000 	ldrsh.w	r3, [r3]
 800831c:	b29b      	uxth	r3, r3
 800831e:	4413      	add	r3, r2
 8008320:	b29b      	uxth	r3, r3
 8008322:	b21a      	sxth	r2, r3
 8008324:	4b36      	ldr	r3, [pc, #216]	@ (8008400 <PressContrKeys+0x234>)
 8008326:	801a      	strh	r2, [r3, #0]
		if(CamTrimVert > 127) CamTrimVert = 127;
 8008328:	4b35      	ldr	r3, [pc, #212]	@ (8008400 <PressContrKeys+0x234>)
 800832a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800832e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008330:	dd57      	ble.n	80083e2 <PressContrKeys+0x216>
 8008332:	4b33      	ldr	r3, [pc, #204]	@ (8008400 <PressContrKeys+0x234>)
 8008334:	227f      	movs	r2, #127	@ 0x7f
 8008336:	801a      	strh	r2, [r3, #0]
		break;
 8008338:	e053      	b.n	80083e2 <PressContrKeys+0x216>
	}
	case KEY_CAM_TRIM_VERT_N : {
		CamTrimVert -= TrimStep;
 800833a:	4b31      	ldr	r3, [pc, #196]	@ (8008400 <PressContrKeys+0x234>)
 800833c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008340:	b29a      	uxth	r2, r3
 8008342:	4b2c      	ldr	r3, [pc, #176]	@ (80083f4 <PressContrKeys+0x228>)
 8008344:	f993 3000 	ldrsb.w	r3, [r3]
 8008348:	b29b      	uxth	r3, r3
 800834a:	1ad3      	subs	r3, r2, r3
 800834c:	b29b      	uxth	r3, r3
 800834e:	b21a      	sxth	r2, r3
 8008350:	4b2b      	ldr	r3, [pc, #172]	@ (8008400 <PressContrKeys+0x234>)
 8008352:	801a      	strh	r2, [r3, #0]
		if(CamTrimVert < -128) CamTrimVert = -128;
 8008354:	4b2a      	ldr	r3, [pc, #168]	@ (8008400 <PressContrKeys+0x234>)
 8008356:	f9b3 3000 	ldrsh.w	r3, [r3]
 800835a:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 800835e:	da42      	bge.n	80083e6 <PressContrKeys+0x21a>
 8008360:	4b27      	ldr	r3, [pc, #156]	@ (8008400 <PressContrKeys+0x234>)
 8008362:	f64f 7280 	movw	r2, #65408	@ 0xff80
 8008366:	801a      	strh	r2, [r3, #0]
		break;
 8008368:	e03d      	b.n	80083e6 <PressContrKeys+0x21a>
	}
	case KEY_HEADLIGHTS : {
		if(Headlights == 1){
 800836a:	4b26      	ldr	r3, [pc, #152]	@ (8008404 <PressContrKeys+0x238>)
 800836c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008370:	2b01      	cmp	r3, #1
 8008372:	d103      	bne.n	800837c <PressContrKeys+0x1b0>
			Headlights = 0;
 8008374:	4b23      	ldr	r3, [pc, #140]	@ (8008404 <PressContrKeys+0x238>)
 8008376:	2200      	movs	r2, #0
 8008378:	801a      	strh	r2, [r3, #0]
		}
		else Headlights = 1;
		break;
 800837a:	e035      	b.n	80083e8 <PressContrKeys+0x21c>
		else Headlights = 1;
 800837c:	4b21      	ldr	r3, [pc, #132]	@ (8008404 <PressContrKeys+0x238>)
 800837e:	2201      	movs	r2, #1
 8008380:	801a      	strh	r2, [r3, #0]
		break;
 8008382:	e031      	b.n	80083e8 <PressContrKeys+0x21c>
	}
	case KEY_LOAD1 : {
		if(Load1 == 0) Load1 = 1;
 8008384:	4b20      	ldr	r3, [pc, #128]	@ (8008408 <PressContrKeys+0x23c>)
 8008386:	f9b3 3000 	ldrsh.w	r3, [r3]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d103      	bne.n	8008396 <PressContrKeys+0x1ca>
 800838e:	4b1e      	ldr	r3, [pc, #120]	@ (8008408 <PressContrKeys+0x23c>)
 8008390:	2201      	movs	r2, #1
 8008392:	801a      	strh	r2, [r3, #0]
		else Load1 = 0;
		break;
 8008394:	e028      	b.n	80083e8 <PressContrKeys+0x21c>
		else Load1 = 0;
 8008396:	4b1c      	ldr	r3, [pc, #112]	@ (8008408 <PressContrKeys+0x23c>)
 8008398:	2200      	movs	r2, #0
 800839a:	801a      	strh	r2, [r3, #0]
		break;
 800839c:	e024      	b.n	80083e8 <PressContrKeys+0x21c>
	}
	case KEY_LOAD2 : {
		if(Load2 == 0) Load2 = 1;
 800839e:	4b1b      	ldr	r3, [pc, #108]	@ (800840c <PressContrKeys+0x240>)
 80083a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d103      	bne.n	80083b0 <PressContrKeys+0x1e4>
 80083a8:	4b18      	ldr	r3, [pc, #96]	@ (800840c <PressContrKeys+0x240>)
 80083aa:	2201      	movs	r2, #1
 80083ac:	801a      	strh	r2, [r3, #0]
		else Load2 = 0;
		break;
 80083ae:	e01b      	b.n	80083e8 <PressContrKeys+0x21c>
		else Load2 = 0;
 80083b0:	4b16      	ldr	r3, [pc, #88]	@ (800840c <PressContrKeys+0x240>)
 80083b2:	2200      	movs	r2, #0
 80083b4:	801a      	strh	r2, [r3, #0]
		break;
 80083b6:	e017      	b.n	80083e8 <PressContrKeys+0x21c>
	}
	case KEY_CAM_HOME : {
		if(CamHome == 0) CamHome = 1;
 80083b8:	4b15      	ldr	r3, [pc, #84]	@ (8008410 <PressContrKeys+0x244>)
 80083ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d103      	bne.n	80083ca <PressContrKeys+0x1fe>
 80083c2:	4b13      	ldr	r3, [pc, #76]	@ (8008410 <PressContrKeys+0x244>)
 80083c4:	2201      	movs	r2, #1
 80083c6:	801a      	strh	r2, [r3, #0]
		else CamHome = 0;
	}

	}
}
 80083c8:	e00e      	b.n	80083e8 <PressContrKeys+0x21c>
		else CamHome = 0;
 80083ca:	4b11      	ldr	r3, [pc, #68]	@ (8008410 <PressContrKeys+0x244>)
 80083cc:	2200      	movs	r2, #0
 80083ce:	801a      	strh	r2, [r3, #0]
}
 80083d0:	e00a      	b.n	80083e8 <PressContrKeys+0x21c>
		break;
 80083d2:	bf00      	nop
 80083d4:	e008      	b.n	80083e8 <PressContrKeys+0x21c>
		break;
 80083d6:	bf00      	nop
 80083d8:	e006      	b.n	80083e8 <PressContrKeys+0x21c>
		break;
 80083da:	bf00      	nop
 80083dc:	e004      	b.n	80083e8 <PressContrKeys+0x21c>
		break;
 80083de:	bf00      	nop
 80083e0:	e002      	b.n	80083e8 <PressContrKeys+0x21c>
		break;
 80083e2:	bf00      	nop
 80083e4:	e000      	b.n	80083e8 <PressContrKeys+0x21c>
		break;
 80083e6:	bf00      	nop
}
 80083e8:	bf00      	nop
 80083ea:	370c      	adds	r7, #12
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bc80      	pop	{r7}
 80083f0:	4770      	bx	lr
 80083f2:	bf00      	nop
 80083f4:	20000009 	.word	0x20000009
 80083f8:	200003a4 	.word	0x200003a4
 80083fc:	200003a6 	.word	0x200003a6
 8008400:	200003a8 	.word	0x200003a8
 8008404:	200003aa 	.word	0x200003aa
 8008408:	200003ac 	.word	0x200003ac
 800840c:	200003ae 	.word	0x200003ae
 8008410:	200003b0 	.word	0x200003b0

08008414 <NewPressState>:

// обновляет структуру в зависимости от текущего нажатия.
void NewPressState(uint8_t MassPressKey, PositionMenuStruct *MenuStructOld){
 8008414:	b580      	push	{r7, lr}
 8008416:	b082      	sub	sp, #8
 8008418:	af00      	add	r7, sp, #0
 800841a:	4603      	mov	r3, r0
 800841c:	6039      	str	r1, [r7, #0]
 800841e:	71fb      	strb	r3, [r7, #7]
	// если была нажата кнопка то keypad выглядит по другому совсем.
	if(MenuStructOld->PressStart == 1){
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	69db      	ldr	r3, [r3, #28]
 8008424:	2b01      	cmp	r3, #1
 8008426:	d113      	bne.n	8008450 <NewPressState+0x3c>
		switch(MassPressKey){
 8008428:	79fb      	ldrb	r3, [r7, #7]
 800842a:	2b98      	cmp	r3, #152	@ 0x98
 800842c:	f040 8193 	bne.w	8008756 <NewPressState+0x342>
			case 152 : {
				MenuStructOld->PressStart = 0;
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	2200      	movs	r2, #0
 8008434:	61da      	str	r2, [r3, #28]
				MenuStructOld->Page = 1;
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	2201      	movs	r2, #1
 800843a:	601a      	str	r2, [r3, #0]
				MenuStructOld->NestMenuItem = 0;
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	2200      	movs	r2, #0
 8008440:	60da      	str	r2, [r3, #12]
				MenuStructOld->PositionMarker = 0;
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	2200      	movs	r2, #0
 8008446:	605a      	str	r2, [r3, #4]
				MenuStructOld->CalibrStartStop = 0;
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	2200      	movs	r2, #0
 800844c:	625a      	str	r2, [r3, #36]	@ 0x24
				break;
 800844e:	e182      	b.n	8008756 <NewPressState+0x342>
			}
		}
	}
	else{

		if(MassPressKey == 149){ // Кнопка настроек LoRa
 8008450:	79fb      	ldrb	r3, [r7, #7]
 8008452:	2b95      	cmp	r3, #149	@ 0x95
 8008454:	d122      	bne.n	800849c <NewPressState+0x88>
			MenuStructOld->PressSelectLoraInit = 1;
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	2201      	movs	r2, #1
 800845a:	621a      	str	r2, [r3, #32]
			MenuStructOld->PressKey = 0;
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	2200      	movs	r2, #0
 8008460:	609a      	str	r2, [r3, #8]
			MenuStructOld->PressStart = 0;
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	2200      	movs	r2, #0
 8008466:	61da      	str	r2, [r3, #28]
			MenuStructOld->CalibrStartStop = 0;
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	2200      	movs	r2, #0
 800846c:	625a      	str	r2, [r3, #36]	@ 0x24
			if(MenuStructOld->Page !=2 ){
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	2b02      	cmp	r3, #2
 8008474:	d003      	beq.n	800847e <NewPressState+0x6a>
				MenuStructOld->Page =2;
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	2202      	movs	r2, #2
 800847a:	601a      	str	r2, [r3, #0]
 800847c:	e002      	b.n	8008484 <NewPressState+0x70>
			}
			else {
				MenuStructOld->Page =3 ;
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	2203      	movs	r2, #3
 8008482:	601a      	str	r2, [r3, #0]
			}

			MenuStructOld->PressStart = 0;
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	2200      	movs	r2, #0
 8008488:	61da      	str	r2, [r3, #28]
			if(MenuStructOld->PositionMarker == 0){
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	685b      	ldr	r3, [r3, #4]
 800848e:	2b00      	cmp	r3, #0
 8008490:	f040 815c 	bne.w	800874c <NewPressState+0x338>
				MenuStructOld->PositionMarker =1;
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	2201      	movs	r2, #1
 8008498:	605a      	str	r2, [r3, #4]
			}
			return;
 800849a:	e157      	b.n	800874c <NewPressState+0x338>
		}

		if(MassPressKey == 155){ // старт калибровки
 800849c:	79fb      	ldrb	r3, [r7, #7]
 800849e:	2b9b      	cmp	r3, #155	@ 0x9b
 80084a0:	d11a      	bne.n	80084d8 <NewPressState+0xc4>
			if(MenuStructOld->CalibrStartStop == 1){
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084a6:	2b01      	cmp	r3, #1
 80084a8:	d110      	bne.n	80084cc <NewPressState+0xb8>
				MenuStructOld->CalibrStartStop = 0;
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	2200      	movs	r2, #0
 80084ae:	625a      	str	r2, [r3, #36]	@ 0x24
				MenuStructOld->Page = 1;
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	2201      	movs	r2, #1
 80084b4:	601a      	str	r2, [r3, #0]
				MenuStructOld->NestMenuItem = 0;
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	2200      	movs	r2, #0
 80084ba:	60da      	str	r2, [r3, #12]
				MenuStructOld->PositionMarker = 0;
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	2200      	movs	r2, #0
 80084c0:	605a      	str	r2, [r3, #4]
				CalcCalVal(CAL_WRITE, &CalibrValues);
 80084c2:	4995      	ldr	r1, [pc, #596]	@ (8008718 <NewPressState+0x304>)
 80084c4:	2001      	movs	r0, #1
 80084c6:	f000 faeb 	bl	8008aa0 <CalcCalVal>
 80084ca:	e005      	b.n	80084d8 <NewPressState+0xc4>
			}
			else{
				MenuStructOld->CalibrStartStop =1;
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	2201      	movs	r2, #1
 80084d0:	625a      	str	r2, [r3, #36]	@ 0x24
				MenuStructOld->Page = 5;
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	2205      	movs	r2, #5
 80084d6:	601a      	str	r2, [r3, #0]
			}
		}

		if(MassPressKey == 131) { // Start of transmission.
 80084d8:	79fb      	ldrb	r3, [r7, #7]
 80084da:	2b83      	cmp	r3, #131	@ 0x83
 80084dc:	d126      	bne.n	800852c <NewPressState+0x118>
			if(MenuStructOld->PressStart != 1)
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	69db      	ldr	r3, [r3, #28]
 80084e2:	2b01      	cmp	r3, #1
 80084e4:	f000 8134 	beq.w	8008750 <NewPressState+0x33c>
			{
				LoRaInitTx(MenuStructOld);
 80084e8:	6838      	ldr	r0, [r7, #0]
 80084ea:	f000 fac9 	bl	8008a80 <LoRaInitTx>
				MenuStructOld->PressStart = 1;
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	2201      	movs	r2, #1
 80084f2:	61da      	str	r2, [r3, #28]
				MenuStructOld->PressSelectLoraInit = 0;
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	2200      	movs	r2, #0
 80084f8:	621a      	str	r2, [r3, #32]
				MenuStructOld->CalibrStartStop = 0;
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	2200      	movs	r2, #0
 80084fe:	625a      	str	r2, [r3, #36]	@ 0x24
				MenuStructOld->NestMenuItem = 0;
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	2200      	movs	r2, #0
 8008504:	60da      	str	r2, [r3, #12]
				MenuStructOld->PositionMarker = 0;
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	2200      	movs	r2, #0
 800850a:	605a      	str	r2, [r3, #4]

				MenuStructOld->Page = 4;
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	2204      	movs	r2, #4
 8008510:	601a      	str	r2, [r3, #0]
				CamTrimVert--;
 8008512:	4b82      	ldr	r3, [pc, #520]	@ (800871c <NewPressState+0x308>)
 8008514:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008518:	b29b      	uxth	r3, r3
 800851a:	3b01      	subs	r3, #1
 800851c:	b29b      	uxth	r3, r3
 800851e:	b21a      	sxth	r2, r3
 8008520:	4b7e      	ldr	r3, [pc, #504]	@ (800871c <NewPressState+0x308>)
 8008522:	801a      	strh	r2, [r3, #0]
				//Forced start of transfer
				IT_GPIO_Handl(0);
 8008524:	2000      	movs	r0, #0
 8008526:	f7ff fdd9 	bl	80080dc <IT_GPIO_Handl>
			}
			return;
 800852a:	e111      	b.n	8008750 <NewPressState+0x33c>
		}
		if(MassPressKey == 151){ // нажата клавиша сброса значений калибровки.
 800852c:	79fb      	ldrb	r3, [r7, #7]
 800852e:	2b97      	cmp	r3, #151	@ 0x97
 8008530:	d111      	bne.n	8008556 <NewPressState+0x142>
			ClearProgMem();
 8008532:	f001 f9e3 	bl	80098fc <ClearProgMem>
			MenuStructOld->PressStart = 0;
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	2200      	movs	r2, #0
 800853a:	61da      	str	r2, [r3, #28]
			MenuStructOld->Page = 1;
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	2201      	movs	r2, #1
 8008540:	601a      	str	r2, [r3, #0]
			MenuStructOld->NestMenuItem = 0;
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	2200      	movs	r2, #0
 8008546:	60da      	str	r2, [r3, #12]
			MenuStructOld->PositionMarker = 0;
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	2200      	movs	r2, #0
 800854c:	605a      	str	r2, [r3, #4]
			MenuStructOld->CalibrStartStop = 0;
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	2200      	movs	r2, #0
 8008552:	625a      	str	r2, [r3, #36]	@ 0x24
			return;
 8008554:	e0ff      	b.n	8008756 <NewPressState+0x342>
		}

	// Вот здесь возможно не так работает для останова передачи я хочу использовать
//	другую кнопку.
		if(MassPressKey == 129){ 		// Вывод Данных  АЦП
 8008556:	79fb      	ldrb	r3, [r7, #7]
 8008558:	2b81      	cmp	r3, #129	@ 0x81
 800855a:	d121      	bne.n	80085a0 <NewPressState+0x18c>
		// здесь возможно тоже надо будет как-то определять что остановили передачу.
			MenuStructOld->CalibrStartStop = 0;
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	2200      	movs	r2, #0
 8008560:	625a      	str	r2, [r3, #36]	@ 0x24
			if(MenuStructOld->PressSelectLoraInit ==1){
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	6a1b      	ldr	r3, [r3, #32]
 8008566:	2b01      	cmp	r3, #1
 8008568:	d116      	bne.n	8008598 <NewPressState+0x184>
				if(MenuStructOld->NestMenuItem == 0){
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	68db      	ldr	r3, [r3, #12]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d10f      	bne.n	8008592 <NewPressState+0x17e>
					MenuStructOld->NestPressDown 	= 	0;
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	2200      	movs	r2, #0
 8008576:	619a      	str	r2, [r3, #24]
					MenuStructOld->NestPressUP 		=	0;
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	2200      	movs	r2, #0
 800857c:	615a      	str	r2, [r3, #20]
					MenuStructOld->NestMenuItem 	= 	0;
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	2200      	movs	r2, #0
 8008582:	60da      	str	r2, [r3, #12]
					MenuStructOld->PositionMarker 	= 	1;
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	2201      	movs	r2, #1
 8008588:	605a      	str	r2, [r3, #4]
					MenuStructOld->PressSelectLoraInit = 0;
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	2200      	movs	r2, #0
 800858e:	621a      	str	r2, [r3, #32]
 8008590:	e002      	b.n	8008598 <NewPressState+0x184>
				}
				else {
					MenuStructOld->NestMenuItem = 0;
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	2200      	movs	r2, #0
 8008596:	60da      	str	r2, [r3, #12]
					}
				}
			MenuStructOld->Page = 1;
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	2201      	movs	r2, #1
 800859c:	601a      	str	r2, [r3, #0]
			return;
 800859e:	e0da      	b.n	8008756 <NewPressState+0x342>
		}

//==========Выбраны настройки инициализации LoRa=======================

		if(MenuStructOld->PressSelectLoraInit == 1){
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	6a1b      	ldr	r3, [r3, #32]
 80085a4:	2b01      	cmp	r3, #1
 80085a6:	f040 80d6 	bne.w	8008756 <NewPressState+0x342>
			switch(MassPressKey){
 80085aa:	79fb      	ldrb	r3, [r7, #7]
 80085ac:	3b82      	subs	r3, #130	@ 0x82
 80085ae:	2b14      	cmp	r3, #20
 80085b0:	f200 80d1 	bhi.w	8008756 <NewPressState+0x342>
 80085b4:	a201      	add	r2, pc, #4	@ (adr r2, 80085bc <NewPressState+0x1a8>)
 80085b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085ba:	bf00      	nop
 80085bc:	08008649 	.word	0x08008649
 80085c0:	08008757 	.word	0x08008757
 80085c4:	08008757 	.word	0x08008757
 80085c8:	08008757 	.word	0x08008757
 80085cc:	08008757 	.word	0x08008757
 80085d0:	08008757 	.word	0x08008757
 80085d4:	08008757 	.word	0x08008757
 80085d8:	08008757 	.word	0x08008757
 80085dc:	08008757 	.word	0x08008757
 80085e0:	08008611 	.word	0x08008611
 80085e4:	08008701 	.word	0x08008701
 80085e8:	0800862d 	.word	0x0800862d
 80085ec:	08008757 	.word	0x08008757
 80085f0:	08008757 	.word	0x08008757
 80085f4:	08008757 	.word	0x08008757
 80085f8:	08008757 	.word	0x08008757
 80085fc:	08008757 	.word	0x08008757
 8008600:	08008757 	.word	0x08008757
 8008604:	08008757 	.word	0x08008757
 8008608:	08008757 	.word	0x08008757
 800860c:	080086a5 	.word	0x080086a5
			case 139 : { // лево
				if (MenuStructOld->NestMenuItem <1){
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	68db      	ldr	r3, [r3, #12]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d103      	bne.n	8008620 <NewPressState+0x20c>
					MenuStructOld->NestMenuItem = 6;
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	2206      	movs	r2, #6
 800861c:	60da      	str	r2, [r3, #12]
				}
				else {
					MenuStructOld->NestMenuItem --;
				}
				break;
 800861e:	e09a      	b.n	8008756 <NewPressState+0x342>
					MenuStructOld->NestMenuItem --;
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	68db      	ldr	r3, [r3, #12]
 8008624:	1e5a      	subs	r2, r3, #1
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	60da      	str	r2, [r3, #12]
				break;
 800862a:	e094      	b.n	8008756 <NewPressState+0x342>
			}
			case 141 : { // право
				if(MenuStructOld->NestMenuItem >5){
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	68db      	ldr	r3, [r3, #12]
 8008630:	2b05      	cmp	r3, #5
 8008632:	d903      	bls.n	800863c <NewPressState+0x228>
					MenuStructOld->NestMenuItem = 1;
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	2201      	movs	r2, #1
 8008638:	60da      	str	r2, [r3, #12]
				}
				else{
					MenuStructOld->NestMenuItem++;
				}
				break;
 800863a:	e08c      	b.n	8008756 <NewPressState+0x342>
					MenuStructOld->NestMenuItem++;
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	68db      	ldr	r3, [r3, #12]
 8008640:	1c5a      	adds	r2, r3, #1
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	60da      	str	r2, [r3, #12]
				break;
 8008646:	e086      	b.n	8008756 <NewPressState+0x342>
			}
	// эти можно вычитать складывать и после вычислять в цикле например.
			case 130 : { //вверх
				if(MenuStructOld->NestMenuItem!=0){
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	68db      	ldr	r3, [r3, #12]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d005      	beq.n	800865c <NewPressState+0x248>
					MenuStructOld->NestPressUP++;
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	695b      	ldr	r3, [r3, #20]
 8008654:	1c5a      	adds	r2, r3, #1
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	615a      	str	r2, [r3, #20]
							MenuStructOld->Page =2;
						}
						else MenuStructOld->PositionMarker = 1;
					}
				}
				break;
 800865a:	e07c      	b.n	8008756 <NewPressState+0x342>
					if(MenuStructOld->Page ==2){
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	2b02      	cmp	r3, #2
 8008662:	d110      	bne.n	8008686 <NewPressState+0x272>
						if(MenuStructOld->PositionMarker < 2){
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	685b      	ldr	r3, [r3, #4]
 8008668:	2b01      	cmp	r3, #1
 800866a:	d806      	bhi.n	800867a <NewPressState+0x266>
							MenuStructOld->PositionMarker =1 ;
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	2201      	movs	r2, #1
 8008670:	605a      	str	r2, [r3, #4]
							MenuStructOld->Page = 3;
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	2203      	movs	r2, #3
 8008676:	601a      	str	r2, [r3, #0]
				break;
 8008678:	e06d      	b.n	8008756 <NewPressState+0x342>
						else MenuStructOld->PositionMarker --;
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	1e5a      	subs	r2, r3, #1
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	605a      	str	r2, [r3, #4]
				break;
 8008684:	e067      	b.n	8008756 <NewPressState+0x342>
						if(MenuStructOld->PositionMarker < 2){
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	685b      	ldr	r3, [r3, #4]
 800868a:	2b01      	cmp	r3, #1
 800868c:	d806      	bhi.n	800869c <NewPressState+0x288>
							MenuStructOld->PositionMarker= 1;
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	2201      	movs	r2, #1
 8008692:	605a      	str	r2, [r3, #4]
							MenuStructOld->Page =2;
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	2202      	movs	r2, #2
 8008698:	601a      	str	r2, [r3, #0]
				break;
 800869a:	e05c      	b.n	8008756 <NewPressState+0x342>
						else MenuStructOld->PositionMarker = 1;
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	2201      	movs	r2, #1
 80086a0:	605a      	str	r2, [r3, #4]
				break;
 80086a2:	e058      	b.n	8008756 <NewPressState+0x342>

			}

			case 150 : { //низ
				if(MenuStructOld->NestMenuItem!=0){
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	68db      	ldr	r3, [r3, #12]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d005      	beq.n	80086b8 <NewPressState+0x2a4>
					MenuStructOld->NestPressDown++;
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	699b      	ldr	r3, [r3, #24]
 80086b0:	1c5a      	adds	r2, r3, #1
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	619a      	str	r2, [r3, #24]
							MenuStructOld->Page =2;
						}
						else MenuStructOld->PositionMarker = 2;
					}
				}
				break;
 80086b6:	e04e      	b.n	8008756 <NewPressState+0x342>
					if(MenuStructOld->Page ==2){
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	2b02      	cmp	r3, #2
 80086be:	d110      	bne.n	80086e2 <NewPressState+0x2ce>
						if(MenuStructOld->PositionMarker>2){
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	685b      	ldr	r3, [r3, #4]
 80086c4:	2b02      	cmp	r3, #2
 80086c6:	d906      	bls.n	80086d6 <NewPressState+0x2c2>
							MenuStructOld->PositionMarker=1;
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	2201      	movs	r2, #1
 80086cc:	605a      	str	r2, [r3, #4]
							MenuStructOld->Page =3;
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	2203      	movs	r2, #3
 80086d2:	601a      	str	r2, [r3, #0]
				break;
 80086d4:	e03f      	b.n	8008756 <NewPressState+0x342>
						else MenuStructOld->PositionMarker ++;
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	685b      	ldr	r3, [r3, #4]
 80086da:	1c5a      	adds	r2, r3, #1
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	605a      	str	r2, [r3, #4]
				break;
 80086e0:	e039      	b.n	8008756 <NewPressState+0x342>
						if(MenuStructOld->PositionMarker  > 1){
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	2b01      	cmp	r3, #1
 80086e8:	d906      	bls.n	80086f8 <NewPressState+0x2e4>
							MenuStructOld->PositionMarker=1;
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	2201      	movs	r2, #1
 80086ee:	605a      	str	r2, [r3, #4]
							MenuStructOld->Page =2;
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	2202      	movs	r2, #2
 80086f4:	601a      	str	r2, [r3, #0]
				break;
 80086f6:	e02e      	b.n	8008756 <NewPressState+0x342>
						else MenuStructOld->PositionMarker = 2;
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	2202      	movs	r2, #2
 80086fc:	605a      	str	r2, [r3, #4]
				break;
 80086fe:	e02a      	b.n	8008756 <NewPressState+0x342>
			}
			case 140 : { //нажатие
				if(MenuStructOld->PressKey == 1){
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	689b      	ldr	r3, [r3, #8]
 8008704:	2b01      	cmp	r3, #1
 8008706:	d10b      	bne.n	8008720 <NewPressState+0x30c>
					MenuStructOld->PressKey = 0;
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	2200      	movs	r2, #0
 800870c:	609a      	str	r2, [r3, #8]
					MenuStructOld->NestMenuItem = 0;
 800870e:	683b      	ldr	r3, [r7, #0]
 8008710:	2200      	movs	r2, #0
 8008712:	60da      	str	r2, [r3, #12]
							MenuStructOld->NestMenuItem = 1;
						}
					}

				}
				break;
 8008714:	e01e      	b.n	8008754 <NewPressState+0x340>
 8008716:	bf00      	nop
 8008718:	20000370 	.word	0x20000370
 800871c:	200003a8 	.word	0x200003a8
					if(MenuStructOld->NestMenuItem!=0){
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	68db      	ldr	r3, [r3, #12]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d006      	beq.n	8008736 <NewPressState+0x322>
						MenuStructOld->PressKey = 0;
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	2200      	movs	r2, #0
 800872c:	609a      	str	r2, [r3, #8]
						MenuStructOld->NestMenuItem = 0;
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	2200      	movs	r2, #0
 8008732:	60da      	str	r2, [r3, #12]
				break;
 8008734:	e00e      	b.n	8008754 <NewPressState+0x340>
						MenuStructOld->PressKey = 1;
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	2201      	movs	r2, #1
 800873a:	609a      	str	r2, [r3, #8]
						if(MenuStructOld->NestMenuItem ==0){
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	68db      	ldr	r3, [r3, #12]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d107      	bne.n	8008754 <NewPressState+0x340>
							MenuStructOld->NestMenuItem = 1;
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	2201      	movs	r2, #1
 8008748:	60da      	str	r2, [r3, #12]
				break;
 800874a:	e003      	b.n	8008754 <NewPressState+0x340>
			return;
 800874c:	bf00      	nop
 800874e:	e002      	b.n	8008756 <NewPressState+0x342>
			return;
 8008750:	bf00      	nop
 8008752:	e000      	b.n	8008756 <NewPressState+0x342>
				break;
 8008754:	bf00      	nop
			}
			}
		}
	}
}
 8008756:	3708      	adds	r7, #8
 8008758:	46bd      	mov	sp, r7
 800875a:	bd80      	pop	{r7, pc}

0800875c <MenuHandl>:
 * This function accepts a structure and runs functions based on the current page,
 * passing it the appropriate parameters.
 * The handler runs page functions, passing them a structure.
 *  The functions themselves determine how to output based on the structure.
 */
HAL_StatusTypeDef MenuHandl(PositionMenuStruct *MenuStructOld){
 800875c:	b580      	push	{r7, lr}
 800875e:	b082      	sub	sp, #8
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
	disp1color_FillScreenbuff(0);
 8008764:	2000      	movs	r0, #0
 8008766:	f001 fe9d 	bl	800a4a4 <disp1color_FillScreenbuff>
	if(MenuStructOld->PressStart==1){
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	69db      	ldr	r3, [r3, #28]
 800876e:	2b01      	cmp	r3, #1
 8008770:	d104      	bne.n	800877c <MenuHandl+0x20>
		// you can add battery charge output here!!!
		// Packets transmitted per second
		NumPacSec();
 8008772:	f000 f85d 	bl	8008830 <NumPacSec>
		// ADC data.
		BufFormStick();
 8008776:	f7f8 fc39 	bl	8000fec <BufFormStick>
 800877a:	e038      	b.n	80087ee <MenuHandl+0x92>
	}
	else {
		switch (MenuStructOld->Page) {
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	2b05      	cmp	r3, #5
 8008782:	d834      	bhi.n	80087ee <MenuHandl+0x92>
 8008784:	a201      	add	r2, pc, #4	@ (adr r2, 800878c <MenuHandl+0x30>)
 8008786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800878a:	bf00      	nop
 800878c:	080087a5 	.word	0x080087a5
 8008790:	080087b3 	.word	0x080087b3
 8008794:	080087bd 	.word	0x080087bd
 8008798:	080087d1 	.word	0x080087d1
 800879c:	080087ef 	.word	0x080087ef
 80087a0:	080087df 	.word	0x080087df
			case 0 : {
				disp1color_printf(5, 10, FONTID_10X16F, "Start Palenish");
 80087a4:	4b15      	ldr	r3, [pc, #84]	@ (80087fc <MenuHandl+0xa0>)
 80087a6:	2201      	movs	r2, #1
 80087a8:	210a      	movs	r1, #10
 80087aa:	2005      	movs	r0, #5
 80087ac:	f001 fe9a 	bl	800a4e4 <disp1color_printf>
				break;
 80087b0:	e01d      	b.n	80087ee <MenuHandl+0x92>
			}
			case 1 : {
				//output ADC data
				BufFormStick();
 80087b2:	f7f8 fc1b 	bl	8000fec <BufFormStick>
				// Print the number of transformations.
				BufFormNumbConv();
 80087b6:	f7f8 fc51 	bl	800105c <BufFormNumbConv>
				break;
 80087ba:	e018      	b.n	80087ee <MenuHandl+0x92>
			}
			case 2 : {
				printFreqMenu(MenuStructOld);
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f000 fbbf 	bl	8008f40 <printFreqMenu>
				printPowerMenu(MenuStructOld);
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	f000 fcda 	bl	800917c <printPowerMenu>
				printSignalBw(MenuStructOld);
 80087c8:	6878      	ldr	r0, [r7, #4]
 80087ca:	f000 fd75 	bl	80092b8 <printSignalBw>
				break;
 80087ce:	e00e      	b.n	80087ee <MenuHandl+0x92>
			}
			case 3 : {
				printSfMenu(MenuStructOld);
 80087d0:	6878      	ldr	r0, [r7, #4]
 80087d2:	f000 fe0d 	bl	80093f0 <printSfMenu>
				printErrCod(MenuStructOld);
 80087d6:	6878      	ldr	r0, [r7, #4]
 80087d8:	f000 feb2 	bl	8009540 <printErrCod>
				break;
 80087dc:	e007      	b.n	80087ee <MenuHandl+0x92>
			}
			case 5 : {
				// create a buffer of maximum and minimum values
				PrintCalibMaxMin(CalcCalVal(START_CAL, &CalibrValues));
 80087de:	4908      	ldr	r1, [pc, #32]	@ (8008800 <MenuHandl+0xa4>)
 80087e0:	2000      	movs	r0, #0
 80087e2:	f000 f95d 	bl	8008aa0 <CalcCalVal>
 80087e6:	4603      	mov	r3, r0
 80087e8:	4618      	mov	r0, r3
 80087ea:	f000 fa2b 	bl	8008c44 <PrintCalibMaxMin>

		}

	}

	disp1color_UpdateFromBuff();
 80087ee:	f002 f8ef 	bl	800a9d0 <disp1color_UpdateFromBuff>
	return HAL_OK;
 80087f2:	2300      	movs	r3, #0
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	3708      	adds	r7, #8
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}
 80087fc:	0800b680 	.word	0x0800b680
 8008800:	20000370 	.word	0x20000370

08008804 <HAL_RTCEx_RTCEventCallback>:

// Прерывания происходят каждую секунду.
void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc){
 8008804:	b580      	push	{r7, lr}
 8008806:	b082      	sub	sp, #8
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
	// не все режимы нужно выводить по прерываниям.
	if(MenuStructOld.Page != 3){
 800880c:	4b07      	ldr	r3, [pc, #28]	@ (800882c <HAL_RTCEx_RTCEventCallback+0x28>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	2b03      	cmp	r3, #3
 8008812:	d006      	beq.n	8008822 <HAL_RTCEx_RTCEventCallback+0x1e>
		if(MenuStructOld.Page !=2){
 8008814:	4b05      	ldr	r3, [pc, #20]	@ (800882c <HAL_RTCEx_RTCEventCallback+0x28>)
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	2b02      	cmp	r3, #2
 800881a:	d002      	beq.n	8008822 <HAL_RTCEx_RTCEventCallback+0x1e>
			MenuHandl(&MenuStructOld);
 800881c:	4803      	ldr	r0, [pc, #12]	@ (800882c <HAL_RTCEx_RTCEventCallback+0x28>)
 800881e:	f7ff ff9d 	bl	800875c <MenuHandl>
		}
	}

}
 8008822:	bf00      	nop
 8008824:	3708      	adds	r7, #8
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}
 800882a:	bf00      	nop
 800882c:	20000348 	.word	0x20000348

08008830 <NumPacSec>:



// Выводит количество пакетов отправляемых в секунду
// Количество пакетов увеличивается по прерываниям от DMA.
void NumPacSec(){
 8008830:	b580      	push	{r7, lr}
 8008832:	b082      	sub	sp, #8
 8008834:	af02      	add	r7, sp, #8

	disp1color_printf(1, 50, FONTID_6X8M, "Packets: %d ",NumberOfPackets);
 8008836:	4b07      	ldr	r3, [pc, #28]	@ (8008854 <NumPacSec+0x24>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	9300      	str	r3, [sp, #0]
 800883c:	4b06      	ldr	r3, [pc, #24]	@ (8008858 <NumPacSec+0x28>)
 800883e:	2200      	movs	r2, #0
 8008840:	2132      	movs	r1, #50	@ 0x32
 8008842:	2001      	movs	r0, #1
 8008844:	f001 fe4e 	bl	800a4e4 <disp1color_printf>
	NumberOfPackets = 0;
 8008848:	4b02      	ldr	r3, [pc, #8]	@ (8008854 <NumPacSec+0x24>)
 800884a:	2200      	movs	r2, #0
 800884c:	601a      	str	r2, [r3, #0]
}
 800884e:	bf00      	nop
 8008850:	46bd      	mov	sp, r7
 8008852:	bd80      	pop	{r7, pc}
 8008854:	200003a0 	.word	0x200003a0
 8008858:	0800b690 	.word	0x0800b690

0800885c <FormArrComm>:

// Generates an array of commands before sending them to the FiFo buffer
void FormArrComm(){
 800885c:	b580      	push	{r7, lr}
 800885e:	af00      	add	r7, sp, #0
	//first writes the ADC conversion data
	if(Adc1Calc[0] > 0){
 8008860:	4b7d      	ldr	r3, [pc, #500]	@ (8008a58 <FormArrComm+0x1fc>)
 8008862:	f993 3000 	ldrsb.w	r3, [r3]
 8008866:	2b00      	cmp	r3, #0
 8008868:	dd16      	ble.n	8008898 <FormArrComm+0x3c>
		ComArr1[ACCELER] = (int8_t)(Adc1Calc[0]*CalibrValues.CalibrValMax[0]);
 800886a:	4b7b      	ldr	r3, [pc, #492]	@ (8008a58 <FormArrComm+0x1fc>)
 800886c:	f993 3000 	ldrsb.w	r3, [r3]
 8008870:	4618      	mov	r0, r3
 8008872:	f7f8 f915 	bl	8000aa0 <__aeabi_i2f>
 8008876:	4602      	mov	r2, r0
 8008878:	4b78      	ldr	r3, [pc, #480]	@ (8008a5c <FormArrComm+0x200>)
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4619      	mov	r1, r3
 800887e:	4610      	mov	r0, r2
 8008880:	f7f8 f962 	bl	8000b48 <__aeabi_fmul>
 8008884:	4603      	mov	r3, r0
 8008886:	4618      	mov	r0, r3
 8008888:	f7f8 faae 	bl	8000de8 <__aeabi_f2iz>
 800888c:	4603      	mov	r3, r0
 800888e:	b25b      	sxtb	r3, r3
 8008890:	b2da      	uxtb	r2, r3
 8008892:	4b73      	ldr	r3, [pc, #460]	@ (8008a60 <FormArrComm+0x204>)
 8008894:	701a      	strb	r2, [r3, #0]
 8008896:	e017      	b.n	80088c8 <FormArrComm+0x6c>
	}
	else{
		ComArr1[ACCELER] = (int8_t)(-(Adc1Calc[0]*CalibrValues.CalibrValMin[0]));
 8008898:	4b6f      	ldr	r3, [pc, #444]	@ (8008a58 <FormArrComm+0x1fc>)
 800889a:	f993 3000 	ldrsb.w	r3, [r3]
 800889e:	4618      	mov	r0, r3
 80088a0:	f7f8 f8fe 	bl	8000aa0 <__aeabi_i2f>
 80088a4:	4602      	mov	r2, r0
 80088a6:	4b6d      	ldr	r3, [pc, #436]	@ (8008a5c <FormArrComm+0x200>)
 80088a8:	691b      	ldr	r3, [r3, #16]
 80088aa:	4619      	mov	r1, r3
 80088ac:	4610      	mov	r0, r2
 80088ae:	f7f8 f94b 	bl	8000b48 <__aeabi_fmul>
 80088b2:	4603      	mov	r3, r0
 80088b4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80088b8:	4618      	mov	r0, r3
 80088ba:	f7f8 fa95 	bl	8000de8 <__aeabi_f2iz>
 80088be:	4603      	mov	r3, r0
 80088c0:	b25b      	sxtb	r3, r3
 80088c2:	b2da      	uxtb	r2, r3
 80088c4:	4b66      	ldr	r3, [pc, #408]	@ (8008a60 <FormArrComm+0x204>)
 80088c6:	701a      	strb	r2, [r3, #0]
	}

	if(Adc1Calc[1] > 0){
 80088c8:	4b63      	ldr	r3, [pc, #396]	@ (8008a58 <FormArrComm+0x1fc>)
 80088ca:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	dd16      	ble.n	8008900 <FormArrComm+0xa4>
		ComArr1[STEER_TURN] = (int8_t)(Adc1Calc[1]*CalibrValues.CalibrValMax[1]);
 80088d2:	4b61      	ldr	r3, [pc, #388]	@ (8008a58 <FormArrComm+0x1fc>)
 80088d4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80088d8:	4618      	mov	r0, r3
 80088da:	f7f8 f8e1 	bl	8000aa0 <__aeabi_i2f>
 80088de:	4602      	mov	r2, r0
 80088e0:	4b5e      	ldr	r3, [pc, #376]	@ (8008a5c <FormArrComm+0x200>)
 80088e2:	685b      	ldr	r3, [r3, #4]
 80088e4:	4619      	mov	r1, r3
 80088e6:	4610      	mov	r0, r2
 80088e8:	f7f8 f92e 	bl	8000b48 <__aeabi_fmul>
 80088ec:	4603      	mov	r3, r0
 80088ee:	4618      	mov	r0, r3
 80088f0:	f7f8 fa7a 	bl	8000de8 <__aeabi_f2iz>
 80088f4:	4603      	mov	r3, r0
 80088f6:	b25b      	sxtb	r3, r3
 80088f8:	b2da      	uxtb	r2, r3
 80088fa:	4b59      	ldr	r3, [pc, #356]	@ (8008a60 <FormArrComm+0x204>)
 80088fc:	705a      	strb	r2, [r3, #1]
 80088fe:	e017      	b.n	8008930 <FormArrComm+0xd4>
	}
	else{
		ComArr1[STEER_TURN] = (int8_t)(-(Adc1Calc[1]*CalibrValues.CalibrValMin[1]));
 8008900:	4b55      	ldr	r3, [pc, #340]	@ (8008a58 <FormArrComm+0x1fc>)
 8008902:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8008906:	4618      	mov	r0, r3
 8008908:	f7f8 f8ca 	bl	8000aa0 <__aeabi_i2f>
 800890c:	4602      	mov	r2, r0
 800890e:	4b53      	ldr	r3, [pc, #332]	@ (8008a5c <FormArrComm+0x200>)
 8008910:	695b      	ldr	r3, [r3, #20]
 8008912:	4619      	mov	r1, r3
 8008914:	4610      	mov	r0, r2
 8008916:	f7f8 f917 	bl	8000b48 <__aeabi_fmul>
 800891a:	4603      	mov	r3, r0
 800891c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8008920:	4618      	mov	r0, r3
 8008922:	f7f8 fa61 	bl	8000de8 <__aeabi_f2iz>
 8008926:	4603      	mov	r3, r0
 8008928:	b25b      	sxtb	r3, r3
 800892a:	b2da      	uxtb	r2, r3
 800892c:	4b4c      	ldr	r3, [pc, #304]	@ (8008a60 <FormArrComm+0x204>)
 800892e:	705a      	strb	r2, [r3, #1]
	}

	if(Adc1Calc[3] > 0){
 8008930:	4b49      	ldr	r3, [pc, #292]	@ (8008a58 <FormArrComm+0x1fc>)
 8008932:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8008936:	2b00      	cmp	r3, #0
 8008938:	dd16      	ble.n	8008968 <FormArrComm+0x10c>
		ComArr1[CAM_HORIZONT] = (int8_t)(Adc1Calc[3]*CalibrValues.CalibrValMax[3]);
 800893a:	4b47      	ldr	r3, [pc, #284]	@ (8008a58 <FormArrComm+0x1fc>)
 800893c:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8008940:	4618      	mov	r0, r3
 8008942:	f7f8 f8ad 	bl	8000aa0 <__aeabi_i2f>
 8008946:	4602      	mov	r2, r0
 8008948:	4b44      	ldr	r3, [pc, #272]	@ (8008a5c <FormArrComm+0x200>)
 800894a:	68db      	ldr	r3, [r3, #12]
 800894c:	4619      	mov	r1, r3
 800894e:	4610      	mov	r0, r2
 8008950:	f7f8 f8fa 	bl	8000b48 <__aeabi_fmul>
 8008954:	4603      	mov	r3, r0
 8008956:	4618      	mov	r0, r3
 8008958:	f7f8 fa46 	bl	8000de8 <__aeabi_f2iz>
 800895c:	4603      	mov	r3, r0
 800895e:	b25b      	sxtb	r3, r3
 8008960:	b2da      	uxtb	r2, r3
 8008962:	4b3f      	ldr	r3, [pc, #252]	@ (8008a60 <FormArrComm+0x204>)
 8008964:	709a      	strb	r2, [r3, #2]
 8008966:	e017      	b.n	8008998 <FormArrComm+0x13c>
	}
	else{
		ComArr1[CAM_HORIZONT] = (int8_t)(-(Adc1Calc[3]*CalibrValues.CalibrValMin[3]));
 8008968:	4b3b      	ldr	r3, [pc, #236]	@ (8008a58 <FormArrComm+0x1fc>)
 800896a:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800896e:	4618      	mov	r0, r3
 8008970:	f7f8 f896 	bl	8000aa0 <__aeabi_i2f>
 8008974:	4602      	mov	r2, r0
 8008976:	4b39      	ldr	r3, [pc, #228]	@ (8008a5c <FormArrComm+0x200>)
 8008978:	69db      	ldr	r3, [r3, #28]
 800897a:	4619      	mov	r1, r3
 800897c:	4610      	mov	r0, r2
 800897e:	f7f8 f8e3 	bl	8000b48 <__aeabi_fmul>
 8008982:	4603      	mov	r3, r0
 8008984:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8008988:	4618      	mov	r0, r3
 800898a:	f7f8 fa2d 	bl	8000de8 <__aeabi_f2iz>
 800898e:	4603      	mov	r3, r0
 8008990:	b25b      	sxtb	r3, r3
 8008992:	b2da      	uxtb	r2, r3
 8008994:	4b32      	ldr	r3, [pc, #200]	@ (8008a60 <FormArrComm+0x204>)
 8008996:	709a      	strb	r2, [r3, #2]
	}

	if(Adc1Calc[2] > 0) {
 8008998:	4b2f      	ldr	r3, [pc, #188]	@ (8008a58 <FormArrComm+0x1fc>)
 800899a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	dd16      	ble.n	80089d0 <FormArrComm+0x174>
		ComArr1[CAM_VERTICAL] = (int8_t)(Adc1Calc[2]*CalibrValues.CalibrValMax[2]);
 80089a2:	4b2d      	ldr	r3, [pc, #180]	@ (8008a58 <FormArrComm+0x1fc>)
 80089a4:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80089a8:	4618      	mov	r0, r3
 80089aa:	f7f8 f879 	bl	8000aa0 <__aeabi_i2f>
 80089ae:	4602      	mov	r2, r0
 80089b0:	4b2a      	ldr	r3, [pc, #168]	@ (8008a5c <FormArrComm+0x200>)
 80089b2:	689b      	ldr	r3, [r3, #8]
 80089b4:	4619      	mov	r1, r3
 80089b6:	4610      	mov	r0, r2
 80089b8:	f7f8 f8c6 	bl	8000b48 <__aeabi_fmul>
 80089bc:	4603      	mov	r3, r0
 80089be:	4618      	mov	r0, r3
 80089c0:	f7f8 fa12 	bl	8000de8 <__aeabi_f2iz>
 80089c4:	4603      	mov	r3, r0
 80089c6:	b25b      	sxtb	r3, r3
 80089c8:	b2da      	uxtb	r2, r3
 80089ca:	4b25      	ldr	r3, [pc, #148]	@ (8008a60 <FormArrComm+0x204>)
 80089cc:	70da      	strb	r2, [r3, #3]
 80089ce:	e017      	b.n	8008a00 <FormArrComm+0x1a4>
	}
	else{
		ComArr1[CAM_VERTICAL] =(int8_t)(-(Adc1Calc[2]*CalibrValues.CalibrValMin[2]));
 80089d0:	4b21      	ldr	r3, [pc, #132]	@ (8008a58 <FormArrComm+0x1fc>)
 80089d2:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80089d6:	4618      	mov	r0, r3
 80089d8:	f7f8 f862 	bl	8000aa0 <__aeabi_i2f>
 80089dc:	4602      	mov	r2, r0
 80089de:	4b1f      	ldr	r3, [pc, #124]	@ (8008a5c <FormArrComm+0x200>)
 80089e0:	699b      	ldr	r3, [r3, #24]
 80089e2:	4619      	mov	r1, r3
 80089e4:	4610      	mov	r0, r2
 80089e6:	f7f8 f8af 	bl	8000b48 <__aeabi_fmul>
 80089ea:	4603      	mov	r3, r0
 80089ec:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80089f0:	4618      	mov	r0, r3
 80089f2:	f7f8 f9f9 	bl	8000de8 <__aeabi_f2iz>
 80089f6:	4603      	mov	r3, r0
 80089f8:	b25b      	sxtb	r3, r3
 80089fa:	b2da      	uxtb	r2, r3
 80089fc:	4b18      	ldr	r3, [pc, #96]	@ (8008a60 <FormArrComm+0x204>)
 80089fe:	70da      	strb	r2, [r3, #3]
	}

	ComArr1[STEER_TRIM] 	= 	(uint8_t)SteerTrim;
 8008a00:	4b18      	ldr	r3, [pc, #96]	@ (8008a64 <FormArrComm+0x208>)
 8008a02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a06:	b2da      	uxtb	r2, r3
 8008a08:	4b15      	ldr	r3, [pc, #84]	@ (8008a60 <FormArrComm+0x204>)
 8008a0a:	711a      	strb	r2, [r3, #4]
	ComArr1[CAM_TRIM_HORIZ] =	(uint8_t)CamTrimHoriz ;
 8008a0c:	4b16      	ldr	r3, [pc, #88]	@ (8008a68 <FormArrComm+0x20c>)
 8008a0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a12:	b2da      	uxtb	r2, r3
 8008a14:	4b12      	ldr	r3, [pc, #72]	@ (8008a60 <FormArrComm+0x204>)
 8008a16:	715a      	strb	r2, [r3, #5]
	ComArr1[CAM_TRIM_VERT] 	=	(uint8_t)CamTrimVert ;
 8008a18:	4b14      	ldr	r3, [pc, #80]	@ (8008a6c <FormArrComm+0x210>)
 8008a1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a1e:	b2da      	uxtb	r2, r3
 8008a20:	4b0f      	ldr	r3, [pc, #60]	@ (8008a60 <FormArrComm+0x204>)
 8008a22:	719a      	strb	r2, [r3, #6]
	ComArr1[HEADLIGHTS] 	=	(uint8_t)Headlights ;
 8008a24:	4b12      	ldr	r3, [pc, #72]	@ (8008a70 <FormArrComm+0x214>)
 8008a26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a2a:	b2da      	uxtb	r2, r3
 8008a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8008a60 <FormArrComm+0x204>)
 8008a2e:	71da      	strb	r2, [r3, #7]
	ComArr1[LOAD1] 			=	(uint8_t)Load1 ;
 8008a30:	4b10      	ldr	r3, [pc, #64]	@ (8008a74 <FormArrComm+0x218>)
 8008a32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a36:	b2da      	uxtb	r2, r3
 8008a38:	4b09      	ldr	r3, [pc, #36]	@ (8008a60 <FormArrComm+0x204>)
 8008a3a:	721a      	strb	r2, [r3, #8]
	ComArr1[LOAD2] 			=	(uint8_t)Load2 ;
 8008a3c:	4b0e      	ldr	r3, [pc, #56]	@ (8008a78 <FormArrComm+0x21c>)
 8008a3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a42:	b2da      	uxtb	r2, r3
 8008a44:	4b06      	ldr	r3, [pc, #24]	@ (8008a60 <FormArrComm+0x204>)
 8008a46:	725a      	strb	r2, [r3, #9]
	ComArr1[CAM_HOME] 		=	(uint8_t)CamHome ;
 8008a48:	4b0c      	ldr	r3, [pc, #48]	@ (8008a7c <FormArrComm+0x220>)
 8008a4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a4e:	b2da      	uxtb	r2, r3
 8008a50:	4b03      	ldr	r3, [pc, #12]	@ (8008a60 <FormArrComm+0x204>)
 8008a52:	729a      	strb	r2, [r3, #10]
}
 8008a54:	bf00      	nop
 8008a56:	bd80      	pop	{r7, pc}
 8008a58:	20000178 	.word	0x20000178
 8008a5c:	20000370 	.word	0x20000370
 8008a60:	200003d8 	.word	0x200003d8
 8008a64:	200003a4 	.word	0x200003a4
 8008a68:	200003a6 	.word	0x200003a6
 8008a6c:	200003a8 	.word	0x200003a8
 8008a70:	200003aa 	.word	0x200003aa
 8008a74:	200003ac 	.word	0x200003ac
 8008a78:	200003ae 	.word	0x200003ae
 8008a7c:	200003b0 	.word	0x200003b0

08008a80 <LoRaInitTx>:

// This function configures the LoRa chip, then sets it up to transmit Tx
HAL_StatusTypeDef LoRaInitTx(PositionMenuStruct *MenuStructOld){
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b082      	sub	sp, #8
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]

	// The structure is initialized with the parameters configured in the menu.
	LoRaParamCalc();
 8008a88:	f000 fdee 	bl	8009668 <LoRaParamCalc>
	//the LORA chip is initialized with the given parameters
	SX1276Init();
 8008a8c:	f001 fc1a 	bl	800a2c4 <SX1276Init>
	// preparing for transmission.
	InitTxLoRa();
 8008a90:	f000 ff6c 	bl	800996c <InitTxLoRa>
	return HAL_OK;
 8008a94:	2300      	movs	r3, #0
}
 8008a96:	4618      	mov	r0, r3
 8008a98:	3708      	adds	r7, #8
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd80      	pop	{r7, pc}
	...

08008aa0 <CalcCalVal>:


/*
 * The function of reading the maximum values ​​of sticks and generating calibration coefficients.
 */
MaxMinCalStruct *CalcCalVal(StatCalibr Mode,CalibrStruct *Calib ){
 8008aa0:	b590      	push	{r4, r7, lr}
 8008aa2:	b093      	sub	sp, #76	@ 0x4c
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	6039      	str	r1, [r7, #0]
 8008aaa:	71fb      	strb	r3, [r7, #7]
	static MaxMinCalStruct CalStruct;
	uint32_t i=0;
 8008aac:	2300      	movs	r3, #0
 8008aae:	647b      	str	r3, [r7, #68]	@ 0x44
	const uint32_t Const = 127;
 8008ab0:	237f      	movs	r3, #127	@ 0x7f
 8008ab2:	643b      	str	r3, [r7, #64]	@ 0x40
	ProgMemStruct FlashMemCal;

	if(Mode == START_CAL){
 8008ab4:	79fb      	ldrb	r3, [r7, #7]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	f040 808b 	bne.w	8008bd2 <CalcCalVal+0x132>
		while(i<4){
 8008abc:	e031      	b.n	8008b22 <CalcCalVal+0x82>
			if(CalStruct.MaxADC1Calc[i] < Adc1Calc[i]){
 8008abe:	4a4d      	ldr	r2, [pc, #308]	@ (8008bf4 <CalcCalVal+0x154>)
 8008ac0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ac2:	4413      	add	r3, r2
 8008ac4:	f993 2000 	ldrsb.w	r2, [r3]
 8008ac8:	494b      	ldr	r1, [pc, #300]	@ (8008bf8 <CalcCalVal+0x158>)
 8008aca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008acc:	440b      	add	r3, r1
 8008ace:	f993 3000 	ldrsb.w	r3, [r3]
 8008ad2:	429a      	cmp	r2, r3
 8008ad4:	da0a      	bge.n	8008aec <CalcCalVal+0x4c>
				CalStruct.MaxADC1Calc[i] = Adc1Calc[i];
 8008ad6:	4a48      	ldr	r2, [pc, #288]	@ (8008bf8 <CalcCalVal+0x158>)
 8008ad8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ada:	4413      	add	r3, r2
 8008adc:	f993 1000 	ldrsb.w	r1, [r3]
 8008ae0:	4a44      	ldr	r2, [pc, #272]	@ (8008bf4 <CalcCalVal+0x154>)
 8008ae2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ae4:	4413      	add	r3, r2
 8008ae6:	460a      	mov	r2, r1
 8008ae8:	701a      	strb	r2, [r3, #0]
 8008aea:	e017      	b.n	8008b1c <CalcCalVal+0x7c>
			}
			else {
				if(CalStruct.MinADC1Calc[i] > Adc1Calc[i]){
 8008aec:	4a41      	ldr	r2, [pc, #260]	@ (8008bf4 <CalcCalVal+0x154>)
 8008aee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008af0:	4413      	add	r3, r2
 8008af2:	3304      	adds	r3, #4
 8008af4:	f993 2000 	ldrsb.w	r2, [r3]
 8008af8:	493f      	ldr	r1, [pc, #252]	@ (8008bf8 <CalcCalVal+0x158>)
 8008afa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008afc:	440b      	add	r3, r1
 8008afe:	f993 3000 	ldrsb.w	r3, [r3]
 8008b02:	429a      	cmp	r2, r3
 8008b04:	dd0a      	ble.n	8008b1c <CalcCalVal+0x7c>
					CalStruct.MinADC1Calc[i] = Adc1Calc[i];
 8008b06:	4a3c      	ldr	r2, [pc, #240]	@ (8008bf8 <CalcCalVal+0x158>)
 8008b08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b0a:	4413      	add	r3, r2
 8008b0c:	f993 1000 	ldrsb.w	r1, [r3]
 8008b10:	4a38      	ldr	r2, [pc, #224]	@ (8008bf4 <CalcCalVal+0x154>)
 8008b12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b14:	4413      	add	r3, r2
 8008b16:	3304      	adds	r3, #4
 8008b18:	460a      	mov	r2, r1
 8008b1a:	701a      	strb	r2, [r3, #0]
				}
			}
			i++;
 8008b1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b1e:	3301      	adds	r3, #1
 8008b20:	647b      	str	r3, [r7, #68]	@ 0x44
		while(i<4){
 8008b22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b24:	2b03      	cmp	r3, #3
 8008b26:	d9ca      	bls.n	8008abe <CalcCalVal+0x1e>
 8008b28:	e05e      	b.n	8008be8 <CalcCalVal+0x148>
		}
	}
	// вычисление коэффициэнтов
	else{
		while(i<4){
			Calib->CalibrValMax[i] = (float)Const/CalStruct.MaxADC1Calc[i];
 8008b2a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8008b2c:	f7f7 ffb4 	bl	8000a98 <__aeabi_ui2f>
 8008b30:	4604      	mov	r4, r0
 8008b32:	4a30      	ldr	r2, [pc, #192]	@ (8008bf4 <CalcCalVal+0x154>)
 8008b34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b36:	4413      	add	r3, r2
 8008b38:	f993 3000 	ldrsb.w	r3, [r3]
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	f7f7 ffaf 	bl	8000aa0 <__aeabi_i2f>
 8008b42:	4603      	mov	r3, r0
 8008b44:	4619      	mov	r1, r3
 8008b46:	4620      	mov	r0, r4
 8008b48:	f7f8 f8b2 	bl	8000cb0 <__aeabi_fdiv>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	4619      	mov	r1, r3
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			Calib->CalibrValMin[i] = (float)Const/CalStruct.MinADC1Calc[i];
 8008b58:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8008b5a:	f7f7 ff9d 	bl	8000a98 <__aeabi_ui2f>
 8008b5e:	4604      	mov	r4, r0
 8008b60:	4a24      	ldr	r2, [pc, #144]	@ (8008bf4 <CalcCalVal+0x154>)
 8008b62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b64:	4413      	add	r3, r2
 8008b66:	3304      	adds	r3, #4
 8008b68:	f993 3000 	ldrsb.w	r3, [r3]
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	f7f7 ff97 	bl	8000aa0 <__aeabi_i2f>
 8008b72:	4603      	mov	r3, r0
 8008b74:	4619      	mov	r1, r3
 8008b76:	4620      	mov	r0, r4
 8008b78:	f7f8 f89a 	bl	8000cb0 <__aeabi_fdiv>
 8008b7c:	4603      	mov	r3, r0
 8008b7e:	4619      	mov	r1, r3
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b84:	3204      	adds	r2, #4
 8008b86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			FlashMemCal.CalibrValues.CalibrValMax[i] = Calib->CalibrValMax[i];
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b8e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008b92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b94:	009b      	lsls	r3, r3, #2
 8008b96:	3348      	adds	r3, #72	@ 0x48
 8008b98:	443b      	add	r3, r7
 8008b9a:	f843 2c38 	str.w	r2, [r3, #-56]
			FlashMemCal.CalibrValues.CalibrValMin[i] = Calib->CalibrValMin[i];
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008ba2:	3204      	adds	r2, #4
 8008ba4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008ba8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008baa:	3304      	adds	r3, #4
 8008bac:	009b      	lsls	r3, r3, #2
 8008bae:	3348      	adds	r3, #72	@ 0x48
 8008bb0:	443b      	add	r3, r7
 8008bb2:	f843 2c38 	str.w	r2, [r3, #-56]
			FlashMemCal.CalibrValues.Adc1NULL[i] = Adc1Null[i];
 8008bb6:	4a11      	ldr	r2, [pc, #68]	@ (8008bfc <CalcCalVal+0x15c>)
 8008bb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bba:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008bbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bc0:	3308      	adds	r3, #8
 8008bc2:	009b      	lsls	r3, r3, #2
 8008bc4:	3348      	adds	r3, #72	@ 0x48
 8008bc6:	443b      	add	r3, r7
 8008bc8:	f843 2c38 	str.w	r2, [r3, #-56]
			i++;
 8008bcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bce:	3301      	adds	r3, #1
 8008bd0:	647b      	str	r3, [r7, #68]	@ 0x44
		while(i<4){
 8008bd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bd4:	2b03      	cmp	r3, #3
 8008bd6:	d9a8      	bls.n	8008b2a <CalcCalVal+0x8a>
		}
// Запись значений калибровки в память программ.
		FlashMemCal.KeySt = Key;
 8008bd8:	f243 0339 	movw	r3, #12345	@ 0x3039
 8008bdc:	60fb      	str	r3, [r7, #12]
		write_config_to_flash(&FlashMemCal);
 8008bde:	f107 030c 	add.w	r3, r7, #12
 8008be2:	4618      	mov	r0, r3
 8008be4:	f000 fde2 	bl	80097ac <write_config_to_flash>
	}
	return &CalStruct;
 8008be8:	4b02      	ldr	r3, [pc, #8]	@ (8008bf4 <CalcCalVal+0x154>)
}
 8008bea:	4618      	mov	r0, r3
 8008bec:	374c      	adds	r7, #76	@ 0x4c
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	bd90      	pop	{r4, r7, pc}
 8008bf2:	bf00      	nop
 8008bf4:	200003b4 	.word	0x200003b4
 8008bf8:	20000178 	.word	0x20000178
 8008bfc:	20000168 	.word	0x20000168

08008c00 <CalibrStartInit>:

// Функция заполнения значений калибровки при первом старте системы
void CalibrStartInit(CalibrStruct *Calib){
 8008c00:	b480      	push	{r7}
 8008c02:	b085      	sub	sp, #20
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
	uint32_t i = 0;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	60fb      	str	r3, [r7, #12]
	while(i<4){
 8008c0c:	e00e      	b.n	8008c2c <CalibrStartInit+0x2c>
		Calib->CalibrValMax[i] = 	1;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	68fa      	ldr	r2, [r7, #12]
 8008c12:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8008c16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		Calib->CalibrValMin[i] = 	-1;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	68fa      	ldr	r2, [r7, #12]
 8008c1e:	3204      	adds	r2, #4
 8008c20:	4907      	ldr	r1, [pc, #28]	@ (8008c40 <CalibrStartInit+0x40>)
 8008c22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		i++;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	3301      	adds	r3, #1
 8008c2a:	60fb      	str	r3, [r7, #12]
	while(i<4){
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	2b03      	cmp	r3, #3
 8008c30:	d9ed      	bls.n	8008c0e <CalibrStartInit+0xe>
	}
}
 8008c32:	bf00      	nop
 8008c34:	bf00      	nop
 8008c36:	3714      	adds	r7, #20
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bc80      	pop	{r7}
 8008c3c:	4770      	bx	lr
 8008c3e:	bf00      	nop
 8008c40:	bf800000 	.word	0xbf800000

08008c44 <PrintCalibMaxMin>:

// Функция формирует буфер экрана Максимальными и минимальными значениями калибровки.
void PrintCalibMaxMin(MaxMinCalStruct *CalStruct){
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b084      	sub	sp, #16
 8008c48:	af02      	add	r7, sp, #8
 8008c4a:	6078      	str	r0, [r7, #4]
	disp1color_printf(1,  10, FONTID_6X8M, "MaxA1:%d",CalStruct->MaxADC1Calc[0]);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f993 3000 	ldrsb.w	r3, [r3]
 8008c52:	9300      	str	r3, [sp, #0]
 8008c54:	4b27      	ldr	r3, [pc, #156]	@ (8008cf4 <PrintCalibMaxMin+0xb0>)
 8008c56:	2200      	movs	r2, #0
 8008c58:	210a      	movs	r1, #10
 8008c5a:	2001      	movs	r0, #1
 8008c5c:	f001 fc42 	bl	800a4e4 <disp1color_printf>
	disp1color_printf(60, 10, FONTID_6X8M, "MinA1:%d",CalStruct->MinADC1Calc[0]);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8008c66:	9300      	str	r3, [sp, #0]
 8008c68:	4b23      	ldr	r3, [pc, #140]	@ (8008cf8 <PrintCalibMaxMin+0xb4>)
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	210a      	movs	r1, #10
 8008c6e:	203c      	movs	r0, #60	@ 0x3c
 8008c70:	f001 fc38 	bl	800a4e4 <disp1color_printf>

	disp1color_printf(1, 20, FONTID_6X8M, "MaxA2:%d", CalStruct->MaxADC1Calc[1]);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8008c7a:	9300      	str	r3, [sp, #0]
 8008c7c:	4b1f      	ldr	r3, [pc, #124]	@ (8008cfc <PrintCalibMaxMin+0xb8>)
 8008c7e:	2200      	movs	r2, #0
 8008c80:	2114      	movs	r1, #20
 8008c82:	2001      	movs	r0, #1
 8008c84:	f001 fc2e 	bl	800a4e4 <disp1color_printf>
	disp1color_printf(60, 20, FONTID_6X8M, "MinA2:%d", CalStruct->MinADC1Calc[1]);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8008c8e:	9300      	str	r3, [sp, #0]
 8008c90:	4b1b      	ldr	r3, [pc, #108]	@ (8008d00 <PrintCalibMaxMin+0xbc>)
 8008c92:	2200      	movs	r2, #0
 8008c94:	2114      	movs	r1, #20
 8008c96:	203c      	movs	r0, #60	@ 0x3c
 8008c98:	f001 fc24 	bl	800a4e4 <disp1color_printf>

	disp1color_printf(1, 30, FONTID_6X8M, "MaxB1:%d", CalStruct->MaxADC1Calc[3]);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8008ca2:	9300      	str	r3, [sp, #0]
 8008ca4:	4b17      	ldr	r3, [pc, #92]	@ (8008d04 <PrintCalibMaxMin+0xc0>)
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	211e      	movs	r1, #30
 8008caa:	2001      	movs	r0, #1
 8008cac:	f001 fc1a 	bl	800a4e4 <disp1color_printf>
	disp1color_printf(60, 30, FONTID_6X8M, "MinB1:%d", CalStruct->MinADC1Calc[3]);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f993 3007 	ldrsb.w	r3, [r3, #7]
 8008cb6:	9300      	str	r3, [sp, #0]
 8008cb8:	4b13      	ldr	r3, [pc, #76]	@ (8008d08 <PrintCalibMaxMin+0xc4>)
 8008cba:	2200      	movs	r2, #0
 8008cbc:	211e      	movs	r1, #30
 8008cbe:	203c      	movs	r0, #60	@ 0x3c
 8008cc0:	f001 fc10 	bl	800a4e4 <disp1color_printf>

	disp1color_printf(1, 40, FONTID_6X8M, "MaxB2:%d", CalStruct->MaxADC1Calc[2]);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8008cca:	9300      	str	r3, [sp, #0]
 8008ccc:	4b0f      	ldr	r3, [pc, #60]	@ (8008d0c <PrintCalibMaxMin+0xc8>)
 8008cce:	2200      	movs	r2, #0
 8008cd0:	2128      	movs	r1, #40	@ 0x28
 8008cd2:	2001      	movs	r0, #1
 8008cd4:	f001 fc06 	bl	800a4e4 <disp1color_printf>
	disp1color_printf(60, 40, FONTID_6X8M, "MinB2:%d", CalStruct->MinADC1Calc[2]);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8008cde:	9300      	str	r3, [sp, #0]
 8008ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8008d10 <PrintCalibMaxMin+0xcc>)
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	2128      	movs	r1, #40	@ 0x28
 8008ce6:	203c      	movs	r0, #60	@ 0x3c
 8008ce8:	f001 fbfc 	bl	800a4e4 <disp1color_printf>
}
 8008cec:	bf00      	nop
 8008cee:	3708      	adds	r7, #8
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}
 8008cf4:	0800b6a0 	.word	0x0800b6a0
 8008cf8:	0800b6ac 	.word	0x0800b6ac
 8008cfc:	0800b6b8 	.word	0x0800b6b8
 8008d00:	0800b6c4 	.word	0x0800b6c4
 8008d04:	0800b6d0 	.word	0x0800b6d0
 8008d08:	0800b6dc 	.word	0x0800b6dc
 8008d0c:	0800b6e8 	.word	0x0800b6e8
 8008d10:	0800b6f4 	.word	0x0800b6f4

08008d14 <MatrixConfig8418>:
/*
* The procedure sends initialization commands to the TCA8418 device
* Receives a pointer to the hi2c header file structure
*/

HAL_StatusTypeDef MatrixConfig8418(I2C_HandleTypeDef *hi2c){
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b086      	sub	sp, #24
 8008d18:	af02      	add	r7, sp, #8
 8008d1a:	6078      	str	r0, [r7, #4]
	AdrrComm8418 = CommMatr8418;
 8008d1c:	4b21      	ldr	r3, [pc, #132]	@ (8008da4 <MatrixConfig8418+0x90>)
 8008d1e:	4a22      	ldr	r2, [pc, #136]	@ (8008da8 <MatrixConfig8418+0x94>)
 8008d20:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(RESET_TCA_GPIO_Port, RESET_TCA_Pin, RESET);
 8008d22:	2200      	movs	r2, #0
 8008d24:	2110      	movs	r1, #16
 8008d26:	4821      	ldr	r0, [pc, #132]	@ (8008dac <MatrixConfig8418+0x98>)
 8008d28:	f7fa fc0c 	bl	8003544 <HAL_GPIO_WritePin>
	HAL_Delay(49);
 8008d2c:	2031      	movs	r0, #49	@ 0x31
 8008d2e:	f7f8 ff4d 	bl	8001bcc <HAL_Delay>
	for(int i = 0; i<10 ; i++ ){
 8008d32:	2300      	movs	r3, #0
 8008d34:	60fb      	str	r3, [r7, #12]
 8008d36:	e007      	b.n	8008d48 <MatrixConfig8418+0x34>
		MassPressKey[i] = 0;
 8008d38:	4a1d      	ldr	r2, [pc, #116]	@ (8008db0 <MatrixConfig8418+0x9c>)
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	4413      	add	r3, r2
 8008d3e:	2200      	movs	r2, #0
 8008d40:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i<10 ; i++ ){
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	3301      	adds	r3, #1
 8008d46:	60fb      	str	r3, [r7, #12]
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	2b09      	cmp	r3, #9
 8008d4c:	ddf4      	ble.n	8008d38 <MatrixConfig8418+0x24>
	}
	HAL_GPIO_WritePin(RESET_TCA_GPIO_Port, RESET_TCA_Pin, SET);
 8008d4e:	2201      	movs	r2, #1
 8008d50:	2110      	movs	r1, #16
 8008d52:	4816      	ldr	r0, [pc, #88]	@ (8008dac <MatrixConfig8418+0x98>)
 8008d54:	f7fa fbf6 	bl	8003544 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8008d58:	2032      	movs	r0, #50	@ 0x32
 8008d5a:	f7f8 ff37 	bl	8001bcc <HAL_Delay>
	for(int i = 0 ; i < 3; i++ ){
 8008d5e:	2300      	movs	r3, #0
 8008d60:	60bb      	str	r3, [r7, #8]
 8008d62:	e016      	b.n	8008d92 <MatrixConfig8418+0x7e>
		if(HAL_I2C_Master_Transmit(hi2c, (uint16_t)AddrTCA8418, AdrrComm8418, 2, (uint32_t)Timeout_I2C_Tr)!= HAL_OK){
 8008d64:	4b0f      	ldr	r3, [pc, #60]	@ (8008da4 <MatrixConfig8418+0x90>)
 8008d66:	681a      	ldr	r2, [r3, #0]
 8008d68:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8008d6c:	9300      	str	r3, [sp, #0]
 8008d6e:	2302      	movs	r3, #2
 8008d70:	2168      	movs	r1, #104	@ 0x68
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f7fa fd6e 	bl	8003854 <HAL_I2C_Master_Transmit>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d001      	beq.n	8008d82 <MatrixConfig8418+0x6e>
			return HAL_ERROR;
 8008d7e:	2301      	movs	r3, #1
 8008d80:	e00b      	b.n	8008d9a <MatrixConfig8418+0x86>
		}
		AdrrComm8418+=2;
 8008d82:	4b08      	ldr	r3, [pc, #32]	@ (8008da4 <MatrixConfig8418+0x90>)
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	3302      	adds	r3, #2
 8008d88:	4a06      	ldr	r2, [pc, #24]	@ (8008da4 <MatrixConfig8418+0x90>)
 8008d8a:	6013      	str	r3, [r2, #0]
	for(int i = 0 ; i < 3; i++ ){
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	3301      	adds	r3, #1
 8008d90:	60bb      	str	r3, [r7, #8]
 8008d92:	68bb      	ldr	r3, [r7, #8]
 8008d94:	2b02      	cmp	r3, #2
 8008d96:	dde5      	ble.n	8008d64 <MatrixConfig8418+0x50>
	}
	return HAL_OK;
 8008d98:	2300      	movs	r3, #0
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3710      	adds	r7, #16
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}
 8008da2:	bf00      	nop
 8008da4:	200003bc 	.word	0x200003bc
 8008da8:	2000000c 	.word	0x2000000c
 8008dac:	40010c00 	.word	0x40010c00
 8008db0:	200003c0 	.word	0x200003c0

08008db4 <ReadFIFO>:
 *     .
 *           
 *      .
 *      .
 */
HAL_StatusTypeDef ReadFIFO(I2C_HandleTypeDef *hi2c){
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b086      	sub	sp, #24
 8008db8:	af02      	add	r7, sp, #8
 8008dba:	6078      	str	r0, [r7, #4]
	uint8_t DataMas[2];
	uint8_t TrData;
	uint8_t ReadData;
	//0   .
	MassPressKey[0] = 0;
 8008dbc:	4b42      	ldr	r3, [pc, #264]	@ (8008ec8 <ReadFIFO+0x114>)
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	701a      	strb	r2, [r3, #0]

	TrData = REG_INT_STAT;
 8008dc2:	2302      	movs	r3, #2
 8008dc4:	72fb      	strb	r3, [r7, #11]
	// 1.   INT_STAT
	if(HAL_I2C_Master_Transmit(hi2c, (uint16_t)AddrTCA8418, &TrData, 1, (uint32_t)Timeout_I2C_Tr)!= HAL_OK){
 8008dc6:	f107 020b 	add.w	r2, r7, #11
 8008dca:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8008dce:	9300      	str	r3, [sp, #0]
 8008dd0:	2301      	movs	r3, #1
 8008dd2:	2168      	movs	r1, #104	@ 0x68
 8008dd4:	6878      	ldr	r0, [r7, #4]
 8008dd6:	f7fa fd3d 	bl	8003854 <HAL_I2C_Master_Transmit>
 8008dda:	4603      	mov	r3, r0
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d001      	beq.n	8008de4 <ReadFIFO+0x30>
		return HAL_ERROR;
 8008de0:	2301      	movs	r3, #1
 8008de2:	e06c      	b.n	8008ebe <ReadFIFO+0x10a>
	}
	if(HAL_I2C_Master_Receive(hi2c,(uint16_t)AddrTCA8418 | 0x01, &ReadData, 1, (uint32_t)Timeout_I2C_Tr)!= HAL_OK){
 8008de4:	f107 020a 	add.w	r2, r7, #10
 8008de8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8008dec:	9300      	str	r3, [sp, #0]
 8008dee:	2301      	movs	r3, #1
 8008df0:	2169      	movs	r1, #105	@ 0x69
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f7fa fe2c 	bl	8003a50 <HAL_I2C_Master_Receive>
 8008df8:	4603      	mov	r3, r0
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d001      	beq.n	8008e02 <ReadFIFO+0x4e>
		return HAL_ERROR;
 8008dfe:	2301      	movs	r3, #1
 8008e00:	e05d      	b.n	8008ebe <ReadFIFO+0x10a>
	}

	//2.   
	if(ReadData & K_INT){
 8008e02:	7abb      	ldrb	r3, [r7, #10]
 8008e04:	f003 0301 	and.w	r3, r3, #1
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d055      	beq.n	8008eb8 <ReadFIFO+0x104>
		//     
		TrData = REG_KEY_EVENT_A;
 8008e0c:	2304      	movs	r3, #4
 8008e0e:	72fb      	strb	r3, [r7, #11]
	//3.  
		if(HAL_I2C_Master_Transmit(hi2c, (uint16_t)AddrTCA8418, &TrData, 1, (uint32_t)Timeout_I2C_Tr)!= HAL_OK){
 8008e10:	f107 020b 	add.w	r2, r7, #11
 8008e14:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8008e18:	9300      	str	r3, [sp, #0]
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	2168      	movs	r1, #104	@ 0x68
 8008e1e:	6878      	ldr	r0, [r7, #4]
 8008e20:	f7fa fd18 	bl	8003854 <HAL_I2C_Master_Transmit>
 8008e24:	4603      	mov	r3, r0
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d001      	beq.n	8008e2e <ReadFIFO+0x7a>
					return HAL_ERROR;
 8008e2a:	2301      	movs	r3, #1
 8008e2c:	e047      	b.n	8008ebe <ReadFIFO+0x10a>
				}

		do{
			if(HAL_I2C_Master_Receive(hi2c,(uint16_t)AddrTCA8418 | 0x01, &ReadData, 1, (uint32_t)Timeout_I2C_Tr)!= HAL_OK){
 8008e2e:	f107 020a 	add.w	r2, r7, #10
 8008e32:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8008e36:	9300      	str	r3, [sp, #0]
 8008e38:	2301      	movs	r3, #1
 8008e3a:	2169      	movs	r1, #105	@ 0x69
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f7fa fe07 	bl	8003a50 <HAL_I2C_Master_Receive>
 8008e42:	4603      	mov	r3, r0
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d001      	beq.n	8008e4c <ReadFIFO+0x98>
					return HAL_ERROR;
 8008e48:	2301      	movs	r3, #1
 8008e4a:	e038      	b.n	8008ebe <ReadFIFO+0x10a>
				}

			if(FlagPress > 9) FlagPress = 0;
 8008e4c:	4b1f      	ldr	r3, [pc, #124]	@ (8008ecc <ReadFIFO+0x118>)
 8008e4e:	781b      	ldrb	r3, [r3, #0]
 8008e50:	2b09      	cmp	r3, #9
 8008e52:	d902      	bls.n	8008e5a <ReadFIFO+0xa6>
 8008e54:	4b1d      	ldr	r3, [pc, #116]	@ (8008ecc <ReadFIFO+0x118>)
 8008e56:	2200      	movs	r2, #0
 8008e58:	701a      	strb	r2, [r3, #0]
			//     ,    100.
			//    
			if(ReadData>100){
 8008e5a:	7abb      	ldrb	r3, [r7, #10]
 8008e5c:	2b64      	cmp	r3, #100	@ 0x64
 8008e5e:	d909      	bls.n	8008e74 <ReadFIFO+0xc0>
				MassPressKey[FlagPress++] = ReadData;
 8008e60:	4b1a      	ldr	r3, [pc, #104]	@ (8008ecc <ReadFIFO+0x118>)
 8008e62:	781b      	ldrb	r3, [r3, #0]
 8008e64:	1c5a      	adds	r2, r3, #1
 8008e66:	b2d1      	uxtb	r1, r2
 8008e68:	4a18      	ldr	r2, [pc, #96]	@ (8008ecc <ReadFIFO+0x118>)
 8008e6a:	7011      	strb	r1, [r2, #0]
 8008e6c:	461a      	mov	r2, r3
 8008e6e:	7ab9      	ldrb	r1, [r7, #10]
 8008e70:	4b15      	ldr	r3, [pc, #84]	@ (8008ec8 <ReadFIFO+0x114>)
 8008e72:	5499      	strb	r1, [r3, r2]
			}


//			MenuEventPress(ReadData);

		}while(ReadData!=0);
 8008e74:	7abb      	ldrb	r3, [r7, #10]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d1d9      	bne.n	8008e2e <ReadFIFO+0x7a>
		if(ReadData==0){
 8008e7a:	7abb      	ldrb	r3, [r7, #10]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d108      	bne.n	8008e92 <ReadFIFO+0xde>
		//    
			MassPressKey[FlagPress] = 0;
 8008e80:	4b12      	ldr	r3, [pc, #72]	@ (8008ecc <ReadFIFO+0x118>)
 8008e82:	781b      	ldrb	r3, [r3, #0]
 8008e84:	461a      	mov	r2, r3
 8008e86:	4b10      	ldr	r3, [pc, #64]	@ (8008ec8 <ReadFIFO+0x114>)
 8008e88:	2100      	movs	r1, #0
 8008e8a:	5499      	strb	r1, [r3, r2]
			FlagPress = 0;
 8008e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8008ecc <ReadFIFO+0x118>)
 8008e8e:	2200      	movs	r2, #0
 8008e90:	701a      	strb	r2, [r3, #0]
		}

//	4. INT_STAT         .
		DataMas[0] = REG_INT_STAT;
 8008e92:	2302      	movs	r3, #2
 8008e94:	733b      	strb	r3, [r7, #12]
		DataMas[1] = K_INT;
 8008e96:	2301      	movs	r3, #1
 8008e98:	737b      	strb	r3, [r7, #13]
		if(HAL_I2C_Master_Transmit(hi2c, (uint16_t)AddrTCA8418, DataMas, 2, (uint32_t)Timeout_I2C_Tr)!= HAL_OK){
 8008e9a:	f107 020c 	add.w	r2, r7, #12
 8008e9e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8008ea2:	9300      	str	r3, [sp, #0]
 8008ea4:	2302      	movs	r3, #2
 8008ea6:	2168      	movs	r1, #104	@ 0x68
 8008ea8:	6878      	ldr	r0, [r7, #4]
 8008eaa:	f7fa fcd3 	bl	8003854 <HAL_I2C_Master_Transmit>
 8008eae:	4603      	mov	r3, r0
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d003      	beq.n	8008ebc <ReadFIFO+0x108>
						return HAL_ERROR;
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	e002      	b.n	8008ebe <ReadFIFO+0x10a>
		}
	}
	else return HAL_ERROR;
 8008eb8:	2301      	movs	r3, #1
 8008eba:	e000      	b.n	8008ebe <ReadFIFO+0x10a>
	return HAL_OK;
 8008ebc:	2300      	movs	r3, #0
}
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	3710      	adds	r7, #16
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bd80      	pop	{r7, pc}
 8008ec6:	bf00      	nop
 8008ec8:	200003c0 	.word	0x200003c0
 8008ecc:	200003ca 	.word	0x200003ca

08008ed0 <LoRaMenuInit>:
uint8_t LoRaPower;
uint8_t LoRaBw;
uint8_t LoRaSf;
uint8_t LoRaErrCode;

void LoRaMenuInit(){
 8008ed0:	b480      	push	{r7}
 8008ed2:	b083      	sub	sp, #12
 8008ed4:	af00      	add	r7, sp, #0
	digitNum[0] = 4;
 8008ed6:	4b15      	ldr	r3, [pc, #84]	@ (8008f2c <LoRaMenuInit+0x5c>)
 8008ed8:	2204      	movs	r2, #4
 8008eda:	701a      	strb	r2, [r3, #0]
	digitNum[1] = 3;
 8008edc:	4b13      	ldr	r3, [pc, #76]	@ (8008f2c <LoRaMenuInit+0x5c>)
 8008ede:	2203      	movs	r2, #3
 8008ee0:	705a      	strb	r2, [r3, #1]
	digitNum[2] = 3;
 8008ee2:	4b12      	ldr	r3, [pc, #72]	@ (8008f2c <LoRaMenuInit+0x5c>)
 8008ee4:	2203      	movs	r2, #3
 8008ee6:	709a      	strb	r2, [r3, #2]
	digitNum[3] = 5;
 8008ee8:	4b10      	ldr	r3, [pc, #64]	@ (8008f2c <LoRaMenuInit+0x5c>)
 8008eea:	2205      	movs	r2, #5
 8008eec:	70da      	strb	r2, [r3, #3]
	for(uint32_t i=4; i < DIGIT_LEN; i++){ //DIGIT_LEN
 8008eee:	2304      	movs	r3, #4
 8008ef0:	607b      	str	r3, [r7, #4]
 8008ef2:	e007      	b.n	8008f04 <LoRaMenuInit+0x34>
		digitNum[i]=0;
 8008ef4:	4a0d      	ldr	r2, [pc, #52]	@ (8008f2c <LoRaMenuInit+0x5c>)
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	4413      	add	r3, r2
 8008efa:	2200      	movs	r2, #0
 8008efc:	701a      	strb	r2, [r3, #0]
	for(uint32_t i=4; i < DIGIT_LEN; i++){ //DIGIT_LEN
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	3301      	adds	r3, #1
 8008f02:	607b      	str	r3, [r7, #4]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2b05      	cmp	r3, #5
 8008f08:	d9f4      	bls.n	8008ef4 <LoRaMenuInit+0x24>
	}

	LoRaPower = 17;
 8008f0a:	4b09      	ldr	r3, [pc, #36]	@ (8008f30 <LoRaMenuInit+0x60>)
 8008f0c:	2211      	movs	r2, #17
 8008f0e:	701a      	strb	r2, [r3, #0]
	LoRaBw = 9;
 8008f10:	4b08      	ldr	r3, [pc, #32]	@ (8008f34 <LoRaMenuInit+0x64>)
 8008f12:	2209      	movs	r2, #9
 8008f14:	701a      	strb	r2, [r3, #0]
	LoRaSf = 10;
 8008f16:	4b08      	ldr	r3, [pc, #32]	@ (8008f38 <LoRaMenuInit+0x68>)
 8008f18:	220a      	movs	r2, #10
 8008f1a:	701a      	strb	r2, [r3, #0]
	LoRaErrCode = 2;
 8008f1c:	4b07      	ldr	r3, [pc, #28]	@ (8008f3c <LoRaMenuInit+0x6c>)
 8008f1e:	2202      	movs	r2, #2
 8008f20:	701a      	strb	r2, [r3, #0]
}
 8008f22:	bf00      	nop
 8008f24:	370c      	adds	r7, #12
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bc80      	pop	{r7}
 8008f2a:	4770      	bx	lr
 8008f2c:	200003cc 	.word	0x200003cc
 8008f30:	200003d3 	.word	0x200003d3
 8008f34:	200003d4 	.word	0x200003d4
 8008f38:	200003d5 	.word	0x200003d5
 8008f3c:	200003d6 	.word	0x200003d6

08008f40 <printFreqMenu>:

//   

void printFreqMenu(struct PositionMenuStruct *MenuStructOld){
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b088      	sub	sp, #32
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
	static char freq[] = "Freq:";
	static char ext[] = "";
	char asciiChar[DIGIT_LEN+2];
	char asciiSymb[3];
	int8_t posInvert = -1;
 8008f48:	23ff      	movs	r3, #255	@ 0xff
 8008f4a:	77fb      	strb	r3, [r7, #31]
	char digitInvert = 0;
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	77bb      	strb	r3, [r7, #30]
	int32_t NewState = 0;
 8008f50:	2300      	movs	r3, #0
 8008f52:	61bb      	str	r3, [r7, #24]

	//    ,     
	if((MenuStructOld->PositionMarker == 1) && (MenuStructOld->PressKey == 0) && \
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	685b      	ldr	r3, [r3, #4]
 8008f58:	2b01      	cmp	r3, #1
 8008f5a:	d10e      	bne.n	8008f7a <printFreqMenu+0x3a>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	689b      	ldr	r3, [r3, #8]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d10a      	bne.n	8008f7a <printFreqMenu+0x3a>
			MenuStructOld->NestMenuItem == 0){
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	68db      	ldr	r3, [r3, #12]
	if((MenuStructOld->PositionMarker == 1) && (MenuStructOld->PressKey == 0) && \
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d106      	bne.n	8008f7a <printFreqMenu+0x3a>
		disp1color_DrawString_Invert(1, 0, FONTID_10X16F, (uint8_t*)freq);
 8008f6c:	4b7f      	ldr	r3, [pc, #508]	@ (800916c <printFreqMenu+0x22c>)
 8008f6e:	2201      	movs	r2, #1
 8008f70:	2100      	movs	r1, #0
 8008f72:	2001      	movs	r0, #1
 8008f74:	f001 fb2a 	bl	800a5cc <disp1color_DrawString_Invert>
 8008f78:	e005      	b.n	8008f86 <printFreqMenu+0x46>
	}
	else{ //  
		disp1color_DrawString(1, 0, FONTID_10X16F, (uint8_t*)freq);
 8008f7a:	4b7c      	ldr	r3, [pc, #496]	@ (800916c <printFreqMenu+0x22c>)
 8008f7c:	2201      	movs	r2, #1
 8008f7e:	2100      	movs	r1, #0
 8008f80:	2001      	movs	r0, #1
 8008f82:	f001 fad4 	bl	800a52e <disp1color_DrawString>
	}

	//         .
	if((MenuStructOld->PositionMarker == 1) && (MenuStructOld->NestMenuItem > 0) ){
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	685b      	ldr	r3, [r3, #4]
 8008f8a:	2b01      	cmp	r3, #1
 8008f8c:	d14c      	bne.n	8009028 <printFreqMenu+0xe8>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	68db      	ldr	r3, [r3, #12]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d048      	beq.n	8009028 <printFreqMenu+0xe8>
		NewState = MenuStructOld->NestPressUP - MenuStructOld->NestPressDown;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	695a      	ldr	r2, [r3, #20]
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	699b      	ldr	r3, [r3, #24]
 8008f9e:	1ad3      	subs	r3, r2, r3
 8008fa0:	61bb      	str	r3, [r7, #24]
		if(NewState!=0){ // .
 8008fa2:	69bb      	ldr	r3, [r7, #24]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d03f      	beq.n	8009028 <printFreqMenu+0xe8>

			while(NewState>0){
 8008fa8:	e018      	b.n	8008fdc <printFreqMenu+0x9c>
				NewState --;
 8008faa:	69bb      	ldr	r3, [r7, #24]
 8008fac:	3b01      	subs	r3, #1
 8008fae:	61bb      	str	r3, [r7, #24]
				digitNum[MenuStructOld->NestMenuItem-1]++;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	68db      	ldr	r3, [r3, #12]
 8008fb4:	3b01      	subs	r3, #1
 8008fb6:	4a6e      	ldr	r2, [pc, #440]	@ (8009170 <printFreqMenu+0x230>)
 8008fb8:	5cd2      	ldrb	r2, [r2, r3]
 8008fba:	3201      	adds	r2, #1
 8008fbc:	b2d1      	uxtb	r1, r2
 8008fbe:	4a6c      	ldr	r2, [pc, #432]	@ (8009170 <printFreqMenu+0x230>)
 8008fc0:	54d1      	strb	r1, [r2, r3]
				if(digitNum[MenuStructOld->NestMenuItem-1] >9){
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	68db      	ldr	r3, [r3, #12]
 8008fc6:	3b01      	subs	r3, #1
 8008fc8:	4a69      	ldr	r2, [pc, #420]	@ (8009170 <printFreqMenu+0x230>)
 8008fca:	5cd3      	ldrb	r3, [r2, r3]
 8008fcc:	2b09      	cmp	r3, #9
 8008fce:	d905      	bls.n	8008fdc <printFreqMenu+0x9c>
					digitNum[MenuStructOld->NestMenuItem-1] = 0;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	68db      	ldr	r3, [r3, #12]
 8008fd4:	3b01      	subs	r3, #1
 8008fd6:	4a66      	ldr	r2, [pc, #408]	@ (8009170 <printFreqMenu+0x230>)
 8008fd8:	2100      	movs	r1, #0
 8008fda:	54d1      	strb	r1, [r2, r3]
			while(NewState>0){
 8008fdc:	69bb      	ldr	r3, [r7, #24]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	dce3      	bgt.n	8008faa <printFreqMenu+0x6a>
				}
			}
			while(NewState < 0){
 8008fe2:	e018      	b.n	8009016 <printFreqMenu+0xd6>
				NewState ++;
 8008fe4:	69bb      	ldr	r3, [r7, #24]
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	61bb      	str	r3, [r7, #24]
				digitNum[MenuStructOld->NestMenuItem-1]--;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	68db      	ldr	r3, [r3, #12]
 8008fee:	3b01      	subs	r3, #1
 8008ff0:	4a5f      	ldr	r2, [pc, #380]	@ (8009170 <printFreqMenu+0x230>)
 8008ff2:	5cd2      	ldrb	r2, [r2, r3]
 8008ff4:	3a01      	subs	r2, #1
 8008ff6:	b2d1      	uxtb	r1, r2
 8008ff8:	4a5d      	ldr	r2, [pc, #372]	@ (8009170 <printFreqMenu+0x230>)
 8008ffa:	54d1      	strb	r1, [r2, r3]
				if(digitNum[MenuStructOld->NestMenuItem-1] == 255){
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	68db      	ldr	r3, [r3, #12]
 8009000:	3b01      	subs	r3, #1
 8009002:	4a5b      	ldr	r2, [pc, #364]	@ (8009170 <printFreqMenu+0x230>)
 8009004:	5cd3      	ldrb	r3, [r2, r3]
 8009006:	2bff      	cmp	r3, #255	@ 0xff
 8009008:	d105      	bne.n	8009016 <printFreqMenu+0xd6>
					digitNum[MenuStructOld->NestMenuItem-1] = 9;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	68db      	ldr	r3, [r3, #12]
 800900e:	3b01      	subs	r3, #1
 8009010:	4a57      	ldr	r2, [pc, #348]	@ (8009170 <printFreqMenu+0x230>)
 8009012:	2109      	movs	r1, #9
 8009014:	54d1      	strb	r1, [r2, r3]
			while(NewState < 0){
 8009016:	69bb      	ldr	r3, [r7, #24]
 8009018:	2b00      	cmp	r3, #0
 800901a:	dbe3      	blt.n	8008fe4 <printFreqMenu+0xa4>
				}
			}
			MenuStructOld->NestPressUP 	 = 0;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2200      	movs	r2, #0
 8009020:	615a      	str	r2, [r3, #20]
			MenuStructOld->NestPressDown = 0;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2200      	movs	r2, #0
 8009026:	619a      	str	r2, [r3, #24]
		}
	}

	//    
	//     
	for(uint32_t i=0; i < DIGIT_LEN+1; i++){
 8009028:	2300      	movs	r3, #0
 800902a:	617b      	str	r3, [r7, #20]
 800902c:	e05d      	b.n	80090ea <printFreqMenu+0x1aa>
		if(i!=3){
 800902e:	697b      	ldr	r3, [r7, #20]
 8009030:	2b03      	cmp	r3, #3
 8009032:	d051      	beq.n	80090d8 <printFreqMenu+0x198>
			if(i>3) {
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	2b03      	cmp	r3, #3
 8009038:	d926      	bls.n	8009088 <printFreqMenu+0x148>
				sprintf(asciiChar+i, "%d",digitNum[i-1]); // ??
 800903a:	f107 020c 	add.w	r2, r7, #12
 800903e:	697b      	ldr	r3, [r7, #20]
 8009040:	18d0      	adds	r0, r2, r3
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	3b01      	subs	r3, #1
 8009046:	4a4a      	ldr	r2, [pc, #296]	@ (8009170 <printFreqMenu+0x230>)
 8009048:	5cd3      	ldrb	r3, [r2, r3]
 800904a:	461a      	mov	r2, r3
 800904c:	4949      	ldr	r1, [pc, #292]	@ (8009174 <printFreqMenu+0x234>)
 800904e:	f001 fdf7 	bl	800ac40 <siprintf>
				if(((MenuStructOld->NestMenuItem - 1) == (i-1)) && (MenuStructOld->NestMenuItem > 0) \
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	68db      	ldr	r3, [r3, #12]
 8009056:	697a      	ldr	r2, [r7, #20]
 8009058:	429a      	cmp	r2, r3
 800905a:	d143      	bne.n	80090e4 <printFreqMenu+0x1a4>
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	68db      	ldr	r3, [r3, #12]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d03f      	beq.n	80090e4 <printFreqMenu+0x1a4>
						&& (MenuStructOld->PositionMarker ==1 )	){
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	685b      	ldr	r3, [r3, #4]
 8009068:	2b01      	cmp	r3, #1
 800906a:	d13b      	bne.n	80090e4 <printFreqMenu+0x1a4>
					asciiChar[i] = ' ';
 800906c:	f107 020c 	add.w	r2, r7, #12
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	4413      	add	r3, r2
 8009074:	2220      	movs	r2, #32
 8009076:	701a      	strb	r2, [r3, #0]
					posInvert = i;
 8009078:	697b      	ldr	r3, [r7, #20]
 800907a:	77fb      	strb	r3, [r7, #31]
					digitInvert = digitNum[i-1];
 800907c:	697b      	ldr	r3, [r7, #20]
 800907e:	3b01      	subs	r3, #1
 8009080:	4a3b      	ldr	r2, [pc, #236]	@ (8009170 <printFreqMenu+0x230>)
 8009082:	5cd3      	ldrb	r3, [r2, r3]
 8009084:	77bb      	strb	r3, [r7, #30]
 8009086:	e02d      	b.n	80090e4 <printFreqMenu+0x1a4>
				}
			}
			else {
				sprintf(asciiChar+i, "%d",digitNum[i]);
 8009088:	f107 020c 	add.w	r2, r7, #12
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	18d0      	adds	r0, r2, r3
 8009090:	4a37      	ldr	r2, [pc, #220]	@ (8009170 <printFreqMenu+0x230>)
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	4413      	add	r3, r2
 8009096:	781b      	ldrb	r3, [r3, #0]
 8009098:	461a      	mov	r2, r3
 800909a:	4936      	ldr	r1, [pc, #216]	@ (8009174 <printFreqMenu+0x234>)
 800909c:	f001 fdd0 	bl	800ac40 <siprintf>
				if(((MenuStructOld->NestMenuItem - 1) == (i)) && (MenuStructOld->NestMenuItem > 0) \
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	68db      	ldr	r3, [r3, #12]
 80090a4:	3b01      	subs	r3, #1
 80090a6:	697a      	ldr	r2, [r7, #20]
 80090a8:	429a      	cmp	r2, r3
 80090aa:	d11b      	bne.n	80090e4 <printFreqMenu+0x1a4>
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	68db      	ldr	r3, [r3, #12]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d017      	beq.n	80090e4 <printFreqMenu+0x1a4>
						&& (MenuStructOld->PositionMarker ==1 )){
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	685b      	ldr	r3, [r3, #4]
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d113      	bne.n	80090e4 <printFreqMenu+0x1a4>
									asciiChar[i] = ' ';
 80090bc:	f107 020c 	add.w	r2, r7, #12
 80090c0:	697b      	ldr	r3, [r7, #20]
 80090c2:	4413      	add	r3, r2
 80090c4:	2220      	movs	r2, #32
 80090c6:	701a      	strb	r2, [r3, #0]
									posInvert = i;
 80090c8:	697b      	ldr	r3, [r7, #20]
 80090ca:	77fb      	strb	r3, [r7, #31]
									digitInvert = digitNum[i];
 80090cc:	4a28      	ldr	r2, [pc, #160]	@ (8009170 <printFreqMenu+0x230>)
 80090ce:	697b      	ldr	r3, [r7, #20]
 80090d0:	4413      	add	r3, r2
 80090d2:	781b      	ldrb	r3, [r3, #0]
 80090d4:	77bb      	strb	r3, [r7, #30]
 80090d6:	e005      	b.n	80090e4 <printFreqMenu+0x1a4>
								}
			}
		}
		else asciiChar[i]=',';
 80090d8:	f107 020c 	add.w	r2, r7, #12
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	4413      	add	r3, r2
 80090e0:	222c      	movs	r2, #44	@ 0x2c
 80090e2:	701a      	strb	r2, [r3, #0]
	for(uint32_t i=0; i < DIGIT_LEN+1; i++){
 80090e4:	697b      	ldr	r3, [r7, #20]
 80090e6:	3301      	adds	r3, #1
 80090e8:	617b      	str	r3, [r7, #20]
 80090ea:	697b      	ldr	r3, [r7, #20]
 80090ec:	2b06      	cmp	r3, #6
 80090ee:	d99e      	bls.n	800902e <printFreqMenu+0xee>
	}

	//  
	disp1color_DrawString(4*10-3, 0, FONTID_10X16F, (uint8_t*)asciiChar);
 80090f0:	f107 030c 	add.w	r3, r7, #12
 80090f4:	2201      	movs	r2, #1
 80090f6:	2100      	movs	r1, #0
 80090f8:	2025      	movs	r0, #37	@ 0x25
 80090fa:	f001 fa18 	bl	800a52e <disp1color_DrawString>
	//    
	if(posInvert > -1){
 80090fe:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009102:	2b00      	cmp	r3, #0
 8009104:	db27      	blt.n	8009156 <printFreqMenu+0x216>
		sprintf(asciiSymb,"%d", digitInvert);
 8009106:	7fba      	ldrb	r2, [r7, #30]
 8009108:	f107 0308 	add.w	r3, r7, #8
 800910c:	4919      	ldr	r1, [pc, #100]	@ (8009174 <printFreqMenu+0x234>)
 800910e:	4618      	mov	r0, r3
 8009110:	f001 fd96 	bl	800ac40 <siprintf>
		//     
		if(posInvert>3){
 8009114:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009118:	2b03      	cmp	r3, #3
 800911a:	dd0e      	ble.n	800913a <printFreqMenu+0x1fa>
			disp1color_DrawString_Invert(4*10 +posInvert*10 - 15 , 0, FONTID_10X16F, (uint8_t*)asciiSymb);
 800911c:	7ffb      	ldrb	r3, [r7, #31]
 800911e:	461a      	mov	r2, r3
 8009120:	0092      	lsls	r2, r2, #2
 8009122:	4413      	add	r3, r2
 8009124:	005b      	lsls	r3, r3, #1
 8009126:	b2db      	uxtb	r3, r3
 8009128:	3319      	adds	r3, #25
 800912a:	b2d8      	uxtb	r0, r3
 800912c:	f107 0308 	add.w	r3, r7, #8
 8009130:	2201      	movs	r2, #1
 8009132:	2100      	movs	r1, #0
 8009134:	f001 fa4a 	bl	800a5cc <disp1color_DrawString_Invert>
 8009138:	e00d      	b.n	8009156 <printFreqMenu+0x216>
		}
		else{
			disp1color_DrawString_Invert(4*10  + posInvert*10 -5 , 0, FONTID_10X16F, (uint8_t*)asciiSymb);
 800913a:	7ffb      	ldrb	r3, [r7, #31]
 800913c:	461a      	mov	r2, r3
 800913e:	0092      	lsls	r2, r2, #2
 8009140:	4413      	add	r3, r2
 8009142:	005b      	lsls	r3, r3, #1
 8009144:	b2db      	uxtb	r3, r3
 8009146:	3323      	adds	r3, #35	@ 0x23
 8009148:	b2d8      	uxtb	r0, r3
 800914a:	f107 0308 	add.w	r3, r7, #8
 800914e:	2201      	movs	r2, #1
 8009150:	2100      	movs	r1, #0
 8009152:	f001 fa3b 	bl	800a5cc <disp1color_DrawString_Invert>
		}
	}

	// 
	disp1color_DrawString(4*10 + 6*10 -4, 0, FONTID_10X16F, (uint8_t*)ext);
 8009156:	4b08      	ldr	r3, [pc, #32]	@ (8009178 <printFreqMenu+0x238>)
 8009158:	2201      	movs	r2, #1
 800915a:	2100      	movs	r1, #0
 800915c:	2060      	movs	r0, #96	@ 0x60
 800915e:	f001 f9e6 	bl	800a52e <disp1color_DrawString>
}
 8009162:	bf00      	nop
 8009164:	3720      	adds	r7, #32
 8009166:	46bd      	mov	sp, r7
 8009168:	bd80      	pop	{r7, pc}
 800916a:	bf00      	nop
 800916c:	20000014 	.word	0x20000014
 8009170:	200003cc 	.word	0x200003cc
 8009174:	0800b700 	.word	0x0800b700
 8009178:	2000001c 	.word	0x2000001c

0800917c <printPowerMenu>:


//  .
void printPowerMenu(struct PositionMenuStruct *MenuStructOld){
 800917c:	b580      	push	{r7, lr}
 800917e:	b084      	sub	sp, #16
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
	char asciiChar[2];
	static char menu[] = "Power:";
	static char exten[] = "dBm";
	int32_t NewState = 0;
 8009184:	2300      	movs	r3, #0
 8009186:	60fb      	str	r3, [r7, #12]

	//    ,     
	if((MenuStructOld->PositionMarker == 2) && (MenuStructOld->PressKey == 0) && \
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	685b      	ldr	r3, [r3, #4]
 800918c:	2b02      	cmp	r3, #2
 800918e:	d10e      	bne.n	80091ae <printPowerMenu+0x32>
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	689b      	ldr	r3, [r3, #8]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d10a      	bne.n	80091ae <printPowerMenu+0x32>
			(MenuStructOld->NestMenuItem == 0)){
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	68db      	ldr	r3, [r3, #12]
	if((MenuStructOld->PositionMarker == 2) && (MenuStructOld->PressKey == 0) && \
 800919c:	2b00      	cmp	r3, #0
 800919e:	d106      	bne.n	80091ae <printPowerMenu+0x32>
			disp1color_DrawString_Invert(1, 18, FONTID_10X16F, (uint8_t*)menu);
 80091a0:	4b41      	ldr	r3, [pc, #260]	@ (80092a8 <printPowerMenu+0x12c>)
 80091a2:	2201      	movs	r2, #1
 80091a4:	2112      	movs	r1, #18
 80091a6:	2001      	movs	r0, #1
 80091a8:	f001 fa10 	bl	800a5cc <disp1color_DrawString_Invert>
 80091ac:	e005      	b.n	80091ba <printPowerMenu+0x3e>
	}
	else{ //  ,   .
			disp1color_DrawString(1, 18, FONTID_10X16F, (uint8_t*)menu);
 80091ae:	4b3e      	ldr	r3, [pc, #248]	@ (80092a8 <printPowerMenu+0x12c>)
 80091b0:	2201      	movs	r2, #1
 80091b2:	2112      	movs	r1, #18
 80091b4:	2001      	movs	r0, #1
 80091b6:	f001 f9ba 	bl	800a52e <disp1color_DrawString>
	}

	if(MenuStructOld->PositionMarker ==2){
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	2b02      	cmp	r3, #2
 80091c0:	d109      	bne.n	80091d6 <printPowerMenu+0x5a>
		if(MenuStructOld->NestMenuItem >1){
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	68db      	ldr	r3, [r3, #12]
 80091c6:	2b01      	cmp	r3, #1
 80091c8:	d905      	bls.n	80091d6 <printPowerMenu+0x5a>
			MenuStructOld->NestMenuItem =0;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2200      	movs	r2, #0
 80091ce:	60da      	str	r2, [r3, #12]
			MenuStructOld->PressKey = 0;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2200      	movs	r2, #0
 80091d4:	609a      	str	r2, [r3, #8]
		}
	}


	if((MenuStructOld->PositionMarker == 2) && (MenuStructOld->NestMenuItem > 0) ){
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	685b      	ldr	r3, [r3, #4]
 80091da:	2b02      	cmp	r3, #2
 80091dc:	d13a      	bne.n	8009254 <printPowerMenu+0xd8>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	68db      	ldr	r3, [r3, #12]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d036      	beq.n	8009254 <printPowerMenu+0xd8>
			NewState = MenuStructOld->NestPressUP - MenuStructOld->NestPressDown;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	695a      	ldr	r2, [r3, #20]
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	699b      	ldr	r3, [r3, #24]
 80091ee:	1ad3      	subs	r3, r2, r3
 80091f0:	60fb      	str	r3, [r7, #12]
			if(NewState!=0){ // .
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d02d      	beq.n	8009254 <printPowerMenu+0xd8>

				while(NewState>0){
 80091f8:	e00f      	b.n	800921a <printPowerMenu+0x9e>
					NewState --;
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	3b01      	subs	r3, #1
 80091fe:	60fb      	str	r3, [r7, #12]
					LoRaPower++;
 8009200:	4b2a      	ldr	r3, [pc, #168]	@ (80092ac <printPowerMenu+0x130>)
 8009202:	781b      	ldrb	r3, [r3, #0]
 8009204:	3301      	adds	r3, #1
 8009206:	b2da      	uxtb	r2, r3
 8009208:	4b28      	ldr	r3, [pc, #160]	@ (80092ac <printPowerMenu+0x130>)
 800920a:	701a      	strb	r2, [r3, #0]
					if(LoRaPower >17){
 800920c:	4b27      	ldr	r3, [pc, #156]	@ (80092ac <printPowerMenu+0x130>)
 800920e:	781b      	ldrb	r3, [r3, #0]
 8009210:	2b11      	cmp	r3, #17
 8009212:	d902      	bls.n	800921a <printPowerMenu+0x9e>
						LoRaPower = 5;
 8009214:	4b25      	ldr	r3, [pc, #148]	@ (80092ac <printPowerMenu+0x130>)
 8009216:	2205      	movs	r2, #5
 8009218:	701a      	strb	r2, [r3, #0]
				while(NewState>0){
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	2b00      	cmp	r3, #0
 800921e:	dcec      	bgt.n	80091fa <printPowerMenu+0x7e>
					}
				}
				while(NewState < 0){
 8009220:	e00f      	b.n	8009242 <printPowerMenu+0xc6>
					NewState ++;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	3301      	adds	r3, #1
 8009226:	60fb      	str	r3, [r7, #12]
					LoRaPower--;
 8009228:	4b20      	ldr	r3, [pc, #128]	@ (80092ac <printPowerMenu+0x130>)
 800922a:	781b      	ldrb	r3, [r3, #0]
 800922c:	3b01      	subs	r3, #1
 800922e:	b2da      	uxtb	r2, r3
 8009230:	4b1e      	ldr	r3, [pc, #120]	@ (80092ac <printPowerMenu+0x130>)
 8009232:	701a      	strb	r2, [r3, #0]
					if(LoRaPower < 5){
 8009234:	4b1d      	ldr	r3, [pc, #116]	@ (80092ac <printPowerMenu+0x130>)
 8009236:	781b      	ldrb	r3, [r3, #0]
 8009238:	2b04      	cmp	r3, #4
 800923a:	d802      	bhi.n	8009242 <printPowerMenu+0xc6>
						LoRaPower = 17;
 800923c:	4b1b      	ldr	r3, [pc, #108]	@ (80092ac <printPowerMenu+0x130>)
 800923e:	2211      	movs	r2, #17
 8009240:	701a      	strb	r2, [r3, #0]
				while(NewState < 0){
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	2b00      	cmp	r3, #0
 8009246:	dbec      	blt.n	8009222 <printPowerMenu+0xa6>
					}
				}
				MenuStructOld->NestPressUP 	 = 0;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2200      	movs	r2, #0
 800924c:	615a      	str	r2, [r3, #20]
				MenuStructOld->NestPressDown = 0;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	2200      	movs	r2, #0
 8009252:	619a      	str	r2, [r3, #24]

			}
		}
	sprintf(asciiChar, "%d",LoRaPower);
 8009254:	4b15      	ldr	r3, [pc, #84]	@ (80092ac <printPowerMenu+0x130>)
 8009256:	781b      	ldrb	r3, [r3, #0]
 8009258:	461a      	mov	r2, r3
 800925a:	f107 0308 	add.w	r3, r7, #8
 800925e:	4914      	ldr	r1, [pc, #80]	@ (80092b0 <printPowerMenu+0x134>)
 8009260:	4618      	mov	r0, r3
 8009262:	f001 fced 	bl	800ac40 <siprintf>
	//  
//	(MenuStructOld->PressKey ==1) &&
	if((MenuStructOld->NestMenuItem > 0) \
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	68db      	ldr	r3, [r3, #12]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d00b      	beq.n	8009286 <printPowerMenu+0x10a>
			&& (MenuStructOld->PositionMarker ==2) ){
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	2b02      	cmp	r3, #2
 8009274:	d107      	bne.n	8009286 <printPowerMenu+0x10a>
		disp1color_DrawString_Invert(5*10 + 2, 18, FONTID_10X16F, (uint8_t*)asciiChar);
 8009276:	f107 0308 	add.w	r3, r7, #8
 800927a:	2201      	movs	r2, #1
 800927c:	2112      	movs	r1, #18
 800927e:	2034      	movs	r0, #52	@ 0x34
 8009280:	f001 f9a4 	bl	800a5cc <disp1color_DrawString_Invert>
 8009284:	e006      	b.n	8009294 <printPowerMenu+0x118>
	}
	else {
		disp1color_DrawString(5*10 + 2 , 18, FONTID_10X16F, (uint8_t*)asciiChar);
 8009286:	f107 0308 	add.w	r3, r7, #8
 800928a:	2201      	movs	r2, #1
 800928c:	2112      	movs	r1, #18
 800928e:	2034      	movs	r0, #52	@ 0x34
 8009290:	f001 f94d 	bl	800a52e <disp1color_DrawString>
	}
	// 
	disp1color_DrawString(5*10 + 2*10 +2 , 18, FONTID_10X16F, (uint8_t*)exten);
 8009294:	4b07      	ldr	r3, [pc, #28]	@ (80092b4 <printPowerMenu+0x138>)
 8009296:	2201      	movs	r2, #1
 8009298:	2112      	movs	r1, #18
 800929a:	2048      	movs	r0, #72	@ 0x48
 800929c:	f001 f947 	bl	800a52e <disp1color_DrawString>
}
 80092a0:	bf00      	nop
 80092a2:	3710      	adds	r7, #16
 80092a4:	46bd      	mov	sp, r7
 80092a6:	bd80      	pop	{r7, pc}
 80092a8:	20000020 	.word	0x20000020
 80092ac:	200003d3 	.word	0x200003d3
 80092b0:	0800b700 	.word	0x0800b700
 80092b4:	20000028 	.word	0x20000028

080092b8 <printSignalBw>:

void printSignalBw(struct PositionMenuStruct *MenuStructOld){
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b084      	sub	sp, #16
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
	static char BwMenu[] = "Bw:";
	static char *Exten2[] = { "7,8", "10,4", "15,6", "20,8", "31,2",
					   "41,6", "62,5", "125","250", "500", "" };
	int32_t NewState = 0;
 80092c0:	2300      	movs	r3, #0
 80092c2:	60fb      	str	r3, [r7, #12]


	//    ,     
	if((MenuStructOld->PositionMarker == 3) && (MenuStructOld->PressKey == 0) && \
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	685b      	ldr	r3, [r3, #4]
 80092c8:	2b03      	cmp	r3, #3
 80092ca:	d10e      	bne.n	80092ea <printSignalBw+0x32>
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	689b      	ldr	r3, [r3, #8]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d10a      	bne.n	80092ea <printSignalBw+0x32>
			(MenuStructOld->NestMenuItem == 0)){
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	68db      	ldr	r3, [r3, #12]
	if((MenuStructOld->PositionMarker == 3) && (MenuStructOld->PressKey == 0) && \
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d106      	bne.n	80092ea <printSignalBw+0x32>
			disp1color_DrawString_Invert(1, 36, FONTID_10X16F, (uint8_t*)BwMenu);
 80092dc:	4b41      	ldr	r3, [pc, #260]	@ (80093e4 <printSignalBw+0x12c>)
 80092de:	2201      	movs	r2, #1
 80092e0:	2124      	movs	r1, #36	@ 0x24
 80092e2:	2001      	movs	r0, #1
 80092e4:	f001 f972 	bl	800a5cc <disp1color_DrawString_Invert>
 80092e8:	e005      	b.n	80092f6 <printSignalBw+0x3e>
	}
	else{ //  ,   .
			disp1color_DrawString(1, 36, FONTID_10X16F, (uint8_t*)BwMenu);
 80092ea:	4b3e      	ldr	r3, [pc, #248]	@ (80093e4 <printSignalBw+0x12c>)
 80092ec:	2201      	movs	r2, #1
 80092ee:	2124      	movs	r1, #36	@ 0x24
 80092f0:	2001      	movs	r0, #1
 80092f2:	f001 f91c 	bl	800a52e <disp1color_DrawString>
	}

	if(MenuStructOld->PositionMarker == 3){
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	685b      	ldr	r3, [r3, #4]
 80092fa:	2b03      	cmp	r3, #3
 80092fc:	d109      	bne.n	8009312 <printSignalBw+0x5a>
		if(MenuStructOld->NestMenuItem >1){
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	68db      	ldr	r3, [r3, #12]
 8009302:	2b01      	cmp	r3, #1
 8009304:	d905      	bls.n	8009312 <printSignalBw+0x5a>
			MenuStructOld->NestMenuItem =0;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	2200      	movs	r2, #0
 800930a:	60da      	str	r2, [r3, #12]
			MenuStructOld->PressKey = 0;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2200      	movs	r2, #0
 8009310:	609a      	str	r2, [r3, #8]
		}
	}

	if((MenuStructOld->PositionMarker == 3) && (MenuStructOld->NestMenuItem > 0) ){
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	685b      	ldr	r3, [r3, #4]
 8009316:	2b03      	cmp	r3, #3
 8009318:	d13a      	bne.n	8009390 <printSignalBw+0xd8>
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	68db      	ldr	r3, [r3, #12]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d036      	beq.n	8009390 <printSignalBw+0xd8>
			NewState = MenuStructOld->NestPressUP - MenuStructOld->NestPressDown;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	695a      	ldr	r2, [r3, #20]
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	699b      	ldr	r3, [r3, #24]
 800932a:	1ad3      	subs	r3, r2, r3
 800932c:	60fb      	str	r3, [r7, #12]
			if(NewState!=0){ // .
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d02d      	beq.n	8009390 <printSignalBw+0xd8>

				while(NewState>0){
 8009334:	e00f      	b.n	8009356 <printSignalBw+0x9e>
					NewState --;
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	3b01      	subs	r3, #1
 800933a:	60fb      	str	r3, [r7, #12]
					LoRaBw++;
 800933c:	4b2a      	ldr	r3, [pc, #168]	@ (80093e8 <printSignalBw+0x130>)
 800933e:	781b      	ldrb	r3, [r3, #0]
 8009340:	3301      	adds	r3, #1
 8009342:	b2da      	uxtb	r2, r3
 8009344:	4b28      	ldr	r3, [pc, #160]	@ (80093e8 <printSignalBw+0x130>)
 8009346:	701a      	strb	r2, [r3, #0]
					if(LoRaBw > 9){
 8009348:	4b27      	ldr	r3, [pc, #156]	@ (80093e8 <printSignalBw+0x130>)
 800934a:	781b      	ldrb	r3, [r3, #0]
 800934c:	2b09      	cmp	r3, #9
 800934e:	d902      	bls.n	8009356 <printSignalBw+0x9e>
						LoRaBw = 0;
 8009350:	4b25      	ldr	r3, [pc, #148]	@ (80093e8 <printSignalBw+0x130>)
 8009352:	2200      	movs	r2, #0
 8009354:	701a      	strb	r2, [r3, #0]
				while(NewState>0){
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	2b00      	cmp	r3, #0
 800935a:	dcec      	bgt.n	8009336 <printSignalBw+0x7e>
					}
				}
				while(NewState < 0){
 800935c:	e00f      	b.n	800937e <printSignalBw+0xc6>
					NewState ++;
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	3301      	adds	r3, #1
 8009362:	60fb      	str	r3, [r7, #12]
					LoRaBw--;
 8009364:	4b20      	ldr	r3, [pc, #128]	@ (80093e8 <printSignalBw+0x130>)
 8009366:	781b      	ldrb	r3, [r3, #0]
 8009368:	3b01      	subs	r3, #1
 800936a:	b2da      	uxtb	r2, r3
 800936c:	4b1e      	ldr	r3, [pc, #120]	@ (80093e8 <printSignalBw+0x130>)
 800936e:	701a      	strb	r2, [r3, #0]
					if(LoRaBw == 255){
 8009370:	4b1d      	ldr	r3, [pc, #116]	@ (80093e8 <printSignalBw+0x130>)
 8009372:	781b      	ldrb	r3, [r3, #0]
 8009374:	2bff      	cmp	r3, #255	@ 0xff
 8009376:	d102      	bne.n	800937e <printSignalBw+0xc6>
						LoRaBw = 9;
 8009378:	4b1b      	ldr	r3, [pc, #108]	@ (80093e8 <printSignalBw+0x130>)
 800937a:	2209      	movs	r2, #9
 800937c:	701a      	strb	r2, [r3, #0]
				while(NewState < 0){
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	2b00      	cmp	r3, #0
 8009382:	dbec      	blt.n	800935e <printSignalBw+0xa6>
					}
				}
				MenuStructOld->NestPressUP 	 = 0;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2200      	movs	r2, #0
 8009388:	615a      	str	r2, [r3, #20]
				MenuStructOld->NestPressDown = 0;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2200      	movs	r2, #0
 800938e:	619a      	str	r2, [r3, #24]

			}
		}
	//  
	if((MenuStructOld->NestMenuItem > 0) \
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	68db      	ldr	r3, [r3, #12]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d00f      	beq.n	80093b8 <printSignalBw+0x100>
				&& (MenuStructOld->PositionMarker == 3) ){
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	685b      	ldr	r3, [r3, #4]
 800939c:	2b03      	cmp	r3, #3
 800939e:	d10b      	bne.n	80093b8 <printSignalBw+0x100>
		disp1color_DrawString_Invert(4*10 + 2, 36, FONTID_10X16F, \
 80093a0:	4b11      	ldr	r3, [pc, #68]	@ (80093e8 <printSignalBw+0x130>)
 80093a2:	781b      	ldrb	r3, [r3, #0]
 80093a4:	461a      	mov	r2, r3
				(uint8_t*)(Exten2[LoRaBw]));
 80093a6:	4b11      	ldr	r3, [pc, #68]	@ (80093ec <printSignalBw+0x134>)
 80093a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
		disp1color_DrawString_Invert(4*10 + 2, 36, FONTID_10X16F, \
 80093ac:	2201      	movs	r2, #1
 80093ae:	2124      	movs	r1, #36	@ 0x24
 80093b0:	202a      	movs	r0, #42	@ 0x2a
 80093b2:	f001 f90b 	bl	800a5cc <disp1color_DrawString_Invert>
 80093b6:	e00a      	b.n	80093ce <printSignalBw+0x116>
	}
	else {
		disp1color_DrawString(4*10 , 36, FONTID_10X16F, \
 80093b8:	4b0b      	ldr	r3, [pc, #44]	@ (80093e8 <printSignalBw+0x130>)
 80093ba:	781b      	ldrb	r3, [r3, #0]
 80093bc:	461a      	mov	r2, r3
				(uint8_t*)(Exten2[LoRaBw]));
 80093be:	4b0b      	ldr	r3, [pc, #44]	@ (80093ec <printSignalBw+0x134>)
 80093c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
		disp1color_DrawString(4*10 , 36, FONTID_10X16F, \
 80093c4:	2201      	movs	r2, #1
 80093c6:	2124      	movs	r1, #36	@ 0x24
 80093c8:	2028      	movs	r0, #40	@ 0x28
 80093ca:	f001 f8b0 	bl	800a52e <disp1color_DrawString>
	}
	// 
	disp1color_DrawString(4*10 + 4*10 + 2 , 36 , FONTID_10X16F, (uint8_t*)(Exten2[10]));
 80093ce:	4b07      	ldr	r3, [pc, #28]	@ (80093ec <printSignalBw+0x134>)
 80093d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093d2:	2201      	movs	r2, #1
 80093d4:	2124      	movs	r1, #36	@ 0x24
 80093d6:	2052      	movs	r0, #82	@ 0x52
 80093d8:	f001 f8a9 	bl	800a52e <disp1color_DrawString>

}
 80093dc:	bf00      	nop
 80093de:	3710      	adds	r7, #16
 80093e0:	46bd      	mov	sp, r7
 80093e2:	bd80      	pop	{r7, pc}
 80093e4:	2000002c 	.word	0x2000002c
 80093e8:	200003d4 	.word	0x200003d4
 80093ec:	20000030 	.word	0x20000030

080093f0 <printSfMenu>:

void printSfMenu( struct PositionMenuStruct *MenuStructOld){
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b086      	sub	sp, #24
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
	static char CharSF[] = "SF:";
	static char Exten3[] = "chips";
	int32_t NewState;
	char asciiSymb[2];
	int digitPrint = 1;
 80093f8:	2301      	movs	r3, #1
 80093fa:	613b      	str	r3, [r7, #16]

	digitPrint = digitPrint << LoRaSf;
 80093fc:	4b4c      	ldr	r3, [pc, #304]	@ (8009530 <printSfMenu+0x140>)
 80093fe:	781b      	ldrb	r3, [r3, #0]
 8009400:	461a      	mov	r2, r3
 8009402:	693b      	ldr	r3, [r7, #16]
 8009404:	4093      	lsls	r3, r2
 8009406:	613b      	str	r3, [r7, #16]
	sprintf(asciiSymb,"%d", digitPrint);
 8009408:	f107 030c 	add.w	r3, r7, #12
 800940c:	693a      	ldr	r2, [r7, #16]
 800940e:	4949      	ldr	r1, [pc, #292]	@ (8009534 <printSfMenu+0x144>)
 8009410:	4618      	mov	r0, r3
 8009412:	f001 fc15 	bl	800ac40 <siprintf>

	//    ,     
	if((MenuStructOld->PositionMarker == 1) && (MenuStructOld->PressKey == 0) && \
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	685b      	ldr	r3, [r3, #4]
 800941a:	2b01      	cmp	r3, #1
 800941c:	d10e      	bne.n	800943c <printSfMenu+0x4c>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	689b      	ldr	r3, [r3, #8]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d10a      	bne.n	800943c <printSfMenu+0x4c>
			(MenuStructOld->NestMenuItem == 0)){
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	68db      	ldr	r3, [r3, #12]
	if((MenuStructOld->PositionMarker == 1) && (MenuStructOld->PressKey == 0) && \
 800942a:	2b00      	cmp	r3, #0
 800942c:	d106      	bne.n	800943c <printSfMenu+0x4c>
			disp1color_DrawString_Invert(1, 0, FONTID_10X16F, (uint8_t*)CharSF);
 800942e:	4b42      	ldr	r3, [pc, #264]	@ (8009538 <printSfMenu+0x148>)
 8009430:	2201      	movs	r2, #1
 8009432:	2100      	movs	r1, #0
 8009434:	2001      	movs	r0, #1
 8009436:	f001 f8c9 	bl	800a5cc <disp1color_DrawString_Invert>
 800943a:	e005      	b.n	8009448 <printSfMenu+0x58>
	}
	else{ //  ,   .
			disp1color_DrawString(1, 0, FONTID_10X16F, (uint8_t*)CharSF);
 800943c:	4b3e      	ldr	r3, [pc, #248]	@ (8009538 <printSfMenu+0x148>)
 800943e:	2201      	movs	r2, #1
 8009440:	2100      	movs	r1, #0
 8009442:	2001      	movs	r0, #1
 8009444:	f001 f873 	bl	800a52e <disp1color_DrawString>
	}

	if(MenuStructOld->PositionMarker == 1){
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	685b      	ldr	r3, [r3, #4]
 800944c:	2b01      	cmp	r3, #1
 800944e:	d109      	bne.n	8009464 <printSfMenu+0x74>
		if(MenuStructOld->NestMenuItem >1){
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	68db      	ldr	r3, [r3, #12]
 8009454:	2b01      	cmp	r3, #1
 8009456:	d905      	bls.n	8009464 <printSfMenu+0x74>
			MenuStructOld->NestMenuItem =0;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2200      	movs	r2, #0
 800945c:	60da      	str	r2, [r3, #12]
			MenuStructOld->PressKey = 0;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	2200      	movs	r2, #0
 8009462:	609a      	str	r2, [r3, #8]
		}
	}

	if((MenuStructOld->PositionMarker == 1) && (MenuStructOld->NestMenuItem > 0) ){
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	2b01      	cmp	r3, #1
 800946a:	d13a      	bne.n	80094e2 <printSfMenu+0xf2>
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	68db      	ldr	r3, [r3, #12]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d036      	beq.n	80094e2 <printSfMenu+0xf2>
			NewState = MenuStructOld->NestPressUP - MenuStructOld->NestPressDown;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	695a      	ldr	r2, [r3, #20]
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	699b      	ldr	r3, [r3, #24]
 800947c:	1ad3      	subs	r3, r2, r3
 800947e:	617b      	str	r3, [r7, #20]
			if(NewState!=0){ // .
 8009480:	697b      	ldr	r3, [r7, #20]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d02d      	beq.n	80094e2 <printSfMenu+0xf2>

				while(NewState>0){
 8009486:	e00f      	b.n	80094a8 <printSfMenu+0xb8>
					NewState --;
 8009488:	697b      	ldr	r3, [r7, #20]
 800948a:	3b01      	subs	r3, #1
 800948c:	617b      	str	r3, [r7, #20]
					LoRaSf++;
 800948e:	4b28      	ldr	r3, [pc, #160]	@ (8009530 <printSfMenu+0x140>)
 8009490:	781b      	ldrb	r3, [r3, #0]
 8009492:	3301      	adds	r3, #1
 8009494:	b2da      	uxtb	r2, r3
 8009496:	4b26      	ldr	r3, [pc, #152]	@ (8009530 <printSfMenu+0x140>)
 8009498:	701a      	strb	r2, [r3, #0]
					if(LoRaSf > 12){
 800949a:	4b25      	ldr	r3, [pc, #148]	@ (8009530 <printSfMenu+0x140>)
 800949c:	781b      	ldrb	r3, [r3, #0]
 800949e:	2b0c      	cmp	r3, #12
 80094a0:	d902      	bls.n	80094a8 <printSfMenu+0xb8>
						LoRaSf = 6;
 80094a2:	4b23      	ldr	r3, [pc, #140]	@ (8009530 <printSfMenu+0x140>)
 80094a4:	2206      	movs	r2, #6
 80094a6:	701a      	strb	r2, [r3, #0]
				while(NewState>0){
 80094a8:	697b      	ldr	r3, [r7, #20]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	dcec      	bgt.n	8009488 <printSfMenu+0x98>
					}
				}
				while(NewState < 0){
 80094ae:	e00f      	b.n	80094d0 <printSfMenu+0xe0>
					NewState ++;
 80094b0:	697b      	ldr	r3, [r7, #20]
 80094b2:	3301      	adds	r3, #1
 80094b4:	617b      	str	r3, [r7, #20]
					LoRaSf--;
 80094b6:	4b1e      	ldr	r3, [pc, #120]	@ (8009530 <printSfMenu+0x140>)
 80094b8:	781b      	ldrb	r3, [r3, #0]
 80094ba:	3b01      	subs	r3, #1
 80094bc:	b2da      	uxtb	r2, r3
 80094be:	4b1c      	ldr	r3, [pc, #112]	@ (8009530 <printSfMenu+0x140>)
 80094c0:	701a      	strb	r2, [r3, #0]
					if(LoRaSf < 6){
 80094c2:	4b1b      	ldr	r3, [pc, #108]	@ (8009530 <printSfMenu+0x140>)
 80094c4:	781b      	ldrb	r3, [r3, #0]
 80094c6:	2b05      	cmp	r3, #5
 80094c8:	d802      	bhi.n	80094d0 <printSfMenu+0xe0>
						LoRaSf = 12;
 80094ca:	4b19      	ldr	r3, [pc, #100]	@ (8009530 <printSfMenu+0x140>)
 80094cc:	220c      	movs	r2, #12
 80094ce:	701a      	strb	r2, [r3, #0]
				while(NewState < 0){
 80094d0:	697b      	ldr	r3, [r7, #20]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	dbec      	blt.n	80094b0 <printSfMenu+0xc0>
					}
				}
				MenuStructOld->NestPressUP 	 = 0;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2200      	movs	r2, #0
 80094da:	615a      	str	r2, [r3, #20]
				MenuStructOld->NestPressDown = 0;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2200      	movs	r2, #0
 80094e0:	619a      	str	r2, [r3, #24]

			}
	}
			//  
			if((MenuStructOld->NestMenuItem > 0) \
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	68db      	ldr	r3, [r3, #12]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d011      	beq.n	800950e <printSfMenu+0x11e>
					&& (MenuStructOld->PositionMarker == 1) ){
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	685b      	ldr	r3, [r3, #4]
 80094ee:	2b01      	cmp	r3, #1
 80094f0:	d10d      	bne.n	800950e <printSfMenu+0x11e>
				digitPrint = digitPrint << LoRaSf;
 80094f2:	4b0f      	ldr	r3, [pc, #60]	@ (8009530 <printSfMenu+0x140>)
 80094f4:	781b      	ldrb	r3, [r3, #0]
 80094f6:	461a      	mov	r2, r3
 80094f8:	693b      	ldr	r3, [r7, #16]
 80094fa:	4093      	lsls	r3, r2
 80094fc:	613b      	str	r3, [r7, #16]
				disp1color_DrawString_Invert(3*10 +2 , 0, FONTID_10X16F, (uint8_t*) asciiSymb);
 80094fe:	f107 030c 	add.w	r3, r7, #12
 8009502:	2201      	movs	r2, #1
 8009504:	2100      	movs	r1, #0
 8009506:	2020      	movs	r0, #32
 8009508:	f001 f860 	bl	800a5cc <disp1color_DrawString_Invert>
 800950c:	e006      	b.n	800951c <printSfMenu+0x12c>
			}
			else {
				disp1color_DrawString(3*10 +2 , 0, FONTID_10X16F, (uint8_t*) asciiSymb);
 800950e:	f107 030c 	add.w	r3, r7, #12
 8009512:	2201      	movs	r2, #1
 8009514:	2100      	movs	r1, #0
 8009516:	2020      	movs	r0, #32
 8009518:	f001 f809 	bl	800a52e <disp1color_DrawString>
			}
			// 
			disp1color_DrawString(3*10 + 4*10 + 2 ,0 , FONTID_10X16F, (uint8_t*)Exten3);
 800951c:	4b07      	ldr	r3, [pc, #28]	@ (800953c <printSfMenu+0x14c>)
 800951e:	2201      	movs	r2, #1
 8009520:	2100      	movs	r1, #0
 8009522:	2048      	movs	r0, #72	@ 0x48
 8009524:	f001 f803 	bl	800a52e <disp1color_DrawString>
}
 8009528:	bf00      	nop
 800952a:	3718      	adds	r7, #24
 800952c:	46bd      	mov	sp, r7
 800952e:	bd80      	pop	{r7, pc}
 8009530:	200003d5 	.word	0x200003d5
 8009534:	0800b700 	.word	0x0800b700
 8009538:	2000005c 	.word	0x2000005c
 800953c:	20000060 	.word	0x20000060

08009540 <printErrCod>:

void printErrCod(struct PositionMenuStruct *MenuStructOld){
 8009540:	b580      	push	{r7, lr}
 8009542:	b084      	sub	sp, #16
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
	static char *Exten4[] = { "4/5", "4/6","4/7", "4/8" };
	int32_t NewState;


	//    ,     
	if((MenuStructOld->PositionMarker == 2) && (MenuStructOld->PressKey == 0) && \
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	685b      	ldr	r3, [r3, #4]
 800954c:	2b02      	cmp	r3, #2
 800954e:	d10e      	bne.n	800956e <printErrCod+0x2e>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	689b      	ldr	r3, [r3, #8]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d10a      	bne.n	800956e <printErrCod+0x2e>
			(MenuStructOld->NestMenuItem == 0)){
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	68db      	ldr	r3, [r3, #12]
	if((MenuStructOld->PositionMarker == 2) && (MenuStructOld->PressKey == 0) && \
 800955c:	2b00      	cmp	r3, #0
 800955e:	d106      	bne.n	800956e <printErrCod+0x2e>
			disp1color_DrawString_Invert(1, 18, FONTID_10X16F, (uint8_t*)ErrCodStr);
 8009560:	4b3e      	ldr	r3, [pc, #248]	@ (800965c <printErrCod+0x11c>)
 8009562:	2201      	movs	r2, #1
 8009564:	2112      	movs	r1, #18
 8009566:	2001      	movs	r0, #1
 8009568:	f001 f830 	bl	800a5cc <disp1color_DrawString_Invert>
 800956c:	e005      	b.n	800957a <printErrCod+0x3a>
	}
	else{ //  ,   .
			disp1color_DrawString(1, 18, FONTID_10X16F, (uint8_t*)(ErrCodStr));
 800956e:	4b3b      	ldr	r3, [pc, #236]	@ (800965c <printErrCod+0x11c>)
 8009570:	2201      	movs	r2, #1
 8009572:	2112      	movs	r1, #18
 8009574:	2001      	movs	r0, #1
 8009576:	f000 ffda 	bl	800a52e <disp1color_DrawString>
	}

	if(MenuStructOld->PositionMarker == 2){
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	685b      	ldr	r3, [r3, #4]
 800957e:	2b02      	cmp	r3, #2
 8009580:	d109      	bne.n	8009596 <printErrCod+0x56>
		if(MenuStructOld->NestMenuItem >1){
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	68db      	ldr	r3, [r3, #12]
 8009586:	2b01      	cmp	r3, #1
 8009588:	d905      	bls.n	8009596 <printErrCod+0x56>
			MenuStructOld->NestMenuItem =0;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2200      	movs	r2, #0
 800958e:	60da      	str	r2, [r3, #12]
			MenuStructOld->PressKey = 0;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2200      	movs	r2, #0
 8009594:	609a      	str	r2, [r3, #8]
		}
	}

	if((MenuStructOld->PositionMarker == 2) && (MenuStructOld->NestMenuItem > 0) ){
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	685b      	ldr	r3, [r3, #4]
 800959a:	2b02      	cmp	r3, #2
 800959c:	d13a      	bne.n	8009614 <printErrCod+0xd4>
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	68db      	ldr	r3, [r3, #12]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d036      	beq.n	8009614 <printErrCod+0xd4>
				NewState = MenuStructOld->NestPressUP - MenuStructOld->NestPressDown;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	695a      	ldr	r2, [r3, #20]
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	699b      	ldr	r3, [r3, #24]
 80095ae:	1ad3      	subs	r3, r2, r3
 80095b0:	60fb      	str	r3, [r7, #12]
				if(NewState!=0){ // .
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d02d      	beq.n	8009614 <printErrCod+0xd4>

					while(NewState>0){
 80095b8:	e00f      	b.n	80095da <printErrCod+0x9a>
						NewState --;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	3b01      	subs	r3, #1
 80095be:	60fb      	str	r3, [r7, #12]
						LoRaErrCode++;
 80095c0:	4b27      	ldr	r3, [pc, #156]	@ (8009660 <printErrCod+0x120>)
 80095c2:	781b      	ldrb	r3, [r3, #0]
 80095c4:	3301      	adds	r3, #1
 80095c6:	b2da      	uxtb	r2, r3
 80095c8:	4b25      	ldr	r3, [pc, #148]	@ (8009660 <printErrCod+0x120>)
 80095ca:	701a      	strb	r2, [r3, #0]
						if(LoRaErrCode > 4){
 80095cc:	4b24      	ldr	r3, [pc, #144]	@ (8009660 <printErrCod+0x120>)
 80095ce:	781b      	ldrb	r3, [r3, #0]
 80095d0:	2b04      	cmp	r3, #4
 80095d2:	d902      	bls.n	80095da <printErrCod+0x9a>
							LoRaErrCode = 1;
 80095d4:	4b22      	ldr	r3, [pc, #136]	@ (8009660 <printErrCod+0x120>)
 80095d6:	2201      	movs	r2, #1
 80095d8:	701a      	strb	r2, [r3, #0]
					while(NewState>0){
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	dcec      	bgt.n	80095ba <printErrCod+0x7a>
						}
					}
					while(NewState < 0){
 80095e0:	e00f      	b.n	8009602 <printErrCod+0xc2>
						NewState ++;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	3301      	adds	r3, #1
 80095e6:	60fb      	str	r3, [r7, #12]
						LoRaErrCode--;
 80095e8:	4b1d      	ldr	r3, [pc, #116]	@ (8009660 <printErrCod+0x120>)
 80095ea:	781b      	ldrb	r3, [r3, #0]
 80095ec:	3b01      	subs	r3, #1
 80095ee:	b2da      	uxtb	r2, r3
 80095f0:	4b1b      	ldr	r3, [pc, #108]	@ (8009660 <printErrCod+0x120>)
 80095f2:	701a      	strb	r2, [r3, #0]
						if(LoRaErrCode < 1){
 80095f4:	4b1a      	ldr	r3, [pc, #104]	@ (8009660 <printErrCod+0x120>)
 80095f6:	781b      	ldrb	r3, [r3, #0]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d102      	bne.n	8009602 <printErrCod+0xc2>
							LoRaErrCode = 4;
 80095fc:	4b18      	ldr	r3, [pc, #96]	@ (8009660 <printErrCod+0x120>)
 80095fe:	2204      	movs	r2, #4
 8009600:	701a      	strb	r2, [r3, #0]
					while(NewState < 0){
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	2b00      	cmp	r3, #0
 8009606:	dbec      	blt.n	80095e2 <printErrCod+0xa2>
						}
					}
					MenuStructOld->NestPressUP 	 = 0;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	2200      	movs	r2, #0
 800960c:	615a      	str	r2, [r3, #20]
					MenuStructOld->NestPressDown = 0;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	2200      	movs	r2, #0
 8009612:	619a      	str	r2, [r3, #24]

				}
		}

	//  
	if((MenuStructOld->NestMenuItem > 0) \
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	68db      	ldr	r3, [r3, #12]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d00f      	beq.n	800963c <printErrCod+0xfc>
			&& (MenuStructOld->PositionMarker == 2)){
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	685b      	ldr	r3, [r3, #4]
 8009620:	2b02      	cmp	r3, #2
 8009622:	d10b      	bne.n	800963c <printErrCod+0xfc>
		disp1color_DrawString_Invert(7*10 , 18, FONTID_10X16F,
				(uint8_t*) Exten4[LoRaErrCode - 1]);
 8009624:	4b0e      	ldr	r3, [pc, #56]	@ (8009660 <printErrCod+0x120>)
 8009626:	781b      	ldrb	r3, [r3, #0]
 8009628:	3b01      	subs	r3, #1
 800962a:	4a0e      	ldr	r2, [pc, #56]	@ (8009664 <printErrCod+0x124>)
 800962c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
		disp1color_DrawString_Invert(7*10 , 18, FONTID_10X16F,
 8009630:	2201      	movs	r2, #1
 8009632:	2112      	movs	r1, #18
 8009634:	2046      	movs	r0, #70	@ 0x46
 8009636:	f000 ffc9 	bl	800a5cc <disp1color_DrawString_Invert>
 800963a:	e00b      	b.n	8009654 <printErrCod+0x114>
	}
	else {
		disp1color_DrawString(7*10 , 18, FONTID_10X16F,
				(uint8_t*) Exten4[LoRaErrCode - 1]);
 800963c:	4b08      	ldr	r3, [pc, #32]	@ (8009660 <printErrCod+0x120>)
 800963e:	781b      	ldrb	r3, [r3, #0]
 8009640:	3b01      	subs	r3, #1
 8009642:	4a08      	ldr	r2, [pc, #32]	@ (8009664 <printErrCod+0x124>)
 8009644:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
		disp1color_DrawString(7*10 , 18, FONTID_10X16F,
 8009648:	2201      	movs	r2, #1
 800964a:	2112      	movs	r1, #18
 800964c:	2046      	movs	r0, #70	@ 0x46
 800964e:	f000 ff6e 	bl	800a52e <disp1color_DrawString>
	}
}
 8009652:	bf00      	nop
 8009654:	bf00      	nop
 8009656:	3710      	adds	r7, #16
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}
 800965c:	20000068 	.word	0x20000068
 8009660:	200003d6 	.word	0x200003d6
 8009664:	20000070 	.word	0x20000070

08009668 <LoRaParamCalc>:

//Calculation of parameters and writing to LoRa initialization structure
void LoRaParamCalc(){
 8009668:	b580      	push	{r7, lr}
 800966a:	af00      	add	r7, sp, #0
	// Recording frequency
	LoRaSettings.RFFrequency = checkParamRf();
 800966c:	f000 f820 	bl	80096b0 <checkParamRf>
 8009670:	4603      	mov	r3, r0
 8009672:	4a0a      	ldr	r2, [pc, #40]	@ (800969c <LoRaParamCalc+0x34>)
 8009674:	6013      	str	r3, [r2, #0]

	//record power
	LoRaSettings.Power = LoRaPower;
 8009676:	4b0a      	ldr	r3, [pc, #40]	@ (80096a0 <LoRaParamCalc+0x38>)
 8009678:	781b      	ldrb	r3, [r3, #0]
 800967a:	b25a      	sxtb	r2, r3
 800967c:	4b07      	ldr	r3, [pc, #28]	@ (800969c <LoRaParamCalc+0x34>)
 800967e:	711a      	strb	r2, [r3, #4]

	//Record bandwidth
	LoRaSettings.SignalBw = LoRaBw;
 8009680:	4b08      	ldr	r3, [pc, #32]	@ (80096a4 <LoRaParamCalc+0x3c>)
 8009682:	781a      	ldrb	r2, [r3, #0]
 8009684:	4b05      	ldr	r3, [pc, #20]	@ (800969c <LoRaParamCalc+0x34>)
 8009686:	715a      	strb	r2, [r3, #5]

	//Record SF
	LoRaSettings.SpreadingFactor = LoRaSf;
 8009688:	4b07      	ldr	r3, [pc, #28]	@ (80096a8 <LoRaParamCalc+0x40>)
 800968a:	781a      	ldrb	r2, [r3, #0]
 800968c:	4b03      	ldr	r3, [pc, #12]	@ (800969c <LoRaParamCalc+0x34>)
 800968e:	719a      	strb	r2, [r3, #6]

	// ErrorCoding record
	LoRaSettings.ErrorCoding = LoRaErrCode;
 8009690:	4b06      	ldr	r3, [pc, #24]	@ (80096ac <LoRaParamCalc+0x44>)
 8009692:	781a      	ldrb	r2, [r3, #0]
 8009694:	4b01      	ldr	r3, [pc, #4]	@ (800969c <LoRaParamCalc+0x34>)
 8009696:	71da      	strb	r2, [r3, #7]

}
 8009698:	bf00      	nop
 800969a:	bd80      	pop	{r7, pc}
 800969c:	20000080 	.word	0x20000080
 80096a0:	200003d3 	.word	0x200003d3
 80096a4:	200003d4 	.word	0x200003d4
 80096a8:	200003d5 	.word	0x200003d5
 80096ac:	200003d6 	.word	0x200003d6

080096b0 <checkParamRf>:

// check the entered values.
uint32_t checkParamRf(){
 80096b0:	b480      	push	{r7}
 80096b2:	b087      	sub	sp, #28
 80096b4:	af00      	add	r7, sp, #0
	uint32_t RFFreq;
	uint32_t LoRaFreq = 0;
 80096b6:	2300      	movs	r3, #0
 80096b8:	613b      	str	r3, [r7, #16]
	// 
	for(uint32_t i =0,j=7,k;i < DIGIT_LEN;i++,j--){
 80096ba:	2300      	movs	r3, #0
 80096bc:	60fb      	str	r3, [r7, #12]
 80096be:	2307      	movs	r3, #7
 80096c0:	60bb      	str	r3, [r7, #8]
 80096c2:	e021      	b.n	8009708 <checkParamRf+0x58>
		k=j;
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	607b      	str	r3, [r7, #4]
		RFFreq = 10;
 80096c8:	230a      	movs	r3, #10
 80096ca:	617b      	str	r3, [r7, #20]
		while(k>0){
 80096cc:	e008      	b.n	80096e0 <checkParamRf+0x30>
			RFFreq *= 10;
 80096ce:	697a      	ldr	r2, [r7, #20]
 80096d0:	4613      	mov	r3, r2
 80096d2:	009b      	lsls	r3, r3, #2
 80096d4:	4413      	add	r3, r2
 80096d6:	005b      	lsls	r3, r3, #1
 80096d8:	617b      	str	r3, [r7, #20]
			k--;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	3b01      	subs	r3, #1
 80096de:	607b      	str	r3, [r7, #4]
		while(k>0){
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d1f3      	bne.n	80096ce <checkParamRf+0x1e>
		}
		LoRaFreq +=  digitNum[i] * RFFreq;
 80096e6:	4a21      	ldr	r2, [pc, #132]	@ (800976c <checkParamRf+0xbc>)
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	4413      	add	r3, r2
 80096ec:	781b      	ldrb	r3, [r3, #0]
 80096ee:	461a      	mov	r2, r3
 80096f0:	697b      	ldr	r3, [r7, #20]
 80096f2:	fb02 f303 	mul.w	r3, r2, r3
 80096f6:	693a      	ldr	r2, [r7, #16]
 80096f8:	4413      	add	r3, r2
 80096fa:	613b      	str	r3, [r7, #16]
	for(uint32_t i =0,j=7,k;i < DIGIT_LEN;i++,j--){
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	3301      	adds	r3, #1
 8009700:	60fb      	str	r3, [r7, #12]
 8009702:	68bb      	ldr	r3, [r7, #8]
 8009704:	3b01      	subs	r3, #1
 8009706:	60bb      	str	r3, [r7, #8]
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	2b05      	cmp	r3, #5
 800970c:	d9da      	bls.n	80096c4 <checkParamRf+0x14>
	}
	//       . 137-525 
	if(LoRaFreq < 137000000){
 800970e:	693b      	ldr	r3, [r7, #16]
 8009710:	4a17      	ldr	r2, [pc, #92]	@ (8009770 <checkParamRf+0xc0>)
 8009712:	4293      	cmp	r3, r2
 8009714:	d80b      	bhi.n	800972e <checkParamRf+0x7e>
		LoRaFreq = 137000000;
 8009716:	4b17      	ldr	r3, [pc, #92]	@ (8009774 <checkParamRf+0xc4>)
 8009718:	613b      	str	r3, [r7, #16]
		digitNum[0] = 1;
 800971a:	4b14      	ldr	r3, [pc, #80]	@ (800976c <checkParamRf+0xbc>)
 800971c:	2201      	movs	r2, #1
 800971e:	701a      	strb	r2, [r3, #0]
		digitNum[1] = 3;
 8009720:	4b12      	ldr	r3, [pc, #72]	@ (800976c <checkParamRf+0xbc>)
 8009722:	2203      	movs	r2, #3
 8009724:	705a      	strb	r2, [r3, #1]
		digitNum[2] = 7;
 8009726:	4b11      	ldr	r3, [pc, #68]	@ (800976c <checkParamRf+0xbc>)
 8009728:	2207      	movs	r2, #7
 800972a:	709a      	strb	r2, [r3, #2]
 800972c:	e017      	b.n	800975e <checkParamRf+0xae>
	}
	else{
		if(LoRaFreq> 525000000){
 800972e:	693b      	ldr	r3, [r7, #16]
 8009730:	4a11      	ldr	r2, [pc, #68]	@ (8009778 <checkParamRf+0xc8>)
 8009732:	4293      	cmp	r3, r2
 8009734:	d913      	bls.n	800975e <checkParamRf+0xae>
			LoRaFreq=525000000;
 8009736:	4b10      	ldr	r3, [pc, #64]	@ (8009778 <checkParamRf+0xc8>)
 8009738:	613b      	str	r3, [r7, #16]
			digitNum[0] = 5;
 800973a:	4b0c      	ldr	r3, [pc, #48]	@ (800976c <checkParamRf+0xbc>)
 800973c:	2205      	movs	r2, #5
 800973e:	701a      	strb	r2, [r3, #0]
			digitNum[1] = 2;
 8009740:	4b0a      	ldr	r3, [pc, #40]	@ (800976c <checkParamRf+0xbc>)
 8009742:	2202      	movs	r2, #2
 8009744:	705a      	strb	r2, [r3, #1]
			digitNum[2] = 5;
 8009746:	4b09      	ldr	r3, [pc, #36]	@ (800976c <checkParamRf+0xbc>)
 8009748:	2205      	movs	r2, #5
 800974a:	709a      	strb	r2, [r3, #2]
			digitNum[3] = 0;
 800974c:	4b07      	ldr	r3, [pc, #28]	@ (800976c <checkParamRf+0xbc>)
 800974e:	2200      	movs	r2, #0
 8009750:	70da      	strb	r2, [r3, #3]
			digitNum[4] = 0;
 8009752:	4b06      	ldr	r3, [pc, #24]	@ (800976c <checkParamRf+0xbc>)
 8009754:	2200      	movs	r2, #0
 8009756:	711a      	strb	r2, [r3, #4]
			digitNum[5] = 0;
 8009758:	4b04      	ldr	r3, [pc, #16]	@ (800976c <checkParamRf+0xbc>)
 800975a:	2200      	movs	r2, #0
 800975c:	715a      	strb	r2, [r3, #5]
		}
	}
	return LoRaFreq;
 800975e:	693b      	ldr	r3, [r7, #16]
}
 8009760:	4618      	mov	r0, r3
 8009762:	371c      	adds	r7, #28
 8009764:	46bd      	mov	sp, r7
 8009766:	bc80      	pop	{r7}
 8009768:	4770      	bx	lr
 800976a:	bf00      	nop
 800976c:	200003cc 	.word	0x200003cc
 8009770:	082a743f 	.word	0x082a743f
 8009774:	082a7440 	.word	0x082a7440
 8009778:	1f4add40 	.word	0x1f4add40

0800977c <read_config_from_flash>:




// Функция для чтения настроек из Flash
void read_config_from_flash(ProgMemStruct* config) {
 800977c:	b4b0      	push	{r4, r5, r7}
 800977e:	b083      	sub	sp, #12
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
    // Просто копируем данные по указателю
    *config = *(ProgMemStruct*)EndPage;
 8009784:	4a08      	ldr	r2, [pc, #32]	@ (80097a8 <read_config_from_flash+0x2c>)
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	461c      	mov	r4, r3
 800978a:	4615      	mov	r5, r2
 800978c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800978e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009790:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009792:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009794:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009796:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009798:	682b      	ldr	r3, [r5, #0]
 800979a:	6023      	str	r3, [r4, #0]
}
 800979c:	bf00      	nop
 800979e:	370c      	adds	r7, #12
 80097a0:	46bd      	mov	sp, r7
 80097a2:	bcb0      	pop	{r4, r5, r7}
 80097a4:	4770      	bx	lr
 80097a6:	bf00      	nop
 80097a8:	0801fc00 	.word	0x0801fc00

080097ac <write_config_to_flash>:
/*
 * Функция записи данных в FLASH память.
 */

HAL_StatusTypeDef write_config_to_flash(ProgMemStruct* config) {
 80097ac:	b5b0      	push	{r4, r5, r7, lr}
 80097ae:	b08a      	sub	sp, #40	@ 0x28
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;

	    // 1. Разблокировать Flash
	status = HAL_FLASH_Unlock();
 80097b4:	f7f9 fbb2 	bl	8002f1c <HAL_FLASH_Unlock>
 80097b8:	4603      	mov	r3, r0
 80097ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (status != HAL_OK) {
 80097be:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d002      	beq.n	80097cc <write_config_to_flash+0x20>
    	return status;
 80097c6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80097ca:	e048      	b.n	800985e <write_config_to_flash+0xb2>
	}

    // 2. Стереть страницу
    FLASH_EraseInitTypeDef erase_init;
    erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 80097cc:	2300      	movs	r3, #0
 80097ce:	60fb      	str	r3, [r7, #12]
    erase_init.PageAddress = EndPage;
 80097d0:	4b25      	ldr	r3, [pc, #148]	@ (8009868 <write_config_to_flash+0xbc>)
 80097d2:	617b      	str	r3, [r7, #20]
    erase_init.NbPages = 1;
 80097d4:	2301      	movs	r3, #1
 80097d6:	61bb      	str	r3, [r7, #24]

    uint32_t page_error = 0;
 80097d8:	2300      	movs	r3, #0
 80097da:	60bb      	str	r3, [r7, #8]
    status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 80097dc:	f107 0208 	add.w	r2, r7, #8
 80097e0:	f107 030c 	add.w	r3, r7, #12
 80097e4:	4611      	mov	r1, r2
 80097e6:	4618      	mov	r0, r3
 80097e8:	f7f9 fc80 	bl	80030ec <HAL_FLASHEx_Erase>
 80097ec:	4603      	mov	r3, r0
 80097ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (status != HAL_OK) {
 80097f2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d004      	beq.n	8009804 <write_config_to_flash+0x58>
        HAL_FLASH_Lock();
 80097fa:	f7f9 fbb5 	bl	8002f68 <HAL_FLASH_Lock>
        return status;
 80097fe:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009802:	e02c      	b.n	800985e <write_config_to_flash+0xb2>
    }

    // 3. Запрограммировать данные
    // Записываем по 32 бита (4 байта) за раз
    uint32_t* data_ptr = (uint32_t*)config;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < sizeof(ProgMemStruct) / 4; i++) {
 8009808:	2300      	movs	r3, #0
 800980a:	627b      	str	r3, [r7, #36]	@ 0x24
 800980c:	e021      	b.n	8009852 <write_config_to_flash+0xa6>
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, EndPage + (i * 4), data_ptr[i]);
 800980e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009810:	f103 7300 	add.w	r3, r3, #33554432	@ 0x2000000
 8009814:	f503 43fe 	add.w	r3, r3, #32512	@ 0x7f00
 8009818:	0099      	lsls	r1, r3, #2
 800981a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800981c:	009b      	lsls	r3, r3, #2
 800981e:	69fa      	ldr	r2, [r7, #28]
 8009820:	4413      	add	r3, r2
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	2200      	movs	r2, #0
 8009826:	461c      	mov	r4, r3
 8009828:	4615      	mov	r5, r2
 800982a:	4622      	mov	r2, r4
 800982c:	462b      	mov	r3, r5
 800982e:	2002      	movs	r0, #2
 8009830:	f7f9 fa12 	bl	8002c58 <HAL_FLASH_Program>
 8009834:	4603      	mov	r3, r0
 8009836:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        if (status != HAL_OK) {
 800983a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800983e:	2b00      	cmp	r3, #0
 8009840:	d004      	beq.n	800984c <write_config_to_flash+0xa0>
            HAL_FLASH_Lock();
 8009842:	f7f9 fb91 	bl	8002f68 <HAL_FLASH_Lock>
            return status;
 8009846:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800984a:	e008      	b.n	800985e <write_config_to_flash+0xb2>
    for (uint32_t i = 0; i < sizeof(ProgMemStruct) / 4; i++) {
 800984c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800984e:	3301      	adds	r3, #1
 8009850:	627b      	str	r3, [r7, #36]	@ 0x24
 8009852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009854:	2b0c      	cmp	r3, #12
 8009856:	d9da      	bls.n	800980e <write_config_to_flash+0x62>
        }
    }

    // 4. Заблокировать Flash
    HAL_FLASH_Lock();
 8009858:	f7f9 fb86 	bl	8002f68 <HAL_FLASH_Lock>

    return HAL_OK;
 800985c:	2300      	movs	r3, #0
}
 800985e:	4618      	mov	r0, r3
 8009860:	3728      	adds	r7, #40	@ 0x28
 8009862:	46bd      	mov	sp, r7
 8009864:	bdb0      	pop	{r4, r5, r7, pc}
 8009866:	bf00      	nop
 8009868:	0801fc00 	.word	0x0801fc00

0800986c <StartInitCalValues>:

/*
 * Function for initializing values ​​from memory.
 */
void StartInitCalValues(CalibrStruct *CalibrValues){
 800986c:	b580      	push	{r7, lr}
 800986e:	b090      	sub	sp, #64	@ 0x40
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]

	ProgMemStruct config;
	uint32_t i = 0;
 8009874:	2300      	movs	r3, #0
 8009876:	63fb      	str	r3, [r7, #60]	@ 0x3c
	InitADCStick(&hadc1);
 8009878:	481e      	ldr	r0, [pc, #120]	@ (80098f4 <StartInitCalValues+0x88>)
 800987a:	f7f7 fadb 	bl	8000e34 <InitADCStick>
	//read the structure and check the key.
	read_config_from_flash(&config);
 800987e:	f107 0308 	add.w	r3, r7, #8
 8009882:	4618      	mov	r0, r3
 8009884:	f7ff ff7a 	bl	800977c <read_config_from_flash>
	// if the key matches, then the memory structure is correct, I read from there.
	if(config.KeySt == Key){
 8009888:	68bb      	ldr	r3, [r7, #8]
 800988a:	f243 0239 	movw	r2, #12345	@ 0x3039
 800988e:	4293      	cmp	r3, r2
 8009890:	d128      	bne.n	80098e4 <StartInitCalValues+0x78>
		while(i<4){
 8009892:	e023      	b.n	80098dc <StartInitCalValues+0x70>
			CalibrValues->CalibrValMax[i] = config.CalibrValues.CalibrValMax[i];
 8009894:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009896:	009b      	lsls	r3, r3, #2
 8009898:	3340      	adds	r3, #64	@ 0x40
 800989a:	443b      	add	r3, r7
 800989c:	f853 1c34 	ldr.w	r1, [r3, #-52]
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80098a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			CalibrValues->CalibrValMin[i] = config.CalibrValues.CalibrValMin[i];
 80098a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098aa:	3304      	adds	r3, #4
 80098ac:	009b      	lsls	r3, r3, #2
 80098ae:	3340      	adds	r3, #64	@ 0x40
 80098b0:	443b      	add	r3, r7
 80098b2:	f853 1c34 	ldr.w	r1, [r3, #-52]
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80098ba:	3204      	adds	r2, #4
 80098bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			Adc1Null[i] = config.CalibrValues.Adc1NULL[i];
 80098c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098c2:	3308      	adds	r3, #8
 80098c4:	009b      	lsls	r3, r3, #2
 80098c6:	3340      	adds	r3, #64	@ 0x40
 80098c8:	443b      	add	r3, r7
 80098ca:	f853 2c34 	ldr.w	r2, [r3, #-52]
 80098ce:	490a      	ldr	r1, [pc, #40]	@ (80098f8 <StartInitCalValues+0x8c>)
 80098d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			i++;
 80098d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098d8:	3301      	adds	r3, #1
 80098da:	63fb      	str	r3, [r7, #60]	@ 0x3c
		while(i<4){
 80098dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098de:	2b03      	cmp	r3, #3
 80098e0:	d9d8      	bls.n	8009894 <StartInitCalValues+0x28>
	}
	// If not, I write the default values.
	else{
		CalibrStartInit(CalibrValues);
	}
}
 80098e2:	e002      	b.n	80098ea <StartInitCalValues+0x7e>
		CalibrStartInit(CalibrValues);
 80098e4:	6878      	ldr	r0, [r7, #4]
 80098e6:	f7ff f98b 	bl	8008c00 <CalibrStartInit>
}
 80098ea:	bf00      	nop
 80098ec:	3740      	adds	r7, #64	@ 0x40
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}
 80098f2:	bf00      	nop
 80098f4:	20000194 	.word	0x20000194
 80098f8:	20000168 	.word	0x20000168

080098fc <ClearProgMem>:

/*
 * Функция очистки памяти. Например посли неудачной калибровки.
 */
HAL_StatusTypeDef ClearProgMem(){
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b094      	sub	sp, #80	@ 0x50
 8009900:	af00      	add	r7, sp, #0
	ProgMemStruct config;
	HAL_StatusTypeDef status;

	read_config_from_flash(&config);
 8009902:	f107 0318 	add.w	r3, r7, #24
 8009906:	4618      	mov	r0, r3
 8009908:	f7ff ff38 	bl	800977c <read_config_from_flash>


	 // 1. Разблокировать Flash
	status = HAL_FLASH_Unlock();
 800990c:	f7f9 fb06 	bl	8002f1c <HAL_FLASH_Unlock>
 8009910:	4603      	mov	r3, r0
 8009912:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	if (status != HAL_OK) {
 8009916:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800991a:	2b00      	cmp	r3, #0
 800991c:	d002      	beq.n	8009924 <ClearProgMem+0x28>
		return status;
 800991e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009922:	e01d      	b.n	8009960 <ClearProgMem+0x64>
	}
	  // 2. Стереть страницу
	FLASH_EraseInitTypeDef erase_init;
	erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 8009924:	2300      	movs	r3, #0
 8009926:	60bb      	str	r3, [r7, #8]
	erase_init.PageAddress = EndPage;
 8009928:	4b0f      	ldr	r3, [pc, #60]	@ (8009968 <ClearProgMem+0x6c>)
 800992a:	613b      	str	r3, [r7, #16]
	erase_init.NbPages = 1;
 800992c:	2301      	movs	r3, #1
 800992e:	617b      	str	r3, [r7, #20]

	uint32_t page_error = 0;
 8009930:	2300      	movs	r3, #0
 8009932:	607b      	str	r3, [r7, #4]
	status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 8009934:	1d3a      	adds	r2, r7, #4
 8009936:	f107 0308 	add.w	r3, r7, #8
 800993a:	4611      	mov	r1, r2
 800993c:	4618      	mov	r0, r3
 800993e:	f7f9 fbd5 	bl	80030ec <HAL_FLASHEx_Erase>
 8009942:	4603      	mov	r3, r0
 8009944:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	if (status != HAL_OK) {
 8009948:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800994c:	2b00      	cmp	r3, #0
 800994e:	d004      	beq.n	800995a <ClearProgMem+0x5e>
	   HAL_FLASH_Lock();
 8009950:	f7f9 fb0a 	bl	8002f68 <HAL_FLASH_Lock>
	   return status;
 8009954:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009958:	e002      	b.n	8009960 <ClearProgMem+0x64>
	}
	HAL_FLASH_Lock();
 800995a:	f7f9 fb05 	bl	8002f68 <HAL_FLASH_Lock>
	return HAL_OK;
 800995e:	2300      	movs	r3, #0
}
 8009960:	4618      	mov	r0, r3
 8009962:	3750      	adds	r7, #80	@ 0x50
 8009964:	46bd      	mov	sp, r7
 8009966:	bd80      	pop	{r7, pc}
 8009968:	0801fc00 	.word	0x0801fc00

0800996c <InitTxLoRa>:
//Commands that are currently being transmitted
uint8_t ComArr1[NumberCommands];



void InitTxLoRa(){
 800996c:	b580      	push	{r7, lr}
 800996e:	af00      	add	r7, sp, #0

	SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 8009970:	2001      	movs	r0, #1
 8009972:	f000 fd37 	bl	800a3e4 <SX1276LoRaSetOpMode>
	SX1276LR->RegIrqFlagsMask = RFLR_IRQFLAGS_RXTIMEOUT |
 8009976:	4b16      	ldr	r3, [pc, #88]	@ (80099d0 <InitTxLoRa+0x64>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	22f7      	movs	r2, #247	@ 0xf7
 800997c:	745a      	strb	r2, [r3, #17]
	                                        RFLR_IRQFLAGS_VALIDHEADER |
	                                        //RFLR_IRQFLAGS_TXDONE |
	                                        RFLR_IRQFLAGS_CADDONE |
	                                        RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
	                                        RFLR_IRQFLAGS_CADDETECTED;
	SX1276LR->RegHopPeriod = 0;
 800997e:	4b14      	ldr	r3, [pc, #80]	@ (80099d0 <InitTxLoRa+0x64>)
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	2200      	movs	r2, #0
 8009984:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	SX1276Write( REG_LR_HOPPERIOD, SX1276LR->RegHopPeriod );
 8009988:	4b11      	ldr	r3, [pc, #68]	@ (80099d0 <InitTxLoRa+0x64>)
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009990:	4619      	mov	r1, r3
 8009992:	2024      	movs	r0, #36	@ 0x24
 8009994:	f000 f8ac 	bl	8009af0 <SX1276Write>
	SX1276Write( REG_LR_IRQFLAGSMASK, SX1276LR->RegIrqFlagsMask );
 8009998:	4b0d      	ldr	r3, [pc, #52]	@ (80099d0 <InitTxLoRa+0x64>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	7c5b      	ldrb	r3, [r3, #17]
 800999e:	4619      	mov	r1, r3
 80099a0:	2011      	movs	r0, #17
 80099a2:	f000 f8a5 	bl	8009af0 <SX1276Write>
    									// TxDone               RxTimeout                   FhssChangeChannel          ValidHeader
	SX1276LR->RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO1_00 | RFLR_DIOMAPPING1_DIO2_00 | RFLR_DIOMAPPING1_DIO3_01;
 80099a6:	4b0a      	ldr	r3, [pc, #40]	@ (80099d0 <InitTxLoRa+0x64>)
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	2241      	movs	r2, #65	@ 0x41
 80099ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    									// PllLock              Mode Ready
	SX1276LR->RegDioMapping2 = RFLR_DIOMAPPING2_DIO4_01 | RFLR_DIOMAPPING2_DIO5_00;
 80099b0:	4b07      	ldr	r3, [pc, #28]	@ (80099d0 <InitTxLoRa+0x64>)
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	2240      	movs	r2, #64	@ 0x40
 80099b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR->RegDioMapping1, 2 );
 80099ba:	4b05      	ldr	r3, [pc, #20]	@ (80099d0 <InitTxLoRa+0x64>)
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	333d      	adds	r3, #61	@ 0x3d
 80099c0:	2202      	movs	r2, #2
 80099c2:	4619      	mov	r1, r3
 80099c4:	2040      	movs	r0, #64	@ 0x40
 80099c6:	f000 f8a5 	bl	8009b14 <SX1276WriteBuffer>

}
 80099ca:	bf00      	nop
 80099cc:	bd80      	pop	{r7, pc}
 80099ce:	bf00      	nop
 80099d0:	200003e4 	.word	0x200003e4

080099d4 <StartTxLoRa>:

void StartTxLoRa(){
 80099d4:	b580      	push	{r7, lr}
 80099d6:	af00      	add	r7, sp, #0

	TxInterHandl();
 80099d8:	f000 f820 	bl	8009a1c <TxInterHandl>

	SX1276LR->RegPayloadLength = NumberCommands;
 80099dc:	4b0e      	ldr	r3, [pc, #56]	@ (8009a18 <StartTxLoRa+0x44>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	220b      	movs	r2, #11
 80099e2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	SX1276Write( REG_LR_PAYLOADLENGTH, SX1276LR->RegPayloadLength );
 80099e6:	4b0c      	ldr	r3, [pc, #48]	@ (8009a18 <StartTxLoRa+0x44>)
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80099ee:	4619      	mov	r1, r3
 80099f0:	2022      	movs	r0, #34	@ 0x22
 80099f2:	f000 f87d 	bl	8009af0 <SX1276Write>

	SX1276LR->RegFifoTxBaseAddr=FIFOAdrComArr1;
 80099f6:	4b08      	ldr	r3, [pc, #32]	@ (8009a18 <StartTxLoRa+0x44>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	2200      	movs	r2, #0
 80099fc:	739a      	strb	r2, [r3, #14]
	SX1276Write( REG_LR_FIFOTXBASEADDR, SX1276LR->RegFifoTxBaseAddr );
 80099fe:	4b06      	ldr	r3, [pc, #24]	@ (8009a18 <StartTxLoRa+0x44>)
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	7b9b      	ldrb	r3, [r3, #14]
 8009a04:	4619      	mov	r1, r3
 8009a06:	200e      	movs	r0, #14
 8009a08:	f000 f872 	bl	8009af0 <SX1276Write>
	SX1276LoRaSetOpMode( RFLR_OPMODE_TRANSMITTER );
 8009a0c:	2003      	movs	r0, #3
 8009a0e:	f000 fce9 	bl	800a3e4 <SX1276LoRaSetOpMode>
}
 8009a12:	bf00      	nop
 8009a14:	bd80      	pop	{r7, pc}
 8009a16:	bf00      	nop
 8009a18:	200003e4 	.word	0x200003e4

08009a1c <TxInterHandl>:

void TxInterHandl(){
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	af00      	add	r7, sp, #0
        // Clear Irq
    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE  );
 8009a20:	2108      	movs	r1, #8
 8009a22:	2012      	movs	r0, #18
 8009a24:	f000 f864 	bl	8009af0 <SX1276Write>
    // optimize the power consumption by switching off the transmitter as soon as the packet has been sent
    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 8009a28:	2001      	movs	r0, #1
 8009a2a:	f000 fcdb 	bl	800a3e4 <SX1276LoRaSetOpMode>

}
 8009a2e:	bf00      	nop
 8009a30:	bd80      	pop	{r7, pc}

08009a32 <TxArrWriteFiFo>:
}



// the test function transfers the array to the  memory.
void TxArrWriteFiFo(uint8_t LocateArrayFifo, uint8_t *DataMas, uint8_t LenArr){
 8009a32:	b580      	push	{r7, lr}
 8009a34:	b082      	sub	sp, #8
 8009a36:	af00      	add	r7, sp, #0
 8009a38:	4603      	mov	r3, r0
 8009a3a:	6039      	str	r1, [r7, #0]
 8009a3c:	71fb      	strb	r3, [r7, #7]
 8009a3e:	4613      	mov	r3, r2
 8009a40:	71bb      	strb	r3, [r7, #6]

	SX1276Write(REG_LR_FIFOADDRPTR , LocateArrayFifo );
 8009a42:	79fb      	ldrb	r3, [r7, #7]
 8009a44:	4619      	mov	r1, r3
 8009a46:	200d      	movs	r0, #13
 8009a48:	f000 f852 	bl	8009af0 <SX1276Write>
	SX1276WriteBuffer(REG_LR_FIFO, DataMas, LenArr);
 8009a4c:	79bb      	ldrb	r3, [r7, #6]
 8009a4e:	461a      	mov	r2, r3
 8009a50:	6839      	ldr	r1, [r7, #0]
 8009a52:	2000      	movs	r0, #0
 8009a54:	f000 f85e 	bl	8009b14 <SX1276WriteBuffer>
}
 8009a58:	bf00      	nop
 8009a5a:	3708      	adds	r7, #8
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bd80      	pop	{r7, pc}

08009a60 <SpiInOut>:
extern SPI_HandleTypeDef hspi1;
#endif


uint8_t SpiInOut(uint8_t *outData, uint8_t size )
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b082      	sub	sp, #8
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
 8009a68:	460b      	mov	r3, r1
 8009a6a:	70fb      	strb	r3, [r7, #3]
    /* Send SPIy data */
    //SPI_I2S_SendData( SPI_INTERFACE, outData );
#ifndef G03108
	HAL_SPI_Transmit(&hspi2, outData, (uint16_t)size, 2000);
 8009a6c:	78fb      	ldrb	r3, [r7, #3]
 8009a6e:	b29a      	uxth	r2, r3
 8009a70:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8009a74:	6879      	ldr	r1, [r7, #4]
 8009a76:	4804      	ldr	r0, [pc, #16]	@ (8009a88 <SpiInOut+0x28>)
 8009a78:	f7fd fd22 	bl	80074c0 <HAL_SPI_Transmit>
#else
	HAL_SPI_Transmit(&hspi1, outData, (uint16_t)size, 2000);
#endif
	//while( SPI_I2S_GetFlagStatus( SPI_INTERFACE, SPI_I2S_FLAG_RXNE ) == RESET );
    //return SPI_I2S_ReceiveData( SPI_INTERFACE );
	return 0;
 8009a7c:	2300      	movs	r3, #0
}
 8009a7e:	4618      	mov	r0, r3
 8009a80:	3708      	adds	r7, #8
 8009a82:	46bd      	mov	sp, r7
 8009a84:	bd80      	pop	{r7, pc}
 8009a86:	bf00      	nop
 8009a88:	200002c4 	.word	0x200002c4

08009a8c <SpiReceive>:

uint8_t SpiReceive(uint8_t *outData, uint8_t size){
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b082      	sub	sp, #8
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
 8009a94:	460b      	mov	r3, r1
 8009a96:	70fb      	strb	r3, [r7, #3]

#ifndef G03108
	HAL_SPI_Receive(&hspi2, outData, (uint16_t)size,2000);
 8009a98:	78fb      	ldrb	r3, [r7, #3]
 8009a9a:	b29a      	uxth	r2, r3
 8009a9c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8009aa0:	6879      	ldr	r1, [r7, #4]
 8009aa2:	4804      	ldr	r0, [pc, #16]	@ (8009ab4 <SpiReceive+0x28>)
 8009aa4:	f7fd fe50 	bl	8007748 <HAL_SPI_Receive>
#else
	HAL_SPI_Receive(&hspi1, outData, (uint16_t)size,2000);
#endif
	return 0;
 8009aa8:	2300      	movs	r3, #0
}
 8009aaa:	4618      	mov	r0, r3
 8009aac:	3708      	adds	r7, #8
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	bd80      	pop	{r7, pc}
 8009ab2:	bf00      	nop
 8009ab4:	200002c4 	.word	0x200002c4

08009ab8 <SX1276SetReset>:
 *      Author: dima
 */
#include "sx1276-Hal.h"

void SX1276SetReset( uint8_t state ) //OK
{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	b082      	sub	sp, #8
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	4603      	mov	r3, r0
 8009ac0:	71fb      	strb	r3, [r7, #7]

    if( state == RADIO_RESET_ON )
 8009ac2:	79fb      	ldrb	r3, [r7, #7]
 8009ac4:	2b01      	cmp	r3, #1
 8009ac6:	d106      	bne.n	8009ad6 <SX1276SetReset+0x1e>
    {
        HAL_GPIO_WritePin( Reset_GPIO_Port, Reset_Pin, GPIO_PIN_RESET );
 8009ac8:	2200      	movs	r2, #0
 8009aca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009ace:	4807      	ldr	r0, [pc, #28]	@ (8009aec <SX1276SetReset+0x34>)
 8009ad0:	f7f9 fd38 	bl	8003544 <HAL_GPIO_WritePin>
    }
    else
    {
        HAL_GPIO_WritePin( Reset_GPIO_Port, Reset_Pin, GPIO_PIN_SET );
    }
}
 8009ad4:	e005      	b.n	8009ae2 <SX1276SetReset+0x2a>
        HAL_GPIO_WritePin( Reset_GPIO_Port, Reset_Pin, GPIO_PIN_SET );
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009adc:	4803      	ldr	r0, [pc, #12]	@ (8009aec <SX1276SetReset+0x34>)
 8009ade:	f7f9 fd31 	bl	8003544 <HAL_GPIO_WritePin>
}
 8009ae2:	bf00      	nop
 8009ae4:	3708      	adds	r7, #8
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bd80      	pop	{r7, pc}
 8009aea:	bf00      	nop
 8009aec:	40010800 	.word	0x40010800

08009af0 <SX1276Write>:

void SX1276Write( uint8_t addr, uint8_t data )
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b082      	sub	sp, #8
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	4603      	mov	r3, r0
 8009af8:	460a      	mov	r2, r1
 8009afa:	71fb      	strb	r3, [r7, #7]
 8009afc:	4613      	mov	r3, r2
 8009afe:	71bb      	strb	r3, [r7, #6]
    SX1276WriteBuffer( addr, &data, 1 );
 8009b00:	1db9      	adds	r1, r7, #6
 8009b02:	79fb      	ldrb	r3, [r7, #7]
 8009b04:	2201      	movs	r2, #1
 8009b06:	4618      	mov	r0, r3
 8009b08:	f000 f804 	bl	8009b14 <SX1276WriteBuffer>
}
 8009b0c:	bf00      	nop
 8009b0e:	3708      	adds	r7, #8
 8009b10:	46bd      	mov	sp, r7
 8009b12:	bd80      	pop	{r7, pc}

08009b14 <SX1276WriteBuffer>:

void SX1276WriteBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b084      	sub	sp, #16
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	6039      	str	r1, [r7, #0]
 8009b1e:	71fb      	strb	r3, [r7, #7]
 8009b20:	4613      	mov	r3, r2
 8009b22:	71bb      	strb	r3, [r7, #6]
    //NSS = 0;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET );
 8009b24:	2200      	movs	r2, #0
 8009b26:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8009b2a:	480e      	ldr	r0, [pc, #56]	@ (8009b64 <SX1276WriteBuffer+0x50>)
 8009b2c:	f7f9 fd0a 	bl	8003544 <HAL_GPIO_WritePin>
    // rewritten using HAL_SPI_Transmit
    uint8_t adr = addr | 0x80;
 8009b30:	79fb      	ldrb	r3, [r7, #7]
 8009b32:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009b36:	b2db      	uxtb	r3, r3
 8009b38:	73fb      	strb	r3, [r7, #15]
    SpiInOut( &adr , 1);
 8009b3a:	f107 030f 	add.w	r3, r7, #15
 8009b3e:	2101      	movs	r1, #1
 8009b40:	4618      	mov	r0, r3
 8009b42:	f7ff ff8d 	bl	8009a60 <SpiInOut>

    SpiInOut(buffer,size);
 8009b46:	79bb      	ldrb	r3, [r7, #6]
 8009b48:	4619      	mov	r1, r3
 8009b4a:	6838      	ldr	r0, [r7, #0]
 8009b4c:	f7ff ff88 	bl	8009a60 <SpiInOut>

    //NSS = 1;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8009b50:	2201      	movs	r2, #1
 8009b52:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8009b56:	4803      	ldr	r0, [pc, #12]	@ (8009b64 <SX1276WriteBuffer+0x50>)
 8009b58:	f7f9 fcf4 	bl	8003544 <HAL_GPIO_WritePin>
}
 8009b5c:	bf00      	nop
 8009b5e:	3710      	adds	r7, #16
 8009b60:	46bd      	mov	sp, r7
 8009b62:	bd80      	pop	{r7, pc}
 8009b64:	40010c00 	.word	0x40010c00

08009b68 <SX1276ReadBuffer>:

void SX1276ReadBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b084      	sub	sp, #16
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	4603      	mov	r3, r0
 8009b70:	6039      	str	r1, [r7, #0]
 8009b72:	71fb      	strb	r3, [r7, #7]
 8009b74:	4613      	mov	r3, r2
 8009b76:	71bb      	strb	r3, [r7, #6]
    //NSS = 0;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET );
 8009b78:	2200      	movs	r2, #0
 8009b7a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8009b7e:	480e      	ldr	r0, [pc, #56]	@ (8009bb8 <SX1276ReadBuffer+0x50>)
 8009b80:	f7f9 fce0 	bl	8003544 <HAL_GPIO_WritePin>

    uint8_t adr = addr & 0x7F;
 8009b84:	79fb      	ldrb	r3, [r7, #7]
 8009b86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b8a:	b2db      	uxtb	r3, r3
 8009b8c:	73fb      	strb	r3, [r7, #15]
    SpiInOut( &adr, 1 );
 8009b8e:	f107 030f 	add.w	r3, r7, #15
 8009b92:	2101      	movs	r1, #1
 8009b94:	4618      	mov	r0, r3
 8009b96:	f7ff ff63 	bl	8009a60 <SpiInOut>
    //This one is written, maybe it makes sense to change both to Hal transmitRecieve?
    SpiReceive(buffer, size);
 8009b9a:	79bb      	ldrb	r3, [r7, #6]
 8009b9c:	4619      	mov	r1, r3
 8009b9e:	6838      	ldr	r0, [r7, #0]
 8009ba0:	f7ff ff74 	bl	8009a8c <SpiReceive>

    //NSS = 1;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8009ba4:	2201      	movs	r2, #1
 8009ba6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8009baa:	4803      	ldr	r0, [pc, #12]	@ (8009bb8 <SX1276ReadBuffer+0x50>)
 8009bac:	f7f9 fcca 	bl	8003544 <HAL_GPIO_WritePin>
}
 8009bb0:	bf00      	nop
 8009bb2:	3710      	adds	r7, #16
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	bd80      	pop	{r7, pc}
 8009bb8:	40010c00 	.word	0x40010c00

08009bbc <SX1276Read>:

void SX1276Read( uint8_t addr, uint8_t *data )
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b082      	sub	sp, #8
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	6039      	str	r1, [r7, #0]
 8009bc6:	71fb      	strb	r3, [r7, #7]
    SX1276ReadBuffer( addr, data, 1 );
 8009bc8:	79fb      	ldrb	r3, [r7, #7]
 8009bca:	2201      	movs	r2, #1
 8009bcc:	6839      	ldr	r1, [r7, #0]
 8009bce:	4618      	mov	r0, r3
 8009bd0:	f7ff ffca 	bl	8009b68 <SX1276ReadBuffer>
}
 8009bd4:	bf00      	nop
 8009bd6:	3708      	adds	r7, #8
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	bd80      	pop	{r7, pc}
 8009bdc:	0000      	movs	r0, r0
	...

08009be0 <SX1276LoRaSetRFFrequency>:
 */
#define XTAL_FREQ                                   32000000
#define FREQ_STEP                                   61.03515625

void SX1276LoRaSetRFFrequency( uint32_t freq )
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b082      	sub	sp, #8
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
    LoRaSettings.RFFrequency = freq;
 8009be8:	4a19      	ldr	r2, [pc, #100]	@ (8009c50 <SX1276LoRaSetRFFrequency+0x70>)
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6013      	str	r3, [r2, #0]

    freq = ( uint32_t )( ( double )freq / ( double )FREQ_STEP );
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f7f6 fbf0 	bl	80003d4 <__aeabi_ui2d>
 8009bf4:	a314      	add	r3, pc, #80	@ (adr r3, 8009c48 <SX1276LoRaSetRFFrequency+0x68>)
 8009bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bfa:	f7f6 fd8f 	bl	800071c <__aeabi_ddiv>
 8009bfe:	4602      	mov	r2, r0
 8009c00:	460b      	mov	r3, r1
 8009c02:	4610      	mov	r0, r2
 8009c04:	4619      	mov	r1, r3
 8009c06:	f7f6 fe71 	bl	80008ec <__aeabi_d2uiz>
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	607b      	str	r3, [r7, #4]
    SX1276LR->RegFrfMsb = ( uint8_t )( ( freq >> 16 ) & 0xFF );
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	0c1a      	lsrs	r2, r3, #16
 8009c12:	4b10      	ldr	r3, [pc, #64]	@ (8009c54 <SX1276LoRaSetRFFrequency+0x74>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	b2d2      	uxtb	r2, r2
 8009c18:	719a      	strb	r2, [r3, #6]
    SX1276LR->RegFrfMid = ( uint8_t )( ( freq >> 8 ) & 0xFF );
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	0a1a      	lsrs	r2, r3, #8
 8009c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8009c54 <SX1276LoRaSetRFFrequency+0x74>)
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	b2d2      	uxtb	r2, r2
 8009c24:	71da      	strb	r2, [r3, #7]
    SX1276LR->RegFrfLsb = ( uint8_t )( freq & 0xFF );
 8009c26:	4b0b      	ldr	r3, [pc, #44]	@ (8009c54 <SX1276LoRaSetRFFrequency+0x74>)
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	687a      	ldr	r2, [r7, #4]
 8009c2c:	b2d2      	uxtb	r2, r2
 8009c2e:	721a      	strb	r2, [r3, #8]
    SX1276WriteBuffer( REG_LR_FRFMSB, &SX1276LR->RegFrfMsb, 3 );
 8009c30:	4b08      	ldr	r3, [pc, #32]	@ (8009c54 <SX1276LoRaSetRFFrequency+0x74>)
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	3306      	adds	r3, #6
 8009c36:	2203      	movs	r2, #3
 8009c38:	4619      	mov	r1, r3
 8009c3a:	2006      	movs	r0, #6
 8009c3c:	f7ff ff6a 	bl	8009b14 <SX1276WriteBuffer>
}
 8009c40:	bf00      	nop
 8009c42:	3708      	adds	r7, #8
 8009c44:	46bd      	mov	sp, r7
 8009c46:	bd80      	pop	{r7, pc}
 8009c48:	00000000 	.word	0x00000000
 8009c4c:	404e8480 	.word	0x404e8480
 8009c50:	20000080 	.word	0x20000080
 8009c54:	200003e4 	.word	0x200003e4

08009c58 <SX1276LoRaSetSpreadingFactor>:

void SX1276LoRaSetSpreadingFactor( uint8_t factor )
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b082      	sub	sp, #8
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	4603      	mov	r3, r0
 8009c60:	71fb      	strb	r3, [r7, #7]

    if( factor > 12 )
 8009c62:	79fb      	ldrb	r3, [r7, #7]
 8009c64:	2b0c      	cmp	r3, #12
 8009c66:	d902      	bls.n	8009c6e <SX1276LoRaSetSpreadingFactor+0x16>
    {
        factor = 12;
 8009c68:	230c      	movs	r3, #12
 8009c6a:	71fb      	strb	r3, [r7, #7]
 8009c6c:	e004      	b.n	8009c78 <SX1276LoRaSetSpreadingFactor+0x20>
    }
    else if( factor < 6 )
 8009c6e:	79fb      	ldrb	r3, [r7, #7]
 8009c70:	2b05      	cmp	r3, #5
 8009c72:	d801      	bhi.n	8009c78 <SX1276LoRaSetSpreadingFactor+0x20>
    {
        factor = 6;
 8009c74:	2306      	movs	r3, #6
 8009c76:	71fb      	strb	r3, [r7, #7]
    }

    if( factor == 6 )
 8009c78:	79fb      	ldrb	r3, [r7, #7]
 8009c7a:	2b06      	cmp	r3, #6
 8009c7c:	d103      	bne.n	8009c86 <SX1276LoRaSetSpreadingFactor+0x2e>
    {
        SX1276LoRaSetNbTrigPeaks( 5 );
 8009c7e:	2005      	movs	r0, #5
 8009c80:	f000 f82e 	bl	8009ce0 <SX1276LoRaSetNbTrigPeaks>
 8009c84:	e002      	b.n	8009c8c <SX1276LoRaSetSpreadingFactor+0x34>
    }
    else
    {
        SX1276LoRaSetNbTrigPeaks( 3 );
 8009c86:	2003      	movs	r0, #3
 8009c88:	f000 f82a 	bl	8009ce0 <SX1276LoRaSetNbTrigPeaks>
    }

    SX1276Read( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2 );
 8009c8c:	4b12      	ldr	r3, [pc, #72]	@ (8009cd8 <SX1276LoRaSetSpreadingFactor+0x80>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	331e      	adds	r3, #30
 8009c92:	4619      	mov	r1, r3
 8009c94:	201e      	movs	r0, #30
 8009c96:	f7ff ff91 	bl	8009bbc <SX1276Read>
    SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_SF_MASK ) | ( factor << 4 );
 8009c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8009cd8 <SX1276LoRaSetSpreadingFactor+0x80>)
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	7f9b      	ldrb	r3, [r3, #30]
 8009ca0:	b25b      	sxtb	r3, r3
 8009ca2:	f003 030f 	and.w	r3, r3, #15
 8009ca6:	b25a      	sxtb	r2, r3
 8009ca8:	79fb      	ldrb	r3, [r7, #7]
 8009caa:	011b      	lsls	r3, r3, #4
 8009cac:	b25b      	sxtb	r3, r3
 8009cae:	4313      	orrs	r3, r2
 8009cb0:	b25a      	sxtb	r2, r3
 8009cb2:	4b09      	ldr	r3, [pc, #36]	@ (8009cd8 <SX1276LoRaSetSpreadingFactor+0x80>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	b2d2      	uxtb	r2, r2
 8009cb8:	779a      	strb	r2, [r3, #30]
    SX1276Write( REG_LR_MODEMCONFIG2, SX1276LR->RegModemConfig2 );
 8009cba:	4b07      	ldr	r3, [pc, #28]	@ (8009cd8 <SX1276LoRaSetSpreadingFactor+0x80>)
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	7f9b      	ldrb	r3, [r3, #30]
 8009cc0:	4619      	mov	r1, r3
 8009cc2:	201e      	movs	r0, #30
 8009cc4:	f7ff ff14 	bl	8009af0 <SX1276Write>
    LoRaSettings.SpreadingFactor = factor;
 8009cc8:	4a04      	ldr	r2, [pc, #16]	@ (8009cdc <SX1276LoRaSetSpreadingFactor+0x84>)
 8009cca:	79fb      	ldrb	r3, [r7, #7]
 8009ccc:	7193      	strb	r3, [r2, #6]
}
 8009cce:	bf00      	nop
 8009cd0:	3708      	adds	r7, #8
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}
 8009cd6:	bf00      	nop
 8009cd8:	200003e4 	.word	0x200003e4
 8009cdc:	20000080 	.word	0x20000080

08009ce0 <SX1276LoRaSetNbTrigPeaks>:

void SX1276LoRaSetNbTrigPeaks( uint8_t value )
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b082      	sub	sp, #8
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	71fb      	strb	r3, [r7, #7]
    SX1276Read( 0x31, &SX1276LR->RegDetectOptimize );
 8009cea:	4b12      	ldr	r3, [pc, #72]	@ (8009d34 <SX1276LoRaSetNbTrigPeaks+0x54>)
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	3330      	adds	r3, #48	@ 0x30
 8009cf0:	4619      	mov	r1, r3
 8009cf2:	2031      	movs	r0, #49	@ 0x31
 8009cf4:	f7ff ff62 	bl	8009bbc <SX1276Read>
    SX1276LR->RegDetectOptimize = ( SX1276LR->RegDetectOptimize & 0xF8 ) | value;
 8009cf8:	4b0e      	ldr	r3, [pc, #56]	@ (8009d34 <SX1276LoRaSetNbTrigPeaks+0x54>)
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009d00:	b25b      	sxtb	r3, r3
 8009d02:	f023 0307 	bic.w	r3, r3, #7
 8009d06:	b25a      	sxtb	r2, r3
 8009d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d0c:	4313      	orrs	r3, r2
 8009d0e:	b25a      	sxtb	r2, r3
 8009d10:	4b08      	ldr	r3, [pc, #32]	@ (8009d34 <SX1276LoRaSetNbTrigPeaks+0x54>)
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	b2d2      	uxtb	r2, r2
 8009d16:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    SX1276Write( 0x31, SX1276LR->RegDetectOptimize );
 8009d1a:	4b06      	ldr	r3, [pc, #24]	@ (8009d34 <SX1276LoRaSetNbTrigPeaks+0x54>)
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009d22:	4619      	mov	r1, r3
 8009d24:	2031      	movs	r0, #49	@ 0x31
 8009d26:	f7ff fee3 	bl	8009af0 <SX1276Write>
}
 8009d2a:	bf00      	nop
 8009d2c:	3708      	adds	r7, #8
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	bd80      	pop	{r7, pc}
 8009d32:	bf00      	nop
 8009d34:	200003e4 	.word	0x200003e4

08009d38 <SX1276LoRaSetErrorCoding>:

void SX1276LoRaSetErrorCoding( uint8_t value )
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b082      	sub	sp, #8
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	4603      	mov	r3, r0
 8009d40:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
 8009d42:	4b12      	ldr	r3, [pc, #72]	@ (8009d8c <SX1276LoRaSetErrorCoding+0x54>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	331d      	adds	r3, #29
 8009d48:	4619      	mov	r1, r3
 8009d4a:	201d      	movs	r0, #29
 8009d4c:	f7ff ff36 	bl	8009bbc <SX1276Read>
    SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_CODINGRATE_MASK ) | ( value << 1 );
 8009d50:	4b0e      	ldr	r3, [pc, #56]	@ (8009d8c <SX1276LoRaSetErrorCoding+0x54>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	7f5b      	ldrb	r3, [r3, #29]
 8009d56:	b25b      	sxtb	r3, r3
 8009d58:	f023 030e 	bic.w	r3, r3, #14
 8009d5c:	b25a      	sxtb	r2, r3
 8009d5e:	79fb      	ldrb	r3, [r7, #7]
 8009d60:	005b      	lsls	r3, r3, #1
 8009d62:	b25b      	sxtb	r3, r3
 8009d64:	4313      	orrs	r3, r2
 8009d66:	b25a      	sxtb	r2, r3
 8009d68:	4b08      	ldr	r3, [pc, #32]	@ (8009d8c <SX1276LoRaSetErrorCoding+0x54>)
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	b2d2      	uxtb	r2, r2
 8009d6e:	775a      	strb	r2, [r3, #29]
    SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
 8009d70:	4b06      	ldr	r3, [pc, #24]	@ (8009d8c <SX1276LoRaSetErrorCoding+0x54>)
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	7f5b      	ldrb	r3, [r3, #29]
 8009d76:	4619      	mov	r1, r3
 8009d78:	201d      	movs	r0, #29
 8009d7a:	f7ff feb9 	bl	8009af0 <SX1276Write>
    LoRaSettings.ErrorCoding = value;
 8009d7e:	4a04      	ldr	r2, [pc, #16]	@ (8009d90 <SX1276LoRaSetErrorCoding+0x58>)
 8009d80:	79fb      	ldrb	r3, [r7, #7]
 8009d82:	71d3      	strb	r3, [r2, #7]
}
 8009d84:	bf00      	nop
 8009d86:	3708      	adds	r7, #8
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	bd80      	pop	{r7, pc}
 8009d8c:	200003e4 	.word	0x200003e4
 8009d90:	20000080 	.word	0x20000080

08009d94 <SX1276LoRaSetPacketCrcOn>:

void SX1276LoRaSetPacketCrcOn( bool enable )
{
 8009d94:	b580      	push	{r7, lr}
 8009d96:	b082      	sub	sp, #8
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	4603      	mov	r3, r0
 8009d9c:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2 );
 8009d9e:	4b12      	ldr	r3, [pc, #72]	@ (8009de8 <SX1276LoRaSetPacketCrcOn+0x54>)
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	331e      	adds	r3, #30
 8009da4:	4619      	mov	r1, r3
 8009da6:	201e      	movs	r0, #30
 8009da8:	f7ff ff08 	bl	8009bbc <SX1276Read>
    SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) | ( enable << 2 );
 8009dac:	4b0e      	ldr	r3, [pc, #56]	@ (8009de8 <SX1276LoRaSetPacketCrcOn+0x54>)
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	7f9b      	ldrb	r3, [r3, #30]
 8009db2:	b25b      	sxtb	r3, r3
 8009db4:	f023 0304 	bic.w	r3, r3, #4
 8009db8:	b25a      	sxtb	r2, r3
 8009dba:	79fb      	ldrb	r3, [r7, #7]
 8009dbc:	009b      	lsls	r3, r3, #2
 8009dbe:	b25b      	sxtb	r3, r3
 8009dc0:	4313      	orrs	r3, r2
 8009dc2:	b25a      	sxtb	r2, r3
 8009dc4:	4b08      	ldr	r3, [pc, #32]	@ (8009de8 <SX1276LoRaSetPacketCrcOn+0x54>)
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	b2d2      	uxtb	r2, r2
 8009dca:	779a      	strb	r2, [r3, #30]
    SX1276Write( REG_LR_MODEMCONFIG2, SX1276LR->RegModemConfig2 );
 8009dcc:	4b06      	ldr	r3, [pc, #24]	@ (8009de8 <SX1276LoRaSetPacketCrcOn+0x54>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	7f9b      	ldrb	r3, [r3, #30]
 8009dd2:	4619      	mov	r1, r3
 8009dd4:	201e      	movs	r0, #30
 8009dd6:	f7ff fe8b 	bl	8009af0 <SX1276Write>
    LoRaSettings.CrcOn = enable;
 8009dda:	4a04      	ldr	r2, [pc, #16]	@ (8009dec <SX1276LoRaSetPacketCrcOn+0x58>)
 8009ddc:	79fb      	ldrb	r3, [r7, #7]
 8009dde:	7213      	strb	r3, [r2, #8]
}
 8009de0:	bf00      	nop
 8009de2:	3708      	adds	r7, #8
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}
 8009de8:	200003e4 	.word	0x200003e4
 8009dec:	20000080 	.word	0x20000080

08009df0 <SX1276LoRaSetSignalBandwidth>:

void SX1276LoRaSetSignalBandwidth( uint8_t bw )
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b082      	sub	sp, #8
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	4603      	mov	r3, r0
 8009df8:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
 8009dfa:	4b12      	ldr	r3, [pc, #72]	@ (8009e44 <SX1276LoRaSetSignalBandwidth+0x54>)
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	331d      	adds	r3, #29
 8009e00:	4619      	mov	r1, r3
 8009e02:	201d      	movs	r0, #29
 8009e04:	f7ff feda 	bl	8009bbc <SX1276Read>
    SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_BW_MASK ) | ( bw << 4 );
 8009e08:	4b0e      	ldr	r3, [pc, #56]	@ (8009e44 <SX1276LoRaSetSignalBandwidth+0x54>)
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	7f5b      	ldrb	r3, [r3, #29]
 8009e0e:	b25b      	sxtb	r3, r3
 8009e10:	f003 030f 	and.w	r3, r3, #15
 8009e14:	b25a      	sxtb	r2, r3
 8009e16:	79fb      	ldrb	r3, [r7, #7]
 8009e18:	011b      	lsls	r3, r3, #4
 8009e1a:	b25b      	sxtb	r3, r3
 8009e1c:	4313      	orrs	r3, r2
 8009e1e:	b25a      	sxtb	r2, r3
 8009e20:	4b08      	ldr	r3, [pc, #32]	@ (8009e44 <SX1276LoRaSetSignalBandwidth+0x54>)
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	b2d2      	uxtb	r2, r2
 8009e26:	775a      	strb	r2, [r3, #29]
    SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
 8009e28:	4b06      	ldr	r3, [pc, #24]	@ (8009e44 <SX1276LoRaSetSignalBandwidth+0x54>)
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	7f5b      	ldrb	r3, [r3, #29]
 8009e2e:	4619      	mov	r1, r3
 8009e30:	201d      	movs	r0, #29
 8009e32:	f7ff fe5d 	bl	8009af0 <SX1276Write>
    LoRaSettings.SignalBw = bw;
 8009e36:	4a04      	ldr	r2, [pc, #16]	@ (8009e48 <SX1276LoRaSetSignalBandwidth+0x58>)
 8009e38:	79fb      	ldrb	r3, [r7, #7]
 8009e3a:	7153      	strb	r3, [r2, #5]
}
 8009e3c:	bf00      	nop
 8009e3e:	3708      	adds	r7, #8
 8009e40:	46bd      	mov	sp, r7
 8009e42:	bd80      	pop	{r7, pc}
 8009e44:	200003e4 	.word	0x200003e4
 8009e48:	20000080 	.word	0x20000080

08009e4c <SX1276LoRaSetImplicitHeaderOn>:

void SX1276LoRaSetImplicitHeaderOn( bool enable )
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b082      	sub	sp, #8
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	4603      	mov	r3, r0
 8009e54:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
 8009e56:	4b12      	ldr	r3, [pc, #72]	@ (8009ea0 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	331d      	adds	r3, #29
 8009e5c:	4619      	mov	r1, r3
 8009e5e:	201d      	movs	r0, #29
 8009e60:	f7ff feac 	bl	8009bbc <SX1276Read>
    SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_IMPLICITHEADER_MASK ) | ( enable );
 8009e64:	4b0e      	ldr	r3, [pc, #56]	@ (8009ea0 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	7f5b      	ldrb	r3, [r3, #29]
 8009e6a:	b25b      	sxtb	r3, r3
 8009e6c:	f023 0301 	bic.w	r3, r3, #1
 8009e70:	b25a      	sxtb	r2, r3
 8009e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009e76:	4313      	orrs	r3, r2
 8009e78:	b25a      	sxtb	r2, r3
 8009e7a:	4b09      	ldr	r3, [pc, #36]	@ (8009ea0 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	b2d2      	uxtb	r2, r2
 8009e80:	775a      	strb	r2, [r3, #29]
    SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
 8009e82:	4b07      	ldr	r3, [pc, #28]	@ (8009ea0 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	7f5b      	ldrb	r3, [r3, #29]
 8009e88:	4619      	mov	r1, r3
 8009e8a:	201d      	movs	r0, #29
 8009e8c:	f7ff fe30 	bl	8009af0 <SX1276Write>
    LoRaSettings.ImplicitHeaderOn = enable;
 8009e90:	4a04      	ldr	r2, [pc, #16]	@ (8009ea4 <SX1276LoRaSetImplicitHeaderOn+0x58>)
 8009e92:	79fb      	ldrb	r3, [r7, #7]
 8009e94:	7253      	strb	r3, [r2, #9]
}
 8009e96:	bf00      	nop
 8009e98:	3708      	adds	r7, #8
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	bd80      	pop	{r7, pc}
 8009e9e:	bf00      	nop
 8009ea0:	200003e4 	.word	0x200003e4
 8009ea4:	20000080 	.word	0x20000080

08009ea8 <SX1276LoRaSetSymbTimeout>:

void SX1276LoRaSetSymbTimeout( uint16_t value )
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b082      	sub	sp, #8
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	4603      	mov	r3, r0
 8009eb0:	80fb      	strh	r3, [r7, #6]
    SX1276ReadBuffer( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2, 2 );
 8009eb2:	4b16      	ldr	r3, [pc, #88]	@ (8009f0c <SX1276LoRaSetSymbTimeout+0x64>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	331e      	adds	r3, #30
 8009eb8:	2202      	movs	r2, #2
 8009eba:	4619      	mov	r1, r3
 8009ebc:	201e      	movs	r0, #30
 8009ebe:	f7ff fe53 	bl	8009b68 <SX1276ReadBuffer>

    SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) | ( ( value >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK );
 8009ec2:	4b12      	ldr	r3, [pc, #72]	@ (8009f0c <SX1276LoRaSetSymbTimeout+0x64>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	7f9b      	ldrb	r3, [r3, #30]
 8009ec8:	b25b      	sxtb	r3, r3
 8009eca:	f023 0303 	bic.w	r3, r3, #3
 8009ece:	b25a      	sxtb	r2, r3
 8009ed0:	88fb      	ldrh	r3, [r7, #6]
 8009ed2:	0a1b      	lsrs	r3, r3, #8
 8009ed4:	b29b      	uxth	r3, r3
 8009ed6:	b25b      	sxtb	r3, r3
 8009ed8:	f003 0303 	and.w	r3, r3, #3
 8009edc:	b25b      	sxtb	r3, r3
 8009ede:	4313      	orrs	r3, r2
 8009ee0:	b25a      	sxtb	r2, r3
 8009ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8009f0c <SX1276LoRaSetSymbTimeout+0x64>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	b2d2      	uxtb	r2, r2
 8009ee8:	779a      	strb	r2, [r3, #30]
    SX1276LR->RegSymbTimeoutLsb = value & 0xFF;
 8009eea:	4b08      	ldr	r3, [pc, #32]	@ (8009f0c <SX1276LoRaSetSymbTimeout+0x64>)
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	88fa      	ldrh	r2, [r7, #6]
 8009ef0:	b2d2      	uxtb	r2, r2
 8009ef2:	77da      	strb	r2, [r3, #31]
    SX1276WriteBuffer( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2, 2 );
 8009ef4:	4b05      	ldr	r3, [pc, #20]	@ (8009f0c <SX1276LoRaSetSymbTimeout+0x64>)
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	331e      	adds	r3, #30
 8009efa:	2202      	movs	r2, #2
 8009efc:	4619      	mov	r1, r3
 8009efe:	201e      	movs	r0, #30
 8009f00:	f7ff fe08 	bl	8009b14 <SX1276WriteBuffer>
}
 8009f04:	bf00      	nop
 8009f06:	3708      	adds	r7, #8
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bd80      	pop	{r7, pc}
 8009f0c:	200003e4 	.word	0x200003e4

08009f10 <SX1276LoRaSetPayloadLength>:

void SX1276LoRaSetPayloadLength( uint8_t value )
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b082      	sub	sp, #8
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	4603      	mov	r3, r0
 8009f18:	71fb      	strb	r3, [r7, #7]
    SX1276LR->RegPayloadLength = value;
 8009f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8009f44 <SX1276LoRaSetPayloadLength+0x34>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	79fa      	ldrb	r2, [r7, #7]
 8009f20:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    SX1276Write( REG_LR_PAYLOADLENGTH, SX1276LR->RegPayloadLength );
 8009f24:	4b07      	ldr	r3, [pc, #28]	@ (8009f44 <SX1276LoRaSetPayloadLength+0x34>)
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8009f2c:	4619      	mov	r1, r3
 8009f2e:	2022      	movs	r0, #34	@ 0x22
 8009f30:	f7ff fdde 	bl	8009af0 <SX1276Write>
    LoRaSettings.PayloadLength = value;
 8009f34:	4a04      	ldr	r2, [pc, #16]	@ (8009f48 <SX1276LoRaSetPayloadLength+0x38>)
 8009f36:	79fb      	ldrb	r3, [r7, #7]
 8009f38:	7613      	strb	r3, [r2, #24]
}
 8009f3a:	bf00      	nop
 8009f3c:	3708      	adds	r7, #8
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	bd80      	pop	{r7, pc}
 8009f42:	bf00      	nop
 8009f44:	200003e4 	.word	0x200003e4
 8009f48:	20000080 	.word	0x20000080

08009f4c <SX1276LoRaSetLowDatarateOptimize>:

void SX1276LoRaSetLowDatarateOptimize( bool enable )
{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	b082      	sub	sp, #8
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	4603      	mov	r3, r0
 8009f54:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG3, &SX1276LR->RegModemConfig3 );
 8009f56:	4b12      	ldr	r3, [pc, #72]	@ (8009fa0 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	3326      	adds	r3, #38	@ 0x26
 8009f5c:	4619      	mov	r1, r3
 8009f5e:	2026      	movs	r0, #38	@ 0x26
 8009f60:	f7ff fe2c 	bl	8009bbc <SX1276Read>
    SX1276LR->RegModemConfig3 = ( SX1276LR->RegModemConfig3 & RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) | ( enable << 3 );
 8009f64:	4b0e      	ldr	r3, [pc, #56]	@ (8009fa0 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8009f6c:	b25b      	sxtb	r3, r3
 8009f6e:	f023 0308 	bic.w	r3, r3, #8
 8009f72:	b25a      	sxtb	r2, r3
 8009f74:	79fb      	ldrb	r3, [r7, #7]
 8009f76:	00db      	lsls	r3, r3, #3
 8009f78:	b25b      	sxtb	r3, r3
 8009f7a:	4313      	orrs	r3, r2
 8009f7c:	b25a      	sxtb	r2, r3
 8009f7e:	4b08      	ldr	r3, [pc, #32]	@ (8009fa0 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	b2d2      	uxtb	r2, r2
 8009f84:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    SX1276Write( REG_LR_MODEMCONFIG3, SX1276LR->RegModemConfig3 );
 8009f88:	4b05      	ldr	r3, [pc, #20]	@ (8009fa0 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8009f90:	4619      	mov	r1, r3
 8009f92:	2026      	movs	r0, #38	@ 0x26
 8009f94:	f7ff fdac 	bl	8009af0 <SX1276Write>
}
 8009f98:	bf00      	nop
 8009f9a:	3708      	adds	r7, #8
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	bd80      	pop	{r7, pc}
 8009fa0:	200003e4 	.word	0x200003e4

08009fa4 <SX1276LoRaSetPAOutput>:

void SX1276LoRaSetPAOutput( uint8_t outputPin )
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b082      	sub	sp, #8
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	4603      	mov	r3, r0
 8009fac:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
 8009fae:	4b10      	ldr	r3, [pc, #64]	@ (8009ff0 <SX1276LoRaSetPAOutput+0x4c>)
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	3309      	adds	r3, #9
 8009fb4:	4619      	mov	r1, r3
 8009fb6:	2009      	movs	r0, #9
 8009fb8:	f7ff fe00 	bl	8009bbc <SX1276Read>
    SX1276LR->RegPaConfig = (SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_MASK ) | outputPin;
 8009fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8009ff0 <SX1276LoRaSetPAOutput+0x4c>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	7a5b      	ldrb	r3, [r3, #9]
 8009fc2:	b25b      	sxtb	r3, r3
 8009fc4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009fc8:	b25a      	sxtb	r2, r3
 8009fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009fce:	4313      	orrs	r3, r2
 8009fd0:	b25a      	sxtb	r2, r3
 8009fd2:	4b07      	ldr	r3, [pc, #28]	@ (8009ff0 <SX1276LoRaSetPAOutput+0x4c>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	b2d2      	uxtb	r2, r2
 8009fd8:	725a      	strb	r2, [r3, #9]
    SX1276Write( REG_LR_PACONFIG, SX1276LR->RegPaConfig );
 8009fda:	4b05      	ldr	r3, [pc, #20]	@ (8009ff0 <SX1276LoRaSetPAOutput+0x4c>)
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	7a5b      	ldrb	r3, [r3, #9]
 8009fe0:	4619      	mov	r1, r3
 8009fe2:	2009      	movs	r0, #9
 8009fe4:	f7ff fd84 	bl	8009af0 <SX1276Write>
}
 8009fe8:	bf00      	nop
 8009fea:	3708      	adds	r7, #8
 8009fec:	46bd      	mov	sp, r7
 8009fee:	bd80      	pop	{r7, pc}
 8009ff0:	200003e4 	.word	0x200003e4

08009ff4 <SX1276LoRaSetPa20dBm>:

void SX1276LoRaSetPa20dBm( bool enale )
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b082      	sub	sp, #8
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_PADAC, &SX1276LR->RegPaDac );
 8009ffe:	4b17      	ldr	r3, [pc, #92]	@ (800a05c <SX1276LoRaSetPa20dBm+0x68>)
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	3349      	adds	r3, #73	@ 0x49
 800a004:	4619      	mov	r1, r3
 800a006:	204d      	movs	r0, #77	@ 0x4d
 800a008:	f7ff fdd8 	bl	8009bbc <SX1276Read>
    SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
 800a00c:	4b13      	ldr	r3, [pc, #76]	@ (800a05c <SX1276LoRaSetPa20dBm+0x68>)
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	3309      	adds	r3, #9
 800a012:	4619      	mov	r1, r3
 800a014:	2009      	movs	r0, #9
 800a016:	f7ff fdd1 	bl	8009bbc <SX1276Read>

    if( ( SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_PABOOST ) == RFLR_PACONFIG_PASELECT_PABOOST )
 800a01a:	4b10      	ldr	r3, [pc, #64]	@ (800a05c <SX1276LoRaSetPa20dBm+0x68>)
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	7a5b      	ldrb	r3, [r3, #9]
 800a020:	b25b      	sxtb	r3, r3
 800a022:	2b00      	cmp	r3, #0
 800a024:	da08      	bge.n	800a038 <SX1276LoRaSetPa20dBm+0x44>
    {
        if( enale == true )
 800a026:	79fb      	ldrb	r3, [r7, #7]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d00a      	beq.n	800a042 <SX1276LoRaSetPa20dBm+0x4e>
        {
            SX1276LR->RegPaDac = 0x87;
 800a02c:	4b0b      	ldr	r3, [pc, #44]	@ (800a05c <SX1276LoRaSetPa20dBm+0x68>)
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	2287      	movs	r2, #135	@ 0x87
 800a032:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
 800a036:	e004      	b.n	800a042 <SX1276LoRaSetPa20dBm+0x4e>
        }
    }
    else
    {
        SX1276LR->RegPaDac = 0x84;
 800a038:	4b08      	ldr	r3, [pc, #32]	@ (800a05c <SX1276LoRaSetPa20dBm+0x68>)
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	2284      	movs	r2, #132	@ 0x84
 800a03e:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    }
    SX1276Write( REG_LR_PADAC, SX1276LR->RegPaDac );
 800a042:	4b06      	ldr	r3, [pc, #24]	@ (800a05c <SX1276LoRaSetPa20dBm+0x68>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800a04a:	4619      	mov	r1, r3
 800a04c:	204d      	movs	r0, #77	@ 0x4d
 800a04e:	f7ff fd4f 	bl	8009af0 <SX1276Write>
}
 800a052:	bf00      	nop
 800a054:	3708      	adds	r7, #8
 800a056:	46bd      	mov	sp, r7
 800a058:	bd80      	pop	{r7, pc}
 800a05a:	bf00      	nop
 800a05c:	200003e4 	.word	0x200003e4

0800a060 <SX1276LoRaSetRFPower>:

void SX1276LoRaSetRFPower( int8_t power )
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b082      	sub	sp, #8
 800a064:	af00      	add	r7, sp, #0
 800a066:	4603      	mov	r3, r0
 800a068:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
 800a06a:	4b54      	ldr	r3, [pc, #336]	@ (800a1bc <SX1276LoRaSetRFPower+0x15c>)
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	3309      	adds	r3, #9
 800a070:	4619      	mov	r1, r3
 800a072:	2009      	movs	r0, #9
 800a074:	f7ff fda2 	bl	8009bbc <SX1276Read>
    SX1276Read( REG_LR_PADAC, &SX1276LR->RegPaDac );
 800a078:	4b50      	ldr	r3, [pc, #320]	@ (800a1bc <SX1276LoRaSetRFPower+0x15c>)
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	3349      	adds	r3, #73	@ 0x49
 800a07e:	4619      	mov	r1, r3
 800a080:	204d      	movs	r0, #77	@ 0x4d
 800a082:	f7ff fd9b 	bl	8009bbc <SX1276Read>

    if( ( SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_PABOOST ) == RFLR_PACONFIG_PASELECT_PABOOST )
 800a086:	4b4d      	ldr	r3, [pc, #308]	@ (800a1bc <SX1276LoRaSetRFPower+0x15c>)
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	7a5b      	ldrb	r3, [r3, #9]
 800a08c:	b25b      	sxtb	r3, r3
 800a08e:	2b00      	cmp	r3, #0
 800a090:	da5b      	bge.n	800a14a <SX1276LoRaSetRFPower+0xea>
    {
        if( ( SX1276LR->RegPaDac & 0x87 ) == 0x87 )
 800a092:	4b4a      	ldr	r3, [pc, #296]	@ (800a1bc <SX1276LoRaSetRFPower+0x15c>)
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800a09a:	f003 0387 	and.w	r3, r3, #135	@ 0x87
 800a09e:	2b87      	cmp	r3, #135	@ 0x87
 800a0a0:	d129      	bne.n	800a0f6 <SX1276LoRaSetRFPower+0x96>
        {
            if( power < 5 )
 800a0a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a0a6:	2b04      	cmp	r3, #4
 800a0a8:	dc01      	bgt.n	800a0ae <SX1276LoRaSetRFPower+0x4e>
            {
                power = 5;
 800a0aa:	2305      	movs	r3, #5
 800a0ac:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 20 )
 800a0ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a0b2:	2b14      	cmp	r3, #20
 800a0b4:	dd01      	ble.n	800a0ba <SX1276LoRaSetRFPower+0x5a>
            {
                power = 20;
 800a0b6:	2314      	movs	r3, #20
 800a0b8:	71fb      	strb	r3, [r7, #7]
            }
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
 800a0ba:	4b40      	ldr	r3, [pc, #256]	@ (800a1bc <SX1276LoRaSetRFPower+0x15c>)
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	7a5a      	ldrb	r2, [r3, #9]
 800a0c0:	4b3e      	ldr	r3, [pc, #248]	@ (800a1bc <SX1276LoRaSetRFPower+0x15c>)
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 800a0c8:	b2d2      	uxtb	r2, r2
 800a0ca:	725a      	strb	r2, [r3, #9]
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 800a0cc:	4b3b      	ldr	r3, [pc, #236]	@ (800a1bc <SX1276LoRaSetRFPower+0x15c>)
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	7a5b      	ldrb	r3, [r3, #9]
 800a0d2:	b25b      	sxtb	r3, r3
 800a0d4:	f023 030f 	bic.w	r3, r3, #15
 800a0d8:	b25a      	sxtb	r2, r3
 800a0da:	79fb      	ldrb	r3, [r7, #7]
 800a0dc:	3b05      	subs	r3, #5
 800a0de:	b2db      	uxtb	r3, r3
 800a0e0:	b25b      	sxtb	r3, r3
 800a0e2:	f003 030f 	and.w	r3, r3, #15
 800a0e6:	b25b      	sxtb	r3, r3
 800a0e8:	4313      	orrs	r3, r2
 800a0ea:	b25a      	sxtb	r2, r3
 800a0ec:	4b33      	ldr	r3, [pc, #204]	@ (800a1bc <SX1276LoRaSetRFPower+0x15c>)
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	b2d2      	uxtb	r2, r2
 800a0f2:	725a      	strb	r2, [r3, #9]
 800a0f4:	e053      	b.n	800a19e <SX1276LoRaSetRFPower+0x13e>
        }
        else
        {
            if( power < 2 )
 800a0f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a0fa:	2b01      	cmp	r3, #1
 800a0fc:	dc01      	bgt.n	800a102 <SX1276LoRaSetRFPower+0xa2>
            {
                power = 2;
 800a0fe:	2302      	movs	r3, #2
 800a100:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 17 )
 800a102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a106:	2b11      	cmp	r3, #17
 800a108:	dd01      	ble.n	800a10e <SX1276LoRaSetRFPower+0xae>
            {
                power = 17;
 800a10a:	2311      	movs	r3, #17
 800a10c:	71fb      	strb	r3, [r7, #7]
            }
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
 800a10e:	4b2b      	ldr	r3, [pc, #172]	@ (800a1bc <SX1276LoRaSetRFPower+0x15c>)
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	7a5a      	ldrb	r2, [r3, #9]
 800a114:	4b29      	ldr	r3, [pc, #164]	@ (800a1bc <SX1276LoRaSetRFPower+0x15c>)
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 800a11c:	b2d2      	uxtb	r2, r2
 800a11e:	725a      	strb	r2, [r3, #9]
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 800a120:	4b26      	ldr	r3, [pc, #152]	@ (800a1bc <SX1276LoRaSetRFPower+0x15c>)
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	7a5b      	ldrb	r3, [r3, #9]
 800a126:	b25b      	sxtb	r3, r3
 800a128:	f023 030f 	bic.w	r3, r3, #15
 800a12c:	b25a      	sxtb	r2, r3
 800a12e:	79fb      	ldrb	r3, [r7, #7]
 800a130:	3b02      	subs	r3, #2
 800a132:	b2db      	uxtb	r3, r3
 800a134:	b25b      	sxtb	r3, r3
 800a136:	f003 030f 	and.w	r3, r3, #15
 800a13a:	b25b      	sxtb	r3, r3
 800a13c:	4313      	orrs	r3, r2
 800a13e:	b25a      	sxtb	r2, r3
 800a140:	4b1e      	ldr	r3, [pc, #120]	@ (800a1bc <SX1276LoRaSetRFPower+0x15c>)
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	b2d2      	uxtb	r2, r2
 800a146:	725a      	strb	r2, [r3, #9]
 800a148:	e029      	b.n	800a19e <SX1276LoRaSetRFPower+0x13e>
        }
    }
    else
    {
        if( power < -1 )
 800a14a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a14e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a152:	da01      	bge.n	800a158 <SX1276LoRaSetRFPower+0xf8>
        {
            power = -1;
 800a154:	23ff      	movs	r3, #255	@ 0xff
 800a156:	71fb      	strb	r3, [r7, #7]
        }
        if( power > 14 )
 800a158:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a15c:	2b0e      	cmp	r3, #14
 800a15e:	dd01      	ble.n	800a164 <SX1276LoRaSetRFPower+0x104>
        {
            power = 14;
 800a160:	230e      	movs	r3, #14
 800a162:	71fb      	strb	r3, [r7, #7]
        }
        SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
 800a164:	4b15      	ldr	r3, [pc, #84]	@ (800a1bc <SX1276LoRaSetRFPower+0x15c>)
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	7a5a      	ldrb	r2, [r3, #9]
 800a16a:	4b14      	ldr	r3, [pc, #80]	@ (800a1bc <SX1276LoRaSetRFPower+0x15c>)
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 800a172:	b2d2      	uxtb	r2, r2
 800a174:	725a      	strb	r2, [r3, #9]
        SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
 800a176:	4b11      	ldr	r3, [pc, #68]	@ (800a1bc <SX1276LoRaSetRFPower+0x15c>)
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	7a5b      	ldrb	r3, [r3, #9]
 800a17c:	b25b      	sxtb	r3, r3
 800a17e:	f023 030f 	bic.w	r3, r3, #15
 800a182:	b25a      	sxtb	r2, r3
 800a184:	79fb      	ldrb	r3, [r7, #7]
 800a186:	3301      	adds	r3, #1
 800a188:	b2db      	uxtb	r3, r3
 800a18a:	b25b      	sxtb	r3, r3
 800a18c:	f003 030f 	and.w	r3, r3, #15
 800a190:	b25b      	sxtb	r3, r3
 800a192:	4313      	orrs	r3, r2
 800a194:	b25a      	sxtb	r2, r3
 800a196:	4b09      	ldr	r3, [pc, #36]	@ (800a1bc <SX1276LoRaSetRFPower+0x15c>)
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	b2d2      	uxtb	r2, r2
 800a19c:	725a      	strb	r2, [r3, #9]
    }
    SX1276Write( REG_LR_PACONFIG, SX1276LR->RegPaConfig );
 800a19e:	4b07      	ldr	r3, [pc, #28]	@ (800a1bc <SX1276LoRaSetRFPower+0x15c>)
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	7a5b      	ldrb	r3, [r3, #9]
 800a1a4:	4619      	mov	r1, r3
 800a1a6:	2009      	movs	r0, #9
 800a1a8:	f7ff fca2 	bl	8009af0 <SX1276Write>
    LoRaSettings.Power = power;
 800a1ac:	4a04      	ldr	r2, [pc, #16]	@ (800a1c0 <SX1276LoRaSetRFPower+0x160>)
 800a1ae:	79fb      	ldrb	r3, [r7, #7]
 800a1b0:	7113      	strb	r3, [r2, #4]
}
 800a1b2:	bf00      	nop
 800a1b4:	3708      	adds	r7, #8
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	bd80      	pop	{r7, pc}
 800a1ba:	bf00      	nop
 800a1bc:	200003e4 	.word	0x200003e4
 800a1c0:	20000080 	.word	0x20000080

0800a1c4 <SX1276LoRaInit>:
 * PacketTimeout Stores the Rx window time value for packet reception
 */
//static uint32_t PacketTimeout;

void SX1276LoRaInit( void )
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	af00      	add	r7, sp, #0
    RFLRState = RFLR_STATE_IDLE;
 800a1c8:	4b32      	ldr	r3, [pc, #200]	@ (800a294 <SX1276LoRaInit+0xd0>)
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	701a      	strb	r2, [r3, #0]
//    SX1276LR->RegOpMode = RFLR_OPMODE_SLEEP;


    SX1276LoRaSetDefaults( );
 800a1ce:	f000 f86b 	bl	800a2a8 <SX1276LoRaSetDefaults>

    SX1276ReadBuffer( REG_LR_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 800a1d2:	4b31      	ldr	r3, [pc, #196]	@ (800a298 <SX1276LoRaInit+0xd4>)
 800a1d4:	226f      	movs	r2, #111	@ 0x6f
 800a1d6:	4619      	mov	r1, r3
 800a1d8:	2001      	movs	r0, #1
 800a1da:	f7ff fcc5 	bl	8009b68 <SX1276ReadBuffer>

    SX1276LR->RegLna = RFLR_LNA_GAIN_G1;
 800a1de:	4b2f      	ldr	r3, [pc, #188]	@ (800a29c <SX1276LoRaInit+0xd8>)
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	2220      	movs	r2, #32
 800a1e4:	731a      	strb	r2, [r3, #12]
//    RegLna=0b100000 = Maximum amplifier gain
    SX1276WriteBuffer( REG_LR_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 800a1e6:	4b2c      	ldr	r3, [pc, #176]	@ (800a298 <SX1276LoRaInit+0xd4>)
 800a1e8:	226f      	movs	r2, #111	@ 0x6f
 800a1ea:	4619      	mov	r1, r3
 800a1ec:	2001      	movs	r0, #1
 800a1ee:	f7ff fc91 	bl	8009b14 <SX1276WriteBuffer>

    // set the RF settings
    SX1276LoRaSetRFFrequency( LoRaSettings.RFFrequency );
 800a1f2:	4b2b      	ldr	r3, [pc, #172]	@ (800a2a0 <SX1276LoRaInit+0xdc>)
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	f7ff fcf2 	bl	8009be0 <SX1276LoRaSetRFFrequency>

    // SF6 only operates in implicit header mode.
    SX1276LoRaSetSpreadingFactor( LoRaSettings.SpreadingFactor );
 800a1fc:	4b28      	ldr	r3, [pc, #160]	@ (800a2a0 <SX1276LoRaInit+0xdc>)
 800a1fe:	799b      	ldrb	r3, [r3, #6]
 800a200:	4618      	mov	r0, r3
 800a202:	f7ff fd29 	bl	8009c58 <SX1276LoRaSetSpreadingFactor>
    SX1276LoRaSetErrorCoding( LoRaSettings.ErrorCoding );
 800a206:	4b26      	ldr	r3, [pc, #152]	@ (800a2a0 <SX1276LoRaInit+0xdc>)
 800a208:	79db      	ldrb	r3, [r3, #7]
 800a20a:	4618      	mov	r0, r3
 800a20c:	f7ff fd94 	bl	8009d38 <SX1276LoRaSetErrorCoding>
    SX1276LoRaSetPacketCrcOn( LoRaSettings.CrcOn );
 800a210:	4b23      	ldr	r3, [pc, #140]	@ (800a2a0 <SX1276LoRaInit+0xdc>)
 800a212:	7a1b      	ldrb	r3, [r3, #8]
 800a214:	4618      	mov	r0, r3
 800a216:	f7ff fdbd 	bl	8009d94 <SX1276LoRaSetPacketCrcOn>
    SX1276LoRaSetSignalBandwidth( LoRaSettings.SignalBw );
 800a21a:	4b21      	ldr	r3, [pc, #132]	@ (800a2a0 <SX1276LoRaInit+0xdc>)
 800a21c:	795b      	ldrb	r3, [r3, #5]
 800a21e:	4618      	mov	r0, r3
 800a220:	f7ff fde6 	bl	8009df0 <SX1276LoRaSetSignalBandwidth>

    SX1276LoRaSetImplicitHeaderOn( LoRaSettings.ImplicitHeaderOn );
 800a224:	4b1e      	ldr	r3, [pc, #120]	@ (800a2a0 <SX1276LoRaInit+0xdc>)
 800a226:	7a5b      	ldrb	r3, [r3, #9]
 800a228:	4618      	mov	r0, r3
 800a22a:	f7ff fe0f 	bl	8009e4c <SX1276LoRaSetImplicitHeaderOn>
    SX1276LoRaSetSymbTimeout( 0x3FF );
 800a22e:	f240 30ff 	movw	r0, #1023	@ 0x3ff
 800a232:	f7ff fe39 	bl	8009ea8 <SX1276LoRaSetSymbTimeout>
    SX1276LoRaSetPayloadLength( LoRaSettings.PayloadLength );
 800a236:	4b1a      	ldr	r3, [pc, #104]	@ (800a2a0 <SX1276LoRaInit+0xdc>)
 800a238:	7e1b      	ldrb	r3, [r3, #24]
 800a23a:	4618      	mov	r0, r3
 800a23c:	f7ff fe68 	bl	8009f10 <SX1276LoRaSetPayloadLength>
    SX1276LoRaSetLowDatarateOptimize( true );
 800a240:	2001      	movs	r0, #1
 800a242:	f7ff fe83 	bl	8009f4c <SX1276LoRaSetLowDatarateOptimize>

    if( LoRaSettings.RFFrequency > 860000000 )
 800a246:	4b16      	ldr	r3, [pc, #88]	@ (800a2a0 <SX1276LoRaInit+0xdc>)
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	4a16      	ldr	r2, [pc, #88]	@ (800a2a4 <SX1276LoRaInit+0xe0>)
 800a24c:	4293      	cmp	r3, r2
 800a24e:	d90f      	bls.n	800a270 <SX1276LoRaInit+0xac>
    {
        SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_RFO );
 800a250:	2000      	movs	r0, #0
 800a252:	f7ff fea7 	bl	8009fa4 <SX1276LoRaSetPAOutput>
        SX1276LoRaSetPa20dBm( false );
 800a256:	2000      	movs	r0, #0
 800a258:	f7ff fecc 	bl	8009ff4 <SX1276LoRaSetPa20dBm>
        LoRaSettings.Power = 14;
 800a25c:	4b10      	ldr	r3, [pc, #64]	@ (800a2a0 <SX1276LoRaInit+0xdc>)
 800a25e:	220e      	movs	r2, #14
 800a260:	711a      	strb	r2, [r3, #4]
        SX1276LoRaSetRFPower( LoRaSettings.Power );
 800a262:	4b0f      	ldr	r3, [pc, #60]	@ (800a2a0 <SX1276LoRaInit+0xdc>)
 800a264:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800a268:	4618      	mov	r0, r3
 800a26a:	f7ff fef9 	bl	800a060 <SX1276LoRaSetRFPower>
 800a26e:	e00b      	b.n	800a288 <SX1276LoRaInit+0xc4>
  // Here change to the required one using the amplifier features,



#ifdef MoskitoV02
        SX1276LoRaSetPAOutput(RFLR_PACONFIG_PASELECT_RFO);
 800a270:	2000      	movs	r0, #0
 800a272:	f7ff fe97 	bl	8009fa4 <SX1276LoRaSetPAOutput>
#ifdef MoskitoV01
        SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_PABOOST );
#endif
        //true Power limited to +20dBm
//       SX1276LoRaSetPa20dBm( true );
        SX1276LoRaSetPa20dBm( false );
 800a276:	2000      	movs	r0, #0
 800a278:	f7ff febc 	bl	8009ff4 <SX1276LoRaSetPa20dBm>
//        LoRaSettings.Power = 5;
//        LoRaSettings.Power = 17;
        SX1276LoRaSetRFPower( LoRaSettings.Power );
 800a27c:	4b08      	ldr	r3, [pc, #32]	@ (800a2a0 <SX1276LoRaInit+0xdc>)
 800a27e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800a282:	4618      	mov	r0, r3
 800a284:	f7ff feec 	bl	800a060 <SX1276LoRaSetRFPower>
    }
    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 800a288:	2001      	movs	r0, #1
 800a28a:	f000 f8ab 	bl	800a3e4 <SX1276LoRaSetOpMode>
}
 800a28e:	bf00      	nop
 800a290:	bd80      	pop	{r7, pc}
 800a292:	bf00      	nop
 800a294:	200003e8 	.word	0x200003e8
 800a298:	200003ed 	.word	0x200003ed
 800a29c:	200003e4 	.word	0x200003e4
 800a2a0:	20000080 	.word	0x20000080
 800a2a4:	33428f00 	.word	0x33428f00

0800a2a8 <SX1276LoRaSetDefaults>:

void SX1276LoRaSetDefaults( void )
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	af00      	add	r7, sp, #0
    // REMARK: See SX1276 datasheet for modified default values.
	SX1276Read( REG_LR_VERSION, &SX1276LR->RegVersion ); //old version
 800a2ac:	4b04      	ldr	r3, [pc, #16]	@ (800a2c0 <SX1276LoRaSetDefaults+0x18>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	333f      	adds	r3, #63	@ 0x3f
 800a2b2:	4619      	mov	r1, r3
 800a2b4:	2042      	movs	r0, #66	@ 0x42
 800a2b6:	f7ff fc81 	bl	8009bbc <SX1276Read>
//    SX1276Read( REG_LR_VERSION, SX1276LR->RegVersion );
}
 800a2ba:	bf00      	nop
 800a2bc:	bd80      	pop	{r7, pc}
 800a2be:	bf00      	nop
 800a2c0:	200003e4 	.word	0x200003e4

0800a2c4 <SX1276Init>:

static bool LoRaOn = false;
static bool LoRaOnState = false;

void SX1276Init( void )
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	af00      	add	r7, sp, #0
    // Initialize FSK and LoRa registers structure

    SX1276LR = ( tSX1276LR* )SX1276Regs;
 800a2c8:	4b08      	ldr	r3, [pc, #32]	@ (800a2ec <SX1276Init+0x28>)
 800a2ca:	4a09      	ldr	r2, [pc, #36]	@ (800a2f0 <SX1276Init+0x2c>)
 800a2cc:	601a      	str	r2, [r3, #0]

    SX1276Reset( );
 800a2ce:	f000 f813 	bl	800a2f8 <SX1276Reset>

    LoRaOn = true;
 800a2d2:	4b08      	ldr	r3, [pc, #32]	@ (800a2f4 <SX1276Init+0x30>)
 800a2d4:	2201      	movs	r2, #1
 800a2d6:	701a      	strb	r2, [r3, #0]
    SX1276SetLoRaOn( LoRaOn );
 800a2d8:	4b06      	ldr	r3, [pc, #24]	@ (800a2f4 <SX1276Init+0x30>)
 800a2da:	781b      	ldrb	r3, [r3, #0]
 800a2dc:	4618      	mov	r0, r3
 800a2de:	f000 f81b 	bl	800a318 <SX1276SetLoRaOn>
    // Initialize LoRa modem
    SX1276LoRaInit( );
 800a2e2:	f7ff ff6f 	bl	800a1c4 <SX1276LoRaInit>
//    HAL_Delay(200);
}
 800a2e6:	bf00      	nop
 800a2e8:	bd80      	pop	{r7, pc}
 800a2ea:	bf00      	nop
 800a2ec:	200003e4 	.word	0x200003e4
 800a2f0:	200003ec 	.word	0x200003ec
 800a2f4:	2000045c 	.word	0x2000045c

0800a2f8 <SX1276Reset>:

void SX1276Reset( void )
{
 800a2f8:	b580      	push	{r7, lr}
 800a2fa:	af00      	add	r7, sp, #0
    SX1276SetReset( RADIO_RESET_ON );
 800a2fc:	2001      	movs	r0, #1
 800a2fe:	f7ff fbdb 	bl	8009ab8 <SX1276SetReset>

    HAL_Delay(100);
 800a302:	2064      	movs	r0, #100	@ 0x64
 800a304:	f7f7 fc62 	bl	8001bcc <HAL_Delay>

    SX1276SetReset( RADIO_RESET_OFF );
 800a308:	2000      	movs	r0, #0
 800a30a:	f7ff fbd5 	bl	8009ab8 <SX1276SetReset>

    HAL_Delay(100);
 800a30e:	2064      	movs	r0, #100	@ 0x64
 800a310:	f7f7 fc5c 	bl	8001bcc <HAL_Delay>
}
 800a314:	bf00      	nop
 800a316:	bd80      	pop	{r7, pc}

0800a318 <SX1276SetLoRaOn>:

void SX1276SetLoRaOn( bool enable )
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	b082      	sub	sp, #8
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	4603      	mov	r3, r0
 800a320:	71fb      	strb	r3, [r7, #7]
//    if( LoRaOnState == enable )
//    {
//        return;
//    }
    LoRaOnState = enable;
 800a322:	4a2c      	ldr	r2, [pc, #176]	@ (800a3d4 <SX1276SetLoRaOn+0xbc>)
 800a324:	79fb      	ldrb	r3, [r7, #7]
 800a326:	7013      	strb	r3, [r2, #0]
    LoRaOn = enable;
 800a328:	4a2b      	ldr	r2, [pc, #172]	@ (800a3d8 <SX1276SetLoRaOn+0xc0>)
 800a32a:	79fb      	ldrb	r3, [r7, #7]
 800a32c:	7013      	strb	r3, [r2, #0]

    if( LoRaOn == true )
 800a32e:	4b2a      	ldr	r3, [pc, #168]	@ (800a3d8 <SX1276SetLoRaOn+0xc0>)
 800a330:	781b      	ldrb	r3, [r3, #0]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d02e      	beq.n	800a394 <SX1276SetLoRaOn+0x7c>
    {
        SX1276LoRaSetOpMode( RFLR_OPMODE_SLEEP );
 800a336:	2000      	movs	r0, #0
 800a338:	f000 f854 	bl	800a3e4 <SX1276LoRaSetOpMode>

        SX1276LR->RegOpMode = ( SX1276LR->RegOpMode & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON;
 800a33c:	4b27      	ldr	r3, [pc, #156]	@ (800a3dc <SX1276SetLoRaOn+0xc4>)
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	785a      	ldrb	r2, [r3, #1]
 800a342:	4b26      	ldr	r3, [pc, #152]	@ (800a3dc <SX1276SetLoRaOn+0xc4>)
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a34a:	b2d2      	uxtb	r2, r2
 800a34c:	705a      	strb	r2, [r3, #1]
        //RegOpMode = 0b10000000  (LoRa mode and sleep)
        SX1276Write( REG_LR_OPMODE, SX1276LR->RegOpMode );
 800a34e:	4b23      	ldr	r3, [pc, #140]	@ (800a3dc <SX1276SetLoRaOn+0xc4>)
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	785b      	ldrb	r3, [r3, #1]
 800a354:	4619      	mov	r1, r3
 800a356:	2001      	movs	r0, #1
 800a358:	f7ff fbca 	bl	8009af0 <SX1276Write>
        //RegOpmode =0b10000001 (LoRa mode and waiting)
        SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 800a35c:	2001      	movs	r0, #1
 800a35e:	f000 f841 	bl	800a3e4 <SX1276LoRaSetOpMode>
                                        // RxDone               RxTimeout                   FhssChangeChannel           CadDone
        SX1276LR->RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO1_00 | RFLR_DIOMAPPING1_DIO2_00 | RFLR_DIOMAPPING1_DIO3_00;
 800a362:	4b1e      	ldr	r3, [pc, #120]	@ (800a3dc <SX1276SetLoRaOn+0xc4>)
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	2200      	movs	r2, #0
 800a368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
                                        // CadDetected          ModeReady
        SX1276LR->RegDioMapping2 = RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
 800a36c:	4b1b      	ldr	r3, [pc, #108]	@ (800a3dc <SX1276SetLoRaOn+0xc4>)
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	2200      	movs	r2, #0
 800a372:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
//        RegDioMapping1  2 = 0b0
        SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR->RegDioMapping1, 2 );
 800a376:	4b19      	ldr	r3, [pc, #100]	@ (800a3dc <SX1276SetLoRaOn+0xc4>)
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	333d      	adds	r3, #61	@ 0x3d
 800a37c:	2202      	movs	r2, #2
 800a37e:	4619      	mov	r1, r3
 800a380:	2040      	movs	r0, #64	@ 0x40
 800a382:	f7ff fbc7 	bl	8009b14 <SX1276WriteBuffer>
// 		here everything is read from memory LoRa but at the same time garbage is written there.
        SX1276ReadBuffer( REG_LR_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 800a386:	4b16      	ldr	r3, [pc, #88]	@ (800a3e0 <SX1276SetLoRaOn+0xc8>)
 800a388:	226f      	movs	r2, #111	@ 0x6f
 800a38a:	4619      	mov	r1, r3
 800a38c:	2001      	movs	r0, #1
 800a38e:	f7ff fbeb 	bl	8009b68 <SX1276ReadBuffer>

        SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );

        SX1276ReadBuffer( REG_OPMODE, SX1276Regs + 1, 0x70 - 1 );
    }
}
 800a392:	e01b      	b.n	800a3cc <SX1276SetLoRaOn+0xb4>
        SX1276LoRaSetOpMode( RFLR_OPMODE_SLEEP );
 800a394:	2000      	movs	r0, #0
 800a396:	f000 f825 	bl	800a3e4 <SX1276LoRaSetOpMode>
        SX1276LR->RegOpMode = ( SX1276LR->RegOpMode & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF;
 800a39a:	4b10      	ldr	r3, [pc, #64]	@ (800a3dc <SX1276SetLoRaOn+0xc4>)
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	785a      	ldrb	r2, [r3, #1]
 800a3a0:	4b0e      	ldr	r3, [pc, #56]	@ (800a3dc <SX1276SetLoRaOn+0xc4>)
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a3a8:	b2d2      	uxtb	r2, r2
 800a3aa:	705a      	strb	r2, [r3, #1]
        SX1276Write( REG_LR_OPMODE, SX1276LR->RegOpMode );
 800a3ac:	4b0b      	ldr	r3, [pc, #44]	@ (800a3dc <SX1276SetLoRaOn+0xc4>)
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	785b      	ldrb	r3, [r3, #1]
 800a3b2:	4619      	mov	r1, r3
 800a3b4:	2001      	movs	r0, #1
 800a3b6:	f7ff fb9b 	bl	8009af0 <SX1276Write>
        SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 800a3ba:	2001      	movs	r0, #1
 800a3bc:	f000 f812 	bl	800a3e4 <SX1276LoRaSetOpMode>
        SX1276ReadBuffer( REG_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 800a3c0:	4b07      	ldr	r3, [pc, #28]	@ (800a3e0 <SX1276SetLoRaOn+0xc8>)
 800a3c2:	226f      	movs	r2, #111	@ 0x6f
 800a3c4:	4619      	mov	r1, r3
 800a3c6:	2001      	movs	r0, #1
 800a3c8:	f7ff fbce 	bl	8009b68 <SX1276ReadBuffer>
}
 800a3cc:	bf00      	nop
 800a3ce:	3708      	adds	r7, #8
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	bd80      	pop	{r7, pc}
 800a3d4:	2000045d 	.word	0x2000045d
 800a3d8:	2000045c 	.word	0x2000045c
 800a3dc:	200003e4 	.word	0x200003e4
 800a3e0:	200003ed 	.word	0x200003ed

0800a3e4 <SX1276LoRaSetOpMode>:

void SX1276LoRaSetOpMode( uint8_t opMode )
{
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	b084      	sub	sp, #16
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	4603      	mov	r3, r0
 800a3ec:	71fb      	strb	r3, [r7, #7]
    static uint8_t opModePrev = RFLR_OPMODE_STANDBY;
    static bool antennaSwitchTxOnPrev = true;
    bool antennaSwitchTxOn = false;
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	73fb      	strb	r3, [r7, #15]

    opModePrev = SX1276LR->RegOpMode & ~RFLR_OPMODE_MASK;
 800a3f2:	4b1b      	ldr	r3, [pc, #108]	@ (800a460 <SX1276LoRaSetOpMode+0x7c>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	785b      	ldrb	r3, [r3, #1]
 800a3f8:	f003 0307 	and.w	r3, r3, #7
 800a3fc:	b2da      	uxtb	r2, r3
 800a3fe:	4b19      	ldr	r3, [pc, #100]	@ (800a464 <SX1276LoRaSetOpMode+0x80>)
 800a400:	701a      	strb	r2, [r3, #0]

    if( opMode != opModePrev )
 800a402:	4b18      	ldr	r3, [pc, #96]	@ (800a464 <SX1276LoRaSetOpMode+0x80>)
 800a404:	781b      	ldrb	r3, [r3, #0]
 800a406:	79fa      	ldrb	r2, [r7, #7]
 800a408:	429a      	cmp	r2, r3
 800a40a:	d00f      	beq.n	800a42c <SX1276LoRaSetOpMode+0x48>
    {
        if( opMode == RFLR_OPMODE_TRANSMITTER )
 800a40c:	79fb      	ldrb	r3, [r7, #7]
 800a40e:	2b03      	cmp	r3, #3
 800a410:	d102      	bne.n	800a418 <SX1276LoRaSetOpMode+0x34>
        {
            antennaSwitchTxOn = true;
 800a412:	2301      	movs	r3, #1
 800a414:	73fb      	strb	r3, [r7, #15]
 800a416:	e001      	b.n	800a41c <SX1276LoRaSetOpMode+0x38>
        }
        else
        {
            antennaSwitchTxOn = false;
 800a418:	2300      	movs	r3, #0
 800a41a:	73fb      	strb	r3, [r7, #15]
        }
        if( antennaSwitchTxOn != antennaSwitchTxOnPrev )
 800a41c:	4b12      	ldr	r3, [pc, #72]	@ (800a468 <SX1276LoRaSetOpMode+0x84>)
 800a41e:	781b      	ldrb	r3, [r3, #0]
 800a420:	7bfa      	ldrb	r2, [r7, #15]
 800a422:	429a      	cmp	r2, r3
 800a424:	d002      	beq.n	800a42c <SX1276LoRaSetOpMode+0x48>
        {
            antennaSwitchTxOnPrev = antennaSwitchTxOn;
 800a426:	4a10      	ldr	r2, [pc, #64]	@ (800a468 <SX1276LoRaSetOpMode+0x84>)
 800a428:	7bfb      	ldrb	r3, [r7, #15]
 800a42a:	7013      	strb	r3, [r2, #0]
            RXTX( antennaSwitchTxOn ); // Antenna switch control
			#endif

        }
    }
    SX1276LR->RegOpMode = ( SX1276LR->RegOpMode & RFLR_OPMODE_MASK ) | opMode;
 800a42c:	4b0c      	ldr	r3, [pc, #48]	@ (800a460 <SX1276LoRaSetOpMode+0x7c>)
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	785b      	ldrb	r3, [r3, #1]
 800a432:	b25b      	sxtb	r3, r3
 800a434:	f023 0307 	bic.w	r3, r3, #7
 800a438:	b25a      	sxtb	r2, r3
 800a43a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a43e:	4313      	orrs	r3, r2
 800a440:	b25a      	sxtb	r2, r3
 800a442:	4b07      	ldr	r3, [pc, #28]	@ (800a460 <SX1276LoRaSetOpMode+0x7c>)
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	b2d2      	uxtb	r2, r2
 800a448:	705a      	strb	r2, [r3, #1]

    SX1276Write( REG_LR_OPMODE, SX1276LR->RegOpMode );
 800a44a:	4b05      	ldr	r3, [pc, #20]	@ (800a460 <SX1276LoRaSetOpMode+0x7c>)
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	785b      	ldrb	r3, [r3, #1]
 800a450:	4619      	mov	r1, r3
 800a452:	2001      	movs	r0, #1
 800a454:	f7ff fb4c 	bl	8009af0 <SX1276Write>
}
 800a458:	bf00      	nop
 800a45a:	3710      	adds	r7, #16
 800a45c:	46bd      	mov	sp, r7
 800a45e:	bd80      	pop	{r7, pc}
 800a460:	200003e4 	.word	0x200003e4
 800a464:	2000009c 	.word	0x2000009c
 800a468:	2000009d 	.word	0x2000009d

0800a46c <disp1color_Init>:

//==============================================================================
// Настройка дисплея
//==============================================================================
void disp1color_Init(void)
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	af00      	add	r7, sp, #0
#if (DISP1COLOR_type == DISPTYPE_ssd1306)
//	Отправляет команды инициализации.
  SSD1306_Init(DISP1COLOR_Width, DISP1COLOR_Height);
 800a470:	2140      	movs	r1, #64	@ 0x40
 800a472:	2080      	movs	r0, #128	@ 0x80
 800a474:	f000 fb6c 	bl	800ab50 <SSD1306_Init>
  while ((HAL_I2C_GetState(&hi2c2) != HAL_I2C_STATE_READY)){
 800a478:	bf00      	nop
 800a47a:	4808      	ldr	r0, [pc, #32]	@ (800a49c <disp1color_Init+0x30>)
 800a47c:	f7fa f843 	bl	8004506 <HAL_I2C_GetState>
 800a480:	4603      	mov	r3, r0
 800a482:	2b20      	cmp	r3, #32
 800a484:	d1f9      	bne.n	800a47a <disp1color_Init+0xe>
//	  ждеат пока не отправятся все команды
  }
  //очищает экран
  disp1color_FillScreenbuff(0);
 800a486:	2000      	movs	r0, #0
 800a488:	f000 f80c 	bl	800a4a4 <disp1color_FillScreenbuff>
  SSD1306_DisplayFullUpdate(buff, sizeof(buff));
 800a48c:	f240 4101 	movw	r1, #1025	@ 0x401
 800a490:	4803      	ldr	r0, [pc, #12]	@ (800a4a0 <disp1color_Init+0x34>)
 800a492:	f000 fb6f 	bl	800ab74 <SSD1306_DisplayFullUpdate>
#endif
}
 800a496:	bf00      	nop
 800a498:	bd80      	pop	{r7, pc}
 800a49a:	bf00      	nop
 800a49c:	2000025c 	.word	0x2000025c
 800a4a0:	20000460 	.word	0x20000460

0800a4a4 <disp1color_FillScreenbuff>:

// записывает в буфер кадра значения FillValue
//==============================================================================
void disp1color_FillScreenbuff(uint8_t FillValue)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	b085      	sub	sp, #20
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	4603      	mov	r3, r0
 800a4ac:	71fb      	strb	r3, [r7, #7]
	buff[0] = 0x40;
 800a4ae:	4b0c      	ldr	r3, [pc, #48]	@ (800a4e0 <disp1color_FillScreenbuff+0x3c>)
 800a4b0:	2240      	movs	r2, #64	@ 0x40
 800a4b2:	701a      	strb	r2, [r3, #0]
	for(int i = 1; i != BufLen; i++ )
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	60fb      	str	r3, [r7, #12]
 800a4b8:	e007      	b.n	800a4ca <disp1color_FillScreenbuff+0x26>
	{
		buff[i] = FillValue;
 800a4ba:	4a09      	ldr	r2, [pc, #36]	@ (800a4e0 <disp1color_FillScreenbuff+0x3c>)
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	4413      	add	r3, r2
 800a4c0:	79fa      	ldrb	r2, [r7, #7]
 800a4c2:	701a      	strb	r2, [r3, #0]
	for(int i = 1; i != BufLen; i++ )
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	3301      	adds	r3, #1
 800a4c8:	60fb      	str	r3, [r7, #12]
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	f240 4201 	movw	r2, #1025	@ 0x401
 800a4d0:	4293      	cmp	r3, r2
 800a4d2:	d1f2      	bne.n	800a4ba <disp1color_FillScreenbuff+0x16>
	}
//  memset(buff+1, FillValue, sizeof(buff));
}
 800a4d4:	bf00      	nop
 800a4d6:	bf00      	nop
 800a4d8:	3714      	adds	r7, #20
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	bc80      	pop	{r7}
 800a4de:	4770      	bx	lr
 800a4e0:	20000460 	.word	0x20000460

0800a4e4 <disp1color_printf>:

//==============================================================================
// Р В РЎСџР РЋР вЂљР В РЎвЂўР РЋРІР‚В Р В Р’ВµР В РўвЂ�Р РЋРЎвЂњР РЋР вЂљР В Р’В° Р В Р вЂ Р РЋРІР‚в„–Р В Р вЂ Р В РЎвЂўР В РўвЂ�Р В РЎвЂ�Р РЋРІР‚С™ Р В Р вЂ¦Р В Р’В° Р В РўвЂ�Р В РЎвЂ�Р РЋР С“Р В РЎвЂ”Р В Р’В»Р В Р’ВµР В РІвЂћвЂ“ Р РЋРІР‚С›Р В РЎвЂўР РЋР вЂљР В РЎпїЅР В Р’В°Р РЋРІР‚С™Р В РЎвЂ�Р РЋР вЂљР В РЎвЂўР В Р вЂ Р В Р’В°Р В Р вЂ¦Р В Р вЂ¦Р РЋРЎвЂњР РЋР вЂ№ Р РЋР С“Р РЋРІР‚С™Р РЋР вЂљР В РЎвЂўР В РЎвЂќР РЋРЎвЂњ
//==============================================================================
int16_t disp1color_printf(uint8_t X, uint8_t Y, uint8_t FontID, const char *args, ...)
{
 800a4e4:	b408      	push	{r3}
 800a4e6:	b580      	push	{r7, lr}
 800a4e8:	b09d      	sub	sp, #116	@ 0x74
 800a4ea:	af00      	add	r7, sp, #0
 800a4ec:	4603      	mov	r3, r0
 800a4ee:	71fb      	strb	r3, [r7, #7]
 800a4f0:	460b      	mov	r3, r1
 800a4f2:	71bb      	strb	r3, [r7, #6]
 800a4f4:	4613      	mov	r3, r2
 800a4f6:	717b      	strb	r3, [r7, #5]
  char StrBuff[100];

  va_list ap;
  va_start(ap, args);
 800a4f8:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 800a4fc:	60bb      	str	r3, [r7, #8]
  vsnprintf(StrBuff, sizeof(StrBuff), args, ap);
 800a4fe:	f107 000c 	add.w	r0, r7, #12
 800a502:	68bb      	ldr	r3, [r7, #8]
 800a504:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a506:	2164      	movs	r1, #100	@ 0x64
 800a508:	f000 fbe6 	bl	800acd8 <vsniprintf>
  va_end(ap);

  return disp1color_DrawString(X+1, Y, FontID, (uint8_t *)StrBuff);
 800a50c:	79fb      	ldrb	r3, [r7, #7]
 800a50e:	3301      	adds	r3, #1
 800a510:	b2d8      	uxtb	r0, r3
 800a512:	f107 030c 	add.w	r3, r7, #12
 800a516:	797a      	ldrb	r2, [r7, #5]
 800a518:	79b9      	ldrb	r1, [r7, #6]
 800a51a:	f000 f808 	bl	800a52e <disp1color_DrawString>
 800a51e:	4603      	mov	r3, r0
}
 800a520:	4618      	mov	r0, r3
 800a522:	3774      	adds	r7, #116	@ 0x74
 800a524:	46bd      	mov	sp, r7
 800a526:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a52a:	b001      	add	sp, #4
 800a52c:	4770      	bx	lr

0800a52e <disp1color_DrawString>:

//==============================================================================
// Р В Р’В¤Р РЋРЎвЂњР В Р вЂ¦Р В РЎвЂќР РЋРІР‚В Р В РЎвЂ�Р РЋР РЏ Р В Р вЂ Р РЋРІР‚в„–Р В Р вЂ Р В РЎвЂўР В РўвЂ�Р В Р’В° Р РЋРІР‚С™Р В Р’ВµР В РЎвЂќР РЋР С“Р РЋРІР‚С™Р В Р’В° Р В РЎвЂ�Р В Р’В· Р РЋР С“Р РЋРІР‚С™Р РЋР вЂљР В РЎвЂўР В РЎвЂќР В РЎвЂ� Str Р В Р вЂ¦Р В Р’В° Р В РўвЂ�Р В РЎвЂ�Р РЋР С“Р В РЎвЂ”Р В Р’В»Р В Р’ВµР В РІвЂћвЂ“
//==============================================================================
int16_t disp1color_DrawString(uint8_t X, uint8_t Y, uint8_t FontID, uint8_t *Str)
{
 800a52e:	b590      	push	{r4, r7, lr}
 800a530:	b087      	sub	sp, #28
 800a532:	af02      	add	r7, sp, #8
 800a534:	603b      	str	r3, [r7, #0]
 800a536:	4603      	mov	r3, r0
 800a538:	71fb      	strb	r3, [r7, #7]
 800a53a:	460b      	mov	r3, r1
 800a53c:	71bb      	strb	r3, [r7, #6]
 800a53e:	4613      	mov	r3, r2
 800a540:	717b      	strb	r3, [r7, #5]
  uint8_t done = 0;             // Р В Р’В¤Р В Р’В»Р В Р’В°Р В РЎвЂ“ Р В РЎвЂўР В РЎвЂќР В РЎвЂўР В Р вЂ¦Р РЋРІР‚РЋР В Р’В°Р В Р вЂ¦Р В РЎвЂ�Р РЋР РЏ Р В Р вЂ Р РЋРІР‚в„–Р В Р вЂ Р В РЎвЂўР В РўвЂ�Р В Р’В°
 800a542:	2300      	movs	r3, #0
 800a544:	73fb      	strb	r3, [r7, #15]
  uint8_t Xstart = X;           // Р В РІР‚вЂќР В Р’В°Р В РЎвЂ”Р В РЎвЂўР В РЎпїЅР В РЎвЂ�Р В Р вЂ¦Р В Р’В°Р В Р’ВµР В РЎпїЅ Р В РЎвЂќР РЋРЎвЂњР В РўвЂ�Р В Р’В° Р В Р’В±Р РЋРЎвЂњР В РўвЂ�Р В Р’ВµР В РЎпїЅ Р В РЎвЂ”Р В Р’ВµР РЋР вЂљР В Р’ВµР В Р вЂ Р В РЎвЂўР В РўвЂ�Р В РЎвЂ�Р РЋРІР‚С™Р РЋР Р‰ Р В РЎвЂќР В Р’В°Р РЋР вЂљР В Р’ВµР РЋРІР‚С™Р В РЎвЂќР РЋРЎвЂњ Р В РЎвЂ”Р РЋР вЂљР В РЎвЂ� Р В РЎвЂ”Р В Р’ВµР РЋР вЂљР В Р’ВµР РЋРІР‚В¦Р В РЎвЂўР В РўвЂ�Р В Р’Вµ Р В Р вЂ¦Р В Р’В° Р В Р вЂ¦Р В РЎвЂўР В Р вЂ Р РЋРЎвЂњР РЋР вЂ№ Р РЋР С“Р РЋРІР‚С™Р РЋР вЂљР В РЎвЂўР В РЎвЂќР РЋРЎвЂњ
 800a546:	79fb      	ldrb	r3, [r7, #7]
 800a548:	737b      	strb	r3, [r7, #13]
  uint8_t StrHeight = 8;        // Р В РІР‚в„ўР РЋРІР‚в„–Р РЋР С“Р В РЎвЂўР РЋРІР‚С™Р В Р’В° Р РЋР С“Р В РЎвЂ�Р В РЎпїЅР В Р вЂ Р В РЎвЂўР В Р’В»Р В РЎвЂўР В Р вЂ  Р В Р вЂ  Р В РЎвЂ”Р В РЎвЂ�Р В РЎвЂќР РЋР С“Р В Р’ВµР В Р’В»Р РЋР РЏР РЋРІР‚В¦ Р В РўвЂ�Р В Р’В»Р РЋР РЏ Р В РЎвЂ”Р В Р’ВµР РЋР вЂљР В Р’ВµР РЋРІР‚В¦Р В РЎвЂўР В РўвЂ�Р В Р’В° Р В Р вЂ¦Р В Р’В° Р РЋР С“Р В Р’В»Р В Р’ВµР В Р’В¶Р РЋРЎвЂњР РЋР вЂ№Р РЋРІР‚В°Р РЋРЎвЂњР РЋР вЂ№ Р РЋР С“Р РЋРІР‚С™Р РЋР вЂљР В РЎвЂўР В РЎвЂќР РЋРЎвЂњ
 800a54a:	2308      	movs	r3, #8
 800a54c:	73bb      	strb	r3, [r7, #14]

  // Р В РІР‚в„ўР РЋРІР‚в„–Р В Р вЂ Р В РЎвЂўР В РўвЂ� Р РЋР С“Р РЋРІР‚С™Р РЋР вЂљР В РЎвЂўР В РЎвЂќР В РЎвЂ�
  while (!done)
 800a54e:	e034      	b.n	800a5ba <disp1color_DrawString+0x8c>
  {
    switch (*Str)
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	781b      	ldrb	r3, [r3, #0]
 800a554:	2b0d      	cmp	r3, #13
 800a556:	d00e      	beq.n	800a576 <disp1color_DrawString+0x48>
 800a558:	2b0d      	cmp	r3, #13
 800a55a:	dc0f      	bgt.n	800a57c <disp1color_DrawString+0x4e>
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d002      	beq.n	800a566 <disp1color_DrawString+0x38>
 800a560:	2b0a      	cmp	r3, #10
 800a562:	d003      	beq.n	800a56c <disp1color_DrawString+0x3e>
 800a564:	e00a      	b.n	800a57c <disp1color_DrawString+0x4e>
    {
    case '\0':  // Р В РЎв„ўР В РЎвЂўР В Р вЂ¦Р В Р’ВµР РЋРІР‚В  Р РЋР С“Р РЋРІР‚С™Р РЋР вЂљР В РЎвЂўР В РЎвЂќР В РЎвЂ�
      done = 1;
 800a566:	2301      	movs	r3, #1
 800a568:	73fb      	strb	r3, [r7, #15]
      break;
 800a56a:	e023      	b.n	800a5b4 <disp1color_DrawString+0x86>
    case '\n':  // Р В РЎСџР В Р’ВµР РЋР вЂљР В Р’ВµР РЋРІР‚В¦Р В РЎвЂўР В РўвЂ� Р В Р вЂ¦Р В Р’В° Р РЋР С“Р В Р’В»Р В Р’ВµР В РўвЂ�Р РЋРЎвЂњР РЋР вЂ№Р РЋРІР‚В°Р РЋРЎвЂњР РЋР вЂ№ Р РЋР С“Р РЋРІР‚С™Р РЋР вЂљР В РЎвЂўР В РЎвЂќР РЋРЎвЂњ
      Y += StrHeight;
 800a56c:	79ba      	ldrb	r2, [r7, #6]
 800a56e:	7bbb      	ldrb	r3, [r7, #14]
 800a570:	4413      	add	r3, r2
 800a572:	71bb      	strb	r3, [r7, #6]
      break;
 800a574:	e01e      	b.n	800a5b4 <disp1color_DrawString+0x86>
    case '\r':  // Р В РЎСџР В Р’ВµР РЋР вЂљР В Р’ВµР РЋРІР‚В¦Р В РЎвЂўР В РўвЂ� Р В Р вЂ  Р В Р вЂ¦Р В Р’В°Р РЋРІР‚РЋР В Р’В°Р В Р’В»Р В РЎвЂў Р РЋР С“Р РЋРІР‚С™Р РЋР вЂљР В РЎвЂўР В РЎвЂќР В РЎвЂ�
      X = Xstart;
 800a576:	7b7b      	ldrb	r3, [r7, #13]
 800a578:	71fb      	strb	r3, [r7, #7]
      break;
 800a57a:	e01b      	b.n	800a5b4 <disp1color_DrawString+0x86>
    default:    // Р В РЎвЂєР РЋРІР‚С™Р В РЎвЂўР В Р’В±Р РЋР вЂљР В Р’В°Р В Р’В¶Р В Р’В°Р В Р’ВµР В РЎпїЅР РЋРІР‚в„–Р В РІвЂћвЂ“ Р РЋР С“Р В РЎвЂ�Р В РЎпїЅР В Р вЂ Р В РЎвЂўР В Р’В»
      X += disp1color_DrawChar(X, Y, FontID, *Str,0);
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	781b      	ldrb	r3, [r3, #0]
 800a580:	797a      	ldrb	r2, [r7, #5]
 800a582:	79b9      	ldrb	r1, [r7, #6]
 800a584:	79f8      	ldrb	r0, [r7, #7]
 800a586:	2400      	movs	r4, #0
 800a588:	9400      	str	r4, [sp, #0]
 800a58a:	f000 f86e 	bl	800a66a <disp1color_DrawChar>
 800a58e:	4603      	mov	r3, r0
 800a590:	461a      	mov	r2, r3
 800a592:	79fb      	ldrb	r3, [r7, #7]
 800a594:	4413      	add	r3, r2
 800a596:	71fb      	strb	r3, [r7, #7]
      StrHeight = font_GetCharHeight(font_GetFontStruct(FontID, *Str));
 800a598:	683b      	ldr	r3, [r7, #0]
 800a59a:	781a      	ldrb	r2, [r3, #0]
 800a59c:	797b      	ldrb	r3, [r7, #5]
 800a59e:	4611      	mov	r1, r2
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	f000 faa5 	bl	800aaf0 <font_GetFontStruct>
 800a5a6:	4603      	mov	r3, r0
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	f000 fac2 	bl	800ab32 <font_GetCharHeight>
 800a5ae:	4603      	mov	r3, r0
 800a5b0:	73bb      	strb	r3, [r7, #14]
      break;
 800a5b2:	bf00      	nop
    }
    Str++;
 800a5b4:	683b      	ldr	r3, [r7, #0]
 800a5b6:	3301      	adds	r3, #1
 800a5b8:	603b      	str	r3, [r7, #0]
  while (!done)
 800a5ba:	7bfb      	ldrb	r3, [r7, #15]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d0c7      	beq.n	800a550 <disp1color_DrawString+0x22>
  }

  return X;
 800a5c0:	79fb      	ldrb	r3, [r7, #7]
 800a5c2:	b21b      	sxth	r3, r3
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	3714      	adds	r7, #20
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd90      	pop	{r4, r7, pc}

0800a5cc <disp1color_DrawString_Invert>:
int16_t disp1color_DrawString_Invert(uint8_t X, uint8_t Y, uint8_t FontID, uint8_t *Str)
{
 800a5cc:	b590      	push	{r4, r7, lr}
 800a5ce:	b087      	sub	sp, #28
 800a5d0:	af02      	add	r7, sp, #8
 800a5d2:	603b      	str	r3, [r7, #0]
 800a5d4:	4603      	mov	r3, r0
 800a5d6:	71fb      	strb	r3, [r7, #7]
 800a5d8:	460b      	mov	r3, r1
 800a5da:	71bb      	strb	r3, [r7, #6]
 800a5dc:	4613      	mov	r3, r2
 800a5de:	717b      	strb	r3, [r7, #5]
  uint8_t done = 0;             // Р В Р’В¤Р В Р’В»Р В Р’В°Р В РЎвЂ“ Р В РЎвЂўР В РЎвЂќР В РЎвЂўР В Р вЂ¦Р РЋРІР‚РЋР В Р’В°Р В Р вЂ¦Р В РЎвЂ�Р РЋР РЏ Р В Р вЂ Р РЋРІР‚в„–Р В Р вЂ Р В РЎвЂўР В РўвЂ�Р В Р’В°
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	73fb      	strb	r3, [r7, #15]
  uint8_t Xstart = X;           // Р В РІР‚вЂќР В Р’В°Р В РЎвЂ”Р В РЎвЂўР В РЎпїЅР В РЎвЂ�Р В Р вЂ¦Р В Р’В°Р В Р’ВµР В РЎпїЅ Р В РЎвЂќР РЋРЎвЂњР В РўвЂ�Р В Р’В° Р В Р’В±Р РЋРЎвЂњР В РўвЂ�Р В Р’ВµР В РЎпїЅ Р В РЎвЂ”Р В Р’ВµР РЋР вЂљР В Р’ВµР В Р вЂ Р В РЎвЂўР В РўвЂ�Р В РЎвЂ�Р РЋРІР‚С™Р РЋР Р‰ Р В РЎвЂќР В Р’В°Р РЋР вЂљР В Р’ВµР РЋРІР‚С™Р В РЎвЂќР РЋРЎвЂњ Р В РЎвЂ”Р РЋР вЂљР В РЎвЂ� Р В РЎвЂ”Р В Р’ВµР РЋР вЂљР В Р’ВµР РЋРІР‚В¦Р В РЎвЂўР В РўвЂ�Р В Р’Вµ Р В Р вЂ¦Р В Р’В° Р В Р вЂ¦Р В РЎвЂўР В Р вЂ Р РЋРЎвЂњР РЋР вЂ№ Р РЋР С“Р РЋРІР‚С™Р РЋР вЂљР В РЎвЂўР В РЎвЂќР РЋРЎвЂњ
 800a5e4:	79fb      	ldrb	r3, [r7, #7]
 800a5e6:	737b      	strb	r3, [r7, #13]
  uint8_t StrHeight = 8;        // Р В РІР‚в„ўР РЋРІР‚в„–Р РЋР С“Р В РЎвЂўР РЋРІР‚С™Р В Р’В° Р РЋР С“Р В РЎвЂ�Р В РЎпїЅР В Р вЂ Р В РЎвЂўР В Р’В»Р В РЎвЂўР В Р вЂ  Р В Р вЂ  Р В РЎвЂ”Р В РЎвЂ�Р В РЎвЂќР РЋР С“Р В Р’ВµР В Р’В»Р РЋР РЏР РЋРІР‚В¦ Р В РўвЂ�Р В Р’В»Р РЋР РЏ Р В РЎвЂ”Р В Р’ВµР РЋР вЂљР В Р’ВµР РЋРІР‚В¦Р В РЎвЂўР В РўвЂ�Р В Р’В° Р В Р вЂ¦Р В Р’В° Р РЋР С“Р В Р’В»Р В Р’ВµР В Р’В¶Р РЋРЎвЂњР РЋР вЂ№Р РЋРІР‚В°Р РЋРЎвЂњР РЋР вЂ№ Р РЋР С“Р РЋРІР‚С™Р РЋР вЂљР В РЎвЂўР В РЎвЂќР РЋРЎвЂњ
 800a5e8:	2308      	movs	r3, #8
 800a5ea:	73bb      	strb	r3, [r7, #14]
  // Р В РІР‚в„ўР РЋРІР‚в„–Р В Р вЂ Р В РЎвЂўР В РўвЂ� Р РЋР С“Р РЋРІР‚С™Р РЋР вЂљР В РЎвЂўР В РЎвЂќР В РЎвЂ�
  while (!done)
 800a5ec:	e034      	b.n	800a658 <disp1color_DrawString_Invert+0x8c>
  {
    switch (*Str)
 800a5ee:	683b      	ldr	r3, [r7, #0]
 800a5f0:	781b      	ldrb	r3, [r3, #0]
 800a5f2:	2b0d      	cmp	r3, #13
 800a5f4:	d00e      	beq.n	800a614 <disp1color_DrawString_Invert+0x48>
 800a5f6:	2b0d      	cmp	r3, #13
 800a5f8:	dc0f      	bgt.n	800a61a <disp1color_DrawString_Invert+0x4e>
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d002      	beq.n	800a604 <disp1color_DrawString_Invert+0x38>
 800a5fe:	2b0a      	cmp	r3, #10
 800a600:	d003      	beq.n	800a60a <disp1color_DrawString_Invert+0x3e>
 800a602:	e00a      	b.n	800a61a <disp1color_DrawString_Invert+0x4e>
    {
    case '\0':  // Р В РЎв„ўР В РЎвЂўР В Р вЂ¦Р В Р’ВµР РЋРІР‚В  Р РЋР С“Р РЋРІР‚С™Р РЋР вЂљР В РЎвЂўР В РЎвЂќР В РЎвЂ�
      done = 1;
 800a604:	2301      	movs	r3, #1
 800a606:	73fb      	strb	r3, [r7, #15]
      break;
 800a608:	e023      	b.n	800a652 <disp1color_DrawString_Invert+0x86>
    case '\n':  // Р В РЎСџР В Р’ВµР РЋР вЂљР В Р’ВµР РЋРІР‚В¦Р В РЎвЂўР В РўвЂ� Р В Р вЂ¦Р В Р’В° Р РЋР С“Р В Р’В»Р В Р’ВµР В РўвЂ�Р РЋРЎвЂњР РЋР вЂ№Р РЋРІР‚В°Р РЋРЎвЂњР РЋР вЂ№ Р РЋР С“Р РЋРІР‚С™Р РЋР вЂљР В РЎвЂўР В РЎвЂќР РЋРЎвЂњ
      Y += StrHeight;
 800a60a:	79ba      	ldrb	r2, [r7, #6]
 800a60c:	7bbb      	ldrb	r3, [r7, #14]
 800a60e:	4413      	add	r3, r2
 800a610:	71bb      	strb	r3, [r7, #6]
      break;
 800a612:	e01e      	b.n	800a652 <disp1color_DrawString_Invert+0x86>
    case '\r':  // Р В РЎСџР В Р’ВµР РЋР вЂљР В Р’ВµР РЋРІР‚В¦Р В РЎвЂўР В РўвЂ� Р В Р вЂ  Р В Р вЂ¦Р В Р’В°Р РЋРІР‚РЋР В Р’В°Р В Р’В»Р В РЎвЂў Р РЋР С“Р РЋРІР‚С™Р РЋР вЂљР В РЎвЂўР В РЎвЂќР В РЎвЂ�
      X = Xstart;
 800a614:	7b7b      	ldrb	r3, [r7, #13]
 800a616:	71fb      	strb	r3, [r7, #7]
      break;
 800a618:	e01b      	b.n	800a652 <disp1color_DrawString_Invert+0x86>
    default:    // Р В РЎвЂєР РЋРІР‚С™Р В РЎвЂўР В Р’В±Р РЋР вЂљР В Р’В°Р В Р’В¶Р В Р’В°Р В Р’ВµР В РЎпїЅР РЋРІР‚в„–Р В РІвЂћвЂ“ Р РЋР С“Р В РЎвЂ�Р В РЎпїЅР В Р вЂ Р В РЎвЂўР В Р’В»
      X += disp1color_DrawChar(X, Y, FontID, *Str, 1);
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	781b      	ldrb	r3, [r3, #0]
 800a61e:	797a      	ldrb	r2, [r7, #5]
 800a620:	79b9      	ldrb	r1, [r7, #6]
 800a622:	79f8      	ldrb	r0, [r7, #7]
 800a624:	2401      	movs	r4, #1
 800a626:	9400      	str	r4, [sp, #0]
 800a628:	f000 f81f 	bl	800a66a <disp1color_DrawChar>
 800a62c:	4603      	mov	r3, r0
 800a62e:	461a      	mov	r2, r3
 800a630:	79fb      	ldrb	r3, [r7, #7]
 800a632:	4413      	add	r3, r2
 800a634:	71fb      	strb	r3, [r7, #7]
      StrHeight = font_GetCharHeight(font_GetFontStruct(FontID, *Str));
 800a636:	683b      	ldr	r3, [r7, #0]
 800a638:	781a      	ldrb	r2, [r3, #0]
 800a63a:	797b      	ldrb	r3, [r7, #5]
 800a63c:	4611      	mov	r1, r2
 800a63e:	4618      	mov	r0, r3
 800a640:	f000 fa56 	bl	800aaf0 <font_GetFontStruct>
 800a644:	4603      	mov	r3, r0
 800a646:	4618      	mov	r0, r3
 800a648:	f000 fa73 	bl	800ab32 <font_GetCharHeight>
 800a64c:	4603      	mov	r3, r0
 800a64e:	73bb      	strb	r3, [r7, #14]
      break;
 800a650:	bf00      	nop
    }
    Str++;
 800a652:	683b      	ldr	r3, [r7, #0]
 800a654:	3301      	adds	r3, #1
 800a656:	603b      	str	r3, [r7, #0]
  while (!done)
 800a658:	7bfb      	ldrb	r3, [r7, #15]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d0c7      	beq.n	800a5ee <disp1color_DrawString_Invert+0x22>
  }

  return X;
 800a65e:	79fb      	ldrb	r3, [r7, #7]
 800a660:	b21b      	sxth	r3, r3
}
 800a662:	4618      	mov	r0, r3
 800a664:	3714      	adds	r7, #20
 800a666:	46bd      	mov	sp, r7
 800a668:	bd90      	pop	{r4, r7, pc}

0800a66a <disp1color_DrawChar>:

//==============================================================================
// Р В Р’В¤Р РЋРЎвЂњР В Р вЂ¦Р В РЎвЂќР РЋРІР‚В Р В РЎвЂ�Р РЋР РЏ Р В Р вЂ Р РЋРІР‚в„–Р В Р вЂ Р В РЎвЂўР В РўвЂ�Р В Р’В° Р РЋР С“Р В РЎвЂ�Р В РЎпїЅР В Р вЂ Р В РЎвЂўР В Р’В»Р В Р’В° Char Р В Р вЂ¦Р В Р’В° Р В РўвЂ�Р В РЎвЂ�Р РЋР С“Р В РЎвЂ”Р В Р’В»Р В Р’ВµР В РІвЂћвЂ“. Р В РІР‚в„ўР В РЎвЂўР В Р’В·Р В Р вЂ Р РЋР вЂљР В Р’В°Р РЋРІР‚В°Р В Р’В°Р В Р’ВµР РЋРІР‚С™ Р РЋРІвЂљВ¬Р В РЎвЂ�Р РЋР вЂљР В РЎвЂ�Р В Р вЂ¦Р РЋРЎвЂњ Р В Р вЂ Р РЋРІР‚в„–Р В Р вЂ Р В Р’ВµР В РўвЂ�Р В Р’ВµР В Р вЂ¦Р В Р вЂ¦Р В РЎвЂўР В РЎвЂ“Р В РЎвЂў Р РЋР С“Р В РЎвЂ�Р В РЎпїЅР В Р вЂ Р В РЎвЂўР В Р’В»Р В Р’В°
//==============================================================================
uint8_t disp1color_DrawChar(uint8_t X, uint8_t Y, uint8_t FontID, uint8_t Char, uint8_t Invert)
{
 800a66a:	b590      	push	{r4, r7, lr}
 800a66c:	b087      	sub	sp, #28
 800a66e:	af00      	add	r7, sp, #0
 800a670:	4604      	mov	r4, r0
 800a672:	4608      	mov	r0, r1
 800a674:	4611      	mov	r1, r2
 800a676:	461a      	mov	r2, r3
 800a678:	4623      	mov	r3, r4
 800a67a:	71fb      	strb	r3, [r7, #7]
 800a67c:	4603      	mov	r3, r0
 800a67e:	71bb      	strb	r3, [r7, #6]
 800a680:	460b      	mov	r3, r1
 800a682:	717b      	strb	r3, [r7, #5]
 800a684:	4613      	mov	r3, r2
 800a686:	713b      	strb	r3, [r7, #4]
  // Р В Р в‚¬Р В РЎвЂќР В Р’В°Р В Р’В·Р В Р’В°Р РЋРІР‚С™Р В Р’ВµР В Р’В»Р РЋР Р‰ Р В Р вЂ¦Р В Р’В° Р В РЎвЂ”Р В РЎвЂўР В РўвЂ�Р РЋРІР‚С™Р В Р’В°Р В Р’В±Р В Р’В»Р В РЎвЂ�Р РЋРІР‚РЋР В РЎвЂќР РЋРЎвЂњ Р В РЎвЂќР В РЎвЂўР В Р вЂ¦Р В РЎвЂќР РЋР вЂљР В Р’ВµР РЋРІР‚С™Р В Р вЂ¦Р В РЎвЂўР В РЎвЂ“Р В РЎвЂў Р РЋР С“Р В РЎвЂ�Р В РЎпїЅР В Р вЂ Р В РЎвЂўР В Р’В»Р В Р’В° Р РЋРІвЂљВ¬Р РЋР вЂљР В РЎвЂ�Р РЋРІР‚С›Р РЋРІР‚С™Р В Р’В°
  uint8_t *pCharTable = font_GetFontStruct(FontID, Char);
 800a688:	793a      	ldrb	r2, [r7, #4]
 800a68a:	797b      	ldrb	r3, [r7, #5]
 800a68c:	4611      	mov	r1, r2
 800a68e:	4618      	mov	r0, r3
 800a690:	f000 fa2e 	bl	800aaf0 <font_GetFontStruct>
 800a694:	6138      	str	r0, [r7, #16]
  uint8_t CharWidth = font_GetCharWidth(pCharTable);    // Р В Р РѓР В РЎвЂ�Р РЋР вЂљР В РЎвЂ�Р В Р вЂ¦Р В Р’В° Р РЋР С“Р В РЎвЂ�Р В РЎпїЅР В Р вЂ Р В РЎвЂўР В Р’В»Р В Р’В°
 800a696:	6938      	ldr	r0, [r7, #16]
 800a698:	f000 fa40 	bl	800ab1c <font_GetCharWidth>
 800a69c:	4603      	mov	r3, r0
 800a69e:	73fb      	strb	r3, [r7, #15]
  uint8_t CharHeight = font_GetCharHeight(pCharTable);  // Р В РІР‚в„ўР РЋРІР‚в„–Р РЋР С“Р В РЎвЂўР РЋРІР‚С™Р В Р’В° Р РЋР С“Р В РЎвЂ�Р В РЎпїЅР В Р вЂ Р В РЎвЂўР В Р’В»Р В Р’В°
 800a6a0:	6938      	ldr	r0, [r7, #16]
 800a6a2:	f000 fa46 	bl	800ab32 <font_GetCharHeight>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	73bb      	strb	r3, [r7, #14]
  pCharTable += 2;
 800a6aa:	693b      	ldr	r3, [r7, #16]
 800a6ac:	3302      	adds	r3, #2
 800a6ae:	613b      	str	r3, [r7, #16]

  if (FontID == FONTID_6X8M)
 800a6b0:	797b      	ldrb	r3, [r7, #5]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d14d      	bne.n	800a752 <disp1color_DrawChar+0xe8>
  {
    for (uint8_t row = 0; row < CharHeight; row++)
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	75fb      	strb	r3, [r7, #23]
 800a6ba:	e045      	b.n	800a748 <disp1color_DrawChar+0xde>
    {
      for (uint8_t col = 0; col < CharWidth; col++)
 800a6bc:	2300      	movs	r3, #0
 800a6be:	75bb      	strb	r3, [r7, #22]
 800a6c0:	e03b      	b.n	800a73a <disp1color_DrawChar+0xd0>
    	  if(Invert==1)
 800a6c2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a6c6:	2b01      	cmp	r3, #1
 800a6c8:	d11a      	bne.n	800a700 <disp1color_DrawChar+0x96>
    		  disp1color_DrawPixel_Invert(X + col, Y + row, pCharTable[row] & (1 << (7 - col)));
 800a6ca:	79fa      	ldrb	r2, [r7, #7]
 800a6cc:	7dbb      	ldrb	r3, [r7, #22]
 800a6ce:	4413      	add	r3, r2
 800a6d0:	b2d8      	uxtb	r0, r3
 800a6d2:	79ba      	ldrb	r2, [r7, #6]
 800a6d4:	7dfb      	ldrb	r3, [r7, #23]
 800a6d6:	4413      	add	r3, r2
 800a6d8:	b2d9      	uxtb	r1, r3
 800a6da:	7dfb      	ldrb	r3, [r7, #23]
 800a6dc:	693a      	ldr	r2, [r7, #16]
 800a6de:	4413      	add	r3, r2
 800a6e0:	781b      	ldrb	r3, [r3, #0]
 800a6e2:	b25a      	sxtb	r2, r3
 800a6e4:	7dbb      	ldrb	r3, [r7, #22]
 800a6e6:	f1c3 0307 	rsb	r3, r3, #7
 800a6ea:	2401      	movs	r4, #1
 800a6ec:	fa04 f303 	lsl.w	r3, r4, r3
 800a6f0:	b25b      	sxtb	r3, r3
 800a6f2:	4013      	ands	r3, r2
 800a6f4:	b25b      	sxtb	r3, r3
 800a6f6:	b2db      	uxtb	r3, r3
 800a6f8:	461a      	mov	r2, r3
 800a6fa:	f000 f913 	bl	800a924 <disp1color_DrawPixel_Invert>
 800a6fe:	e019      	b.n	800a734 <disp1color_DrawChar+0xca>
    	  else
    		  disp1color_DrawPixel(X + col, Y + row, pCharTable[row] & (1 << (7 - col)));
 800a700:	79fa      	ldrb	r2, [r7, #7]
 800a702:	7dbb      	ldrb	r3, [r7, #22]
 800a704:	4413      	add	r3, r2
 800a706:	b2d8      	uxtb	r0, r3
 800a708:	79ba      	ldrb	r2, [r7, #6]
 800a70a:	7dfb      	ldrb	r3, [r7, #23]
 800a70c:	4413      	add	r3, r2
 800a70e:	b2d9      	uxtb	r1, r3
 800a710:	7dfb      	ldrb	r3, [r7, #23]
 800a712:	693a      	ldr	r2, [r7, #16]
 800a714:	4413      	add	r3, r2
 800a716:	781b      	ldrb	r3, [r3, #0]
 800a718:	b25a      	sxtb	r2, r3
 800a71a:	7dbb      	ldrb	r3, [r7, #22]
 800a71c:	f1c3 0307 	rsb	r3, r3, #7
 800a720:	2401      	movs	r4, #1
 800a722:	fa04 f303 	lsl.w	r3, r4, r3
 800a726:	b25b      	sxtb	r3, r3
 800a728:	4013      	ands	r3, r2
 800a72a:	b25b      	sxtb	r3, r3
 800a72c:	b2db      	uxtb	r3, r3
 800a72e:	461a      	mov	r2, r3
 800a730:	f000 f8a8 	bl	800a884 <disp1color_DrawPixel>
      for (uint8_t col = 0; col < CharWidth; col++)
 800a734:	7dbb      	ldrb	r3, [r7, #22]
 800a736:	3301      	adds	r3, #1
 800a738:	75bb      	strb	r3, [r7, #22]
 800a73a:	7dba      	ldrb	r2, [r7, #22]
 800a73c:	7bfb      	ldrb	r3, [r7, #15]
 800a73e:	429a      	cmp	r2, r3
 800a740:	d3bf      	bcc.n	800a6c2 <disp1color_DrawChar+0x58>
    for (uint8_t row = 0; row < CharHeight; row++)
 800a742:	7dfb      	ldrb	r3, [r7, #23]
 800a744:	3301      	adds	r3, #1
 800a746:	75fb      	strb	r3, [r7, #23]
 800a748:	7dfa      	ldrb	r2, [r7, #23]
 800a74a:	7bbb      	ldrb	r3, [r7, #14]
 800a74c:	429a      	cmp	r2, r3
 800a74e:	d3b5      	bcc.n	800a6bc <disp1color_DrawChar+0x52>
 800a750:	e093      	b.n	800a87a <disp1color_DrawChar+0x210>
    }
  }
  else
  {
    for (uint8_t row = 0; row < CharHeight; row++)
 800a752:	2300      	movs	r3, #0
 800a754:	757b      	strb	r3, [r7, #21]
 800a756:	e08b      	b.n	800a870 <disp1color_DrawChar+0x206>
    {
      for (uint8_t col = 0; col < CharWidth; col++)
 800a758:	2300      	movs	r3, #0
 800a75a:	753b      	strb	r3, [r7, #20]
 800a75c:	e080      	b.n	800a860 <disp1color_DrawChar+0x1f6>
      {
        if (col < 8)
 800a75e:	7d3b      	ldrb	r3, [r7, #20]
 800a760:	2b07      	cmp	r3, #7
 800a762:	d83d      	bhi.n	800a7e0 <disp1color_DrawChar+0x176>
        {
        	if(Invert==1)
 800a764:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a768:	2b01      	cmp	r3, #1
 800a76a:	d11c      	bne.n	800a7a6 <disp1color_DrawChar+0x13c>
        		disp1color_DrawPixel_Invert(X + col, Y + row, pCharTable[row * 2] & (1 << (7 - col)));
 800a76c:	79fa      	ldrb	r2, [r7, #7]
 800a76e:	7d3b      	ldrb	r3, [r7, #20]
 800a770:	4413      	add	r3, r2
 800a772:	b2d8      	uxtb	r0, r3
 800a774:	79ba      	ldrb	r2, [r7, #6]
 800a776:	7d7b      	ldrb	r3, [r7, #21]
 800a778:	4413      	add	r3, r2
 800a77a:	b2d9      	uxtb	r1, r3
 800a77c:	7d7b      	ldrb	r3, [r7, #21]
 800a77e:	005b      	lsls	r3, r3, #1
 800a780:	461a      	mov	r2, r3
 800a782:	693b      	ldr	r3, [r7, #16]
 800a784:	4413      	add	r3, r2
 800a786:	781b      	ldrb	r3, [r3, #0]
 800a788:	b25a      	sxtb	r2, r3
 800a78a:	7d3b      	ldrb	r3, [r7, #20]
 800a78c:	f1c3 0307 	rsb	r3, r3, #7
 800a790:	2401      	movs	r4, #1
 800a792:	fa04 f303 	lsl.w	r3, r4, r3
 800a796:	b25b      	sxtb	r3, r3
 800a798:	4013      	ands	r3, r2
 800a79a:	b25b      	sxtb	r3, r3
 800a79c:	b2db      	uxtb	r3, r3
 800a79e:	461a      	mov	r2, r3
 800a7a0:	f000 f8c0 	bl	800a924 <disp1color_DrawPixel_Invert>
 800a7a4:	e059      	b.n	800a85a <disp1color_DrawChar+0x1f0>
        	else
        		disp1color_DrawPixel(X + col, Y + row, pCharTable[row * 2] & (1 << (7 - col)));
 800a7a6:	79fa      	ldrb	r2, [r7, #7]
 800a7a8:	7d3b      	ldrb	r3, [r7, #20]
 800a7aa:	4413      	add	r3, r2
 800a7ac:	b2d8      	uxtb	r0, r3
 800a7ae:	79ba      	ldrb	r2, [r7, #6]
 800a7b0:	7d7b      	ldrb	r3, [r7, #21]
 800a7b2:	4413      	add	r3, r2
 800a7b4:	b2d9      	uxtb	r1, r3
 800a7b6:	7d7b      	ldrb	r3, [r7, #21]
 800a7b8:	005b      	lsls	r3, r3, #1
 800a7ba:	461a      	mov	r2, r3
 800a7bc:	693b      	ldr	r3, [r7, #16]
 800a7be:	4413      	add	r3, r2
 800a7c0:	781b      	ldrb	r3, [r3, #0]
 800a7c2:	b25a      	sxtb	r2, r3
 800a7c4:	7d3b      	ldrb	r3, [r7, #20]
 800a7c6:	f1c3 0307 	rsb	r3, r3, #7
 800a7ca:	2401      	movs	r4, #1
 800a7cc:	fa04 f303 	lsl.w	r3, r4, r3
 800a7d0:	b25b      	sxtb	r3, r3
 800a7d2:	4013      	ands	r3, r2
 800a7d4:	b25b      	sxtb	r3, r3
 800a7d6:	b2db      	uxtb	r3, r3
 800a7d8:	461a      	mov	r2, r3
 800a7da:	f000 f853 	bl	800a884 <disp1color_DrawPixel>
 800a7de:	e03c      	b.n	800a85a <disp1color_DrawChar+0x1f0>
        }
        else{
        	if(Invert==1)
 800a7e0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a7e4:	2b01      	cmp	r3, #1
 800a7e6:	d11c      	bne.n	800a822 <disp1color_DrawChar+0x1b8>
        		disp1color_DrawPixel_Invert(X + col, Y + row, pCharTable[(row * 2) + 1] & (1 << (15 - col)));
 800a7e8:	79fa      	ldrb	r2, [r7, #7]
 800a7ea:	7d3b      	ldrb	r3, [r7, #20]
 800a7ec:	4413      	add	r3, r2
 800a7ee:	b2d8      	uxtb	r0, r3
 800a7f0:	79ba      	ldrb	r2, [r7, #6]
 800a7f2:	7d7b      	ldrb	r3, [r7, #21]
 800a7f4:	4413      	add	r3, r2
 800a7f6:	b2d9      	uxtb	r1, r3
 800a7f8:	7d7b      	ldrb	r3, [r7, #21]
 800a7fa:	005b      	lsls	r3, r3, #1
 800a7fc:	3301      	adds	r3, #1
 800a7fe:	693a      	ldr	r2, [r7, #16]
 800a800:	4413      	add	r3, r2
 800a802:	781b      	ldrb	r3, [r3, #0]
 800a804:	b25a      	sxtb	r2, r3
 800a806:	7d3b      	ldrb	r3, [r7, #20]
 800a808:	f1c3 030f 	rsb	r3, r3, #15
 800a80c:	2401      	movs	r4, #1
 800a80e:	fa04 f303 	lsl.w	r3, r4, r3
 800a812:	b25b      	sxtb	r3, r3
 800a814:	4013      	ands	r3, r2
 800a816:	b25b      	sxtb	r3, r3
 800a818:	b2db      	uxtb	r3, r3
 800a81a:	461a      	mov	r2, r3
 800a81c:	f000 f882 	bl	800a924 <disp1color_DrawPixel_Invert>
 800a820:	e01b      	b.n	800a85a <disp1color_DrawChar+0x1f0>
        	else
        		disp1color_DrawPixel(X + col, Y + row, pCharTable[(row * 2) + 1] & (1 << (15 - col)));
 800a822:	79fa      	ldrb	r2, [r7, #7]
 800a824:	7d3b      	ldrb	r3, [r7, #20]
 800a826:	4413      	add	r3, r2
 800a828:	b2d8      	uxtb	r0, r3
 800a82a:	79ba      	ldrb	r2, [r7, #6]
 800a82c:	7d7b      	ldrb	r3, [r7, #21]
 800a82e:	4413      	add	r3, r2
 800a830:	b2d9      	uxtb	r1, r3
 800a832:	7d7b      	ldrb	r3, [r7, #21]
 800a834:	005b      	lsls	r3, r3, #1
 800a836:	3301      	adds	r3, #1
 800a838:	693a      	ldr	r2, [r7, #16]
 800a83a:	4413      	add	r3, r2
 800a83c:	781b      	ldrb	r3, [r3, #0]
 800a83e:	b25a      	sxtb	r2, r3
 800a840:	7d3b      	ldrb	r3, [r7, #20]
 800a842:	f1c3 030f 	rsb	r3, r3, #15
 800a846:	2401      	movs	r4, #1
 800a848:	fa04 f303 	lsl.w	r3, r4, r3
 800a84c:	b25b      	sxtb	r3, r3
 800a84e:	4013      	ands	r3, r2
 800a850:	b25b      	sxtb	r3, r3
 800a852:	b2db      	uxtb	r3, r3
 800a854:	461a      	mov	r2, r3
 800a856:	f000 f815 	bl	800a884 <disp1color_DrawPixel>
      for (uint8_t col = 0; col < CharWidth; col++)
 800a85a:	7d3b      	ldrb	r3, [r7, #20]
 800a85c:	3301      	adds	r3, #1
 800a85e:	753b      	strb	r3, [r7, #20]
 800a860:	7d3a      	ldrb	r2, [r7, #20]
 800a862:	7bfb      	ldrb	r3, [r7, #15]
 800a864:	429a      	cmp	r2, r3
 800a866:	f4ff af7a 	bcc.w	800a75e <disp1color_DrawChar+0xf4>
    for (uint8_t row = 0; row < CharHeight; row++)
 800a86a:	7d7b      	ldrb	r3, [r7, #21]
 800a86c:	3301      	adds	r3, #1
 800a86e:	757b      	strb	r3, [r7, #21]
 800a870:	7d7a      	ldrb	r2, [r7, #21]
 800a872:	7bbb      	ldrb	r3, [r7, #14]
 800a874:	429a      	cmp	r2, r3
 800a876:	f4ff af6f 	bcc.w	800a758 <disp1color_DrawChar+0xee>

      }
    }
  }

  return CharWidth;
 800a87a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a87c:	4618      	mov	r0, r3
 800a87e:	371c      	adds	r7, #28
 800a880:	46bd      	mov	sp, r7
 800a882:	bd90      	pop	{r4, r7, pc}

0800a884 <disp1color_DrawPixel>:
//==============================================================================
// Р В РЎСџР РЋР вЂљР В РЎвЂўР РЋРІР‚В Р В Р’ВµР В РўвЂ�Р РЋРЎвЂњР РЋР вЂљР В Р’В° Р РЋРЎвЂњР РЋР С“Р РЋРІР‚С™Р В Р’В°Р В Р вЂ¦Р В Р’В°Р В Р вЂ Р В Р’В»Р В РЎвЂ�Р В Р вЂ Р В Р’В°Р В Р’ВµР РЋРІР‚С™ Р РЋР С“Р В РЎвЂўР РЋР С“Р РЋРІР‚С™Р В РЎвЂўР РЋР РЏР В Р вЂ¦Р В РЎвЂ�Р В Р’Вµ 1 Р В РЎвЂ”Р В РЎвЂ�Р В РЎвЂќР РЋР С“Р В Р’ВµР В Р’В»Р РЋР РЏ Р В РўвЂ�Р В РЎвЂ�Р РЋР С“Р В РЎвЂ”Р В Р’В»Р В Р’ВµР РЋР РЏ
//==============================================================================
void disp1color_DrawPixel(uint8_t X, uint8_t Y, uint8_t State)
{
 800a884:	b480      	push	{r7}
 800a886:	b085      	sub	sp, #20
 800a888:	af00      	add	r7, sp, #0
 800a88a:	4603      	mov	r3, r0
 800a88c:	71fb      	strb	r3, [r7, #7]
 800a88e:	460b      	mov	r3, r1
 800a890:	71bb      	strb	r3, [r7, #6]
 800a892:	4613      	mov	r3, r2
 800a894:	717b      	strb	r3, [r7, #5]
  // Р В РЎСџР РЋР вЂљР В РЎвЂўР В Р вЂ Р В Р’ВµР РЋР вЂљР РЋР РЏР В Р’ВµР В РЎпїЅ, Р В Р вЂ¦Р В Р’В°Р РЋРІР‚В¦Р В РЎвЂўР В РўвЂ�Р В РЎвЂ�Р РЋРІР‚С™Р РЋР С“Р РЋР РЏ Р В Р’В»Р В РЎвЂ� Р РЋРІР‚С™Р В РЎвЂўР РЋРІР‚РЋР В РЎвЂќР В Р’В° Р В Р вЂ  Р В РЎвЂ”Р В РЎвЂўР В Р’В»Р В Р’Вµ Р В РЎвЂўР РЋРІР‚С™Р РЋР вЂљР В РЎвЂ�Р РЋР С“Р В РЎвЂўР В Р вЂ Р В РЎвЂќР В РЎвЂ� Р В РўвЂ�Р В РЎвЂ�Р РЋР С“Р В РЎвЂ”Р В Р’В»Р В Р’ВµР РЋР РЏ
  if ((X >= DISP1COLOR_Width) || (Y >= DISP1COLOR_Height))
 800a896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	db3a      	blt.n	800a914 <disp1color_DrawPixel+0x90>
 800a89e:	79bb      	ldrb	r3, [r7, #6]
 800a8a0:	2b3f      	cmp	r3, #63	@ 0x3f
 800a8a2:	d837      	bhi.n	800a914 <disp1color_DrawPixel+0x90>
    return;

  uint16_t ByteIdx = Y >> 3;
 800a8a4:	79bb      	ldrb	r3, [r7, #6]
 800a8a6:	08db      	lsrs	r3, r3, #3
 800a8a8:	b2db      	uxtb	r3, r3
 800a8aa:	81fb      	strh	r3, [r7, #14]
  uint8_t BitIdx = Y - (ByteIdx << 3); // Р В РІР‚в„ўР РЋРІР‚в„–Р РЋР С“Р В РЎвЂўР РЋРІР‚С™Р В Р’В° Р В РЎвЂўР РЋРІР‚С™Р В Р вЂ¦Р В РЎвЂўР РЋР С“Р В РЎвЂ�Р РЋРІР‚С™Р В Р’ВµР В Р’В»Р РЋР Р‰Р В Р вЂ¦Р В РЎвЂў Р РЋР С“Р РЋРІР‚С™Р РЋР вЂљР В РЎвЂўР В РЎвЂќР В РЎвЂ� Р В Р’В±Р В Р’В°Р В РІвЂћвЂ“Р РЋРІР‚С™ (0<=Y<=7)
 800a8ac:	89fb      	ldrh	r3, [r7, #14]
 800a8ae:	b2db      	uxtb	r3, r3
 800a8b0:	00db      	lsls	r3, r3, #3
 800a8b2:	b2db      	uxtb	r3, r3
 800a8b4:	79ba      	ldrb	r2, [r7, #6]
 800a8b6:	1ad3      	subs	r3, r2, r3
 800a8b8:	737b      	strb	r3, [r7, #13]
  ByteIdx *= DISP1COLOR_Width;
 800a8ba:	89fb      	ldrh	r3, [r7, #14]
 800a8bc:	01db      	lsls	r3, r3, #7
 800a8be:	81fb      	strh	r3, [r7, #14]
  ByteIdx += X;
 800a8c0:	79fb      	ldrb	r3, [r7, #7]
 800a8c2:	b29a      	uxth	r2, r3
 800a8c4:	89fb      	ldrh	r3, [r7, #14]
 800a8c6:	4413      	add	r3, r2
 800a8c8:	81fb      	strh	r3, [r7, #14]

  if (State)
 800a8ca:	797b      	ldrb	r3, [r7, #5]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d00f      	beq.n	800a8f0 <disp1color_DrawPixel+0x6c>
    buff[ByteIdx] |= (1 << BitIdx);
 800a8d0:	89fb      	ldrh	r3, [r7, #14]
 800a8d2:	4a13      	ldr	r2, [pc, #76]	@ (800a920 <disp1color_DrawPixel+0x9c>)
 800a8d4:	5cd3      	ldrb	r3, [r2, r3]
 800a8d6:	b25a      	sxtb	r2, r3
 800a8d8:	7b7b      	ldrb	r3, [r7, #13]
 800a8da:	2101      	movs	r1, #1
 800a8dc:	fa01 f303 	lsl.w	r3, r1, r3
 800a8e0:	b25b      	sxtb	r3, r3
 800a8e2:	4313      	orrs	r3, r2
 800a8e4:	b25a      	sxtb	r2, r3
 800a8e6:	89fb      	ldrh	r3, [r7, #14]
 800a8e8:	b2d1      	uxtb	r1, r2
 800a8ea:	4a0d      	ldr	r2, [pc, #52]	@ (800a920 <disp1color_DrawPixel+0x9c>)
 800a8ec:	54d1      	strb	r1, [r2, r3]
 800a8ee:	e012      	b.n	800a916 <disp1color_DrawPixel+0x92>
  else
    buff[ByteIdx] &= ~(1 << BitIdx);
 800a8f0:	89fb      	ldrh	r3, [r7, #14]
 800a8f2:	4a0b      	ldr	r2, [pc, #44]	@ (800a920 <disp1color_DrawPixel+0x9c>)
 800a8f4:	5cd3      	ldrb	r3, [r2, r3]
 800a8f6:	b25a      	sxtb	r2, r3
 800a8f8:	7b7b      	ldrb	r3, [r7, #13]
 800a8fa:	2101      	movs	r1, #1
 800a8fc:	fa01 f303 	lsl.w	r3, r1, r3
 800a900:	b25b      	sxtb	r3, r3
 800a902:	43db      	mvns	r3, r3
 800a904:	b25b      	sxtb	r3, r3
 800a906:	4013      	ands	r3, r2
 800a908:	b25a      	sxtb	r2, r3
 800a90a:	89fb      	ldrh	r3, [r7, #14]
 800a90c:	b2d1      	uxtb	r1, r2
 800a90e:	4a04      	ldr	r2, [pc, #16]	@ (800a920 <disp1color_DrawPixel+0x9c>)
 800a910:	54d1      	strb	r1, [r2, r3]
 800a912:	e000      	b.n	800a916 <disp1color_DrawPixel+0x92>
    return;
 800a914:	bf00      	nop
}
 800a916:	3714      	adds	r7, #20
 800a918:	46bd      	mov	sp, r7
 800a91a:	bc80      	pop	{r7}
 800a91c:	4770      	bx	lr
 800a91e:	bf00      	nop
 800a920:	20000460 	.word	0x20000460

0800a924 <disp1color_DrawPixel_Invert>:

void disp1color_DrawPixel_Invert(uint8_t X, uint8_t Y, uint8_t State)
{
 800a924:	b480      	push	{r7}
 800a926:	b085      	sub	sp, #20
 800a928:	af00      	add	r7, sp, #0
 800a92a:	4603      	mov	r3, r0
 800a92c:	71fb      	strb	r3, [r7, #7]
 800a92e:	460b      	mov	r3, r1
 800a930:	71bb      	strb	r3, [r7, #6]
 800a932:	4613      	mov	r3, r2
 800a934:	717b      	strb	r3, [r7, #5]
  // Р В РЎСџР РЋР вЂљР В РЎвЂўР В Р вЂ Р В Р’ВµР РЋР вЂљР РЋР РЏР В Р’ВµР В РЎпїЅ, Р В Р вЂ¦Р В Р’В°Р РЋРІР‚В¦Р В РЎвЂўР В РўвЂ�Р В РЎвЂ�Р РЋРІР‚С™Р РЋР С“Р РЋР РЏ Р В Р’В»Р В РЎвЂ� Р РЋРІР‚С™Р В РЎвЂўР РЋРІР‚РЋР В РЎвЂќР В Р’В° Р В Р вЂ  Р В РЎвЂ”Р В РЎвЂўР В Р’В»Р В Р’Вµ Р В РЎвЂўР РЋРІР‚С™Р РЋР вЂљР В РЎвЂ�Р РЋР С“Р В РЎвЂўР В Р вЂ Р В РЎвЂќР В РЎвЂ� Р В РўвЂ�Р В РЎвЂ�Р РЋР С“Р В РЎвЂ”Р В Р’В»Р В Р’ВµР РЋР РЏ
  if ((X >= DISP1COLOR_Width) || (Y >= DISP1COLOR_Height))
 800a936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	db41      	blt.n	800a9c2 <disp1color_DrawPixel_Invert+0x9e>
 800a93e:	79bb      	ldrb	r3, [r7, #6]
 800a940:	2b3f      	cmp	r3, #63	@ 0x3f
 800a942:	d83e      	bhi.n	800a9c2 <disp1color_DrawPixel_Invert+0x9e>
    return;

  uint16_t ByteIdx = Y >> 3;
 800a944:	79bb      	ldrb	r3, [r7, #6]
 800a946:	08db      	lsrs	r3, r3, #3
 800a948:	b2db      	uxtb	r3, r3
 800a94a:	81fb      	strh	r3, [r7, #14]
  uint8_t BitIdx = Y - (ByteIdx << 3); // Р В РІР‚в„ўР РЋРІР‚в„–Р РЋР С“Р В РЎвЂўР РЋРІР‚С™Р В Р’В° Р В РЎвЂўР РЋРІР‚С™Р В Р вЂ¦Р В РЎвЂўР РЋР С“Р В РЎвЂ�Р РЋРІР‚С™Р В Р’ВµР В Р’В»Р РЋР Р‰Р В Р вЂ¦Р В РЎвЂў Р РЋР С“Р РЋРІР‚С™Р РЋР вЂљР В РЎвЂўР В РЎвЂќР В РЎвЂ� Р В Р’В±Р В Р’В°Р В РІвЂћвЂ“Р РЋРІР‚С™ (0<=Y<=7)
 800a94c:	89fb      	ldrh	r3, [r7, #14]
 800a94e:	b2db      	uxtb	r3, r3
 800a950:	00db      	lsls	r3, r3, #3
 800a952:	b2db      	uxtb	r3, r3
 800a954:	79ba      	ldrb	r2, [r7, #6]
 800a956:	1ad3      	subs	r3, r2, r3
 800a958:	737b      	strb	r3, [r7, #13]
  ByteIdx *= DISP1COLOR_Width;
 800a95a:	89fb      	ldrh	r3, [r7, #14]
 800a95c:	01db      	lsls	r3, r3, #7
 800a95e:	81fb      	strh	r3, [r7, #14]
  ByteIdx += X;
 800a960:	79fb      	ldrb	r3, [r7, #7]
 800a962:	b29a      	uxth	r2, r3
 800a964:	89fb      	ldrh	r3, [r7, #14]
 800a966:	4413      	add	r3, r2
 800a968:	81fb      	strh	r3, [r7, #14]

  if (State)
 800a96a:	797b      	ldrb	r3, [r7, #5]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d018      	beq.n	800a9a2 <disp1color_DrawPixel_Invert+0x7e>
	  buff[ByteIdx] = ((buff[ByteIdx] ^ (1 << BitIdx)) & (~(1 << BitIdx)));
 800a970:	89fb      	ldrh	r3, [r7, #14]
 800a972:	4a16      	ldr	r2, [pc, #88]	@ (800a9cc <disp1color_DrawPixel_Invert+0xa8>)
 800a974:	5cd3      	ldrb	r3, [r2, r3]
 800a976:	b25a      	sxtb	r2, r3
 800a978:	7b7b      	ldrb	r3, [r7, #13]
 800a97a:	2101      	movs	r1, #1
 800a97c:	fa01 f303 	lsl.w	r3, r1, r3
 800a980:	b25b      	sxtb	r3, r3
 800a982:	4053      	eors	r3, r2
 800a984:	b25a      	sxtb	r2, r3
 800a986:	7b7b      	ldrb	r3, [r7, #13]
 800a988:	2101      	movs	r1, #1
 800a98a:	fa01 f303 	lsl.w	r3, r1, r3
 800a98e:	b25b      	sxtb	r3, r3
 800a990:	43db      	mvns	r3, r3
 800a992:	b25b      	sxtb	r3, r3
 800a994:	4013      	ands	r3, r2
 800a996:	b25a      	sxtb	r2, r3
 800a998:	89fb      	ldrh	r3, [r7, #14]
 800a99a:	b2d1      	uxtb	r1, r2
 800a99c:	4a0b      	ldr	r2, [pc, #44]	@ (800a9cc <disp1color_DrawPixel_Invert+0xa8>)
 800a99e:	54d1      	strb	r1, [r2, r3]
 800a9a0:	e010      	b.n	800a9c4 <disp1color_DrawPixel_Invert+0xa0>
  else
	  buff[ByteIdx] |= (1 << BitIdx);
 800a9a2:	89fb      	ldrh	r3, [r7, #14]
 800a9a4:	4a09      	ldr	r2, [pc, #36]	@ (800a9cc <disp1color_DrawPixel_Invert+0xa8>)
 800a9a6:	5cd3      	ldrb	r3, [r2, r3]
 800a9a8:	b25a      	sxtb	r2, r3
 800a9aa:	7b7b      	ldrb	r3, [r7, #13]
 800a9ac:	2101      	movs	r1, #1
 800a9ae:	fa01 f303 	lsl.w	r3, r1, r3
 800a9b2:	b25b      	sxtb	r3, r3
 800a9b4:	4313      	orrs	r3, r2
 800a9b6:	b25a      	sxtb	r2, r3
 800a9b8:	89fb      	ldrh	r3, [r7, #14]
 800a9ba:	b2d1      	uxtb	r1, r2
 800a9bc:	4a03      	ldr	r2, [pc, #12]	@ (800a9cc <disp1color_DrawPixel_Invert+0xa8>)
 800a9be:	54d1      	strb	r1, [r2, r3]
 800a9c0:	e000      	b.n	800a9c4 <disp1color_DrawPixel_Invert+0xa0>
    return;
 800a9c2:	bf00      	nop
}
 800a9c4:	3714      	adds	r7, #20
 800a9c6:	46bd      	mov	sp, r7
 800a9c8:	bc80      	pop	{r7}
 800a9ca:	4770      	bx	lr
 800a9cc:	20000460 	.word	0x20000460

0800a9d0 <disp1color_UpdateFromBuff>:

//==============================================================================
// Р В РЎСџР РЋР вЂљР В РЎвЂўР РЋРІР‚В Р В Р’ВµР В РўвЂ�Р РЋРЎвЂњР РЋР вЂљР В Р’В° Р В РЎвЂўР В Р’В±Р В Р вЂ¦Р В РЎвЂўР В Р вЂ Р В Р’В»Р РЋР РЏР В Р’ВµР РЋРІР‚С™ Р РЋР С“Р В РЎвЂўР РЋР С“Р РЋРІР‚С™Р В РЎвЂўР РЋР РЏР В Р вЂ¦Р В РЎвЂ�Р В Р’Вµ Р В РЎвЂ�Р В Р вЂ¦Р В РўвЂ�Р В РЎвЂ�Р В РЎвЂќР В Р’В°Р РЋРІР‚С™Р В РЎвЂўР РЋР вЂљР В РЎвЂўР В Р вЂ  Р В Р вЂ  Р РЋР С“Р В РЎвЂўР В РЎвЂўР РЋРІР‚С™Р В Р вЂ Р В Р’ВµР РЋРІР‚С™Р РЋР С“Р РЋРІР‚С™Р В Р вЂ Р В РЎвЂ�Р В РЎвЂ� Р РЋР С“ Р В Р’В±Р РЋРЎвЂњР РЋРІР‚С›Р В Р’ВµР РЋР вЂљР В РЎвЂўР В РЎпїЅ Р В РЎвЂќР В Р’В°Р В РўвЂ�Р РЋР вЂљР В Р’В° disp1color_buff
//==============================================================================

void disp1color_UpdateFromBuff(void){
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	af00      	add	r7, sp, #0
	SSD1306_DisplayFullUpdate(buff, sizeof(buff));
 800a9d4:	f240 4101 	movw	r1, #1025	@ 0x401
 800a9d8:	4802      	ldr	r0, [pc, #8]	@ (800a9e4 <disp1color_UpdateFromBuff+0x14>)
 800a9da:	f000 f8cb 	bl	800ab74 <SSD1306_DisplayFullUpdate>
}
 800a9de:	bf00      	nop
 800a9e0:	bd80      	pop	{r7, pc}
 800a9e2:	bf00      	nop
 800a9e4:	20000460 	.word	0x20000460

0800a9e8 <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c){
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b084      	sub	sp, #16
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
	uint16_t OldSize;
	if((HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_READY) && (Size!=0)){
 800a9f0:	4827      	ldr	r0, [pc, #156]	@ (800aa90 <HAL_I2C_MasterTxCpltCallback+0xa8>)
 800a9f2:	f7f9 fd88 	bl	8004506 <HAL_I2C_GetState>
 800a9f6:	4603      	mov	r3, r0
 800a9f8:	2b20      	cmp	r3, #32
 800a9fa:	d142      	bne.n	800aa82 <HAL_I2C_MasterTxCpltCallback+0x9a>
 800a9fc:	4b25      	ldr	r3, [pc, #148]	@ (800aa94 <HAL_I2C_MasterTxCpltCallback+0xac>)
 800a9fe:	881b      	ldrh	r3, [r3, #0]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d03e      	beq.n	800aa82 <HAL_I2C_MasterTxCpltCallback+0x9a>
		do
		{
			OldSize = Size;
 800aa04:	4b23      	ldr	r3, [pc, #140]	@ (800aa94 <HAL_I2C_MasterTxCpltCallback+0xac>)
 800aa06:	881b      	ldrh	r3, [r3, #0]
 800aa08:	81fb      	strh	r3, [r7, #14]
			Size=0;
 800aa0a:	4b22      	ldr	r3, [pc, #136]	@ (800aa94 <HAL_I2C_MasterTxCpltCallback+0xac>)
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	801a      	strh	r2, [r3, #0]
			if(HAL_I2C_Master_Transmit_IT(&hi2c2, (uint16_t)I2C_ADDRESS, (uint8_t*)ptrCom, OldSize)!=HAL_OK){
 800aa10:	4b21      	ldr	r3, [pc, #132]	@ (800aa98 <HAL_I2C_MasterTxCpltCallback+0xb0>)
 800aa12:	681a      	ldr	r2, [r3, #0]
 800aa14:	89fb      	ldrh	r3, [r7, #14]
 800aa16:	2178      	movs	r1, #120	@ 0x78
 800aa18:	481d      	ldr	r0, [pc, #116]	@ (800aa90 <HAL_I2C_MasterTxCpltCallback+0xa8>)
 800aa1a:	f7f9 fa85 	bl	8003f28 <HAL_I2C_Master_Transmit_IT>
 800aa1e:	4603      	mov	r3, r0
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d002      	beq.n	800aa2a <HAL_I2C_MasterTxCpltCallback+0x42>
			Error_Handler();
 800aa24:	f7f6 fdda 	bl	80015dc <Error_Handler>
 800aa28:	e026      	b.n	800aa78 <HAL_I2C_MasterTxCpltCallback+0x90>
			}
			else {
				while ((HAL_I2C_GetState(&hi2c2) != HAL_I2C_STATE_READY)){
 800aa2a:	bf00      	nop
 800aa2c:	4818      	ldr	r0, [pc, #96]	@ (800aa90 <HAL_I2C_MasterTxCpltCallback+0xa8>)
 800aa2e:	f7f9 fd6a 	bl	8004506 <HAL_I2C_GetState>
 800aa32:	4603      	mov	r3, r0
 800aa34:	2b20      	cmp	r3, #32
 800aa36:	d1f9      	bne.n	800aa2c <HAL_I2C_MasterTxCpltCallback+0x44>
				}
				if((*ptrNexCom) !=0){ // Р В РІР‚СћР РЋР С“Р РЋРІР‚С™Р РЋР Р‰ Р В Р’В»Р В РЎвЂ� Р В Р’ВµР РЋРІР‚В°Р В Р’Вµ Р В РЎвЂќР В РЎвЂўР В РЎпїЅР В Р’В°Р В Р вЂ¦Р В РўвЂ�Р РЋРІР‚в„– Р В РўвЂ�Р В Р’В»Р РЋР РЏ Р В РЎвЂ”Р В Р’ВµР РЋР вЂљР В Р’ВµР В РўвЂ�Р В Р’В°Р РЋРІР‚РЋР В РЎвЂ�
 800aa38:	4b18      	ldr	r3, [pc, #96]	@ (800aa9c <HAL_I2C_MasterTxCpltCallback+0xb4>)
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	781b      	ldrb	r3, [r3, #0]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d017      	beq.n	800aa72 <HAL_I2C_MasterTxCpltCallback+0x8a>
					ptrCom = ++ptrNexCom; // ptrNexCom Р РЋРІР‚С™Р В Р’ВµР В РЎвЂ”Р В Р’ВµР РЋР вЂљР РЋР Р‰ Р РЋРЎвЂњР В РЎвЂќР В Р’В°Р В Р’В·Р РЋРІР‚в„–Р В Р вЂ Р В Р’В°Р В Р’ВµР РЋРІР‚С™ Р В Р вЂ¦Р В Р’В° Р РЋР С“Р В Р’В»Р В Р’ВµР В РўвЂ�Р РЋРЎвЂњР РЋР вЂ№Р РЋРІР‚В°Р В РЎвЂ�Р В РІвЂћвЂ“ Р РЋР РЉР В Р’В»Р В Р’ВµР В РЎпїЅР В Р’ВµР В Р вЂ¦Р РЋРІР‚С™ Р В РЎпїЅР В Р’В°Р РЋР С“Р РЋР С“Р В РЎвЂ�Р В Р вЂ Р В Р’В°
 800aa42:	4b16      	ldr	r3, [pc, #88]	@ (800aa9c <HAL_I2C_MasterTxCpltCallback+0xb4>)
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	3301      	adds	r3, #1
 800aa48:	4a14      	ldr	r2, [pc, #80]	@ (800aa9c <HAL_I2C_MasterTxCpltCallback+0xb4>)
 800aa4a:	6013      	str	r3, [r2, #0]
 800aa4c:	4b13      	ldr	r3, [pc, #76]	@ (800aa9c <HAL_I2C_MasterTxCpltCallback+0xb4>)
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	4a11      	ldr	r2, [pc, #68]	@ (800aa98 <HAL_I2C_MasterTxCpltCallback+0xb0>)
 800aa52:	6013      	str	r3, [r2, #0]
					Size = *(ptrCom-1);// Р В РЎСџР В РЎвЂўР В Р’В»Р РЋРЎвЂњР РЋРІР‚РЋР В Р’В°Р В Р’ВµР В РЎпїЅ Р В РЎвЂќР В РЎвЂўР В Р’В»Р В РЎвЂ�Р РЋРІР‚РЋР В Р’ВµР РЋР С“Р РЋРІР‚С™Р В Р вЂ Р В РЎвЂў Р В Р’В±Р В Р’В°Р В РІвЂћвЂ“Р РЋРІР‚С™ Р В Р вЂ¦Р В Р’ВµР В РЎвЂўР В Р’В±Р РЋРІР‚В¦Р В РЎвЂўР В РўвЂ�Р В РЎвЂ�Р В РЎпїЅР РЋРІР‚в„–Р РЋРІР‚В¦ Р В РўвЂ�Р В Р’В»Р РЋР РЏ Р В РЎвЂ”Р В Р’ВµР РЋР вЂљР В Р’ВµР В РўвЂ�Р В Р’В°Р РЋРІР‚РЋР В РЎвЂ�
 800aa54:	4b10      	ldr	r3, [pc, #64]	@ (800aa98 <HAL_I2C_MasterTxCpltCallback+0xb0>)
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	3b01      	subs	r3, #1
 800aa5a:	781b      	ldrb	r3, [r3, #0]
 800aa5c:	461a      	mov	r2, r3
 800aa5e:	4b0d      	ldr	r3, [pc, #52]	@ (800aa94 <HAL_I2C_MasterTxCpltCallback+0xac>)
 800aa60:	801a      	strh	r2, [r3, #0]
					ptrNexCom+= Size; //ptrNexCom Р РЋРІР‚С™Р В Р’ВµР В РЎвЂ”Р В Р’ВµР РЋР вЂљР РЋР Р‰ Р РЋРЎвЂњР В РЎвЂќР В Р’В°Р В Р’В·Р РЋРІР‚в„–Р В Р вЂ Р В Р’В°Р В Р’ВµР РЋРІР‚С™ Р В Р вЂ¦Р В Р’В° Р РЋР РЉР В Р’В»Р В Р’ВµР В РЎпїЅР В Р’ВµР В Р вЂ¦Р РЋРІР‚С™ N (Р РЋР С“Р В РЎвЂўР В РўвЂ�Р В Р’ВµР РЋР вЂљР В Р’В¶Р В РЎвЂ�Р РЋРІР‚С™ Р В РЎвЂќР В РЎвЂўР В Р’В»Р В РЎвЂ�Р РЋРІР‚РЋР В Р’ВµР РЋР С“Р РЋРІР‚С™Р В Р вЂ Р В РЎвЂў Р В Р’В±Р В Р’В°Р В РІвЂћвЂ“Р РЋРІР‚С™
 800aa62:	4b0e      	ldr	r3, [pc, #56]	@ (800aa9c <HAL_I2C_MasterTxCpltCallback+0xb4>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	4a0b      	ldr	r2, [pc, #44]	@ (800aa94 <HAL_I2C_MasterTxCpltCallback+0xac>)
 800aa68:	8812      	ldrh	r2, [r2, #0]
 800aa6a:	4413      	add	r3, r2
 800aa6c:	4a0b      	ldr	r2, [pc, #44]	@ (800aa9c <HAL_I2C_MasterTxCpltCallback+0xb4>)
 800aa6e:	6013      	str	r3, [r2, #0]
 800aa70:	e002      	b.n	800aa78 <HAL_I2C_MasterTxCpltCallback+0x90>
					//Р В РўвЂ�Р В Р’В»Р РЋР РЏ Р В РЎвЂ”Р В Р’ВµР РЋР вЂљР В Р’ВµР В РўвЂ�Р В Р’В°Р РЋРІР‚РЋР В РЎвЂ� Р РЋР С“Р В Р’В»Р В Р’ВµР В РўвЂ�Р РЋРЎвЂњР РЋР вЂ№Р РЋРІР‚В°Р В Р’ВµР В РІвЂћвЂ“ Р В РЎвЂќР В РЎвЂўР В РЎпїЅР В Р’В°Р В Р вЂ¦Р В РўвЂ�Р РЋРІР‚в„–
				}
				else { // Р В Р’ВµР РЋР С“Р В Р’В»Р В РЎвЂ� Р В Р вЂ¦Р В Р’ВµР РЋРІР‚С™ Р В РЎвЂќР В РЎвЂўР В РЎпїЅР В Р’В°Р В Р вЂ¦Р В РўвЂ� Р В Р вЂ Р РЋРІР‚в„–Р РЋРІР‚В¦Р В РЎвЂўР В РўвЂ� Р В РЎвЂ�Р В Р’В· Р РЋРІР‚В Р В РЎвЂ�Р В РЎвЂќР В Р’В»Р В Р’В° Р В РЎвЂ� Р В РЎвЂ”Р В Р’ВµР РЋР вЂљР В Р’ВµР В РўвЂ�Р В Р’В°Р РЋРІР‚РЋР В Р’В° Р В Р’В·Р В Р’В°Р В РЎвЂќР В Р’В°Р В Р вЂ¦Р РЋРІР‚РЋР В РЎвЂ�Р В Р вЂ Р В Р’В°Р В Р’ВµР РЋРІР‚С™Р РЋР С“Р РЋР РЏ
					Size=0;
 800aa72:	4b08      	ldr	r3, [pc, #32]	@ (800aa94 <HAL_I2C_MasterTxCpltCallback+0xac>)
 800aa74:	2200      	movs	r2, #0
 800aa76:	801a      	strh	r2, [r3, #0]
				}
			}
		}
		while(Size!=0);
 800aa78:	4b06      	ldr	r3, [pc, #24]	@ (800aa94 <HAL_I2C_MasterTxCpltCallback+0xac>)
 800aa7a:	881b      	ldrh	r3, [r3, #0]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d1c1      	bne.n	800aa04 <HAL_I2C_MasterTxCpltCallback+0x1c>
	if((HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_READY) && (Size!=0)){
 800aa80:	e003      	b.n	800aa8a <HAL_I2C_MasterTxCpltCallback+0xa2>
	}
	else{
		Size=0;
 800aa82:	4b04      	ldr	r3, [pc, #16]	@ (800aa94 <HAL_I2C_MasterTxCpltCallback+0xac>)
 800aa84:	2200      	movs	r2, #0
 800aa86:	801a      	strh	r2, [r3, #0]
		return;
 800aa88:	bf00      	nop
	}
}
 800aa8a:	3710      	adds	r7, #16
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	bd80      	pop	{r7, pc}
 800aa90:	2000025c 	.word	0x2000025c
 800aa94:	2000086c 	.word	0x2000086c
 800aa98:	20000864 	.word	0x20000864
 800aa9c:	20000868 	.word	0x20000868

0800aaa0 <f10x16f_GetCharTable>:

//==============================================================================
//       Char
//==============================================================================
uint8_t *f10x16f_GetCharTable(uint8_t Char)
{
 800aaa0:	b480      	push	{r7}
 800aaa2:	b083      	sub	sp, #12
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	4603      	mov	r3, r0
 800aaa8:	71fb      	strb	r3, [r7, #7]
  return (uint8_t *)(&f10x16f_table[Char][0]);
 800aaaa:	79fa      	ldrb	r2, [r7, #7]
 800aaac:	4613      	mov	r3, r2
 800aaae:	011b      	lsls	r3, r3, #4
 800aab0:	4413      	add	r3, r2
 800aab2:	005b      	lsls	r3, r3, #1
 800aab4:	4a03      	ldr	r2, [pc, #12]	@ (800aac4 <f10x16f_GetCharTable+0x24>)
 800aab6:	4413      	add	r3, r2
}
 800aab8:	4618      	mov	r0, r3
 800aaba:	370c      	adds	r7, #12
 800aabc:	46bd      	mov	sp, r7
 800aabe:	bc80      	pop	{r7}
 800aac0:	4770      	bx	lr
 800aac2:	bf00      	nop
 800aac4:	0800b798 	.word	0x0800b798

0800aac8 <f6x8m_GetCharTable>:

//==============================================================================
//       Char
//==============================================================================
uint8_t *f6x8m_GetCharTable(uint8_t Char)
{
 800aac8:	b480      	push	{r7}
 800aaca:	b083      	sub	sp, #12
 800aacc:	af00      	add	r7, sp, #0
 800aace:	4603      	mov	r3, r0
 800aad0:	71fb      	strb	r3, [r7, #7]
  return (uint8_t *)(&f6x8m_table[Char][0]);
 800aad2:	79fa      	ldrb	r2, [r7, #7]
 800aad4:	4613      	mov	r3, r2
 800aad6:	009b      	lsls	r3, r3, #2
 800aad8:	4413      	add	r3, r2
 800aada:	005b      	lsls	r3, r3, #1
 800aadc:	4a03      	ldr	r2, [pc, #12]	@ (800aaec <f6x8m_GetCharTable+0x24>)
 800aade:	4413      	add	r3, r2
}
 800aae0:	4618      	mov	r0, r3
 800aae2:	370c      	adds	r7, #12
 800aae4:	46bd      	mov	sp, r7
 800aae6:	bc80      	pop	{r7}
 800aae8:	4770      	bx	lr
 800aaea:	bf00      	nop
 800aaec:	0800d998 	.word	0x0800d998

0800aaf0 <font_GetFontStruct>:

//==============================================================================
//     ,   Char
//==============================================================================
uint8_t *font_GetFontStruct(uint8_t FontID, uint8_t Char)
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b082      	sub	sp, #8
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	4603      	mov	r3, r0
 800aaf8:	460a      	mov	r2, r1
 800aafa:	71fb      	strb	r3, [r7, #7]
 800aafc:	4613      	mov	r3, r2
 800aafe:	71bb      	strb	r3, [r7, #6]
  return font_table_funcs[FontID](Char);
 800ab00:	79fb      	ldrb	r3, [r7, #7]
 800ab02:	4a05      	ldr	r2, [pc, #20]	@ (800ab18 <font_GetFontStruct+0x28>)
 800ab04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab08:	79ba      	ldrb	r2, [r7, #6]
 800ab0a:	4610      	mov	r0, r2
 800ab0c:	4798      	blx	r3
 800ab0e:	4603      	mov	r3, r0
}
 800ab10:	4618      	mov	r0, r3
 800ab12:	3708      	adds	r7, #8
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}
 800ab18:	0800e398 	.word	0x0800e398

0800ab1c <font_GetCharWidth>:

//==============================================================================
//    
//==============================================================================
uint8_t font_GetCharWidth(uint8_t *pCharTable)
{
 800ab1c:	b480      	push	{r7}
 800ab1e:	b083      	sub	sp, #12
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	6078      	str	r0, [r7, #4]
  return *pCharTable;  //  
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	781b      	ldrb	r3, [r3, #0]
}
 800ab28:	4618      	mov	r0, r3
 800ab2a:	370c      	adds	r7, #12
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	bc80      	pop	{r7}
 800ab30:	4770      	bx	lr

0800ab32 <font_GetCharHeight>:

//==============================================================================
//    
//==============================================================================
uint8_t font_GetCharHeight(uint8_t *pCharTable)
{
 800ab32:	b480      	push	{r7}
 800ab34:	b083      	sub	sp, #12
 800ab36:	af00      	add	r7, sp, #0
 800ab38:	6078      	str	r0, [r7, #4]
  pCharTable++;
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	3301      	adds	r3, #1
 800ab3e:	607b      	str	r3, [r7, #4]
  return *pCharTable;  //  
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	781b      	ldrb	r3, [r3, #0]
}
 800ab44:	4618      	mov	r0, r3
 800ab46:	370c      	adds	r7, #12
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	bc80      	pop	{r7}
 800ab4c:	4770      	bx	lr
	...

0800ab50 <SSD1306_Init>:
//==============================================================================
// Р В РЎСџР РЋР вЂљР В РЎвЂўР РЋРІР‚В Р В Р’ВµР В РўвЂ�Р РЋРЎвЂњР РЋР вЂљР В Р’В° Р В РЎвЂ�Р В Р вЂ¦Р В РЎвЂ�Р РЋРІР‚В Р В РЎвЂ�Р В Р’В°Р В Р’В»Р В РЎвЂ�Р В Р’В·Р В Р’В°Р РЋРІР‚В Р В РЎвЂ�Р В РЎвЂ� Р В РўвЂ�Р В РЎвЂ�Р РЋР С“Р В РЎвЂ”Р В Р’В»Р В Р’ВµР РЋР РЏ Р В Р вЂ¦Р В Р’В° Р В РЎвЂќР В РЎвЂўР В Р вЂ¦Р РЋРІР‚С™Р РЋР вЂљР В РЎвЂўР В Р’В»Р В Р’В»Р В Р’ВµР РЋР вЂљР В Р’Вµ ssd1306(Р В РїС—Р…Р В Р’В·Р В РЎпїЅР В Р’ВµР В Р вЂ¦Р РЋР РЏР РЋР вЂ№ Р РЋР С“ HAL)
//	Р В РЎпїЅР В РЎвЂўР В РўвЂ�Р РЋРЎвЂњР В Р’В»Р РЋР Р‰ I2C Р В РЎвЂ� Р В Р вЂ¦Р В РЎвЂўР В РЎвЂ“Р В Р’В° Reset Р РЋРЎвЂњР В Р’В¶Р В Р’Вµ Р В РўвЂ�Р В РЎвЂўР В Р’В»Р В Р’В¶Р В Р вЂ¦Р РЋРІР‚в„– Р В Р’В±Р РЋРІР‚в„–Р РЋРІР‚С™Р РЋР Р‰ Р В Р вЂ¦Р В Р’В°Р РЋР С“Р РЋРІР‚С™Р РЋР вЂљР В РЎвЂўР В Р’ВµР В Р вЂ¦Р РЋРІР‚в„–
//==============================================================================
void SSD1306_Init(uint8_t width, uint8_t height)
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b082      	sub	sp, #8
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	4603      	mov	r3, r0
 800ab58:	460a      	mov	r2, r1
 800ab5a:	71fb      	strb	r3, [r7, #7]
 800ab5c:	4613      	mov	r3, r2
 800ab5e:	71bb      	strb	r3, [r7, #6]
//  HAL_Delay(2);
//  HAL_GPIO_WritePin(Reset_GPIO_Port, Reset_Pin, GPIO_PIN_RESET);
//  HAL_Delay(15);
//  HAL_GPIO_WritePin(Reset_GPIO_Port, Reset_Pin, GPIO_PIN_SET);

  SSD1306_SendCOM(ComArr);
 800ab60:	4803      	ldr	r0, [pc, #12]	@ (800ab70 <SSD1306_Init+0x20>)
 800ab62:	f000 f825 	bl	800abb0 <SSD1306_SendCOM>
}
 800ab66:	bf00      	nop
 800ab68:	3708      	adds	r7, #8
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	bd80      	pop	{r7, pc}
 800ab6e:	bf00      	nop
 800ab70:	200000ac 	.word	0x200000ac

0800ab74 <SSD1306_DisplayFullUpdate>:
//==============================================================================
// Р В РЎСџР РЋР вЂљР В РЎвЂўР РЋРІР‚В Р В Р’ВµР В РўвЂ�Р РЋРЎвЂњР РЋР вЂљР В Р’В° Р В РЎвЂ”Р В Р’ВµР РЋР вЂљР В Р’ВµР В РўвЂ�Р В Р’В°Р РЋРІР‚пїЅР РЋРІР‚С™ Р В Р вЂ  Р В РўвЂ�Р В РЎвЂ�Р РЋР С“Р В РЎвЂ”Р В Р’В»Р В Р’ВµР В РІвЂћвЂ“ Р В Р’В±Р РЋРЎвЂњР РЋРІР‚С›Р В Р’ВµР РЋР вЂљ Р В РЎвЂќР В Р’В°Р В РўвЂ�Р РЋР вЂљР В Р’В° Р В РЎвЂ�Р В Р’В· Р В РЎпїЅР В Р’В°Р РЋР С“Р РЋР С“Р В РЎвЂ�Р В Р вЂ Р В Р’В° pBuff
//==============================================================================
void SSD1306_DisplayFullUpdate(uint8_t *pBuff, uint16_t BuffLen)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b082      	sub	sp, #8
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
 800ab7c:	460b      	mov	r3, r1
 800ab7e:	807b      	strh	r3, [r7, #2]
	while (HAL_I2C_GetState(&hi2c2) != HAL_I2C_STATE_READY)
 800ab80:	bf00      	nop
 800ab82:	4809      	ldr	r0, [pc, #36]	@ (800aba8 <SSD1306_DisplayFullUpdate+0x34>)
 800ab84:	f7f9 fcbf 	bl	8004506 <HAL_I2C_GetState>
 800ab88:	4603      	mov	r3, r0
 800ab8a:	2b20      	cmp	r3, #32
 800ab8c:	d1f9      	bne.n	800ab82 <SSD1306_DisplayFullUpdate+0xe>
				{
				}
	//Р В Р в‚¬Р РЋР С“Р РЋРІР‚С™Р В Р’В°Р В Р вЂ¦Р В Р’В°Р В Р вЂ Р В Р’В»Р В РЎвЂ�Р В Р вЂ Р В Р’В°Р В Р’ВµР РЋРІР‚С™ Р РЋРЎвЂњР В РЎвЂќР В Р’В°Р В Р’В·Р В Р’В°Р РЋРІР‚С™Р В Р’ВµР В Р’В»Р РЋР Р‰ Р В Р вЂ  Р В Р вЂ¦Р В Р’В°Р РЋРІР‚РЋР В Р’В°Р В Р’В»Р В РЎвЂў.
	SSD1306_SendCOM(ComArrSet);
 800ab8e:	4807      	ldr	r0, [pc, #28]	@ (800abac <SSD1306_DisplayFullUpdate+0x38>)
 800ab90:	f000 f80e 	bl	800abb0 <SSD1306_SendCOM>
	SendData(pBuff, BuffLen);
 800ab94:	887b      	ldrh	r3, [r7, #2]
 800ab96:	4619      	mov	r1, r3
 800ab98:	6878      	ldr	r0, [r7, #4]
 800ab9a:	f000 f833 	bl	800ac04 <SendData>
}
 800ab9e:	bf00      	nop
 800aba0:	3708      	adds	r7, #8
 800aba2:	46bd      	mov	sp, r7
 800aba4:	bd80      	pop	{r7, pc}
 800aba6:	bf00      	nop
 800aba8:	2000025c 	.word	0x2000025c
 800abac:	200000a0 	.word	0x200000a0

0800abb0 <SSD1306_SendCOM>:
// Sends an array of commands for initialization.
void SSD1306_SendCOM(uint8_t *Arr){
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b082      	sub	sp, #8
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
	  ptrCom = Arr;
 800abb8:	4a0e      	ldr	r2, [pc, #56]	@ (800abf4 <SSD1306_SendCOM+0x44>)
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	6013      	str	r3, [r2, #0]
	  ptrNexCom = Arr;
 800abbe:	4a0e      	ldr	r2, [pc, #56]	@ (800abf8 <SSD1306_SendCOM+0x48>)
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	6013      	str	r3, [r2, #0]
	  Size = *ptrCom++ ;
 800abc4:	4b0b      	ldr	r3, [pc, #44]	@ (800abf4 <SSD1306_SendCOM+0x44>)
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	1c5a      	adds	r2, r3, #1
 800abca:	490a      	ldr	r1, [pc, #40]	@ (800abf4 <SSD1306_SendCOM+0x44>)
 800abcc:	600a      	str	r2, [r1, #0]
 800abce:	781b      	ldrb	r3, [r3, #0]
 800abd0:	461a      	mov	r2, r3
 800abd2:	4b0a      	ldr	r3, [pc, #40]	@ (800abfc <SSD1306_SendCOM+0x4c>)
 800abd4:	801a      	strh	r2, [r3, #0]

	  ptrNexCom+= Size +1;
 800abd6:	4b08      	ldr	r3, [pc, #32]	@ (800abf8 <SSD1306_SendCOM+0x48>)
 800abd8:	681a      	ldr	r2, [r3, #0]
 800abda:	4b08      	ldr	r3, [pc, #32]	@ (800abfc <SSD1306_SendCOM+0x4c>)
 800abdc:	881b      	ldrh	r3, [r3, #0]
 800abde:	3301      	adds	r3, #1
 800abe0:	4413      	add	r3, r2
 800abe2:	4a05      	ldr	r2, [pc, #20]	@ (800abf8 <SSD1306_SendCOM+0x48>)
 800abe4:	6013      	str	r3, [r2, #0]
	  HAL_I2C_MasterTxCpltCallback(&hi2c2);
 800abe6:	4806      	ldr	r0, [pc, #24]	@ (800ac00 <SSD1306_SendCOM+0x50>)
 800abe8:	f7ff fefe 	bl	800a9e8 <HAL_I2C_MasterTxCpltCallback>
}
 800abec:	bf00      	nop
 800abee:	3708      	adds	r7, #8
 800abf0:	46bd      	mov	sp, r7
 800abf2:	bd80      	pop	{r7, pc}
 800abf4:	20000864 	.word	0x20000864
 800abf8:	20000868 	.word	0x20000868
 800abfc:	2000086c 	.word	0x2000086c
 800ac00:	2000025c 	.word	0x2000025c

0800ac04 <SendData>:
//==============================================================================
// Р В РЎСџР РЋР вЂљР В РЎвЂўР РЋРІР‚В Р В Р’ВµР В РўвЂ�Р РЋРЎвЂњР РЋР вЂљР В Р’В° Р В РЎвЂ”Р В Р’ВµР РЋР вЂљР В Р’ВµР В РўвЂ�Р В Р’В°Р РЋРІР‚пїЅР РЋРІР‚С™ Р В РЎпїЅР В Р’В°Р РЋР С“Р РЋР С“Р В РЎвЂ�Р В Р вЂ  Р В РўвЂ�Р В Р’В°Р В Р вЂ¦Р В Р вЂ¦Р РЋРІР‚в„–Р РЋРІР‚В¦ Р В Р вЂ  ssd1306
//==============================================================================
void SendData(uint8_t *pBuff, uint16_t BuffLen){
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b082      	sub	sp, #8
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
 800ac0c:	460b      	mov	r3, r1
 800ac0e:	807b      	strh	r3, [r7, #2]
// Р РЋРЎвЂњР В Р вЂ Р В Р’ВµР В Р’В»Р В РЎвЂ�Р РЋРІР‚РЋР В РЎвЂ�Р В Р вЂ Р В Р’В°Р РЋР вЂ№ Р В Р’В±Р РЋРЎвЂњР РЋРІР‚С›Р В Р’ВµР РЋР вЂљ Р В РЎвЂќР В Р’В°Р В РўвЂ�Р РЋР вЂљР В Р’В° Р В Р вЂ¦Р В Р’В° 1 Р В Р’В±Р В Р’В°Р В РІвЂћвЂ“Р РЋРІР‚С™, Р РЋРІР‚С™Р РЋРЎвЂњР В РўвЂ�Р В Р’В° Р В Р’В·Р В Р’В°Р В РЎвЂ”Р В РЎвЂ�Р РЋР С“Р РЋРІР‚в„–Р В Р вЂ Р В Р’В°Р РЋР вЂ№ 1 Р В РЎвЂќР В РЎвЂўР В РЎпїЅР В Р’В°Р В Р вЂ¦Р В РўвЂ�Р РЋРЎвЂњ.
	pBuff[0] = 0x40;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2240      	movs	r2, #64	@ 0x40
 800ac14:	701a      	strb	r2, [r3, #0]
	//Р В РІР‚вЂњР В РўвЂ�Р РЋРЎвЂњ Р В РЎвЂ”Р В РЎвЂўР В РЎвЂќР В Р’В° Р В Р вЂ¦Р В Р’Вµ Р В Р’В·Р В Р’В°Р В РЎвЂќР В РЎвЂўР В Р вЂ¦Р РЋРІР‚РЋР В РЎвЂ�Р РЋРІР‚С™Р РЋР Р‰Р РЋР С“Р РЋР РЏ Р В РЎвЂ”Р РЋР вЂљР В Р’ВµР В РўвЂ�Р РЋРІР‚в„–Р В РўвЂ�Р РЋРЎвЂњР РЋРІР‚В°Р В Р’В°Р РЋР РЏ Р В РЎвЂ”Р В Р’ВµР РЋР вЂљР В Р’ВµР В РўвЂ�Р В Р’В°Р РЋРІР‚РЋР В Р’В°
	while (HAL_I2C_GetState(&hi2c2) != HAL_I2C_STATE_READY)
 800ac16:	bf00      	nop
 800ac18:	4808      	ldr	r0, [pc, #32]	@ (800ac3c <SendData+0x38>)
 800ac1a:	f7f9 fc74 	bl	8004506 <HAL_I2C_GetState>
 800ac1e:	4603      	mov	r3, r0
 800ac20:	2b20      	cmp	r3, #32
 800ac22:	d1f9      	bne.n	800ac18 <SendData+0x14>
				{
				}
	//Р В РЎСљР В Р’В°Р РЋРІР‚РЋР В Р’В°Р В Р’В» Р В РЎвЂ”Р В Р’ВµР РЋР вЂљР В Р’ВµР В РўвЂ�Р В Р’В°Р РЋРІР‚РЋР РЋРЎвЂњ
	if(HAL_I2C_Master_Transmit_IT(&hi2c2, (uint16_t)I2C_ADDRESS, (uint8_t*)(pBuff),BufLen)!= HAL_OK)
 800ac24:	f240 4301 	movw	r3, #1025	@ 0x401
 800ac28:	687a      	ldr	r2, [r7, #4]
 800ac2a:	2178      	movs	r1, #120	@ 0x78
 800ac2c:	4803      	ldr	r0, [pc, #12]	@ (800ac3c <SendData+0x38>)
 800ac2e:	f7f9 f97b 	bl	8003f28 <HAL_I2C_Master_Transmit_IT>
				{ // Р В РЎпїЅР В РЎвЂўР В Р’В¶Р В Р вЂ¦Р В РЎвЂў Р В РўвЂ�Р В РЎвЂўР В Р’В±Р В Р’В°Р В Р вЂ Р В РЎвЂ�Р РЋРІР‚С™Р РЋР Р‰ Р В РЎвЂќР В РЎвЂўР В РўвЂ� Р В РЎвЂўР В Р’В±Р РЋР вЂљР В Р’В°Р В Р’В±Р В РЎвЂўР РЋРІР‚С™Р РЋРІР‚РЋР В РЎвЂ�Р В РЎвЂќР В Р’В° Р В РЎвЂўР РЋРІвЂљВ¬Р В РЎвЂ�Р В Р’В±Р В РЎвЂќР В РЎвЂ�.

				}
}
 800ac32:	bf00      	nop
 800ac34:	3708      	adds	r7, #8
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bd80      	pop	{r7, pc}
 800ac3a:	bf00      	nop
 800ac3c:	2000025c 	.word	0x2000025c

0800ac40 <siprintf>:
 800ac40:	b40e      	push	{r1, r2, r3}
 800ac42:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ac46:	b500      	push	{lr}
 800ac48:	b09c      	sub	sp, #112	@ 0x70
 800ac4a:	ab1d      	add	r3, sp, #116	@ 0x74
 800ac4c:	9002      	str	r0, [sp, #8]
 800ac4e:	9006      	str	r0, [sp, #24]
 800ac50:	9107      	str	r1, [sp, #28]
 800ac52:	9104      	str	r1, [sp, #16]
 800ac54:	4808      	ldr	r0, [pc, #32]	@ (800ac78 <siprintf+0x38>)
 800ac56:	4909      	ldr	r1, [pc, #36]	@ (800ac7c <siprintf+0x3c>)
 800ac58:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac5c:	9105      	str	r1, [sp, #20]
 800ac5e:	6800      	ldr	r0, [r0, #0]
 800ac60:	a902      	add	r1, sp, #8
 800ac62:	9301      	str	r3, [sp, #4]
 800ac64:	f000 f9cc 	bl	800b000 <_svfiprintf_r>
 800ac68:	2200      	movs	r2, #0
 800ac6a:	9b02      	ldr	r3, [sp, #8]
 800ac6c:	701a      	strb	r2, [r3, #0]
 800ac6e:	b01c      	add	sp, #112	@ 0x70
 800ac70:	f85d eb04 	ldr.w	lr, [sp], #4
 800ac74:	b003      	add	sp, #12
 800ac76:	4770      	bx	lr
 800ac78:	200000e8 	.word	0x200000e8
 800ac7c:	ffff0208 	.word	0xffff0208

0800ac80 <_vsniprintf_r>:
 800ac80:	b530      	push	{r4, r5, lr}
 800ac82:	4614      	mov	r4, r2
 800ac84:	2c00      	cmp	r4, #0
 800ac86:	4605      	mov	r5, r0
 800ac88:	461a      	mov	r2, r3
 800ac8a:	b09b      	sub	sp, #108	@ 0x6c
 800ac8c:	da05      	bge.n	800ac9a <_vsniprintf_r+0x1a>
 800ac8e:	238b      	movs	r3, #139	@ 0x8b
 800ac90:	6003      	str	r3, [r0, #0]
 800ac92:	f04f 30ff 	mov.w	r0, #4294967295
 800ac96:	b01b      	add	sp, #108	@ 0x6c
 800ac98:	bd30      	pop	{r4, r5, pc}
 800ac9a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ac9e:	f8ad 300c 	strh.w	r3, [sp, #12]
 800aca2:	bf0c      	ite	eq
 800aca4:	4623      	moveq	r3, r4
 800aca6:	f104 33ff 	addne.w	r3, r4, #4294967295
 800acaa:	9302      	str	r3, [sp, #8]
 800acac:	9305      	str	r3, [sp, #20]
 800acae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800acb2:	9100      	str	r1, [sp, #0]
 800acb4:	9104      	str	r1, [sp, #16]
 800acb6:	f8ad 300e 	strh.w	r3, [sp, #14]
 800acba:	4669      	mov	r1, sp
 800acbc:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800acbe:	f000 f99f 	bl	800b000 <_svfiprintf_r>
 800acc2:	1c43      	adds	r3, r0, #1
 800acc4:	bfbc      	itt	lt
 800acc6:	238b      	movlt	r3, #139	@ 0x8b
 800acc8:	602b      	strlt	r3, [r5, #0]
 800acca:	2c00      	cmp	r4, #0
 800accc:	d0e3      	beq.n	800ac96 <_vsniprintf_r+0x16>
 800acce:	2200      	movs	r2, #0
 800acd0:	9b00      	ldr	r3, [sp, #0]
 800acd2:	701a      	strb	r2, [r3, #0]
 800acd4:	e7df      	b.n	800ac96 <_vsniprintf_r+0x16>
	...

0800acd8 <vsniprintf>:
 800acd8:	b507      	push	{r0, r1, r2, lr}
 800acda:	9300      	str	r3, [sp, #0]
 800acdc:	4613      	mov	r3, r2
 800acde:	460a      	mov	r2, r1
 800ace0:	4601      	mov	r1, r0
 800ace2:	4803      	ldr	r0, [pc, #12]	@ (800acf0 <vsniprintf+0x18>)
 800ace4:	6800      	ldr	r0, [r0, #0]
 800ace6:	f7ff ffcb 	bl	800ac80 <_vsniprintf_r>
 800acea:	b003      	add	sp, #12
 800acec:	f85d fb04 	ldr.w	pc, [sp], #4
 800acf0:	200000e8 	.word	0x200000e8

0800acf4 <memset>:
 800acf4:	4603      	mov	r3, r0
 800acf6:	4402      	add	r2, r0
 800acf8:	4293      	cmp	r3, r2
 800acfa:	d100      	bne.n	800acfe <memset+0xa>
 800acfc:	4770      	bx	lr
 800acfe:	f803 1b01 	strb.w	r1, [r3], #1
 800ad02:	e7f9      	b.n	800acf8 <memset+0x4>

0800ad04 <__errno>:
 800ad04:	4b01      	ldr	r3, [pc, #4]	@ (800ad0c <__errno+0x8>)
 800ad06:	6818      	ldr	r0, [r3, #0]
 800ad08:	4770      	bx	lr
 800ad0a:	bf00      	nop
 800ad0c:	200000e8 	.word	0x200000e8

0800ad10 <__libc_init_array>:
 800ad10:	b570      	push	{r4, r5, r6, lr}
 800ad12:	2600      	movs	r6, #0
 800ad14:	4d0c      	ldr	r5, [pc, #48]	@ (800ad48 <__libc_init_array+0x38>)
 800ad16:	4c0d      	ldr	r4, [pc, #52]	@ (800ad4c <__libc_init_array+0x3c>)
 800ad18:	1b64      	subs	r4, r4, r5
 800ad1a:	10a4      	asrs	r4, r4, #2
 800ad1c:	42a6      	cmp	r6, r4
 800ad1e:	d109      	bne.n	800ad34 <__libc_init_array+0x24>
 800ad20:	f000 fc78 	bl	800b614 <_init>
 800ad24:	2600      	movs	r6, #0
 800ad26:	4d0a      	ldr	r5, [pc, #40]	@ (800ad50 <__libc_init_array+0x40>)
 800ad28:	4c0a      	ldr	r4, [pc, #40]	@ (800ad54 <__libc_init_array+0x44>)
 800ad2a:	1b64      	subs	r4, r4, r5
 800ad2c:	10a4      	asrs	r4, r4, #2
 800ad2e:	42a6      	cmp	r6, r4
 800ad30:	d105      	bne.n	800ad3e <__libc_init_array+0x2e>
 800ad32:	bd70      	pop	{r4, r5, r6, pc}
 800ad34:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad38:	4798      	blx	r3
 800ad3a:	3601      	adds	r6, #1
 800ad3c:	e7ee      	b.n	800ad1c <__libc_init_array+0xc>
 800ad3e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad42:	4798      	blx	r3
 800ad44:	3601      	adds	r6, #1
 800ad46:	e7f2      	b.n	800ad2e <__libc_init_array+0x1e>
 800ad48:	0800e3d4 	.word	0x0800e3d4
 800ad4c:	0800e3d4 	.word	0x0800e3d4
 800ad50:	0800e3d4 	.word	0x0800e3d4
 800ad54:	0800e3d8 	.word	0x0800e3d8

0800ad58 <__retarget_lock_acquire_recursive>:
 800ad58:	4770      	bx	lr

0800ad5a <__retarget_lock_release_recursive>:
 800ad5a:	4770      	bx	lr

0800ad5c <_free_r>:
 800ad5c:	b538      	push	{r3, r4, r5, lr}
 800ad5e:	4605      	mov	r5, r0
 800ad60:	2900      	cmp	r1, #0
 800ad62:	d040      	beq.n	800ade6 <_free_r+0x8a>
 800ad64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad68:	1f0c      	subs	r4, r1, #4
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	bfb8      	it	lt
 800ad6e:	18e4      	addlt	r4, r4, r3
 800ad70:	f000 f8de 	bl	800af30 <__malloc_lock>
 800ad74:	4a1c      	ldr	r2, [pc, #112]	@ (800ade8 <_free_r+0x8c>)
 800ad76:	6813      	ldr	r3, [r2, #0]
 800ad78:	b933      	cbnz	r3, 800ad88 <_free_r+0x2c>
 800ad7a:	6063      	str	r3, [r4, #4]
 800ad7c:	6014      	str	r4, [r2, #0]
 800ad7e:	4628      	mov	r0, r5
 800ad80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad84:	f000 b8da 	b.w	800af3c <__malloc_unlock>
 800ad88:	42a3      	cmp	r3, r4
 800ad8a:	d908      	bls.n	800ad9e <_free_r+0x42>
 800ad8c:	6820      	ldr	r0, [r4, #0]
 800ad8e:	1821      	adds	r1, r4, r0
 800ad90:	428b      	cmp	r3, r1
 800ad92:	bf01      	itttt	eq
 800ad94:	6819      	ldreq	r1, [r3, #0]
 800ad96:	685b      	ldreq	r3, [r3, #4]
 800ad98:	1809      	addeq	r1, r1, r0
 800ad9a:	6021      	streq	r1, [r4, #0]
 800ad9c:	e7ed      	b.n	800ad7a <_free_r+0x1e>
 800ad9e:	461a      	mov	r2, r3
 800ada0:	685b      	ldr	r3, [r3, #4]
 800ada2:	b10b      	cbz	r3, 800ada8 <_free_r+0x4c>
 800ada4:	42a3      	cmp	r3, r4
 800ada6:	d9fa      	bls.n	800ad9e <_free_r+0x42>
 800ada8:	6811      	ldr	r1, [r2, #0]
 800adaa:	1850      	adds	r0, r2, r1
 800adac:	42a0      	cmp	r0, r4
 800adae:	d10b      	bne.n	800adc8 <_free_r+0x6c>
 800adb0:	6820      	ldr	r0, [r4, #0]
 800adb2:	4401      	add	r1, r0
 800adb4:	1850      	adds	r0, r2, r1
 800adb6:	4283      	cmp	r3, r0
 800adb8:	6011      	str	r1, [r2, #0]
 800adba:	d1e0      	bne.n	800ad7e <_free_r+0x22>
 800adbc:	6818      	ldr	r0, [r3, #0]
 800adbe:	685b      	ldr	r3, [r3, #4]
 800adc0:	4408      	add	r0, r1
 800adc2:	6010      	str	r0, [r2, #0]
 800adc4:	6053      	str	r3, [r2, #4]
 800adc6:	e7da      	b.n	800ad7e <_free_r+0x22>
 800adc8:	d902      	bls.n	800add0 <_free_r+0x74>
 800adca:	230c      	movs	r3, #12
 800adcc:	602b      	str	r3, [r5, #0]
 800adce:	e7d6      	b.n	800ad7e <_free_r+0x22>
 800add0:	6820      	ldr	r0, [r4, #0]
 800add2:	1821      	adds	r1, r4, r0
 800add4:	428b      	cmp	r3, r1
 800add6:	bf01      	itttt	eq
 800add8:	6819      	ldreq	r1, [r3, #0]
 800adda:	685b      	ldreq	r3, [r3, #4]
 800addc:	1809      	addeq	r1, r1, r0
 800adde:	6021      	streq	r1, [r4, #0]
 800ade0:	6063      	str	r3, [r4, #4]
 800ade2:	6054      	str	r4, [r2, #4]
 800ade4:	e7cb      	b.n	800ad7e <_free_r+0x22>
 800ade6:	bd38      	pop	{r3, r4, r5, pc}
 800ade8:	200009b4 	.word	0x200009b4

0800adec <sbrk_aligned>:
 800adec:	b570      	push	{r4, r5, r6, lr}
 800adee:	4e0f      	ldr	r6, [pc, #60]	@ (800ae2c <sbrk_aligned+0x40>)
 800adf0:	460c      	mov	r4, r1
 800adf2:	6831      	ldr	r1, [r6, #0]
 800adf4:	4605      	mov	r5, r0
 800adf6:	b911      	cbnz	r1, 800adfe <sbrk_aligned+0x12>
 800adf8:	f000 fbaa 	bl	800b550 <_sbrk_r>
 800adfc:	6030      	str	r0, [r6, #0]
 800adfe:	4621      	mov	r1, r4
 800ae00:	4628      	mov	r0, r5
 800ae02:	f000 fba5 	bl	800b550 <_sbrk_r>
 800ae06:	1c43      	adds	r3, r0, #1
 800ae08:	d103      	bne.n	800ae12 <sbrk_aligned+0x26>
 800ae0a:	f04f 34ff 	mov.w	r4, #4294967295
 800ae0e:	4620      	mov	r0, r4
 800ae10:	bd70      	pop	{r4, r5, r6, pc}
 800ae12:	1cc4      	adds	r4, r0, #3
 800ae14:	f024 0403 	bic.w	r4, r4, #3
 800ae18:	42a0      	cmp	r0, r4
 800ae1a:	d0f8      	beq.n	800ae0e <sbrk_aligned+0x22>
 800ae1c:	1a21      	subs	r1, r4, r0
 800ae1e:	4628      	mov	r0, r5
 800ae20:	f000 fb96 	bl	800b550 <_sbrk_r>
 800ae24:	3001      	adds	r0, #1
 800ae26:	d1f2      	bne.n	800ae0e <sbrk_aligned+0x22>
 800ae28:	e7ef      	b.n	800ae0a <sbrk_aligned+0x1e>
 800ae2a:	bf00      	nop
 800ae2c:	200009b0 	.word	0x200009b0

0800ae30 <_malloc_r>:
 800ae30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae34:	1ccd      	adds	r5, r1, #3
 800ae36:	f025 0503 	bic.w	r5, r5, #3
 800ae3a:	3508      	adds	r5, #8
 800ae3c:	2d0c      	cmp	r5, #12
 800ae3e:	bf38      	it	cc
 800ae40:	250c      	movcc	r5, #12
 800ae42:	2d00      	cmp	r5, #0
 800ae44:	4606      	mov	r6, r0
 800ae46:	db01      	blt.n	800ae4c <_malloc_r+0x1c>
 800ae48:	42a9      	cmp	r1, r5
 800ae4a:	d904      	bls.n	800ae56 <_malloc_r+0x26>
 800ae4c:	230c      	movs	r3, #12
 800ae4e:	6033      	str	r3, [r6, #0]
 800ae50:	2000      	movs	r0, #0
 800ae52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800af2c <_malloc_r+0xfc>
 800ae5a:	f000 f869 	bl	800af30 <__malloc_lock>
 800ae5e:	f8d8 3000 	ldr.w	r3, [r8]
 800ae62:	461c      	mov	r4, r3
 800ae64:	bb44      	cbnz	r4, 800aeb8 <_malloc_r+0x88>
 800ae66:	4629      	mov	r1, r5
 800ae68:	4630      	mov	r0, r6
 800ae6a:	f7ff ffbf 	bl	800adec <sbrk_aligned>
 800ae6e:	1c43      	adds	r3, r0, #1
 800ae70:	4604      	mov	r4, r0
 800ae72:	d158      	bne.n	800af26 <_malloc_r+0xf6>
 800ae74:	f8d8 4000 	ldr.w	r4, [r8]
 800ae78:	4627      	mov	r7, r4
 800ae7a:	2f00      	cmp	r7, #0
 800ae7c:	d143      	bne.n	800af06 <_malloc_r+0xd6>
 800ae7e:	2c00      	cmp	r4, #0
 800ae80:	d04b      	beq.n	800af1a <_malloc_r+0xea>
 800ae82:	6823      	ldr	r3, [r4, #0]
 800ae84:	4639      	mov	r1, r7
 800ae86:	4630      	mov	r0, r6
 800ae88:	eb04 0903 	add.w	r9, r4, r3
 800ae8c:	f000 fb60 	bl	800b550 <_sbrk_r>
 800ae90:	4581      	cmp	r9, r0
 800ae92:	d142      	bne.n	800af1a <_malloc_r+0xea>
 800ae94:	6821      	ldr	r1, [r4, #0]
 800ae96:	4630      	mov	r0, r6
 800ae98:	1a6d      	subs	r5, r5, r1
 800ae9a:	4629      	mov	r1, r5
 800ae9c:	f7ff ffa6 	bl	800adec <sbrk_aligned>
 800aea0:	3001      	adds	r0, #1
 800aea2:	d03a      	beq.n	800af1a <_malloc_r+0xea>
 800aea4:	6823      	ldr	r3, [r4, #0]
 800aea6:	442b      	add	r3, r5
 800aea8:	6023      	str	r3, [r4, #0]
 800aeaa:	f8d8 3000 	ldr.w	r3, [r8]
 800aeae:	685a      	ldr	r2, [r3, #4]
 800aeb0:	bb62      	cbnz	r2, 800af0c <_malloc_r+0xdc>
 800aeb2:	f8c8 7000 	str.w	r7, [r8]
 800aeb6:	e00f      	b.n	800aed8 <_malloc_r+0xa8>
 800aeb8:	6822      	ldr	r2, [r4, #0]
 800aeba:	1b52      	subs	r2, r2, r5
 800aebc:	d420      	bmi.n	800af00 <_malloc_r+0xd0>
 800aebe:	2a0b      	cmp	r2, #11
 800aec0:	d917      	bls.n	800aef2 <_malloc_r+0xc2>
 800aec2:	1961      	adds	r1, r4, r5
 800aec4:	42a3      	cmp	r3, r4
 800aec6:	6025      	str	r5, [r4, #0]
 800aec8:	bf18      	it	ne
 800aeca:	6059      	strne	r1, [r3, #4]
 800aecc:	6863      	ldr	r3, [r4, #4]
 800aece:	bf08      	it	eq
 800aed0:	f8c8 1000 	streq.w	r1, [r8]
 800aed4:	5162      	str	r2, [r4, r5]
 800aed6:	604b      	str	r3, [r1, #4]
 800aed8:	4630      	mov	r0, r6
 800aeda:	f000 f82f 	bl	800af3c <__malloc_unlock>
 800aede:	f104 000b 	add.w	r0, r4, #11
 800aee2:	1d23      	adds	r3, r4, #4
 800aee4:	f020 0007 	bic.w	r0, r0, #7
 800aee8:	1ac2      	subs	r2, r0, r3
 800aeea:	bf1c      	itt	ne
 800aeec:	1a1b      	subne	r3, r3, r0
 800aeee:	50a3      	strne	r3, [r4, r2]
 800aef0:	e7af      	b.n	800ae52 <_malloc_r+0x22>
 800aef2:	6862      	ldr	r2, [r4, #4]
 800aef4:	42a3      	cmp	r3, r4
 800aef6:	bf0c      	ite	eq
 800aef8:	f8c8 2000 	streq.w	r2, [r8]
 800aefc:	605a      	strne	r2, [r3, #4]
 800aefe:	e7eb      	b.n	800aed8 <_malloc_r+0xa8>
 800af00:	4623      	mov	r3, r4
 800af02:	6864      	ldr	r4, [r4, #4]
 800af04:	e7ae      	b.n	800ae64 <_malloc_r+0x34>
 800af06:	463c      	mov	r4, r7
 800af08:	687f      	ldr	r7, [r7, #4]
 800af0a:	e7b6      	b.n	800ae7a <_malloc_r+0x4a>
 800af0c:	461a      	mov	r2, r3
 800af0e:	685b      	ldr	r3, [r3, #4]
 800af10:	42a3      	cmp	r3, r4
 800af12:	d1fb      	bne.n	800af0c <_malloc_r+0xdc>
 800af14:	2300      	movs	r3, #0
 800af16:	6053      	str	r3, [r2, #4]
 800af18:	e7de      	b.n	800aed8 <_malloc_r+0xa8>
 800af1a:	230c      	movs	r3, #12
 800af1c:	4630      	mov	r0, r6
 800af1e:	6033      	str	r3, [r6, #0]
 800af20:	f000 f80c 	bl	800af3c <__malloc_unlock>
 800af24:	e794      	b.n	800ae50 <_malloc_r+0x20>
 800af26:	6005      	str	r5, [r0, #0]
 800af28:	e7d6      	b.n	800aed8 <_malloc_r+0xa8>
 800af2a:	bf00      	nop
 800af2c:	200009b4 	.word	0x200009b4

0800af30 <__malloc_lock>:
 800af30:	4801      	ldr	r0, [pc, #4]	@ (800af38 <__malloc_lock+0x8>)
 800af32:	f7ff bf11 	b.w	800ad58 <__retarget_lock_acquire_recursive>
 800af36:	bf00      	nop
 800af38:	200009ac 	.word	0x200009ac

0800af3c <__malloc_unlock>:
 800af3c:	4801      	ldr	r0, [pc, #4]	@ (800af44 <__malloc_unlock+0x8>)
 800af3e:	f7ff bf0c 	b.w	800ad5a <__retarget_lock_release_recursive>
 800af42:	bf00      	nop
 800af44:	200009ac 	.word	0x200009ac

0800af48 <__ssputs_r>:
 800af48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af4c:	461f      	mov	r7, r3
 800af4e:	688e      	ldr	r6, [r1, #8]
 800af50:	4682      	mov	sl, r0
 800af52:	42be      	cmp	r6, r7
 800af54:	460c      	mov	r4, r1
 800af56:	4690      	mov	r8, r2
 800af58:	680b      	ldr	r3, [r1, #0]
 800af5a:	d82d      	bhi.n	800afb8 <__ssputs_r+0x70>
 800af5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800af60:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800af64:	d026      	beq.n	800afb4 <__ssputs_r+0x6c>
 800af66:	6965      	ldr	r5, [r4, #20]
 800af68:	6909      	ldr	r1, [r1, #16]
 800af6a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800af6e:	eba3 0901 	sub.w	r9, r3, r1
 800af72:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800af76:	1c7b      	adds	r3, r7, #1
 800af78:	444b      	add	r3, r9
 800af7a:	106d      	asrs	r5, r5, #1
 800af7c:	429d      	cmp	r5, r3
 800af7e:	bf38      	it	cc
 800af80:	461d      	movcc	r5, r3
 800af82:	0553      	lsls	r3, r2, #21
 800af84:	d527      	bpl.n	800afd6 <__ssputs_r+0x8e>
 800af86:	4629      	mov	r1, r5
 800af88:	f7ff ff52 	bl	800ae30 <_malloc_r>
 800af8c:	4606      	mov	r6, r0
 800af8e:	b360      	cbz	r0, 800afea <__ssputs_r+0xa2>
 800af90:	464a      	mov	r2, r9
 800af92:	6921      	ldr	r1, [r4, #16]
 800af94:	f000 fafa 	bl	800b58c <memcpy>
 800af98:	89a3      	ldrh	r3, [r4, #12]
 800af9a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800af9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afa2:	81a3      	strh	r3, [r4, #12]
 800afa4:	6126      	str	r6, [r4, #16]
 800afa6:	444e      	add	r6, r9
 800afa8:	6026      	str	r6, [r4, #0]
 800afaa:	463e      	mov	r6, r7
 800afac:	6165      	str	r5, [r4, #20]
 800afae:	eba5 0509 	sub.w	r5, r5, r9
 800afb2:	60a5      	str	r5, [r4, #8]
 800afb4:	42be      	cmp	r6, r7
 800afb6:	d900      	bls.n	800afba <__ssputs_r+0x72>
 800afb8:	463e      	mov	r6, r7
 800afba:	4632      	mov	r2, r6
 800afbc:	4641      	mov	r1, r8
 800afbe:	6820      	ldr	r0, [r4, #0]
 800afc0:	f000 faac 	bl	800b51c <memmove>
 800afc4:	2000      	movs	r0, #0
 800afc6:	68a3      	ldr	r3, [r4, #8]
 800afc8:	1b9b      	subs	r3, r3, r6
 800afca:	60a3      	str	r3, [r4, #8]
 800afcc:	6823      	ldr	r3, [r4, #0]
 800afce:	4433      	add	r3, r6
 800afd0:	6023      	str	r3, [r4, #0]
 800afd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afd6:	462a      	mov	r2, r5
 800afd8:	f000 fae6 	bl	800b5a8 <_realloc_r>
 800afdc:	4606      	mov	r6, r0
 800afde:	2800      	cmp	r0, #0
 800afe0:	d1e0      	bne.n	800afa4 <__ssputs_r+0x5c>
 800afe2:	4650      	mov	r0, sl
 800afe4:	6921      	ldr	r1, [r4, #16]
 800afe6:	f7ff feb9 	bl	800ad5c <_free_r>
 800afea:	230c      	movs	r3, #12
 800afec:	f8ca 3000 	str.w	r3, [sl]
 800aff0:	89a3      	ldrh	r3, [r4, #12]
 800aff2:	f04f 30ff 	mov.w	r0, #4294967295
 800aff6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800affa:	81a3      	strh	r3, [r4, #12]
 800affc:	e7e9      	b.n	800afd2 <__ssputs_r+0x8a>
	...

0800b000 <_svfiprintf_r>:
 800b000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b004:	4698      	mov	r8, r3
 800b006:	898b      	ldrh	r3, [r1, #12]
 800b008:	4607      	mov	r7, r0
 800b00a:	061b      	lsls	r3, r3, #24
 800b00c:	460d      	mov	r5, r1
 800b00e:	4614      	mov	r4, r2
 800b010:	b09d      	sub	sp, #116	@ 0x74
 800b012:	d510      	bpl.n	800b036 <_svfiprintf_r+0x36>
 800b014:	690b      	ldr	r3, [r1, #16]
 800b016:	b973      	cbnz	r3, 800b036 <_svfiprintf_r+0x36>
 800b018:	2140      	movs	r1, #64	@ 0x40
 800b01a:	f7ff ff09 	bl	800ae30 <_malloc_r>
 800b01e:	6028      	str	r0, [r5, #0]
 800b020:	6128      	str	r0, [r5, #16]
 800b022:	b930      	cbnz	r0, 800b032 <_svfiprintf_r+0x32>
 800b024:	230c      	movs	r3, #12
 800b026:	603b      	str	r3, [r7, #0]
 800b028:	f04f 30ff 	mov.w	r0, #4294967295
 800b02c:	b01d      	add	sp, #116	@ 0x74
 800b02e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b032:	2340      	movs	r3, #64	@ 0x40
 800b034:	616b      	str	r3, [r5, #20]
 800b036:	2300      	movs	r3, #0
 800b038:	9309      	str	r3, [sp, #36]	@ 0x24
 800b03a:	2320      	movs	r3, #32
 800b03c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b040:	2330      	movs	r3, #48	@ 0x30
 800b042:	f04f 0901 	mov.w	r9, #1
 800b046:	f8cd 800c 	str.w	r8, [sp, #12]
 800b04a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800b1e4 <_svfiprintf_r+0x1e4>
 800b04e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b052:	4623      	mov	r3, r4
 800b054:	469a      	mov	sl, r3
 800b056:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b05a:	b10a      	cbz	r2, 800b060 <_svfiprintf_r+0x60>
 800b05c:	2a25      	cmp	r2, #37	@ 0x25
 800b05e:	d1f9      	bne.n	800b054 <_svfiprintf_r+0x54>
 800b060:	ebba 0b04 	subs.w	fp, sl, r4
 800b064:	d00b      	beq.n	800b07e <_svfiprintf_r+0x7e>
 800b066:	465b      	mov	r3, fp
 800b068:	4622      	mov	r2, r4
 800b06a:	4629      	mov	r1, r5
 800b06c:	4638      	mov	r0, r7
 800b06e:	f7ff ff6b 	bl	800af48 <__ssputs_r>
 800b072:	3001      	adds	r0, #1
 800b074:	f000 80a7 	beq.w	800b1c6 <_svfiprintf_r+0x1c6>
 800b078:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b07a:	445a      	add	r2, fp
 800b07c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b07e:	f89a 3000 	ldrb.w	r3, [sl]
 800b082:	2b00      	cmp	r3, #0
 800b084:	f000 809f 	beq.w	800b1c6 <_svfiprintf_r+0x1c6>
 800b088:	2300      	movs	r3, #0
 800b08a:	f04f 32ff 	mov.w	r2, #4294967295
 800b08e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b092:	f10a 0a01 	add.w	sl, sl, #1
 800b096:	9304      	str	r3, [sp, #16]
 800b098:	9307      	str	r3, [sp, #28]
 800b09a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b09e:	931a      	str	r3, [sp, #104]	@ 0x68
 800b0a0:	4654      	mov	r4, sl
 800b0a2:	2205      	movs	r2, #5
 800b0a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0a8:	484e      	ldr	r0, [pc, #312]	@ (800b1e4 <_svfiprintf_r+0x1e4>)
 800b0aa:	f000 fa61 	bl	800b570 <memchr>
 800b0ae:	9a04      	ldr	r2, [sp, #16]
 800b0b0:	b9d8      	cbnz	r0, 800b0ea <_svfiprintf_r+0xea>
 800b0b2:	06d0      	lsls	r0, r2, #27
 800b0b4:	bf44      	itt	mi
 800b0b6:	2320      	movmi	r3, #32
 800b0b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0bc:	0711      	lsls	r1, r2, #28
 800b0be:	bf44      	itt	mi
 800b0c0:	232b      	movmi	r3, #43	@ 0x2b
 800b0c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0c6:	f89a 3000 	ldrb.w	r3, [sl]
 800b0ca:	2b2a      	cmp	r3, #42	@ 0x2a
 800b0cc:	d015      	beq.n	800b0fa <_svfiprintf_r+0xfa>
 800b0ce:	4654      	mov	r4, sl
 800b0d0:	2000      	movs	r0, #0
 800b0d2:	f04f 0c0a 	mov.w	ip, #10
 800b0d6:	9a07      	ldr	r2, [sp, #28]
 800b0d8:	4621      	mov	r1, r4
 800b0da:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b0de:	3b30      	subs	r3, #48	@ 0x30
 800b0e0:	2b09      	cmp	r3, #9
 800b0e2:	d94b      	bls.n	800b17c <_svfiprintf_r+0x17c>
 800b0e4:	b1b0      	cbz	r0, 800b114 <_svfiprintf_r+0x114>
 800b0e6:	9207      	str	r2, [sp, #28]
 800b0e8:	e014      	b.n	800b114 <_svfiprintf_r+0x114>
 800b0ea:	eba0 0308 	sub.w	r3, r0, r8
 800b0ee:	fa09 f303 	lsl.w	r3, r9, r3
 800b0f2:	4313      	orrs	r3, r2
 800b0f4:	46a2      	mov	sl, r4
 800b0f6:	9304      	str	r3, [sp, #16]
 800b0f8:	e7d2      	b.n	800b0a0 <_svfiprintf_r+0xa0>
 800b0fa:	9b03      	ldr	r3, [sp, #12]
 800b0fc:	1d19      	adds	r1, r3, #4
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	9103      	str	r1, [sp, #12]
 800b102:	2b00      	cmp	r3, #0
 800b104:	bfbb      	ittet	lt
 800b106:	425b      	neglt	r3, r3
 800b108:	f042 0202 	orrlt.w	r2, r2, #2
 800b10c:	9307      	strge	r3, [sp, #28]
 800b10e:	9307      	strlt	r3, [sp, #28]
 800b110:	bfb8      	it	lt
 800b112:	9204      	strlt	r2, [sp, #16]
 800b114:	7823      	ldrb	r3, [r4, #0]
 800b116:	2b2e      	cmp	r3, #46	@ 0x2e
 800b118:	d10a      	bne.n	800b130 <_svfiprintf_r+0x130>
 800b11a:	7863      	ldrb	r3, [r4, #1]
 800b11c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b11e:	d132      	bne.n	800b186 <_svfiprintf_r+0x186>
 800b120:	9b03      	ldr	r3, [sp, #12]
 800b122:	3402      	adds	r4, #2
 800b124:	1d1a      	adds	r2, r3, #4
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	9203      	str	r2, [sp, #12]
 800b12a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b12e:	9305      	str	r3, [sp, #20]
 800b130:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800b1e8 <_svfiprintf_r+0x1e8>
 800b134:	2203      	movs	r2, #3
 800b136:	4650      	mov	r0, sl
 800b138:	7821      	ldrb	r1, [r4, #0]
 800b13a:	f000 fa19 	bl	800b570 <memchr>
 800b13e:	b138      	cbz	r0, 800b150 <_svfiprintf_r+0x150>
 800b140:	2240      	movs	r2, #64	@ 0x40
 800b142:	9b04      	ldr	r3, [sp, #16]
 800b144:	eba0 000a 	sub.w	r0, r0, sl
 800b148:	4082      	lsls	r2, r0
 800b14a:	4313      	orrs	r3, r2
 800b14c:	3401      	adds	r4, #1
 800b14e:	9304      	str	r3, [sp, #16]
 800b150:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b154:	2206      	movs	r2, #6
 800b156:	4825      	ldr	r0, [pc, #148]	@ (800b1ec <_svfiprintf_r+0x1ec>)
 800b158:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b15c:	f000 fa08 	bl	800b570 <memchr>
 800b160:	2800      	cmp	r0, #0
 800b162:	d036      	beq.n	800b1d2 <_svfiprintf_r+0x1d2>
 800b164:	4b22      	ldr	r3, [pc, #136]	@ (800b1f0 <_svfiprintf_r+0x1f0>)
 800b166:	bb1b      	cbnz	r3, 800b1b0 <_svfiprintf_r+0x1b0>
 800b168:	9b03      	ldr	r3, [sp, #12]
 800b16a:	3307      	adds	r3, #7
 800b16c:	f023 0307 	bic.w	r3, r3, #7
 800b170:	3308      	adds	r3, #8
 800b172:	9303      	str	r3, [sp, #12]
 800b174:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b176:	4433      	add	r3, r6
 800b178:	9309      	str	r3, [sp, #36]	@ 0x24
 800b17a:	e76a      	b.n	800b052 <_svfiprintf_r+0x52>
 800b17c:	460c      	mov	r4, r1
 800b17e:	2001      	movs	r0, #1
 800b180:	fb0c 3202 	mla	r2, ip, r2, r3
 800b184:	e7a8      	b.n	800b0d8 <_svfiprintf_r+0xd8>
 800b186:	2300      	movs	r3, #0
 800b188:	f04f 0c0a 	mov.w	ip, #10
 800b18c:	4619      	mov	r1, r3
 800b18e:	3401      	adds	r4, #1
 800b190:	9305      	str	r3, [sp, #20]
 800b192:	4620      	mov	r0, r4
 800b194:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b198:	3a30      	subs	r2, #48	@ 0x30
 800b19a:	2a09      	cmp	r2, #9
 800b19c:	d903      	bls.n	800b1a6 <_svfiprintf_r+0x1a6>
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d0c6      	beq.n	800b130 <_svfiprintf_r+0x130>
 800b1a2:	9105      	str	r1, [sp, #20]
 800b1a4:	e7c4      	b.n	800b130 <_svfiprintf_r+0x130>
 800b1a6:	4604      	mov	r4, r0
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	fb0c 2101 	mla	r1, ip, r1, r2
 800b1ae:	e7f0      	b.n	800b192 <_svfiprintf_r+0x192>
 800b1b0:	ab03      	add	r3, sp, #12
 800b1b2:	9300      	str	r3, [sp, #0]
 800b1b4:	462a      	mov	r2, r5
 800b1b6:	4638      	mov	r0, r7
 800b1b8:	4b0e      	ldr	r3, [pc, #56]	@ (800b1f4 <_svfiprintf_r+0x1f4>)
 800b1ba:	a904      	add	r1, sp, #16
 800b1bc:	f3af 8000 	nop.w
 800b1c0:	1c42      	adds	r2, r0, #1
 800b1c2:	4606      	mov	r6, r0
 800b1c4:	d1d6      	bne.n	800b174 <_svfiprintf_r+0x174>
 800b1c6:	89ab      	ldrh	r3, [r5, #12]
 800b1c8:	065b      	lsls	r3, r3, #25
 800b1ca:	f53f af2d 	bmi.w	800b028 <_svfiprintf_r+0x28>
 800b1ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b1d0:	e72c      	b.n	800b02c <_svfiprintf_r+0x2c>
 800b1d2:	ab03      	add	r3, sp, #12
 800b1d4:	9300      	str	r3, [sp, #0]
 800b1d6:	462a      	mov	r2, r5
 800b1d8:	4638      	mov	r0, r7
 800b1da:	4b06      	ldr	r3, [pc, #24]	@ (800b1f4 <_svfiprintf_r+0x1f4>)
 800b1dc:	a904      	add	r1, sp, #16
 800b1de:	f000 f87d 	bl	800b2dc <_printf_i>
 800b1e2:	e7ed      	b.n	800b1c0 <_svfiprintf_r+0x1c0>
 800b1e4:	0800e3a0 	.word	0x0800e3a0
 800b1e8:	0800e3a6 	.word	0x0800e3a6
 800b1ec:	0800e3aa 	.word	0x0800e3aa
 800b1f0:	00000000 	.word	0x00000000
 800b1f4:	0800af49 	.word	0x0800af49

0800b1f8 <_printf_common>:
 800b1f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1fc:	4616      	mov	r6, r2
 800b1fe:	4698      	mov	r8, r3
 800b200:	688a      	ldr	r2, [r1, #8]
 800b202:	690b      	ldr	r3, [r1, #16]
 800b204:	4607      	mov	r7, r0
 800b206:	4293      	cmp	r3, r2
 800b208:	bfb8      	it	lt
 800b20a:	4613      	movlt	r3, r2
 800b20c:	6033      	str	r3, [r6, #0]
 800b20e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b212:	460c      	mov	r4, r1
 800b214:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b218:	b10a      	cbz	r2, 800b21e <_printf_common+0x26>
 800b21a:	3301      	adds	r3, #1
 800b21c:	6033      	str	r3, [r6, #0]
 800b21e:	6823      	ldr	r3, [r4, #0]
 800b220:	0699      	lsls	r1, r3, #26
 800b222:	bf42      	ittt	mi
 800b224:	6833      	ldrmi	r3, [r6, #0]
 800b226:	3302      	addmi	r3, #2
 800b228:	6033      	strmi	r3, [r6, #0]
 800b22a:	6825      	ldr	r5, [r4, #0]
 800b22c:	f015 0506 	ands.w	r5, r5, #6
 800b230:	d106      	bne.n	800b240 <_printf_common+0x48>
 800b232:	f104 0a19 	add.w	sl, r4, #25
 800b236:	68e3      	ldr	r3, [r4, #12]
 800b238:	6832      	ldr	r2, [r6, #0]
 800b23a:	1a9b      	subs	r3, r3, r2
 800b23c:	42ab      	cmp	r3, r5
 800b23e:	dc2b      	bgt.n	800b298 <_printf_common+0xa0>
 800b240:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b244:	6822      	ldr	r2, [r4, #0]
 800b246:	3b00      	subs	r3, #0
 800b248:	bf18      	it	ne
 800b24a:	2301      	movne	r3, #1
 800b24c:	0692      	lsls	r2, r2, #26
 800b24e:	d430      	bmi.n	800b2b2 <_printf_common+0xba>
 800b250:	4641      	mov	r1, r8
 800b252:	4638      	mov	r0, r7
 800b254:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b258:	47c8      	blx	r9
 800b25a:	3001      	adds	r0, #1
 800b25c:	d023      	beq.n	800b2a6 <_printf_common+0xae>
 800b25e:	6823      	ldr	r3, [r4, #0]
 800b260:	6922      	ldr	r2, [r4, #16]
 800b262:	f003 0306 	and.w	r3, r3, #6
 800b266:	2b04      	cmp	r3, #4
 800b268:	bf14      	ite	ne
 800b26a:	2500      	movne	r5, #0
 800b26c:	6833      	ldreq	r3, [r6, #0]
 800b26e:	f04f 0600 	mov.w	r6, #0
 800b272:	bf08      	it	eq
 800b274:	68e5      	ldreq	r5, [r4, #12]
 800b276:	f104 041a 	add.w	r4, r4, #26
 800b27a:	bf08      	it	eq
 800b27c:	1aed      	subeq	r5, r5, r3
 800b27e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800b282:	bf08      	it	eq
 800b284:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b288:	4293      	cmp	r3, r2
 800b28a:	bfc4      	itt	gt
 800b28c:	1a9b      	subgt	r3, r3, r2
 800b28e:	18ed      	addgt	r5, r5, r3
 800b290:	42b5      	cmp	r5, r6
 800b292:	d11a      	bne.n	800b2ca <_printf_common+0xd2>
 800b294:	2000      	movs	r0, #0
 800b296:	e008      	b.n	800b2aa <_printf_common+0xb2>
 800b298:	2301      	movs	r3, #1
 800b29a:	4652      	mov	r2, sl
 800b29c:	4641      	mov	r1, r8
 800b29e:	4638      	mov	r0, r7
 800b2a0:	47c8      	blx	r9
 800b2a2:	3001      	adds	r0, #1
 800b2a4:	d103      	bne.n	800b2ae <_printf_common+0xb6>
 800b2a6:	f04f 30ff 	mov.w	r0, #4294967295
 800b2aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2ae:	3501      	adds	r5, #1
 800b2b0:	e7c1      	b.n	800b236 <_printf_common+0x3e>
 800b2b2:	2030      	movs	r0, #48	@ 0x30
 800b2b4:	18e1      	adds	r1, r4, r3
 800b2b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b2ba:	1c5a      	adds	r2, r3, #1
 800b2bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b2c0:	4422      	add	r2, r4
 800b2c2:	3302      	adds	r3, #2
 800b2c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b2c8:	e7c2      	b.n	800b250 <_printf_common+0x58>
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	4622      	mov	r2, r4
 800b2ce:	4641      	mov	r1, r8
 800b2d0:	4638      	mov	r0, r7
 800b2d2:	47c8      	blx	r9
 800b2d4:	3001      	adds	r0, #1
 800b2d6:	d0e6      	beq.n	800b2a6 <_printf_common+0xae>
 800b2d8:	3601      	adds	r6, #1
 800b2da:	e7d9      	b.n	800b290 <_printf_common+0x98>

0800b2dc <_printf_i>:
 800b2dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b2e0:	7e0f      	ldrb	r7, [r1, #24]
 800b2e2:	4691      	mov	r9, r2
 800b2e4:	2f78      	cmp	r7, #120	@ 0x78
 800b2e6:	4680      	mov	r8, r0
 800b2e8:	460c      	mov	r4, r1
 800b2ea:	469a      	mov	sl, r3
 800b2ec:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b2ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b2f2:	d807      	bhi.n	800b304 <_printf_i+0x28>
 800b2f4:	2f62      	cmp	r7, #98	@ 0x62
 800b2f6:	d80a      	bhi.n	800b30e <_printf_i+0x32>
 800b2f8:	2f00      	cmp	r7, #0
 800b2fa:	f000 80d3 	beq.w	800b4a4 <_printf_i+0x1c8>
 800b2fe:	2f58      	cmp	r7, #88	@ 0x58
 800b300:	f000 80ba 	beq.w	800b478 <_printf_i+0x19c>
 800b304:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b308:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b30c:	e03a      	b.n	800b384 <_printf_i+0xa8>
 800b30e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b312:	2b15      	cmp	r3, #21
 800b314:	d8f6      	bhi.n	800b304 <_printf_i+0x28>
 800b316:	a101      	add	r1, pc, #4	@ (adr r1, 800b31c <_printf_i+0x40>)
 800b318:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b31c:	0800b375 	.word	0x0800b375
 800b320:	0800b389 	.word	0x0800b389
 800b324:	0800b305 	.word	0x0800b305
 800b328:	0800b305 	.word	0x0800b305
 800b32c:	0800b305 	.word	0x0800b305
 800b330:	0800b305 	.word	0x0800b305
 800b334:	0800b389 	.word	0x0800b389
 800b338:	0800b305 	.word	0x0800b305
 800b33c:	0800b305 	.word	0x0800b305
 800b340:	0800b305 	.word	0x0800b305
 800b344:	0800b305 	.word	0x0800b305
 800b348:	0800b48b 	.word	0x0800b48b
 800b34c:	0800b3b3 	.word	0x0800b3b3
 800b350:	0800b445 	.word	0x0800b445
 800b354:	0800b305 	.word	0x0800b305
 800b358:	0800b305 	.word	0x0800b305
 800b35c:	0800b4ad 	.word	0x0800b4ad
 800b360:	0800b305 	.word	0x0800b305
 800b364:	0800b3b3 	.word	0x0800b3b3
 800b368:	0800b305 	.word	0x0800b305
 800b36c:	0800b305 	.word	0x0800b305
 800b370:	0800b44d 	.word	0x0800b44d
 800b374:	6833      	ldr	r3, [r6, #0]
 800b376:	1d1a      	adds	r2, r3, #4
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	6032      	str	r2, [r6, #0]
 800b37c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b380:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b384:	2301      	movs	r3, #1
 800b386:	e09e      	b.n	800b4c6 <_printf_i+0x1ea>
 800b388:	6833      	ldr	r3, [r6, #0]
 800b38a:	6820      	ldr	r0, [r4, #0]
 800b38c:	1d19      	adds	r1, r3, #4
 800b38e:	6031      	str	r1, [r6, #0]
 800b390:	0606      	lsls	r6, r0, #24
 800b392:	d501      	bpl.n	800b398 <_printf_i+0xbc>
 800b394:	681d      	ldr	r5, [r3, #0]
 800b396:	e003      	b.n	800b3a0 <_printf_i+0xc4>
 800b398:	0645      	lsls	r5, r0, #25
 800b39a:	d5fb      	bpl.n	800b394 <_printf_i+0xb8>
 800b39c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b3a0:	2d00      	cmp	r5, #0
 800b3a2:	da03      	bge.n	800b3ac <_printf_i+0xd0>
 800b3a4:	232d      	movs	r3, #45	@ 0x2d
 800b3a6:	426d      	negs	r5, r5
 800b3a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3ac:	230a      	movs	r3, #10
 800b3ae:	4859      	ldr	r0, [pc, #356]	@ (800b514 <_printf_i+0x238>)
 800b3b0:	e011      	b.n	800b3d6 <_printf_i+0xfa>
 800b3b2:	6821      	ldr	r1, [r4, #0]
 800b3b4:	6833      	ldr	r3, [r6, #0]
 800b3b6:	0608      	lsls	r0, r1, #24
 800b3b8:	f853 5b04 	ldr.w	r5, [r3], #4
 800b3bc:	d402      	bmi.n	800b3c4 <_printf_i+0xe8>
 800b3be:	0649      	lsls	r1, r1, #25
 800b3c0:	bf48      	it	mi
 800b3c2:	b2ad      	uxthmi	r5, r5
 800b3c4:	2f6f      	cmp	r7, #111	@ 0x6f
 800b3c6:	6033      	str	r3, [r6, #0]
 800b3c8:	bf14      	ite	ne
 800b3ca:	230a      	movne	r3, #10
 800b3cc:	2308      	moveq	r3, #8
 800b3ce:	4851      	ldr	r0, [pc, #324]	@ (800b514 <_printf_i+0x238>)
 800b3d0:	2100      	movs	r1, #0
 800b3d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b3d6:	6866      	ldr	r6, [r4, #4]
 800b3d8:	2e00      	cmp	r6, #0
 800b3da:	bfa8      	it	ge
 800b3dc:	6821      	ldrge	r1, [r4, #0]
 800b3de:	60a6      	str	r6, [r4, #8]
 800b3e0:	bfa4      	itt	ge
 800b3e2:	f021 0104 	bicge.w	r1, r1, #4
 800b3e6:	6021      	strge	r1, [r4, #0]
 800b3e8:	b90d      	cbnz	r5, 800b3ee <_printf_i+0x112>
 800b3ea:	2e00      	cmp	r6, #0
 800b3ec:	d04b      	beq.n	800b486 <_printf_i+0x1aa>
 800b3ee:	4616      	mov	r6, r2
 800b3f0:	fbb5 f1f3 	udiv	r1, r5, r3
 800b3f4:	fb03 5711 	mls	r7, r3, r1, r5
 800b3f8:	5dc7      	ldrb	r7, [r0, r7]
 800b3fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b3fe:	462f      	mov	r7, r5
 800b400:	42bb      	cmp	r3, r7
 800b402:	460d      	mov	r5, r1
 800b404:	d9f4      	bls.n	800b3f0 <_printf_i+0x114>
 800b406:	2b08      	cmp	r3, #8
 800b408:	d10b      	bne.n	800b422 <_printf_i+0x146>
 800b40a:	6823      	ldr	r3, [r4, #0]
 800b40c:	07df      	lsls	r7, r3, #31
 800b40e:	d508      	bpl.n	800b422 <_printf_i+0x146>
 800b410:	6923      	ldr	r3, [r4, #16]
 800b412:	6861      	ldr	r1, [r4, #4]
 800b414:	4299      	cmp	r1, r3
 800b416:	bfde      	ittt	le
 800b418:	2330      	movle	r3, #48	@ 0x30
 800b41a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b41e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b422:	1b92      	subs	r2, r2, r6
 800b424:	6122      	str	r2, [r4, #16]
 800b426:	464b      	mov	r3, r9
 800b428:	4621      	mov	r1, r4
 800b42a:	4640      	mov	r0, r8
 800b42c:	f8cd a000 	str.w	sl, [sp]
 800b430:	aa03      	add	r2, sp, #12
 800b432:	f7ff fee1 	bl	800b1f8 <_printf_common>
 800b436:	3001      	adds	r0, #1
 800b438:	d14a      	bne.n	800b4d0 <_printf_i+0x1f4>
 800b43a:	f04f 30ff 	mov.w	r0, #4294967295
 800b43e:	b004      	add	sp, #16
 800b440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b444:	6823      	ldr	r3, [r4, #0]
 800b446:	f043 0320 	orr.w	r3, r3, #32
 800b44a:	6023      	str	r3, [r4, #0]
 800b44c:	2778      	movs	r7, #120	@ 0x78
 800b44e:	4832      	ldr	r0, [pc, #200]	@ (800b518 <_printf_i+0x23c>)
 800b450:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b454:	6823      	ldr	r3, [r4, #0]
 800b456:	6831      	ldr	r1, [r6, #0]
 800b458:	061f      	lsls	r7, r3, #24
 800b45a:	f851 5b04 	ldr.w	r5, [r1], #4
 800b45e:	d402      	bmi.n	800b466 <_printf_i+0x18a>
 800b460:	065f      	lsls	r7, r3, #25
 800b462:	bf48      	it	mi
 800b464:	b2ad      	uxthmi	r5, r5
 800b466:	6031      	str	r1, [r6, #0]
 800b468:	07d9      	lsls	r1, r3, #31
 800b46a:	bf44      	itt	mi
 800b46c:	f043 0320 	orrmi.w	r3, r3, #32
 800b470:	6023      	strmi	r3, [r4, #0]
 800b472:	b11d      	cbz	r5, 800b47c <_printf_i+0x1a0>
 800b474:	2310      	movs	r3, #16
 800b476:	e7ab      	b.n	800b3d0 <_printf_i+0xf4>
 800b478:	4826      	ldr	r0, [pc, #152]	@ (800b514 <_printf_i+0x238>)
 800b47a:	e7e9      	b.n	800b450 <_printf_i+0x174>
 800b47c:	6823      	ldr	r3, [r4, #0]
 800b47e:	f023 0320 	bic.w	r3, r3, #32
 800b482:	6023      	str	r3, [r4, #0]
 800b484:	e7f6      	b.n	800b474 <_printf_i+0x198>
 800b486:	4616      	mov	r6, r2
 800b488:	e7bd      	b.n	800b406 <_printf_i+0x12a>
 800b48a:	6833      	ldr	r3, [r6, #0]
 800b48c:	6825      	ldr	r5, [r4, #0]
 800b48e:	1d18      	adds	r0, r3, #4
 800b490:	6961      	ldr	r1, [r4, #20]
 800b492:	6030      	str	r0, [r6, #0]
 800b494:	062e      	lsls	r6, r5, #24
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	d501      	bpl.n	800b49e <_printf_i+0x1c2>
 800b49a:	6019      	str	r1, [r3, #0]
 800b49c:	e002      	b.n	800b4a4 <_printf_i+0x1c8>
 800b49e:	0668      	lsls	r0, r5, #25
 800b4a0:	d5fb      	bpl.n	800b49a <_printf_i+0x1be>
 800b4a2:	8019      	strh	r1, [r3, #0]
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	4616      	mov	r6, r2
 800b4a8:	6123      	str	r3, [r4, #16]
 800b4aa:	e7bc      	b.n	800b426 <_printf_i+0x14a>
 800b4ac:	6833      	ldr	r3, [r6, #0]
 800b4ae:	2100      	movs	r1, #0
 800b4b0:	1d1a      	adds	r2, r3, #4
 800b4b2:	6032      	str	r2, [r6, #0]
 800b4b4:	681e      	ldr	r6, [r3, #0]
 800b4b6:	6862      	ldr	r2, [r4, #4]
 800b4b8:	4630      	mov	r0, r6
 800b4ba:	f000 f859 	bl	800b570 <memchr>
 800b4be:	b108      	cbz	r0, 800b4c4 <_printf_i+0x1e8>
 800b4c0:	1b80      	subs	r0, r0, r6
 800b4c2:	6060      	str	r0, [r4, #4]
 800b4c4:	6863      	ldr	r3, [r4, #4]
 800b4c6:	6123      	str	r3, [r4, #16]
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b4ce:	e7aa      	b.n	800b426 <_printf_i+0x14a>
 800b4d0:	4632      	mov	r2, r6
 800b4d2:	4649      	mov	r1, r9
 800b4d4:	4640      	mov	r0, r8
 800b4d6:	6923      	ldr	r3, [r4, #16]
 800b4d8:	47d0      	blx	sl
 800b4da:	3001      	adds	r0, #1
 800b4dc:	d0ad      	beq.n	800b43a <_printf_i+0x15e>
 800b4de:	6823      	ldr	r3, [r4, #0]
 800b4e0:	079b      	lsls	r3, r3, #30
 800b4e2:	d413      	bmi.n	800b50c <_printf_i+0x230>
 800b4e4:	68e0      	ldr	r0, [r4, #12]
 800b4e6:	9b03      	ldr	r3, [sp, #12]
 800b4e8:	4298      	cmp	r0, r3
 800b4ea:	bfb8      	it	lt
 800b4ec:	4618      	movlt	r0, r3
 800b4ee:	e7a6      	b.n	800b43e <_printf_i+0x162>
 800b4f0:	2301      	movs	r3, #1
 800b4f2:	4632      	mov	r2, r6
 800b4f4:	4649      	mov	r1, r9
 800b4f6:	4640      	mov	r0, r8
 800b4f8:	47d0      	blx	sl
 800b4fa:	3001      	adds	r0, #1
 800b4fc:	d09d      	beq.n	800b43a <_printf_i+0x15e>
 800b4fe:	3501      	adds	r5, #1
 800b500:	68e3      	ldr	r3, [r4, #12]
 800b502:	9903      	ldr	r1, [sp, #12]
 800b504:	1a5b      	subs	r3, r3, r1
 800b506:	42ab      	cmp	r3, r5
 800b508:	dcf2      	bgt.n	800b4f0 <_printf_i+0x214>
 800b50a:	e7eb      	b.n	800b4e4 <_printf_i+0x208>
 800b50c:	2500      	movs	r5, #0
 800b50e:	f104 0619 	add.w	r6, r4, #25
 800b512:	e7f5      	b.n	800b500 <_printf_i+0x224>
 800b514:	0800e3b1 	.word	0x0800e3b1
 800b518:	0800e3c2 	.word	0x0800e3c2

0800b51c <memmove>:
 800b51c:	4288      	cmp	r0, r1
 800b51e:	b510      	push	{r4, lr}
 800b520:	eb01 0402 	add.w	r4, r1, r2
 800b524:	d902      	bls.n	800b52c <memmove+0x10>
 800b526:	4284      	cmp	r4, r0
 800b528:	4623      	mov	r3, r4
 800b52a:	d807      	bhi.n	800b53c <memmove+0x20>
 800b52c:	1e43      	subs	r3, r0, #1
 800b52e:	42a1      	cmp	r1, r4
 800b530:	d008      	beq.n	800b544 <memmove+0x28>
 800b532:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b536:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b53a:	e7f8      	b.n	800b52e <memmove+0x12>
 800b53c:	4601      	mov	r1, r0
 800b53e:	4402      	add	r2, r0
 800b540:	428a      	cmp	r2, r1
 800b542:	d100      	bne.n	800b546 <memmove+0x2a>
 800b544:	bd10      	pop	{r4, pc}
 800b546:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b54a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b54e:	e7f7      	b.n	800b540 <memmove+0x24>

0800b550 <_sbrk_r>:
 800b550:	b538      	push	{r3, r4, r5, lr}
 800b552:	2300      	movs	r3, #0
 800b554:	4d05      	ldr	r5, [pc, #20]	@ (800b56c <_sbrk_r+0x1c>)
 800b556:	4604      	mov	r4, r0
 800b558:	4608      	mov	r0, r1
 800b55a:	602b      	str	r3, [r5, #0]
 800b55c:	f7f6 fa72 	bl	8001a44 <_sbrk>
 800b560:	1c43      	adds	r3, r0, #1
 800b562:	d102      	bne.n	800b56a <_sbrk_r+0x1a>
 800b564:	682b      	ldr	r3, [r5, #0]
 800b566:	b103      	cbz	r3, 800b56a <_sbrk_r+0x1a>
 800b568:	6023      	str	r3, [r4, #0]
 800b56a:	bd38      	pop	{r3, r4, r5, pc}
 800b56c:	200009a8 	.word	0x200009a8

0800b570 <memchr>:
 800b570:	4603      	mov	r3, r0
 800b572:	b510      	push	{r4, lr}
 800b574:	b2c9      	uxtb	r1, r1
 800b576:	4402      	add	r2, r0
 800b578:	4293      	cmp	r3, r2
 800b57a:	4618      	mov	r0, r3
 800b57c:	d101      	bne.n	800b582 <memchr+0x12>
 800b57e:	2000      	movs	r0, #0
 800b580:	e003      	b.n	800b58a <memchr+0x1a>
 800b582:	7804      	ldrb	r4, [r0, #0]
 800b584:	3301      	adds	r3, #1
 800b586:	428c      	cmp	r4, r1
 800b588:	d1f6      	bne.n	800b578 <memchr+0x8>
 800b58a:	bd10      	pop	{r4, pc}

0800b58c <memcpy>:
 800b58c:	440a      	add	r2, r1
 800b58e:	4291      	cmp	r1, r2
 800b590:	f100 33ff 	add.w	r3, r0, #4294967295
 800b594:	d100      	bne.n	800b598 <memcpy+0xc>
 800b596:	4770      	bx	lr
 800b598:	b510      	push	{r4, lr}
 800b59a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b59e:	4291      	cmp	r1, r2
 800b5a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b5a4:	d1f9      	bne.n	800b59a <memcpy+0xe>
 800b5a6:	bd10      	pop	{r4, pc}

0800b5a8 <_realloc_r>:
 800b5a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5ac:	4680      	mov	r8, r0
 800b5ae:	4615      	mov	r5, r2
 800b5b0:	460c      	mov	r4, r1
 800b5b2:	b921      	cbnz	r1, 800b5be <_realloc_r+0x16>
 800b5b4:	4611      	mov	r1, r2
 800b5b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5ba:	f7ff bc39 	b.w	800ae30 <_malloc_r>
 800b5be:	b92a      	cbnz	r2, 800b5cc <_realloc_r+0x24>
 800b5c0:	f7ff fbcc 	bl	800ad5c <_free_r>
 800b5c4:	2400      	movs	r4, #0
 800b5c6:	4620      	mov	r0, r4
 800b5c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5cc:	f000 f81a 	bl	800b604 <_malloc_usable_size_r>
 800b5d0:	4285      	cmp	r5, r0
 800b5d2:	4606      	mov	r6, r0
 800b5d4:	d802      	bhi.n	800b5dc <_realloc_r+0x34>
 800b5d6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b5da:	d8f4      	bhi.n	800b5c6 <_realloc_r+0x1e>
 800b5dc:	4629      	mov	r1, r5
 800b5de:	4640      	mov	r0, r8
 800b5e0:	f7ff fc26 	bl	800ae30 <_malloc_r>
 800b5e4:	4607      	mov	r7, r0
 800b5e6:	2800      	cmp	r0, #0
 800b5e8:	d0ec      	beq.n	800b5c4 <_realloc_r+0x1c>
 800b5ea:	42b5      	cmp	r5, r6
 800b5ec:	462a      	mov	r2, r5
 800b5ee:	4621      	mov	r1, r4
 800b5f0:	bf28      	it	cs
 800b5f2:	4632      	movcs	r2, r6
 800b5f4:	f7ff ffca 	bl	800b58c <memcpy>
 800b5f8:	4621      	mov	r1, r4
 800b5fa:	4640      	mov	r0, r8
 800b5fc:	f7ff fbae 	bl	800ad5c <_free_r>
 800b600:	463c      	mov	r4, r7
 800b602:	e7e0      	b.n	800b5c6 <_realloc_r+0x1e>

0800b604 <_malloc_usable_size_r>:
 800b604:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b608:	1f18      	subs	r0, r3, #4
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	bfbc      	itt	lt
 800b60e:	580b      	ldrlt	r3, [r1, r0]
 800b610:	18c0      	addlt	r0, r0, r3
 800b612:	4770      	bx	lr

0800b614 <_init>:
 800b614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b616:	bf00      	nop
 800b618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b61a:	bc08      	pop	{r3}
 800b61c:	469e      	mov	lr, r3
 800b61e:	4770      	bx	lr

0800b620 <_fini>:
 800b620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b622:	bf00      	nop
 800b624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b626:	bc08      	pop	{r3}
 800b628:	469e      	mov	lr, r3
 800b62a:	4770      	bx	lr
