v 20130925 2
C 23200 62600 1 0 0 resistor-2.sym
{
T 23600 62950 5 10 0 0 0 0 1
device=RESISTOR
T 23800 62500 5 10 1 1 180 0 1
value=500
T 23700 63000 5 10 1 1 180 0 1
refdes=R1
}
C 23200 61100 1 0 0 resistor-2.sym
{
T 23600 61450 5 10 0 0 0 0 1
device=RESISTOR
T 23800 61000 5 10 1 1 180 0 1
value=4300
T 23700 61500 5 10 1 1 180 0 1
refdes=R2
}
C 23200 59900 1 0 0 resistor-2.sym
{
T 23600 60250 5 10 0 0 0 0 1
device=RESISTOR
T 23700 59800 5 10 1 1 180 0 1
value=12
T 23700 60300 5 10 1 1 180 0 1
refdes=R3
}
C 25400 61600 1 90 0 resistor-2.sym
{
T 25050 62000 5 10 0 0 90 0 1
device=RESISTOR
T 24700 61800 5 10 1 1 0 0 1
value=1000
T 24900 62000 5 10 1 1 0 0 1
refdes=R4
}
C 25400 60100 1 90 0 resistor-2.sym
{
T 25050 60500 5 10 0 0 90 0 1
device=RESISTOR
T 24700 60400 5 10 1 1 0 0 1
value=1500
T 24800 60600 5 10 1 1 0 0 1
refdes=R5
}
C 27500 62600 1 0 0 resistor-2.sym
{
T 27900 62950 5 10 0 0 0 0 1
device=RESISTOR
T 28100 62500 5 10 1 1 180 0 1
value=154
T 28000 63000 5 10 1 1 180 0 1
refdes=R6
}
C 27500 60800 1 0 0 resistor-2.sym
{
T 27900 61150 5 10 0 0 0 0 1
device=RESISTOR
T 28100 60700 5 10 1 1 180 0 1
value=345
T 28000 61200 5 10 1 1 180 0 1
refdes=R7
}
C 27500 59900 1 0 0 resistor-2.sym
{
T 27900 60250 5 10 0 0 0 0 1
device=RESISTOR
T 28100 59800 5 10 1 1 180 0 1
value=1212
T 28000 60300 5 10 1 1 180 0 1
refdes=R8
}
C 29600 60200 1 90 0 resistor-2.sym
{
T 29250 60600 5 10 0 0 90 0 1
device=RESISTOR
T 28900 60400 5 10 1 1 0 0 1
value=3434
T 29100 60600 5 10 1 1 0 0 1
refdes=R9
}
N 22200 60600 22200 62700 4
N 22200 62700 23200 62700 4
N 23200 61200 23200 60000 4
N 22200 60600 23200 60600 4
N 25300 61600 25300 61000 4
N 24100 61200 25300 61200 4
N 25300 62500 25300 62700 4
N 24100 62700 27500 62700 4
N 24100 60000 25300 60000 4
N 25300 60000 25300 60100 4
N 26500 59100 26500 62700 4
N 27500 60900 27100 60900 4
N 27100 60000 27100 60900 4
N 27100 60000 27500 60000 4
N 26500 60600 27100 60600 4
N 28400 60900 28900 60900 4
N 28900 60900 28900 62700 4
N 28400 62700 30800 62700 4
N 29500 61100 29500 62700 4
N 28400 60000 29500 60000 4
N 29500 60000 29500 60200 4
N 26500 59100 30800 59100 4
C 31100 61700 1 180 0 vdc-1.sym
{
T 30400 60850 5 10 0 0 180 0 1
device=VOLTAGE_SOURCE
T 30100 61150 5 10 1 1 0 0 1
refdes=VTh
T 30000 60900 5 10 1 1 0 0 1
value=10V
}
C 30700 60500 1 270 0 resistor-2.sym
{
T 31050 60100 5 10 0 0 270 0 1
device=RESISTOR
T 31100 60300 5 10 1 1 180 0 1
value=0
T 31000 59900 5 10 1 1 0 0 1
refdes=RTEST
}
N 30800 61700 30800 62700 4
N 30800 59600 30800 59100 4
C 31400 63900 1 0 0 spice-directive-1.sym
{
T 31500 64200 5 10 0 1 0 0 1
device=directive
T 31500 64300 5 10 1 1 0 0 1
refdes=A1
T 31400 62300 5 10 1 1 0 0 9
value=.options savecurrents
.control
.savecurrents all
.save all
op
set color0=rgb:f/f/f
set color1=rgb:0/0/0
print 10/@rtest[i]
.endc
}
