// Seed: 2777402674
module module_0;
  tri0 id_2, id_3;
  id_4(
      !id_2
  );
  module_3 modCall_1 (
      id_2,
      id_3
  );
  assign modCall_1.id_3  = 0;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input tri1 id_0
);
  tri id_2 = 1;
  assign id_2 = !id_0;
  assign id_2 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.type_5 = 0;
  wire id_4;
  assign id_2 = 1;
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wor  id_3;
  wire id_4 = id_2;
  assign id_3 = -1;
endmodule
