$comment
	File created using the following command:
		vcd file aula4.msim.vcd -direction
$end
$date
	Fri Mar 25 19:29:22 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula4_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & PC_OUT [8] $end
$var wire 1 ' PC_OUT [7] $end
$var wire 1 ( PC_OUT [6] $end
$var wire 1 ) PC_OUT [5] $end
$var wire 1 * PC_OUT [4] $end
$var wire 1 + PC_OUT [3] $end
$var wire 1 , PC_OUT [2] $end
$var wire 1 - PC_OUT [1] $end
$var wire 1 . PC_OUT [0] $end
$var wire 1 / SAIDA [7] $end
$var wire 1 0 SAIDA [6] $end
$var wire 1 1 SAIDA [5] $end
$var wire 1 2 SAIDA [4] $end
$var wire 1 3 SAIDA [3] $end
$var wire 1 4 SAIDA [2] $end
$var wire 1 5 SAIDA [1] $end
$var wire 1 6 SAIDA [0] $end
$var wire 1 7 SAIDA_REG [7] $end
$var wire 1 8 SAIDA_REG [6] $end
$var wire 1 9 SAIDA_REG [5] $end
$var wire 1 : SAIDA_REG [4] $end
$var wire 1 ; SAIDA_REG [3] $end
$var wire 1 < SAIDA_REG [2] $end
$var wire 1 = SAIDA_REG [1] $end
$var wire 1 > SAIDA_REG [0] $end

$scope module i1 $end
$var wire 1 ? gnd $end
$var wire 1 @ vcc $end
$var wire 1 A unknown $end
$var wire 1 B devoe $end
$var wire 1 C devclrn $end
$var wire 1 D devpor $end
$var wire 1 E ww_devoe $end
$var wire 1 F ww_devclrn $end
$var wire 1 G ww_devpor $end
$var wire 1 H ww_CLOCK_50 $end
$var wire 1 I ww_KEY [3] $end
$var wire 1 J ww_KEY [2] $end
$var wire 1 K ww_KEY [1] $end
$var wire 1 L ww_KEY [0] $end
$var wire 1 M ww_PC_OUT [8] $end
$var wire 1 N ww_PC_OUT [7] $end
$var wire 1 O ww_PC_OUT [6] $end
$var wire 1 P ww_PC_OUT [5] $end
$var wire 1 Q ww_PC_OUT [4] $end
$var wire 1 R ww_PC_OUT [3] $end
$var wire 1 S ww_PC_OUT [2] $end
$var wire 1 T ww_PC_OUT [1] $end
$var wire 1 U ww_PC_OUT [0] $end
$var wire 1 V ww_SAIDA [7] $end
$var wire 1 W ww_SAIDA [6] $end
$var wire 1 X ww_SAIDA [5] $end
$var wire 1 Y ww_SAIDA [4] $end
$var wire 1 Z ww_SAIDA [3] $end
$var wire 1 [ ww_SAIDA [2] $end
$var wire 1 \ ww_SAIDA [1] $end
$var wire 1 ] ww_SAIDA [0] $end
$var wire 1 ^ ww_SAIDA_REG [7] $end
$var wire 1 _ ww_SAIDA_REG [6] $end
$var wire 1 ` ww_SAIDA_REG [5] $end
$var wire 1 a ww_SAIDA_REG [4] $end
$var wire 1 b ww_SAIDA_REG [3] $end
$var wire 1 c ww_SAIDA_REG [2] $end
$var wire 1 d ww_SAIDA_REG [1] $end
$var wire 1 e ww_SAIDA_REG [0] $end
$var wire 1 f \CLOCK_50~input_o\ $end
$var wire 1 g \KEY[1]~input_o\ $end
$var wire 1 h \KEY[2]~input_o\ $end
$var wire 1 i \KEY[3]~input_o\ $end
$var wire 1 j \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 k \KEY[0]~input_o\ $end
$var wire 1 l \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 m \PC|DOUT[0]~0_combout\ $end
$var wire 1 n \PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 o \incrementaPC|Add0~1_sumout\ $end
$var wire 1 p \incrementaPC|Add0~2\ $end
$var wire 1 q \incrementaPC|Add0~5_sumout\ $end
$var wire 1 r \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 s \incrementaPC|Add0~6\ $end
$var wire 1 t \incrementaPC|Add0~9_sumout\ $end
$var wire 1 u \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 v \incrementaPC|Add0~10\ $end
$var wire 1 w \incrementaPC|Add0~13_sumout\ $end
$var wire 1 x \PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 y \incrementaPC|Add0~14\ $end
$var wire 1 z \incrementaPC|Add0~17_sumout\ $end
$var wire 1 { \PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 | \incrementaPC|Add0~18\ $end
$var wire 1 } \incrementaPC|Add0~21_sumout\ $end
$var wire 1 ~ \incrementaPC|Add0~22\ $end
$var wire 1 !! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 "! \PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 #! \incrementaPC|Add0~26\ $end
$var wire 1 $! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 %! \PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 &! \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 '! \ROM1|memROM~1_combout\ $end
$var wire 1 (! \ROM1|memROM~5_combout\ $end
$var wire 1 )! \ROM1|memROM~0_combout\ $end
$var wire 1 *! \ROM1|memROM~2_combout\ $end
$var wire 1 +! \DECODER|Saida[4]~2_combout\ $end
$var wire 1 ,! \RAM1|process_0~0_combout\ $end
$var wire 1 -! \ROM1|memROM~3_combout\ $end
$var wire 1 .! \ROM1|memROM~4_combout\ $end
$var wire 1 /! \RAM1|ram~122_combout\ $end
$var wire 1 0! \RAM1|ram~57_q\ $end
$var wire 1 1! \RAM1|ram~121_combout\ $end
$var wire 1 2! \RAM1|ram~49_q\ $end
$var wire 1 3! \ROM1|memROM~7_combout\ $end
$var wire 1 4! \RAM1|ram~124_combout\ $end
$var wire 1 5! \RAM1|ram~41_q\ $end
$var wire 1 6! \RAM1|ram~126_combout\ $end
$var wire 1 7! \RAM1|ram~33_q\ $end
$var wire 1 8! \RAM1|ram~123_combout\ $end
$var wire 1 9! \RAM1|ram~25_q\ $end
$var wire 1 :! \ROM1|memROM~6_combout\ $end
$var wire 1 ;! \RAM1|ram~125_combout\ $end
$var wire 1 <! \RAM1|ram~17_q\ $end
$var wire 1 =! \RAM1|ram~81_combout\ $end
$var wire 1 >! \RAM1|ram~85_combout\ $end
$var wire 1 ?! \DECODER|Saida[4]~0_combout\ $end
$var wire 1 @! \DECODER|Equal5~0_combout\ $end
$var wire 1 A! \DECODER|Equal5~1_combout\ $end
$var wire 1 B! \ULA1|Add0~34_cout\ $end
$var wire 1 C! \ULA1|Add0~1_sumout\ $end
$var wire 1 D! \ULA1|saida[0]~0_combout\ $end
$var wire 1 E! \RAM1|ram~50_q\ $end
$var wire 1 F! \RAM1|ram~58_q\ $end
$var wire 1 G! \RAM1|ram~26_q\ $end
$var wire 1 H! \RAM1|ram~34_q\ $end
$var wire 1 I! \RAM1|ram~42_q\ $end
$var wire 1 J! \RAM1|ram~18feeder_combout\ $end
$var wire 1 K! \RAM1|ram~18_q\ $end
$var wire 1 L! \RAM1|ram~86_combout\ $end
$var wire 1 M! \RAM1|ram~90_combout\ $end
$var wire 1 N! \ULA1|Add0~2\ $end
$var wire 1 O! \ULA1|Add0~5_sumout\ $end
$var wire 1 P! \ULA1|saida[1]~1_combout\ $end
$var wire 1 Q! \RAM1|ram~59_q\ $end
$var wire 1 R! \RAM1|ram~51_q\ $end
$var wire 1 S! \RAM1|ram~27_q\ $end
$var wire 1 T! \RAM1|ram~35_q\ $end
$var wire 1 U! \RAM1|ram~43_q\ $end
$var wire 1 V! \RAM1|ram~19_q\ $end
$var wire 1 W! \RAM1|ram~91_combout\ $end
$var wire 1 X! \RAM1|ram~95_combout\ $end
$var wire 1 Y! \ULA1|Add0~6\ $end
$var wire 1 Z! \ULA1|Add0~9_sumout\ $end
$var wire 1 [! \ULA1|saida[2]~2_combout\ $end
$var wire 1 \! \RAM1|ram~60feeder_combout\ $end
$var wire 1 ]! \RAM1|ram~60_q\ $end
$var wire 1 ^! \RAM1|ram~52_q\ $end
$var wire 1 _! \RAM1|ram~28_q\ $end
$var wire 1 `! \RAM1|ram~44_q\ $end
$var wire 1 a! \RAM1|ram~36_q\ $end
$var wire 1 b! \RAM1|ram~20feeder_combout\ $end
$var wire 1 c! \RAM1|ram~20_q\ $end
$var wire 1 d! \RAM1|ram~96_combout\ $end
$var wire 1 e! \RAM1|ram~100_combout\ $end
$var wire 1 f! \DECODER|Saida[4]~1_combout\ $end
$var wire 1 g! \ULA1|Add0~10\ $end
$var wire 1 h! \ULA1|Add0~13_sumout\ $end
$var wire 1 i! \ULA1|saida[3]~3_combout\ $end
$var wire 1 j! \RAM1|ram~61_q\ $end
$var wire 1 k! \RAM1|ram~53_q\ $end
$var wire 1 l! \RAM1|ram~29_q\ $end
$var wire 1 m! \RAM1|ram~45_q\ $end
$var wire 1 n! \RAM1|ram~37_q\ $end
$var wire 1 o! \RAM1|ram~21_q\ $end
$var wire 1 p! \RAM1|ram~101_combout\ $end
$var wire 1 q! \RAM1|ram~105_combout\ $end
$var wire 1 r! \ULA1|Add0~14\ $end
$var wire 1 s! \ULA1|Add0~17_sumout\ $end
$var wire 1 t! \ULA1|saida[4]~4_combout\ $end
$var wire 1 u! \RAM1|ram~62feeder_combout\ $end
$var wire 1 v! \RAM1|ram~62_q\ $end
$var wire 1 w! \RAM1|ram~54_q\ $end
$var wire 1 x! \RAM1|ram~46_q\ $end
$var wire 1 y! \RAM1|ram~30_q\ $end
$var wire 1 z! \RAM1|ram~38_q\ $end
$var wire 1 {! \RAM1|ram~22feeder_combout\ $end
$var wire 1 |! \RAM1|ram~22_q\ $end
$var wire 1 }! \RAM1|ram~106_combout\ $end
$var wire 1 ~! \RAM1|ram~110_combout\ $end
$var wire 1 !" \ULA1|Add0~18\ $end
$var wire 1 "" \ULA1|Add0~21_sumout\ $end
$var wire 1 #" \ULA1|saida[5]~5_combout\ $end
$var wire 1 $" \RAM1|ram~63_q\ $end
$var wire 1 %" \RAM1|ram~55_q\ $end
$var wire 1 &" \RAM1|ram~31_q\ $end
$var wire 1 '" \RAM1|ram~47_q\ $end
$var wire 1 (" \RAM1|ram~39_q\ $end
$var wire 1 )" \RAM1|ram~23feeder_combout\ $end
$var wire 1 *" \RAM1|ram~23_q\ $end
$var wire 1 +" \RAM1|ram~111_combout\ $end
$var wire 1 ," \RAM1|ram~115_combout\ $end
$var wire 1 -" \ULA1|Add0~22\ $end
$var wire 1 ." \ULA1|Add0~25_sumout\ $end
$var wire 1 /" \ULA1|saida[6]~6_combout\ $end
$var wire 1 0" \RAM1|ram~64feeder_combout\ $end
$var wire 1 1" \RAM1|ram~64_q\ $end
$var wire 1 2" \RAM1|ram~56_q\ $end
$var wire 1 3" \RAM1|ram~32_q\ $end
$var wire 1 4" \RAM1|ram~48_q\ $end
$var wire 1 5" \RAM1|ram~40_q\ $end
$var wire 1 6" \RAM1|ram~24feeder_combout\ $end
$var wire 1 7" \RAM1|ram~24_q\ $end
$var wire 1 8" \RAM1|ram~116_combout\ $end
$var wire 1 9" \RAM1|ram~120_combout\ $end
$var wire 1 :" \ULA1|Add0~26\ $end
$var wire 1 ;" \ULA1|Add0~29_sumout\ $end
$var wire 1 <" \ULA1|saida[7]~7_combout\ $end
$var wire 1 =" \PC|DOUT\ [8] $end
$var wire 1 >" \PC|DOUT\ [7] $end
$var wire 1 ?" \PC|DOUT\ [6] $end
$var wire 1 @" \PC|DOUT\ [5] $end
$var wire 1 A" \PC|DOUT\ [4] $end
$var wire 1 B" \PC|DOUT\ [3] $end
$var wire 1 C" \PC|DOUT\ [2] $end
$var wire 1 D" \PC|DOUT\ [1] $end
$var wire 1 E" \PC|DOUT\ [0] $end
$var wire 1 F" \REGA|DOUT\ [7] $end
$var wire 1 G" \REGA|DOUT\ [6] $end
$var wire 1 H" \REGA|DOUT\ [5] $end
$var wire 1 I" \REGA|DOUT\ [4] $end
$var wire 1 J" \REGA|DOUT\ [3] $end
$var wire 1 K" \REGA|DOUT\ [2] $end
$var wire 1 L" \REGA|DOUT\ [1] $end
$var wire 1 M" \REGA|DOUT\ [0] $end
$var wire 1 N" \RAM1|ALT_INV_ram~106_combout\ $end
$var wire 1 O" \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 P" \RAM1|ALT_INV_ram~101_combout\ $end
$var wire 1 Q" \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 R" \RAM1|ALT_INV_ram~96_combout\ $end
$var wire 1 S" \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 T" \RAM1|ALT_INV_ram~91_combout\ $end
$var wire 1 U" \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 V" \RAM1|ALT_INV_ram~86_combout\ $end
$var wire 1 W" \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 X" \RAM1|ALT_INV_ram~81_combout\ $end
$var wire 1 Y" \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 Z" \DECODER|ALT_INV_Equal5~1_combout\ $end
$var wire 1 [" \DECODER|ALT_INV_Equal5~0_combout\ $end
$var wire 1 \" \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 ]" \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 ^" \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 _" \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 `" \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 a" \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 b" \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 c" \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 d" \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 e" \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 f" \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 g" \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 h" \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 i" \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 j" \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 k" \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 l" \DECODER|ALT_INV_Saida[4]~1_combout\ $end
$var wire 1 m" \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 n" \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 o" \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 p" \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 q" \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 r" \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 s" \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 t" \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 u" \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 v" \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 w" \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 x" \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 y" \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 z" \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 {" \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 |" \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 }" \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 ~" \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 !# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 "# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 ## \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 $# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 %# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 &# \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 '# \RAM1|ALT_INV_ram~120_combout\ $end
$var wire 1 (# \RAM1|ALT_INV_ram~64_q\ $end
$var wire 1 )# \RAM1|ALT_INV_ram~56_q\ $end
$var wire 1 *# \RAM1|ALT_INV_ram~115_combout\ $end
$var wire 1 +# \RAM1|ALT_INV_ram~63_q\ $end
$var wire 1 ,# \RAM1|ALT_INV_ram~55_q\ $end
$var wire 1 -# \RAM1|ALT_INV_ram~110_combout\ $end
$var wire 1 .# \RAM1|ALT_INV_ram~62_q\ $end
$var wire 1 /# \RAM1|ALT_INV_ram~54_q\ $end
$var wire 1 0# \RAM1|ALT_INV_ram~105_combout\ $end
$var wire 1 1# \RAM1|ALT_INV_ram~61_q\ $end
$var wire 1 2# \RAM1|ALT_INV_ram~53_q\ $end
$var wire 1 3# \RAM1|ALT_INV_ram~100_combout\ $end
$var wire 1 4# \RAM1|ALT_INV_ram~60_q\ $end
$var wire 1 5# \RAM1|ALT_INV_ram~52_q\ $end
$var wire 1 6# \RAM1|ALT_INV_ram~95_combout\ $end
$var wire 1 7# \RAM1|ALT_INV_ram~59_q\ $end
$var wire 1 8# \RAM1|ALT_INV_ram~51_q\ $end
$var wire 1 9# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 :# \RAM1|ALT_INV_ram~90_combout\ $end
$var wire 1 ;# \RAM1|ALT_INV_ram~58_q\ $end
$var wire 1 <# \RAM1|ALT_INV_ram~50_q\ $end
$var wire 1 =# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 ># \RAM1|ALT_INV_ram~85_combout\ $end
$var wire 1 ?# \RAM1|ALT_INV_ram~57_q\ $end
$var wire 1 @# \RAM1|ALT_INV_ram~49_q\ $end
$var wire 1 A# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 B# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 C# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 D# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 E# \DECODER|ALT_INV_Saida[4]~0_combout\ $end
$var wire 1 F# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 G# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 H# \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 I# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 J# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 K# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 L# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 M# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 N# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 O# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 P# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 Q# \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 R# \RAM1|ALT_INV_ram~116_combout\ $end
$var wire 1 S# \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 T# \RAM1|ALT_INV_ram~111_combout\ $end
$var wire 1 U# \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 V# \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 W# \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 X# \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 Y# \PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0?
1@
xA
1B
1C
1D
1E
1F
1G
xH
xf
xg
xh
xi
xj
0k
0l
1m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
1'!
1(!
0)!
0*!
1+!
0,!
0-!
0.!
0/!
00!
01!
02!
13!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
1@!
0A!
1B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
1N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
1Y!
1Z!
1[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
1h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
1s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
1""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
1."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
1;"
0<"
1N"
0O"
1P"
0Q"
1R"
0S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
0["
1\"
1]"
1^"
1_"
1`"
1a"
1b"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
09#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
0A#
1B#
1C#
1D#
1E#
0F#
1G#
0Q#
1R#
0S#
1T#
0U#
1V#
1W#
1X#
1Y#
x"
x#
x$
0%
xI
xJ
xK
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
1[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
14
05
06
07
08
09
0:
0;
0<
0=
0>
$end
#20000
1%
1L
1k
1l
1E"
1n
1K"
0$#
0Y#
0P#
0m
0(!
1*!
1,!
0@!
1o
1-!
03!
0Z!
1g!
1S"
19#
0C#
1["
0Y"
0D#
1A#
1c
1U
0h!
1r!
0+!
1;!
1.!
1Z!
0[!
1Q"
1<
1.
0s!
1!"
0S"
0B#
1O"
18!
0;!
0""
1-"
1U#
0[
0."
1:"
1S#
04
0;"
1Q#
#40000
0%
0L
0k
0l
#60000
1%
1L
1k
1l
0E"
0n
1D"
1&!
1S!
0t"
0X#
0O#
1Y#
1P#
1m
1(!
0,!
1@!
0*!
1:!
1W!
0T"
0=#
1D#
0["
1Y"
0A#
1T
0U
08!
1C!
0N!
1D!
1+!
1O!
0Y!
1P!
0W!
1X!
0.
1-
06#
1T"
0U"
0W"
0Z!
0O!
0X!
1U"
1S"
16#
1\
1]
16
15
#80000
0%
0L
0k
0l
#100000
1%
1L
1k
1l
1E"
1n
1M"
1L"
0K"
1$#
0%#
0&#
0Y#
0P#
0m
0(!
1*!
1,!
0@!
0o
1p
0-!
0:!
0C!
1N!
1J!
1O!
1Z!
0g!
0S"
0U"
1W"
1=#
1C#
1["
0Y"
0D#
1A#
0c
1d
1e
1U
1h!
0r!
0O!
1Y!
1q
0+!
18!
1C!
0.!
1O!
1W!
0D!
0P!
1U"
0Q"
1>
1=
0<
1.
0Z!
1g!
1s!
0!"
0T"
0U"
1B#
0W"
0O"
1S"
08!
1;!
0W!
1X!
1""
0-"
0h!
1r!
1Q"
0U#
06#
1T"
0\
0]
0s!
1!"
1."
0:"
0X!
1Z!
0g!
1[!
0S#
1O"
06
05
1;"
0""
1-"
0S"
16#
1h!
0r!
1U#
0Q#
0Z!
1g!
0[!
0."
1:"
0Q"
1s!
0!"
1S#
1S"
1[
0;"
0h!
1r!
0O"
1""
0-"
1Q"
1Q#
14
0s!
1!"
0U#
0[
1."
0:"
1O"
0""
1-"
0S#
04
1;"
1U#
0."
1:"
0Q#
1S#
0;"
1Q#
#120000
0%
0L
0k
0l
#140000
1%
1L
1k
1l
0E"
0n
0D"
1C"
1r
0&!
1<!
1K!
0v"
0z"
1X#
0W#
0N#
1O#
1Y#
1P#
1m
0p
0q
1s
1)!
0*!
1+!
0,!
1f!
1A!
1=!
1L!
0Z"
0l"
1Y"
1D#
0G#
1S
0T
0U
1t
1q
0s
0V"
0X"
1?!
0;!
0B!
0C!
0O!
1Z!
0g!
1h!
0r!
1s!
0!"
1""
0-"
1."
0:"
1;"
0.
0-
1,
1>!
1M!
0t
0Q#
0S#
0U#
0O"
0Q"
0S"
1U"
1W"
0E#
0;"
0."
0""
0s!
0h!
1C!
0N!
0:#
0>#
1[!
1i!
1t!
1#"
1/"
1<"
0W"
1Q"
1O"
1U#
1S#
1Q#
0C!
1N!
0<"
0/"
0#"
0t!
0i!
1D!
1W"
1O!
0D!
0U"
1V
1W
1X
1Y
1Z
1[
1P!
14
13
12
11
10
1/
1]
0Z
0Y
0X
0W
0V
16
03
02
01
00
0/
0]
06
1\
15
#160000
0%
0L
0k
0l
#180000
1%
1L
1k
1l
1E"
1n
0M"
1K"
0$#
1&#
0Y#
0P#
0m
1o
1C!
0N!
0Z!
1g!
1S"
0W"
1c
0e
1U
1h!
0O!
1D!
0[!
1U"
0Q"
0>
1<
1.
1i!
0P!
0[
1]
16
04
0\
1Z
05
13
#200000
0%
0L
0k
0l
#220000
1%
1L
1k
1l
0E"
0n
1D"
1&!
1M"
0L"
0K"
1J"
0##
1$#
1%#
0&#
0X#
0O#
1Y#
1P#
1m
1*!
1-!
0A!
0C!
1N!
0J!
1O!
0Y!
1Z!
0g!
1\!
1b!
0h!
1r!
1Q"
0S"
0U"
1W"
1Z"
0C#
0D#
1b
0c
0d
1e
1T
0U
1s!
1h!
0r!
0Z!
0O!
1Y!
1.!
1B!
1C!
0N!
1O!
0Y!
1Z!
0h!
1r!
0s!
1!"
1""
1."
1;"
0D!
1P!
1[!
0i!
1U"
1S"
0Q"
0O"
1>
0=
0<
1;
0.
1-
0Z!
1g!
1s!
0!"
0Q#
0S#
0U#
1O"
1Q"
0S"
0U"
0W"
0B#
1t!
1i!
0[!
0P!
0""
1-"
0s!
1!"
1Z!
0g!
0O!
0C!
1N!
0O"
1S"
0=!
0L!
1W!
1D!
1P!
1[!
0i!
0t!
1#"
1/"
1<"
1""
0-"
1h!
1W"
1U"
0S"
1O"
1U#
0[!
1t!
1O!
0h!
0""
1-"
0."
1:"
0Q"
0U#
0T"
1V"
1X"
0Z
1[
1\
0]
0#"
0t!
1[!
0P!
0D!
1."
0:"
1S#
1U#
1Q"
0U"
0>!
0M!
1X!
1#"
1i!
0;"
0."
1:"
0S#
06
15
14
03
0\
0[
1Z
1Y
1P!
0i!
0#"
0/"
1;"
1S#
1Q#
06#
1:#
1>#
1V
1W
1X
0Y
0Z
1[
1\
1]
1/"
0;"
0Q#
05
04
13
12
1Y
0[
1C!
0O!
1Y!
0Z!
0<"
0/"
1Q#
16
15
14
03
02
11
10
1/
0]
0\
1[
0Y
0X
1<"
1S"
1U"
0W"
04
12
1Z
1X
0<"
1Z!
06
05
14
02
01
0W
0X
0Z
1\
1D!
0P!
0[!
0S"
13
11
1W
15
03
01
00
0W
0V
1[!
10
1V
00
0/
0V
1/
0[
0\
1]
0/
16
05
04
1[
14
#240000
0%
0L
0k
0l
#260000
1%
1L
1k
1l
1E"
1n
1K"
0J"
1##
0$#
0Y#
0P#
0m
0)!
0*!
0o
1p
0-!
0Z!
1g!
0\!
0b!
1h!
0r!
0Q"
1S"
1C#
1D#
1G#
0b
1c
1U
1s!
0!"
0h!
1r!
0q
1s
0?!
0+!
0.!
0[!
1i!
1Q"
0O"
1<
0;
1.
1t
0s!
1!"
1""
0-"
1B#
1E#
1t!
0i!
0U#
1O"
1[!
0t!
1=!
0D!
1L!
0W!
1."
0:"
0""
1-"
1U#
0S#
1T"
0V"
0X"
1Z
0[
0."
1:"
1;"
1>!
1M!
0X!
0Q#
1S#
04
13
0Z
1Y
0;"
16#
0:#
0>#
0]
0Y
1[
1Q#
03
12
0C!
1D!
1O!
0Y!
1P!
1Z!
0[!
06
14
02
0S"
0U"
1W"
0Z!
1S"
0[
1\
1]
16
15
04
#280000
0%
0L
0k
0l
#300000
1%
1L
1k
1l
0E"
0n
0D"
0C"
0r
1B"
1u
0&!
1X#
0V#
0M#
1W#
1N#
1O#
1Y#
1P#
1m
0p
1q
0s
0t
1v
1R
0S
0T
0U
1w
1t
0v
0q
0.
0-
0,
1+
0w
#320000
0%
0L
0k
0l
#340000
1%
1L
1k
1l
1E"
1n
0Y#
0P#
0m
1o
1U
1.
#360000
0%
0L
0k
0l
#380000
1%
1L
1k
1l
0E"
0n
1D"
1&!
0X#
0O#
1Y#
1P#
1m
1T
0U
0.
1-
#400000
0%
0L
0k
0l
#420000
1%
1L
1k
1l
1E"
1n
0Y#
0P#
0m
0o
1p
1U
1q
1.
#440000
0%
0L
0k
0l
#460000
1%
1L
1k
1l
0E"
0n
0D"
1C"
1r
0&!
1X#
0W#
0N#
1O#
1Y#
1P#
1m
0p
0q
1s
1S
0T
0U
0t
1v
1q
0s
0.
0-
1,
1t
0v
1w
0w
#480000
0%
0L
0k
0l
#500000
1%
1L
1k
1l
1E"
1n
0Y#
0P#
0m
1o
1U
1.
#520000
0%
0L
0k
0l
#540000
1%
1L
1k
1l
0E"
0n
1D"
1&!
0X#
0O#
1Y#
1P#
1m
1T
0U
0.
1-
#560000
0%
0L
0k
0l
#580000
1%
1L
1k
1l
1E"
1n
0Y#
0P#
0m
0o
1p
1U
0q
1s
1.
0t
1v
1w
#600000
0%
0L
0k
0l
#620000
1%
1L
1k
1l
0E"
0n
0D"
0C"
0r
0B"
0u
1A"
1x
0&!
1X#
0L#
1V#
1M#
1W#
1N#
1O#
1Y#
1P#
1m
0p
1q
0s
1t
0v
1(!
1+!
1@!
0f!
0w
1y
0'!
13!
09#
1F#
1l"
0["
0A#
1Q
0R
0S
0T
0U
1z
1w
0y
0t
0q
0>!
0M!
1C!
0D!
0O!
1Y!
0P!
0(!
0+!
03!
0@!
1f!
0=!
0L!
1Z!
0g!
1[!
0.
0-
0,
0+
1*
0z
0S"
1V"
1X"
0l"
1["
19#
1A#
1U"
0W"
1:#
1>#
1h!
0r!
0Z!
1g!
1=!
1L!
1Z!
0[!
1S"
0Q"
0h!
1r!
1s!
0!"
0S"
0V"
0X"
1[
0\
0]
0O"
1Q"
1>!
1M!
1""
0-"
0s!
1!"
06
05
14
1O"
0U#
0:#
0>#
0[
0""
1-"
1."
0:"
0C!
1D!
1O!
0Y!
1P!
0S#
1U#
04
1;"
0."
1:"
0U"
1W"
0Z!
1S#
0Q#
0;"
1S"
1Q#
1\
1]
16
15
#640000
0%
0L
0k
0l
#660000
1%
1L
1k
1l
1E"
1n
0Y#
0P#
0m
1*!
1o
1-!
0C#
0D#
1U
1.
#680000
0%
0L
0k
0l
#700000
1%
1L
1k
1l
0E"
0n
1D"
1&!
0X#
0O#
1Y#
1P#
1m
0*!
1D#
1T
0U
0.
1-
#720000
0%
0L
0k
0l
#740000
1%
1L
1k
1l
1E"
1n
0Y#
0P#
0m
1*!
0o
1p
0-!
1C#
0D#
1U
1q
1.
#760000
0%
0L
0k
0l
#780000
1%
1L
1k
1l
0E"
0n
0D"
1C"
1r
0&!
1X#
0W#
0N#
1O#
1Y#
1P#
1m
0p
0q
1s
1)!
0*!
1D#
0G#
1S
0T
0U
1t
1q
0s
0.
0-
1,
0t
#800000
0%
0L
0k
0l
#820000
1%
1L
1k
1l
1E"
1n
0Y#
0P#
0m
1o
1U
1.
#840000
0%
0L
0k
0l
#860000
1%
1L
1k
1l
0E"
0n
1D"
1&!
0X#
0O#
1Y#
1P#
1m
1*!
1-!
0C#
0D#
1T
0U
0.
1-
#880000
0%
0L
0k
0l
#900000
1%
1L
1k
1l
1E"
1n
0Y#
0P#
0m
0)!
0*!
0o
1p
0-!
1C#
1D#
1G#
1U
0q
1s
1.
1t
#920000
0%
0L
0k
0l
#940000
1%
1L
1k
1l
0E"
0n
0D"
0C"
0r
1B"
1u
0&!
1X#
0V#
0M#
1W#
1N#
1O#
1Y#
1P#
1m
0p
1q
0s
0t
1v
1R
0S
0T
0U
0w
1y
1t
0v
0q
0.
0-
0,
1+
1w
0y
1z
0z
#960000
0%
0L
0k
0l
#980000
1%
1L
1k
1l
1E"
1n
0Y#
0P#
0m
1o
1U
1.
#1000000
