#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 18 20:55:48 2020
# Process ID: 4960
# Current directory: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FPGA_CODE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5040 D:\SeniorProject\Oscilloscope_Senior_Project\Verilog\FPGA_CODE\FPGA_CODE.xpr
# Log file: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FPGA_CODE/vivado.log
# Journal file: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FPGA_CODE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FPGA_CODE/FPGA_CODE.xpr
update_compile_order -fileset sources_1
