//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_89
.address_size 64

	// .globl	implicit_conv3d_kernel  // -- Begin function implicit_conv3d_kernel
.extern .shared .align 16 .b8 global_smem[];
                                        // @implicit_conv3d_kernel
.visible .entry implicit_conv3d_kernel(
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_0,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_1,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_2,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_3,
	.param .u32 implicit_conv3d_kernel_param_4,
	.param .u32 implicit_conv3d_kernel_param_5,
	.param .u32 implicit_conv3d_kernel_param_6,
	.param .u32 implicit_conv3d_kernel_param_7,
	.param .u32 implicit_conv3d_kernel_param_8,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_9
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<89>;
	.reg .b16 	%rs<139>;
	.reg .b32 	%r<489>;
	.reg .b64 	%rd<117>;
	.loc	1 32 0                          // triton_spconv.py:32:0
$L__func_begin0:
	.loc	1 32 0                          // triton_spconv.py:32:0

// %bb.0:
	ld.param.u32 	%r145, [implicit_conv3d_kernel_param_7];
	ld.param.u32 	%r143, [implicit_conv3d_kernel_param_5];
	ld.param.u64 	%rd34, [implicit_conv3d_kernel_param_3];
$L__tmp0:
	.loc	1 47 24                         // triton_spconv.py:47:24
	mov.u32 	%r146, %ctaid.x;
$L__tmp1:
	.loc	2 40 22                         // standard.py:40:22
	add.s32 	%r147, %r143, 15;
	.loc	2 40 28                         // standard.py:40:28
	shr.s32 	%r148, %r147, 31;
	shr.u32 	%r149, %r148, 28;
	add.s32 	%r150, %r147, %r149;
	shr.s32 	%r151, %r150, 4;
$L__tmp2:
	.loc	1 51 20                         // triton_spconv.py:51:20
	div.s32 	%r1, %r146, %r151;
	.loc	1 50 18                         // triton_spconv.py:50:18
	mul.lo.s32 	%r153, %r1, %r151;
	sub.s32 	%r154, %r146, %r153;
	ld.param.u32 	%r155, [implicit_conv3d_kernel_param_8];
	.loc	1 53 19                         // triton_spconv.py:53:19
	mul.lo.s32 	%r156, %r155, %r155;
	.loc	1 53 23                         // triton_spconv.py:53:23
	mul.lo.s32 	%r2, %r156, %r155;
	.loc	1 56 38                         // triton_spconv.py:56:38
	mov.u32 	%r3, %tid.x;
	and.b32  	%r4, %r3, 64;
	.loc	1 56 57                         // triton_spconv.py:56:57
	shl.b32 	%r7, %r154, 4;
	.loc	1 58 19                         // triton_spconv.py:58:19
	setp.gt.s32 	%p1, %r2, 0;
	mov.u32 	%r451, global_smem;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %.lr.ph24
	.loc	1 0 19                          // triton_spconv.py:0:19
	ld.param.u32 	%r144, [implicit_conv3d_kernel_param_6];
	ld.param.u32 	%r142, [implicit_conv3d_kernel_param_4];
	ld.param.u64 	%rd33, [implicit_conv3d_kernel_param_2];
	ld.param.u64 	%rd32, [implicit_conv3d_kernel_param_1];
	ld.param.u64 	%rd31, [implicit_conv3d_kernel_param_0];
	.loc	1 56 0                          // triton_spconv.py:56:0
	bfe.u32 	%r5, %r3, 5, 2;
	and.b32  	%r6, %r3, 15;
	or.b32  	%r8, %r7, %r5;
	or.b32  	%r9, %r8, 4;
	or.b32  	%r10, %r8, 8;
	or.b32  	%r11, %r8, 12;
	or.b32  	%r12, %r7, %r6;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r160, %r12, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd35, %r160, 4;
	add.s64 	%rd114, %rd32, %rd35;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r161, %r11, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd36, %r161, 4;
	add.s64 	%rd110, %rd32, %rd36;
	.loc	1 56 68                         // triton_spconv.py:56:68
	shl.b32 	%r162, %r2, 2;
	sub.s32 	%r163, %r161, %r162;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd37, %r163, 4;
	add.s64 	%rd111, %rd32, %rd37;
	.loc	1 56 68                         // triton_spconv.py:56:68
	sub.s32 	%r164, %r163, %r162;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd38, %r164, 4;
	add.s64 	%rd112, %rd32, %rd38;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r165, %r8, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd39, %r165, 4;
	add.s64 	%rd113, %rd32, %rd39;
	.loc	1 56 38                         // triton_spconv.py:56:38
	and.b32  	%r166, %r3, 4;
	and.b32  	%r167, %r3, 32;
	add.s32 	%r17, %r144, 31;
	shr.s32 	%r168, %r17, 31;
	shr.u32 	%r169, %r168, 27;
	add.s32 	%r170, %r17, %r169;
	shr.s32 	%r171, %r170, 5;
	and.b32  	%r172, %r3, 16;
	and.b32  	%r173, %r3, 31;
	shr.u32 	%r488, %r4, 6;
	or.b32  	%r174, %r488, 2;
	or.b32  	%r175, %r488, 4;
	or.b32  	%r176, %r488, 6;
	or.b32  	%r177, %r488, 8;
	or.b32  	%r178, %r488, 10;
	or.b32  	%r179, %r488, 12;
	or.b32  	%r180, %r488, 14;
	or.b32  	%r181, %r488, 16;
	or.b32  	%r182, %r488, 18;
	or.b32  	%r183, %r488, 20;
	or.b32  	%r184, %r488, 22;
	or.b32  	%r185, %r488, 24;
	or.b32  	%r186, %r488, 26;
	or.b32  	%r187, %r488, 28;
	or.b32  	%r188, %r488, 30;
	and.b32  	%r19, %r3, 63;
	shl.b32 	%r189, %r1, 6;
	mul.lo.s32 	%r20, %r2, %r144;
	or.b32  	%r487, %r189, %r19;
	shr.u32 	%r190, %r4, 3;
	xor.b32  	%r191, %r190, %r173;
	shl.b32 	%r192, %r5, 5;
	or.b32  	%r193, %r191, %r192;
	shl.b32 	%r194, %r193, 1;
	add.s32 	%r196, %r451, 4096;
	add.s32 	%r22, %r196, %r194;
	or.b32  	%r197, %r6, 16;
	xor.b32  	%r198, %r197, %r172;
	xor.b32  	%r199, %r198, %r190;
	or.b32  	%r200, %r199, %r192;
	shl.b32 	%r201, %r200, 1;
	add.s32 	%r23, %r196, %r201;
	xor.b32  	%r202, %r190, %r19;
	or.b32  	%r203, %r202, %r4;
	shl.b32 	%r204, %r203, 1;
	add.s32 	%r24, %r451, %r204;
	or.b32  	%r205, %r198, %r167;
	xor.b32  	%r206, %r205, %r190;
	shl.b32 	%r207, %r174, 7;
	shl.b32 	%r208, %r206, 1;
	or.b32  	%r209, %r207, %r208;
	add.s32 	%r25, %r451, %r209;
	or.b32  	%r210, %r173, 32;
	or.b32  	%r211, %r190, %r167;
	xor.b32  	%r212, %r211, %r210;
	shl.b32 	%r213, %r175, 7;
	shl.b32 	%r214, %r212, 1;
	or.b32  	%r215, %r213, %r214;
	add.s32 	%r26, %r451, %r215;
	or.b32  	%r216, %r6, 48;
	and.b32  	%r217, %r3, 48;
	xor.b32  	%r218, %r216, %r217;
	xor.b32  	%r219, %r218, %r190;
	shl.b32 	%r220, %r176, 7;
	shl.b32 	%r221, %r219, 1;
	or.b32  	%r222, %r220, %r221;
	add.s32 	%r27, %r451, %r222;
	shl.b32 	%r223, %r177, 7;
	shl.b32 	%r224, %r202, 1;
	or.b32  	%r225, %r223, %r224;
	add.s32 	%r28, %r451, %r225;
	shl.b32 	%r226, %r178, 7;
	or.b32  	%r227, %r226, %r208;
	add.s32 	%r29, %r451, %r227;
	shl.b32 	%r228, %r179, 7;
	or.b32  	%r229, %r228, %r214;
	add.s32 	%r30, %r451, %r229;
	shl.b32 	%r230, %r180, 7;
	or.b32  	%r231, %r230, %r221;
	add.s32 	%r31, %r451, %r231;
	shl.b32 	%r232, %r181, 7;
	or.b32  	%r233, %r232, %r224;
	add.s32 	%r32, %r451, %r233;
	shl.b32 	%r234, %r182, 7;
	or.b32  	%r235, %r234, %r208;
	add.s32 	%r33, %r451, %r235;
	shl.b32 	%r236, %r183, 7;
	or.b32  	%r237, %r236, %r214;
	add.s32 	%r34, %r451, %r237;
	shl.b32 	%r238, %r184, 7;
	or.b32  	%r239, %r238, %r221;
	add.s32 	%r35, %r451, %r239;
	shl.b32 	%r240, %r185, 7;
	or.b32  	%r241, %r240, %r224;
	add.s32 	%r36, %r451, %r241;
	shl.b32 	%r242, %r186, 7;
	or.b32  	%r243, %r242, %r208;
	add.s32 	%r37, %r451, %r243;
	shl.b32 	%r244, %r187, 7;
	or.b32  	%r245, %r244, %r214;
	add.s32 	%r38, %r451, %r245;
	shl.b32 	%r246, %r188, 7;
	or.b32  	%r247, %r246, %r221;
	add.s32 	%r39, %r451, %r247;
	shl.b32 	%r248, %r3, 2;
	and.b32  	%r249, %r248, 8;
	shl.b32 	%r250, %r166, 2;
	or.b32  	%r251, %r249, %r250;
	shr.u32 	%r252, %r172, 1;
	xor.b32  	%r253, %r251, %r252;
	shl.b32 	%r254, %r6, 5;
	or.b32  	%r255, %r253, %r254;
	shl.b32 	%r256, %r255, 1;
	add.s32 	%r302, %r196, %r256;
	or.b32  	%r257, %r249, 16;
	or.b32  	%r258, %r252, %r250;
	xor.b32  	%r259, %r258, %r257;
	or.b32  	%r260, %r259, %r254;
	shl.b32 	%r261, %r260, 1;
	add.s32 	%r307, %r196, %r261;
	shl.b32 	%r486, %r3, 3;
	and.b32  	%r262, %r486, 24;
	shl.b32 	%r263, %r166, 3;
	or.b32  	%r264, %r262, %r263;
	shr.u32 	%r485, %r3, 2;
	and.b32  	%r265, %r485, 24;
	xor.b32  	%r266, %r265, %r264;
	shl.b32 	%r267, %r266, 1;
	shl.b32 	%r268, %r173, 7;
	or.b32  	%r269, %r268, %r267;
	add.s32 	%r312, %r451, %r269;
	or.b32  	%r270, %r262, 32;
	or.b32  	%r271, %r265, %r263;
	xor.b32  	%r272, %r271, %r270;
	shl.b32 	%r273, %r272, 1;
	add.s32 	%r274, %r451, %r273;
	add.s32 	%r317, %r274, %r268;
	.loc	1 58 19                         // triton_spconv.py:58:19
	cvt.u64.u32 	%rd6, %r173;
	cvt.s64.s32 	%rd7, %r144;
	cvt.u64.u32 	%rd8, %r171;
	shr.u32 	%r275, %r3, 6;
	cvt.u64.u32 	%rd40, %r275;
	and.b64  	%rd109, %rd40, 1;
	cvt.u64.u32 	%rd10, %r144;
	mad.lo.s32 	%r467, %r145, %r188, %r189;
	mul.lo.s32 	%r47, %r145, %r144;
	shl.b32 	%r48, %r145, 5;
	mad.lo.s32 	%r466, %r145, %r187, %r189;
	mad.lo.s32 	%r465, %r145, %r186, %r189;
	mad.lo.s32 	%r464, %r145, %r185, %r189;
	mad.lo.s32 	%r463, %r145, %r184, %r189;
	mad.lo.s32 	%r462, %r145, %r183, %r189;
	mad.lo.s32 	%r461, %r145, %r182, %r189;
	mad.lo.s32 	%r460, %r145, %r181, %r189;
	mad.lo.s32 	%r459, %r145, %r180, %r189;
	mad.lo.s32 	%r458, %r145, %r179, %r189;
	mad.lo.s32 	%r457, %r145, %r178, %r189;
	mad.lo.s32 	%r456, %r145, %r177, %r189;
	mad.lo.s32 	%r455, %r145, %r176, %r189;
	mad.lo.s32 	%r454, %r145, %r175, %r189;
	mad.lo.s32 	%r453, %r145, %r174, %r189;
	mad.lo.s32 	%r452, %r145, %r488, %r189;
	mov.b32 	%r468, 0;
	mov.b16 	%rs123, 0x0000;
	setp.lt.s32 	%p6, %r12, %r143;
	setp.lt.s32 	%p5, %r11, %r143;
	setp.lt.s32 	%p4, %r10, %r143;
	setp.lt.s32 	%p3, %r9, %r143;
	mov.u16 	%rs124, %rs123;
	mov.u16 	%rs125, %rs123;
	mov.u16 	%rs126, %rs123;
	mov.u16 	%rs127, %rs123;
	mov.u16 	%rs128, %rs123;
	mov.u16 	%rs129, %rs123;
	mov.u16 	%rs130, %rs123;
	bra.uni 	$L__BB0_3;
$L__BB0_7:                              // %.loopexit
                                        //   in Loop: Header=BB0_3 Depth=1
	.loc	1 82 19                         // triton_spconv.py:82:19
	add.s64 	%rd113, %rd113, 4;
	add.s64 	%rd112, %rd112, 4;
	add.s64 	%rd111, %rd111, 4;
	add.s64 	%rd110, %rd110, 4;
	add.s64 	%rd114, %rd114, 4;
	.loc	1 58 19                         // triton_spconv.py:58:19
	add.s32 	%r468, %r468, 1;
	add.s64 	%rd109, %rd109, %rd10;
	add.s32 	%r467, %r467, %r47;
	add.s32 	%r466, %r466, %r47;
	add.s32 	%r465, %r465, %r47;
	add.s32 	%r464, %r464, %r47;
	add.s32 	%r463, %r463, %r47;
	add.s32 	%r462, %r462, %r47;
	add.s32 	%r461, %r461, %r47;
	add.s32 	%r460, %r460, %r47;
	add.s32 	%r459, %r459, %r47;
	add.s32 	%r458, %r458, %r47;
	add.s32 	%r457, %r457, %r47;
	add.s32 	%r456, %r456, %r47;
	add.s32 	%r455, %r455, %r47;
	add.s32 	%r454, %r454, %r47;
	add.s32 	%r453, %r453, %r47;
	add.s32 	%r452, %r452, %r47;
	setp.ne.s32 	%p63, %r468, %r2;
	@%p63 bra 	$L__BB0_3;
	bra.uni 	$L__BB0_8;
$L__BB0_3:                              // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_6 Depth 2
	.loc	1 60 81                         // triton_spconv.py:60:81
	setp.lt.s32 	%p2, %r8, %r143;
	.loc	1 60 23                         // triton_spconv.py:60:23
	// begin inline asm
	mov.u32 %r276, 0xffffffffffffffff;
	@%p2 ld.global.b32 { %r276 }, [ %rd113 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r277, 0xffffffffffffffff;
	@%p3 ld.global.b32 { %r277 }, [ %rd112 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r278, 0xffffffffffffffff;
	@%p4 ld.global.b32 { %r278 }, [ %rd111 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r279, 0xffffffffffffffff;
	@%p5 ld.global.b32 { %r279 }, [ %rd110 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r280, 0xffffffffffffffff;
	@%p6 ld.global.b32 { %r280 }, [ %rd114 + 0 ];
	// end inline asm
	.loc	1 62 27                         // triton_spconv.py:62:27
	setp.gt.s32 	%p7, %r280, -1;
	.loc	1 62 43                         // triton_spconv.py:62:43
	setp.lt.s32 	%p8, %r280, %r142;
	.loc	1 62 36                         // triton_spconv.py:62:36
	and.pred  	%p9, %p7, %p8;
	.loc	1 62 50                         // triton_spconv.py:62:50
	selp.u32 	%r281, 1, 0, %p9;
	shfl.sync.bfly.b32	%r282, %r281, 8, 31, -1;
	and.b32  	%r283, %r282, 1;
	setp.eq.b32 	%p10, %r283, 1;
$L__tmp3:
	.loc	1 13 15                         // triton_spconv.py:13:15
	or.pred  	%p11, %p9, %p10;
$L__tmp4:
	.loc	1 62 50                         // triton_spconv.py:62:50
	selp.u32 	%r284, 1, 0, %p11;
	shfl.sync.bfly.b32	%r285, %r284, 4, 31, -1;
	and.b32  	%r286, %r285, 1;
	setp.eq.b32 	%p12, %r286, 1;
$L__tmp5:
	.loc	1 13 15                         // triton_spconv.py:13:15
	or.pred  	%p13, %p11, %p12;
$L__tmp6:
	.loc	1 62 50                         // triton_spconv.py:62:50
	selp.u32 	%r287, 1, 0, %p13;
	shfl.sync.bfly.b32	%r288, %r287, 2, 31, -1;
	and.b32  	%r289, %r288, 1;
	setp.eq.b32 	%p14, %r289, 1;
$L__tmp7:
	.loc	1 13 15                         // triton_spconv.py:13:15
	or.pred  	%p15, %p13, %p14;
$L__tmp8:
	.loc	1 62 50                         // triton_spconv.py:62:50
	selp.u32 	%r290, 1, 0, %p15;
	shfl.sync.bfly.b32	%r291, %r290, 1, 31, -1;
	and.b32  	%r292, %r291, 1;
	setp.eq.b32 	%p16, %r292, 1;
$L__tmp9:
	.loc	1 13 15                         // triton_spconv.py:13:15
	or.pred  	%p17, %p15, %p16;
$L__tmp10:
	.loc	1 62 11                         // triton_spconv.py:62:11
	not.pred 	%p18, %p17;
	@%p18 bra 	$L__BB0_7;
// %bb.4:                               //   in Loop: Header=BB0_3 Depth=1
	.loc	1 0 11                          // triton_spconv.py:0:11
	setp.lt.s32 	%p19, %r17, 32;
	.loc	1 63 28                         // triton_spconv.py:63:28
	@%p19 bra 	$L__BB0_7;
// %bb.5:                               // %.lr.ph.preheader
                                        //   in Loop: Header=BB0_3 Depth=1
	.loc	1 0 28                          // triton_spconv.py:0:28
	mul.lo.s32 	%r85, %r276, %r144;
	mul.lo.s32 	%r86, %r277, %r144;
	mul.lo.s32 	%r87, %r278, %r144;
	mul.lo.s32 	%r88, %r279, %r144;
	cvt.u32.u64 	%r293, %rd6;
	.loc	1 63 28                         // triton_spconv.py:63:28
	add.s32 	%r294, %r293, %r88;
	cvt.u64.u32 	%rd17, %r294;
	add.s32 	%r295, %r293, %r87;
	cvt.u64.u32 	%rd18, %r295;
	add.s32 	%r296, %r293, %r86;
	cvt.u64.u32 	%rd19, %r296;
	add.s32 	%r297, %r293, %r85;
	cvt.u64.u32 	%rd20, %r297;
	mov.b64 	%rd115, 0;
	mov.u32 	%r469, %r452;
	mov.u32 	%r470, %r453;
	mov.u32 	%r471, %r454;
	mov.u32 	%r472, %r455;
	mov.u32 	%r473, %r456;
	mov.u32 	%r474, %r457;
	mov.u32 	%r475, %r458;
	mov.u32 	%r476, %r459;
	mov.u32 	%r477, %r460;
	mov.u32 	%r478, %r461;
	mov.u32 	%r479, %r462;
	mov.u32 	%r480, %r463;
	mov.u32 	%r481, %r464;
	mov.u32 	%r482, %r465;
	mov.u32 	%r483, %r466;
	mov.u32 	%r484, %r467;
	mov.u64 	%rd116, %rd8;
$L__BB0_6:                              // %.lr.ph
                                        //   Parent Loop BB0_3 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	.loc	1 67 43                         // triton_spconv.py:67:43
	setp.ne.s32 	%p40, %r279, -1;
	setp.ne.s32 	%p41, %r278, -1;
	setp.ne.s32 	%p42, %r277, -1;
	setp.ne.s32 	%p43, %r276, -1;
	setp.lt.s32 	%p44, %r487, %r145;
	.loc	1 66 89                         // triton_spconv.py:66:89
	add.s64 	%rd67, %rd20, %rd115;
	add.s64 	%rd68, %rd19, %rd115;
	add.s64 	%rd69, %rd18, %rd115;
	.loc	1 66 36                         // triton_spconv.py:66:36
	add.s64 	%rd70, %rd17, %rd115;
	cvt.u32.u64 	%r358, %rd67;
	mul.wide.s32 	%rd71, %r358, 2;
	add.s64 	%rd47, %rd31, %rd71;
	cvt.u32.u64 	%r359, %rd68;
	mul.wide.s32 	%rd72, %r359, 2;
	add.s64 	%rd48, %rd31, %rd72;
	cvt.u32.u64 	%r360, %rd69;
	mul.wide.s32 	%rd73, %r360, 2;
	add.s64 	%rd49, %rd31, %rd73;
	cvt.u32.u64 	%r361, %rd70;
	mul.wide.s32 	%rd74, %r361, 2;
	add.s64 	%rd50, %rd31, %rd74;
	.loc	1 67 98                         // triton_spconv.py:67:98
	add.s64 	%rd75, %rd6, %rd115;
	setp.lt.s64 	%p45, %rd75, %rd7;
	.loc	1 67 50                         // triton_spconv.py:67:50
	and.pred  	%p20, %p43, %p45;
	and.pred  	%p21, %p42, %p45;
	and.pred  	%p22, %p41, %p45;
	and.pred  	%p23, %p40, %p45;
	.loc	1 70 54                         // triton_spconv.py:70:54
	add.s64 	%rd76, %rd109, %rd115;
	.loc	1 72 22                         // triton_spconv.py:72:22
	add.s32 	%r362, %r19, %r469;
	add.s32 	%r363, %r19, %r470;
	add.s32 	%r364, %r19, %r471;
	add.s32 	%r365, %r19, %r472;
	add.s32 	%r366, %r19, %r473;
	add.s32 	%r367, %r19, %r474;
	add.s32 	%r368, %r19, %r475;
	add.s32 	%r369, %r19, %r476;
	add.s32 	%r370, %r19, %r477;
	add.s32 	%r371, %r19, %r478;
	add.s32 	%r372, %r19, %r479;
	add.s32 	%r373, %r19, %r480;
	add.s32 	%r374, %r19, %r481;
	add.s32 	%r375, %r19, %r482;
	add.s32 	%r376, %r19, %r483;
	.loc	1 70 20                         // triton_spconv.py:70:20
	add.s32 	%r377, %r19, %r484;
	mul.wide.s32 	%rd77, %r362, 2;
	add.s64 	%rd51, %rd33, %rd77;
	mul.wide.s32 	%rd78, %r363, 2;
	add.s64 	%rd52, %rd33, %rd78;
	mul.wide.s32 	%rd79, %r364, 2;
	add.s64 	%rd53, %rd33, %rd79;
	mul.wide.s32 	%rd80, %r365, 2;
	add.s64 	%rd54, %rd33, %rd80;
	mul.wide.s32 	%rd81, %r366, 2;
	add.s64 	%rd55, %rd33, %rd81;
	mul.wide.s32 	%rd82, %r367, 2;
	add.s64 	%rd56, %rd33, %rd82;
	mul.wide.s32 	%rd83, %r368, 2;
	add.s64 	%rd57, %rd33, %rd83;
	mul.wide.s32 	%rd84, %r369, 2;
	add.s64 	%rd58, %rd33, %rd84;
	mul.wide.s32 	%rd85, %r370, 2;
	add.s64 	%rd59, %rd33, %rd85;
	mul.wide.s32 	%rd86, %r371, 2;
	add.s64 	%rd60, %rd33, %rd86;
	mul.wide.s32 	%rd87, %r372, 2;
	add.s64 	%rd61, %rd33, %rd87;
	mul.wide.s32 	%rd88, %r373, 2;
	add.s64 	%rd62, %rd33, %rd88;
	mul.wide.s32 	%rd89, %r374, 2;
	add.s64 	%rd63, %rd33, %rd89;
	mul.wide.s32 	%rd90, %r375, 2;
	add.s64 	%rd64, %rd33, %rd90;
	mul.wide.s32 	%rd91, %r376, 2;
	add.s64 	%rd65, %rd33, %rd91;
	mul.wide.s32 	%rd92, %r377, 2;
	add.s64 	%rd66, %rd33, %rd92;
	cvt.u32.u64 	%r378, %rd76;
	.loc	1 74 72                         // triton_spconv.py:74:72
	setp.lt.s32 	%p46, %r378, %r20;
	add.s32 	%r379, %r378, 2;
	setp.lt.s32 	%p47, %r379, %r20;
	add.s32 	%r380, %r378, 4;
	setp.lt.s32 	%p48, %r380, %r20;
	add.s32 	%r381, %r378, 6;
	setp.lt.s32 	%p49, %r381, %r20;
	add.s32 	%r382, %r378, 8;
	setp.lt.s32 	%p50, %r382, %r20;
	add.s32 	%r383, %r378, 10;
	setp.lt.s32 	%p51, %r383, %r20;
	add.s32 	%r384, %r378, 12;
	setp.lt.s32 	%p52, %r384, %r20;
	add.s32 	%r385, %r378, 14;
	setp.lt.s32 	%p53, %r385, %r20;
	add.s32 	%r386, %r378, 16;
	setp.lt.s32 	%p54, %r386, %r20;
	add.s32 	%r387, %r378, 18;
	setp.lt.s32 	%p55, %r387, %r20;
	add.s32 	%r388, %r378, 20;
	setp.lt.s32 	%p56, %r388, %r20;
	add.s32 	%r389, %r378, 22;
	setp.lt.s32 	%p57, %r389, %r20;
	add.s32 	%r390, %r378, 24;
	setp.lt.s32 	%p58, %r390, %r20;
	add.s32 	%r391, %r378, 26;
	setp.lt.s32 	%p59, %r391, %r20;
	add.s32 	%r392, %r378, 28;
	setp.lt.s32 	%p60, %r392, %r20;
	add.s32 	%r393, %r378, 30;
	setp.lt.s32 	%p61, %r393, %r20;
	.loc	1 75 20                         // triton_spconv.py:75:20
	and.pred  	%p24, %p44, %p46;
	and.pred  	%p25, %p44, %p47;
	and.pred  	%p26, %p44, %p48;
	and.pred  	%p27, %p44, %p49;
	and.pred  	%p28, %p44, %p50;
	and.pred  	%p29, %p44, %p51;
	and.pred  	%p30, %p44, %p52;
	and.pred  	%p31, %p44, %p53;
	and.pred  	%p32, %p44, %p54;
	and.pred  	%p33, %p44, %p55;
	and.pred  	%p34, %p44, %p56;
	and.pred  	%p35, %p44, %p57;
	and.pred  	%p36, %p44, %p58;
	and.pred  	%p37, %p44, %p59;
	and.pred  	%p38, %p44, %p60;
	and.pred  	%p39, %p44, %p61;
	mov.b16 	%rs52, 0;
	.loc	1 78 39                         // triton_spconv.py:78:39
	// begin inline asm
	mov.u16 %rs51, %rs52;
	@%p20 ld.global.b16 { %rs51 }, [ %rd47 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs53, %rs52;
	@%p21 ld.global.b16 { %rs53 }, [ %rd48 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs55, %rs52;
	@%p22 ld.global.b16 { %rs55 }, [ %rd49 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs57, %rs52;
	@%p23 ld.global.b16 { %rs57 }, [ %rd50 + 0 ];
	// end inline asm
	bar.sync 	0;
	st.shared.u16 	[%r22], %rs51;
	st.shared.u16 	[%r23+256], %rs53;
	st.shared.u16 	[%r22+512], %rs55;
	st.shared.u16 	[%r23+768], %rs57;
	.loc	1 79 36                         // triton_spconv.py:79:36
	// begin inline asm
	mov.u16 %rs59, %rs52;
	@%p24 ld.global.b16 { %rs59 }, [ %rd51 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs61, %rs52;
	@%p25 ld.global.b16 { %rs61 }, [ %rd52 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs63, %rs52;
	@%p26 ld.global.b16 { %rs63 }, [ %rd53 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs65, %rs52;
	@%p27 ld.global.b16 { %rs65 }, [ %rd54 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs67, %rs52;
	@%p28 ld.global.b16 { %rs67 }, [ %rd55 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs69, %rs52;
	@%p29 ld.global.b16 { %rs69 }, [ %rd56 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs71, %rs52;
	@%p30 ld.global.b16 { %rs71 }, [ %rd57 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs73, %rs52;
	@%p31 ld.global.b16 { %rs73 }, [ %rd58 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs75, %rs52;
	@%p32 ld.global.b16 { %rs75 }, [ %rd59 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs77, %rs52;
	@%p33 ld.global.b16 { %rs77 }, [ %rd60 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs79, %rs52;
	@%p34 ld.global.b16 { %rs79 }, [ %rd61 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs81, %rs52;
	@%p35 ld.global.b16 { %rs81 }, [ %rd62 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs83, %rs52;
	@%p36 ld.global.b16 { %rs83 }, [ %rd63 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs85, %rs52;
	@%p37 ld.global.b16 { %rs85 }, [ %rd64 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs87, %rs52;
	@%p38 ld.global.b16 { %rs87 }, [ %rd65 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs89, %rs52;
	@%p39 ld.global.b16 { %rs89 }, [ %rd66 + 0 ];
	// end inline asm
	st.shared.u16 	[%r24], %rs59;
	st.shared.u16 	[%r25], %rs61;
	st.shared.u16 	[%r26], %rs63;
	st.shared.u16 	[%r27], %rs65;
	st.shared.u16 	[%r28], %rs67;
	st.shared.u16 	[%r29], %rs69;
	st.shared.u16 	[%r30], %rs71;
	st.shared.u16 	[%r31], %rs73;
	st.shared.u16 	[%r32], %rs75;
	st.shared.u16 	[%r33], %rs77;
	st.shared.u16 	[%r34], %rs79;
	st.shared.u16 	[%r35], %rs81;
	st.shared.u16 	[%r36], %rs83;
	st.shared.u16 	[%r37], %rs85;
	st.shared.u16 	[%r38], %rs87;
	st.shared.u16 	[%r39], %rs89;
	.loc	1 78 39                         // triton_spconv.py:78:39
	bar.sync 	0;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r322, %r323, %r324, %r325}, [%r302];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r342, %r343, %r344, %r345}, [%r307];
	// end inline asm
	.loc	1 79 36                         // triton_spconv.py:79:36
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r308, %r309, %r310, %r311}, [%r312];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r313, %r314, %r315, %r316}, [%r317];
	// end inline asm
	.loc	1 81 37                         // triton_spconv.py:81:37
	mov.b32 	%r338, {%rs123, %rs124};
	mov.b32 	%r339, {%rs125, %rs126};
	mov.b32 	%r348, {%rs127, %rs128};
	mov.b32 	%r349, {%rs129, %rs130};
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r338, %r339 }, { %r322, %r323, %r324, %r325 }, { %r308, %r309 }, { %r338, %r339 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r348, %r349 }, { %r322, %r323, %r324, %r325 }, { %r313, %r314 }, { %r348, %r349 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r338, %r339 }, { %r342, %r343, %r344, %r345 }, { %r310, %r311 }, { %r338, %r339 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r348, %r349 }, { %r342, %r343, %r344, %r345 }, { %r315, %r316 }, { %r348, %r349 };
	// end inline asm
	mov.b32 	{%rs123, %rs124}, %r338;
	mov.b32 	{%rs125, %rs126}, %r339;
	mov.b32 	{%rs127, %rs128}, %r348;
	mov.b32 	{%rs129, %rs130}, %r349;
	.loc	1 63 28                         // triton_spconv.py:63:28
	add.s64 	%rd116, %rd116, -1;
	add.s64 	%rd115, %rd115, 32;
	add.s32 	%r484, %r484, %r48;
	add.s32 	%r483, %r483, %r48;
	add.s32 	%r482, %r482, %r48;
	add.s32 	%r481, %r481, %r48;
	add.s32 	%r480, %r480, %r48;
	add.s32 	%r479, %r479, %r48;
	add.s32 	%r478, %r478, %r48;
	add.s32 	%r477, %r477, %r48;
	add.s32 	%r476, %r476, %r48;
	add.s32 	%r475, %r475, %r48;
	add.s32 	%r474, %r474, %r48;
	add.s32 	%r473, %r473, %r48;
	add.s32 	%r472, %r472, %r48;
	add.s32 	%r471, %r471, %r48;
	add.s32 	%r470, %r470, %r48;
	add.s32 	%r469, %r469, %r48;
	setp.ne.s64 	%p62, %rd116, 0;
	@%p62 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_7;
$L__BB0_1:                              // %.._crit_edge_crit_edge
	.loc	1 84 31                         // triton_spconv.py:84:31
	shr.u32 	%r488, %r4, 6;
	.loc	1 85 33                         // triton_spconv.py:85:33
	and.b32  	%r157, %r3, 63;
	.loc	1 86 19                         // triton_spconv.py:86:19
	shl.b32 	%r158, %r1, 6;
	.loc	1 85 10                         // triton_spconv.py:85:10
	or.b32  	%r487, %r158, %r157;
	.loc	1 92 56                         // triton_spconv.py:92:56
	shl.b32 	%r486, %r3, 3;
	shr.u32 	%r485, %r3, 2;
	mov.b16 	%rs123, 0;
	mov.u16 	%rs124, %rs123;
	mov.u16 	%rs125, %rs123;
	mov.u16 	%rs126, %rs123;
	mov.u16 	%rs127, %rs123;
	mov.u16 	%rs128, %rs123;
	mov.u16 	%rs129, %rs123;
	mov.u16 	%rs130, %rs123;
$L__BB0_8:                              // %._crit_edge
	.loc	1 84 42                         // triton_spconv.py:84:42
	or.b32  	%r402, %r7, %r488;
	or.b32  	%r403, %r402, 2;
	or.b32  	%r404, %r402, 4;
	or.b32  	%r405, %r402, 6;
	or.b32  	%r406, %r402, 8;
	or.b32  	%r407, %r402, 10;
	or.b32  	%r408, %r402, 12;
	or.b32  	%r409, %r402, 14;
	.loc	1 86 10                         // triton_spconv.py:86:10
	mad.lo.s32 	%r410, %r402, %r145, %r487;
	mad.lo.s32 	%r411, %r403, %r145, %r487;
	mad.lo.s32 	%r412, %r404, %r145, %r487;
	mad.lo.s32 	%r413, %r405, %r145, %r487;
	mad.lo.s32 	%r414, %r406, %r145, %r487;
	mad.lo.s32 	%r415, %r407, %r145, %r487;
	mad.lo.s32 	%r416, %r408, %r145, %r487;
	mad.lo.s32 	%r417, %r409, %r145, %r487;
	.loc	1 84 8                          // triton_spconv.py:84:8
	mul.wide.s32 	%rd101, %r410, 2;
	add.s64 	%rd93, %rd34, %rd101;
	mul.wide.s32 	%rd102, %r411, 2;
	add.s64 	%rd94, %rd34, %rd102;
	mul.wide.s32 	%rd103, %r412, 2;
	add.s64 	%rd95, %rd34, %rd103;
	mul.wide.s32 	%rd104, %r413, 2;
	add.s64 	%rd96, %rd34, %rd104;
	mul.wide.s32 	%rd105, %r414, 2;
	add.s64 	%rd97, %rd34, %rd105;
	mul.wide.s32 	%rd106, %r415, 2;
	add.s64 	%rd98, %rd34, %rd106;
	mul.wide.s32 	%rd107, %r416, 2;
	add.s64 	%rd99, %rd34, %rd107;
	mul.wide.s32 	%rd108, %r417, 2;
	add.s64 	%rd100, %rd34, %rd108;
	.loc	1 88 67                         // triton_spconv.py:88:67
	setp.lt.s32 	%p80, %r402, %r143;
	setp.lt.s32 	%p81, %r403, %r143;
	setp.lt.s32 	%p82, %r404, %r143;
	setp.lt.s32 	%p83, %r405, %r143;
	setp.lt.s32 	%p84, %r406, %r143;
	setp.lt.s32 	%p85, %r407, %r143;
	setp.lt.s32 	%p86, %r408, %r143;
	setp.lt.s32 	%p87, %r409, %r143;
	.loc	1 89 62                         // triton_spconv.py:89:62
	setp.lt.s32 	%p88, %r487, %r145;
	.loc	1 89 8                          // triton_spconv.py:89:8
	and.pred  	%p72, %p80, %p88;
	and.pred  	%p73, %p81, %p88;
	and.pred  	%p74, %p82, %p88;
	and.pred  	%p75, %p83, %p88;
	and.pred  	%p76, %p84, %p88;
	and.pred  	%p77, %p85, %p88;
	and.pred  	%p78, %p86, %p88;
	and.pred  	%p79, %p87, %p88;
	.loc	1 92 56                         // triton_spconv.py:92:56
	bar.sync 	0;
	shl.b32 	%r418, %r3, 4;
	and.b32  	%r419, %r418, 48;
	and.b32  	%r420, %r485, 7;
	or.b32  	%r421, %r420, %r419;
	shl.b32 	%r422, %r3, 1;
	and.b32  	%r423, %r422, 192;
	or.b32  	%r424, %r421, %r423;
	and.b32  	%r425, %r486, 504;
	or.b32  	%r426, %r425, %r488;
	shr.u32 	%r427, %r424, 2;
	and.b32  	%r428, %r427, 60;
	add.s32 	%r430, %r451, %r428;
	shl.b32 	%r431, %r424, 1;
	add.s32 	%r394, %r430, %r431;
	mov.pred 	%p64, -1;
	// begin inline asm
	@%p64 st.shared.b16 [ %r394 + 0 ], %rs123;
	// end inline asm
	or.b32  	%r432, %r424, 8;
	shr.u32 	%r433, %r432, 2;
	and.b32  	%r434, %r433, 62;
	add.s32 	%r435, %r451, %r434;
	add.s32 	%r436, %r435, %r431;
	add.s32 	%r395, %r436, 16;
	// begin inline asm
	@%p64 st.shared.b16 [ %r395 + 0 ], %rs124;
	// end inline asm
	or.b32  	%r437, %r424, 256;
	shr.u32 	%r438, %r437, 2;
	and.b32  	%r439, %r438, 124;
	add.s32 	%r440, %r451, %r439;
	add.s32 	%r441, %r440, %r431;
	add.s32 	%r396, %r441, 512;
	// begin inline asm
	@%p64 st.shared.b16 [ %r396 + 0 ], %rs127;
	// end inline asm
	or.b32  	%r442, %r424, 264;
	shr.u32 	%r443, %r442, 2;
	and.b32  	%r444, %r443, 126;
	add.s32 	%r445, %r451, %r444;
	add.s32 	%r446, %r445, %r431;
	add.s32 	%r397, %r446, 528;
	// begin inline asm
	@%p64 st.shared.b16 [ %r397 + 0 ], %rs128;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r447, %r425, 2;
	add.s32 	%r448, %r451, %r447;
	shl.b32 	%r449, %r426, 1;
	add.s32 	%r450, %r448, %r449;
	ld.shared.u16 	%rs99, [%r450];
	ld.shared.u16 	%rs100, [%r450+4];
	ld.shared.u16 	%rs101, [%r450+8];
	ld.shared.u16 	%rs102, [%r450+12];
	bar.sync 	0;
	// begin inline asm
	@%p64 st.shared.b16 [ %r394 + 0 ], %rs125;
	// end inline asm
	// begin inline asm
	@%p64 st.shared.b16 [ %r395 + 0 ], %rs126;
	// end inline asm
	// begin inline asm
	@%p64 st.shared.b16 [ %r396 + 0 ], %rs129;
	// end inline asm
	// begin inline asm
	@%p64 st.shared.b16 [ %r397 + 0 ], %rs130;
	// end inline asm
	bar.sync 	0;
	ld.shared.u16 	%rs103, [%r450];
	ld.shared.u16 	%rs104, [%r450+4];
	ld.shared.u16 	%rs105, [%r450+8];
	ld.shared.u16 	%rs106, [%r450+12];
	// begin inline asm
	@%p72 st.global.b16 [ %rd93 + 0 ], { %rs99 };
	// end inline asm
	// begin inline asm
	@%p73 st.global.b16 [ %rd94 + 0 ], { %rs100 };
	// end inline asm
	// begin inline asm
	@%p74 st.global.b16 [ %rd95 + 0 ], { %rs101 };
	// end inline asm
	// begin inline asm
	@%p75 st.global.b16 [ %rd96 + 0 ], { %rs102 };
	// end inline asm
	// begin inline asm
	@%p76 st.global.b16 [ %rd97 + 0 ], { %rs103 };
	// end inline asm
	// begin inline asm
	@%p77 st.global.b16 [ %rd98 + 0 ], { %rs104 };
	// end inline asm
	// begin inline asm
	@%p78 st.global.b16 [ %rd99 + 0 ], { %rs105 };
	// end inline asm
	// begin inline asm
	@%p79 st.global.b16 [ %rd100 + 0 ], { %rs106 };
	// end inline asm
	.loc	1 92 4                          // triton_spconv.py:92:4
	ret;
$L__tmp11:
$L__func_end0:
                                        // -- End function
}
	.file	1 "/home/waabi-user/sparse-conv/triton_spconv.py"
	.file	2 "/home/waabi-user/.local/lib/python3.10/site-packages/triton/language/standard.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 163                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x9c DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 115
.b8 112
.b8 99
.b8 111
.b8 110
.b8 118
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 47                                  // DW_AT_comp_dir
.b8 104
.b8 111
.b8 109
.b8 101
.b8 47
.b8 119
.b8 97
.b8 97
.b8 98
.b8 105
.b8 45
.b8 117
.b8 115
.b8 101
.b8 114
.b8 47
.b8 115
.b8 112
.b8 97
.b8 114
.b8 115
.b8 101
.b8 45
.b8 99
.b8 111
.b8 110
.b8 118
.b8 0
.b8 2                                   // Abbrev [2] 0x47:0x19 DW_TAG_subprogram
.b8 105                                 // DW_AT_name
.b8 109
.b8 112
.b8 108
.b8 105
.b8 99
.b8 105
.b8 116
.b8 95
.b8 99
.b8 111
.b8 110
.b8 118
.b8 51
.b8 100
.b8 95
.b8 107
.b8 101
.b8 114
.b8 110
.b8 101
.b8 108
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0x60:0x46 DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 71                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0x75:0x18 DW_TAG_inlined_subroutine
.b32 71                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 48                                  // DW_AT_call_line
.b8 30                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0x8d:0x18 DW_TAG_inlined_subroutine
.b32 71                                 // DW_AT_abstract_origin
.b64 $L__tmp3                           // DW_AT_low_pc
.b64 $L__tmp10                          // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 62                                  // DW_AT_call_line
.b8 50                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
