# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../manchester_tx_behavioural.srcs/sources_1/new" \
"manchester_tx_top_tb_time_impl.v" \
"../../../../../manchester_tx_behavioural.srcs/sim_1/new/manchester_tx_m_tb.v" \
"../../../../../manchester_tx_behavioural.srcs/sim_1/new/manchester_tx_top_tb.v" \

# Do not sort compile order
nosort
