

================================================================
== Vitis HLS Report for 'aes_generate_round_keys_Pipeline_1'
================================================================
* Date:           Fri Dec  9 00:45:32 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.576 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         2|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      13|     61|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |empty_122_fu_71_p2     |         +|   0|  0|  13|           5|           1|
    |exitcond8228_fu_65_p2  |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  25|          11|           9|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_load  |   9|          2|    5|         10|
    |loop_index_fu_26                  |   9|          2|    5|         10|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   12|         24|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |loop_index_cast_reg_97   |  5|   0|   64|         59|
    |loop_index_fu_26         |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 13|   0|   72|         59|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_1|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_1|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_1|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_1|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_1|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_1|  return value|
|this_key_address0             |  out|    4|   ap_memory|                            this_key|         array|
|this_key_ce0                  |  out|    1|   ap_memory|                            this_key|         array|
|this_key_q0                   |   in|    8|   ap_memory|                            this_key|         array|
|pynqrypt_round_keys_address0  |  out|    8|   ap_memory|                 pynqrypt_round_keys|         array|
|pynqrypt_round_keys_ce0       |  out|    1|   ap_memory|                 pynqrypt_round_keys|         array|
|pynqrypt_round_keys_we0       |  out|    1|   ap_memory|                 pynqrypt_round_keys|         array|
|pynqrypt_round_keys_d0        |  out|    8|   ap_memory|                 pynqrypt_round_keys|         array|
+------------------------------+-----+-----+------------+------------------------------------+--------------+

