#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Feb 15 11:58:56 2017
# Process ID: 14804
# Current directory: C:/Users/Shubhanshu Agarwal/Full_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5396 C:\Users\Shubhanshu Agarwal\Full_adder\Full_adder.xpr
# Log file: C:/Users/Shubhanshu Agarwal/Full_adder/vivado.log
# Journal file: C:/Users/Shubhanshu Agarwal/Full_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Shubhanshu Agarwal/Full_adder/Full_adder.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 679.988 ; gain = 87.648
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: full_adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:56 ; elapsed = 00:01:30 . Memory (MB): peak = 721.191 ; gain = 511.063
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/Shubhanshu Agarwal/Full_adder/Full_adder.srcs/sources_1/new/full_adder.v:23]
WARNING: [Synth 8-3848] Net w1 in module/entity full_adder does not have driver. [C:/Users/Shubhanshu Agarwal/Full_adder/Full_adder.srcs/sources_1/new/full_adder.v:29]
WARNING: [Synth 8-3848] Net w2 in module/entity full_adder does not have driver. [C:/Users/Shubhanshu Agarwal/Full_adder/Full_adder.srcs/sources_1/new/full_adder.v:29]
WARNING: [Synth 8-3848] Net w3 in module/entity full_adder does not have driver. [C:/Users/Shubhanshu Agarwal/Full_adder/Full_adder.srcs/sources_1/new/full_adder.v:29]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [C:/Users/Shubhanshu Agarwal/Full_adder/Full_adder.srcs/sources_1/new/full_adder.v:23]
WARNING: [Synth 8-3331] design full_adder has unconnected port w1
WARNING: [Synth 8-3331] design full_adder has unconnected port w2
WARNING: [Synth 8-3331] design full_adder has unconnected port w3
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:01:32 . Memory (MB): peak = 758.352 ; gain = 548.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:32 . Memory (MB): peak = 758.352 ; gain = 548.223
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:20 ; elapsed = 00:01:54 . Memory (MB): peak = 1062.168 ; gain = 852.039
6 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1062.168 ; gain = 357.977
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 15 12:01:08 2017...
