-- library declaration
library IEEE;
use IEEE.std_logic_1164.all;
-- entity
entity my_2t1_mux is
port (D1,D0 : in std_logic;
SEL : in std_logic;
MX_OUT : out std_logic);
end my_2t1_mux;
-- architecture
architecture mux2t1_2 of my_2t1_mux is
begin
with SEL select
MX_OUT <= D1 WHEN  '1',
D0 when others;
end mux2t1_2;
