// Seed: 3973014240
module module_0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    output logic id_4[-1 : 1 'd0],
    input supply1 id_5,
    input uwire id_6,
    input tri1 id_7,
    output logic id_8,
    input wire id_9
);
  assign id_8 = -1;
  module_0 modCall_1 ();
  bit id_11;
  always begin : LABEL_0
    if (-1'd0) id_11 = -1;
    begin : LABEL_1
      id_8 <= id_7 ? -1 : id_6;
      id_4 <= -1;
      id_4 = id_3 || 1;
    end
  end
  assign id_4 = id_3;
  logic id_12;
  ;
  parameter id_13 = -1 + 1, id_14 = {1, !-1, id_6}, id_15 = 1;
endmodule
