# ðŸ“Œ Lab_no_5: Combinational Circuit Design using K-Maps â€“ Seven Segment Display  

This lab focuses on the **design, simulation, and FPGA implementation** of a seven-segment display driver circuit using **SystemVerilog**. The design uses **K-Maps** to derive minimized logic expressions that control the display segments based on a 4-bit input. The functionality is verified through simulation and tested on the FPGA board.  

## ðŸ›  Tools  
- SystemVerilog  
- Vivado (for synthesis, implementation, constraints, and FPGA programming)  
- QuestaSim (for simulation)  
- Draw.io (for K-map & circuit diagrams)  

## ðŸ“‚ Folder Structure  
- `docs/` â†’ Truth tables, K-maps, minimized logic, and diagrams  
- `rtl/` â†’ RTL design file (`Lab5_seven_segment.sv`)  
- `testbench/` â†’ Testbench for simulation (`Lab5_seven_segment_tb.sv`)  
- `constraints/` â†’ FPGA pin mapping file (`Lab5_constraints.xdc`)  
- `simulation/` â†’ Simulation waveforms and results  

## ðŸ“¥ Inputs  
- `num[3:0]` â†’ 4-bit input signal representing a hexadecimal digit (0â€“F)  
- `sel[2:0]` â†’ 3-bit input signal to select one of the eight seven-segment displays  

## ðŸ“¤ Outputs  
- `seg[6:0]` â†’ Seven-segment display segment control signals  
- `an[7:0]` â†’ Anode control signals for the displays  

## ðŸš€ Workflow  
1. Construct truth tables for seven-segment outputs based on `num[3:0]`  
2. Simplify each segment logic using **K-Maps**  
3. Implement the minimized logic in **SystemVerilog RTL**  
4. Simulate design in **QuestaSim** and verify waveforms  
5. Apply FPGA constraints and synthesize design in **Vivado**  
6. Generate bitstream and test design on the FPGA board  

