{
    "top": "global.DesignTop",
    "namespaces": {
        "global": {
            "modules": {
                "DesignTop": {
                    "type": [
                        "Record",
                        [
                            [
                                "in",
                                [
                                    "Record",
                                    [
                                        [
                                            "arg_0",
                                            [
                                                "Array",
                                                1,
                                                [
                                                    "Array",
                                                    1,
                                                    [
                                                        "Array",
                                                        1,
                                                        [
                                                            "Array",
                                                            16,
                                                            "BitIn"
                                                        ]
                                                    ]
                                                ]
                                            ]
                                        ]
                                    ]
                                ]
                            ],
                            [
                                "reset",
                                "BitIn"
                            ],
                            [
                                "out",
                                [
                                    "Array",
                                    1,
                                    [
                                        "Array",
                                        1,
                                        [
                                            "Array",
                                            1,
                                            [
                                                "Array",
                                                16,
                                                "Bit"
                                            ]
                                        ]
                                    ]
                                ]
                            ],
                            [
                                "valid",
                                "Bit"
                            ]
                        ]
                    ],
                    "instances": {
                        "_conv_stencil0_mux1_0": {
                            "genref": "commonlib.muxn",
                            "genargs": {
                                "N": [
                                    "Int",
                                    1
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "_conv_stencil1_mux1_0": {
                            "genref": "commonlib.muxn",
                            "genargs": {
                                "N": [
                                    "Int",
                                    1
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "_conv_stencil2_mux1_0": {
                            "genref": "commonlib.muxn",
                            "genargs": {
                                "N": [
                                    "Int",
                                    1
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "_hw_input_stencil1_mux1_0": {
                            "genref": "commonlib.muxn",
                            "genargs": {
                                "N": [
                                    "Int",
                                    1
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "_hw_input_stencil1_mux1_0$1": {
                            "genref": "commonlib.muxn",
                            "genargs": {
                                "N": [
                                    "Int",
                                    1
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "_hw_input_stencil1_mux1_0$2": {
                            "genref": "commonlib.muxn",
                            "genargs": {
                                "N": [
                                    "Int",
                                    1
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "_hw_input_stencil2_mux1_0": {
                            "genref": "commonlib.muxn",
                            "genargs": {
                                "N": [
                                    "Int",
                                    1
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "_hw_input_stencil2_mux1_0$1": {
                            "genref": "commonlib.muxn",
                            "genargs": {
                                "N": [
                                    "Int",
                                    1
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "_hw_input_stencil2_mux1_0$2": {
                            "genref": "commonlib.muxn",
                            "genargs": {
                                "N": [
                                    "Int",
                                    1
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "_kernela0_wen": {
                            "modref": "corebit.const",
                            "modargs": {
                                "value": [
                                    "Bool",
                                    false
                                ]
                            }
                        },
                        "add_352_351_353": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_354_353_355": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_357_conv_s1_r_z_358": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_361_367_368": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_369_376_377": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_3711_372": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_378_385_386": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_3802_381": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_conv_s1_r_y_359_362": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_conv_s1_r_y_359_370": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_conv_s1_r_y_359_379": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_kernel_s0_x_355_356": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "const0_0": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h0000"
                                ]
                            }
                        },
                        "const0_0$1": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h0000"
                                ]
                            }
                        },
                        "const18_18": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h0012"
                                ]
                            }
                        },
                        "const1_1": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h0001"
                                ]
                            }
                        },
                        "const2_2": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h0002"
                                ]
                            }
                        },
                        "const2_2$1": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h0002"
                                ]
                            }
                        },
                        "const3_3": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h0003"
                                ]
                            }
                        },
                        "const3_3$1": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h0003"
                                ]
                            }
                        },
                        "const3_3$2": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h0003"
                                ]
                            }
                        },
                        "const3_3$3": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h0003"
                                ]
                            }
                        },
                        "const3_3$4": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h0003"
                                ]
                            }
                        },
                        "const9_9": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h0009"
                                ]
                            }
                        },
                        "count__conv_s1_r_y": {
                            "genref": "commonlib.counter",
                            "genargs": {
                                "inc": [
                                    "Int",
                                    1
                                ],
                                "max": [
                                    "Int",
                                    2
                                ],
                                "min": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "count__conv_s1_r_z": {
                            "genref": "commonlib.counter",
                            "genargs": {
                                "inc": [
                                    "Int",
                                    1
                                ],
                                "max": [
                                    "Int",
                                    1
                                ],
                                "min": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "count__conv_w___scan_dim_2": {
                            "genref": "commonlib.counter",
                            "genargs": {
                                "inc": [
                                    "Int",
                                    1
                                ],
                                "max": [
                                    "Int",
                                    3
                                ],
                                "min": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "count__conv_x___scan_dim_0": {
                            "genref": "commonlib.counter",
                            "genargs": {
                                "inc": [
                                    "Int",
                                    1
                                ],
                                "max": [
                                    "Int",
                                    61
                                ],
                                "min": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "count__conv_y___scan_dim_1": {
                            "genref": "commonlib.counter",
                            "genargs": {
                                "inc": [
                                    "Int",
                                    1
                                ],
                                "max": [
                                    "Int",
                                    61
                                ],
                                "min": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "count__hw_output_w___scan_dim_2": {
                            "genref": "commonlib.counter",
                            "genargs": {
                                "inc": [
                                    "Int",
                                    1
                                ],
                                "max": [
                                    "Int",
                                    3
                                ],
                                "min": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "count__hw_output_x___scan_dim_0": {
                            "genref": "commonlib.counter",
                            "genargs": {
                                "inc": [
                                    "Int",
                                    1
                                ],
                                "max": [
                                    "Int",
                                    61
                                ],
                                "min": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "count__hw_output_x___scan_dim_0_wen": {
                            "modref": "corebit.const",
                            "modargs": {
                                "value": [
                                    "Bool",
                                    true
                                ]
                            }
                        },
                        "count__hw_output_y___scan_dim_1": {
                            "genref": "commonlib.counter",
                            "genargs": {
                                "inc": [
                                    "Int",
                                    1
                                ],
                                "max": [
                                    "Int",
                                    61
                                ],
                                "min": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "count__kernel_s0_w": {
                            "genref": "commonlib.counter",
                            "genargs": {
                                "inc": [
                                    "Int",
                                    1
                                ],
                                "max": [
                                    "Int",
                                    3
                                ],
                                "min": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "count__kernel_s0_x": {
                            "genref": "commonlib.counter",
                            "genargs": {
                                "inc": [
                                    "Int",
                                    1
                                ],
                                "max": [
                                    "Int",
                                    2
                                ],
                                "min": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "count__kernel_s0_x_wen": {
                            "modref": "corebit.const",
                            "modargs": {
                                "value": [
                                    "Bool",
                                    true
                                ]
                            }
                        },
                        "count__kernel_s0_y": {
                            "genref": "commonlib.counter",
                            "genargs": {
                                "inc": [
                                    "Int",
                                    1
                                ],
                                "max": [
                                    "Int",
                                    2
                                ],
                                "min": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "count__kernel_s0_z": {
                            "genref": "commonlib.counter",
                            "genargs": {
                                "inc": [
                                    "Int",
                                    1
                                ],
                                "max": [
                                    "Int",
                                    1
                                ],
                                "min": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_3583_359": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_3623_363": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_364_366_367": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_3703_371": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_373_375_376": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_3793_380": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_382_384_385": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_conv_w___scan_dim_22_357": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_kernel_s0_w18_351": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_kernel_s0_y3_354": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_kernel_s0_z9_352": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "selslice_conv_stencil0_mux1_0": {
                            "genref": "coreir.slice",
                            "genargs": {
                                "hi": [
                                    "Int",
                                    1
                                ],
                                "lo": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "selslice_conv_stencil1_mux1_0": {
                            "genref": "coreir.slice",
                            "genargs": {
                                "hi": [
                                    "Int",
                                    1
                                ],
                                "lo": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "selslice_conv_stencil2_mux1_0": {
                            "genref": "coreir.slice",
                            "genargs": {
                                "hi": [
                                    "Int",
                                    1
                                ],
                                "lo": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "selslice_hw_input_stencil1_mux1_0": {
                            "genref": "coreir.slice",
                            "genargs": {
                                "hi": [
                                    "Int",
                                    1
                                ],
                                "lo": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "selslice_hw_input_stencil1_mux1_0$1": {
                            "genref": "coreir.slice",
                            "genargs": {
                                "hi": [
                                    "Int",
                                    1
                                ],
                                "lo": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "selslice_hw_input_stencil1_mux1_0$2": {
                            "genref": "coreir.slice",
                            "genargs": {
                                "hi": [
                                    "Int",
                                    1
                                ],
                                "lo": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "selslice_hw_input_stencil2_mux1_0": {
                            "genref": "coreir.slice",
                            "genargs": {
                                "hi": [
                                    "Int",
                                    1
                                ],
                                "lo": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "selslice_hw_input_stencil2_mux1_0$1": {
                            "genref": "coreir.slice",
                            "genargs": {
                                "hi": [
                                    "Int",
                                    1
                                ],
                                "lo": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "selslice_hw_input_stencil2_mux1_0$2": {
                            "genref": "coreir.slice",
                            "genargs": {
                                "hi": [
                                    "Int",
                                    1
                                ],
                                "lo": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "sram__kernela0": {
                            "genref": "memory.ram2",
                            "genargs": {
                                "depth": [
                                    "Int",
                                    72
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "sram__kernela0_ren": {
                            "modref": "corebit.const",
                            "modargs": {
                                "value": [
                                    "Bool",
                                    true
                                ]
                            }
                        },
                        "sub_conv_s1_r_z_conv_w___scan_dim_2_360": {
                            "genref": "coreir.sub",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "ub_hw_input_stencil_update_stream_in_reshape": {
                            "genref": "commonlib.reshape",
                            "genargs": {
                                "input_type": [
                                    "CoreIRType",
                                    [
                                        "Array",
                                        1,
                                        [
                                            "Array",
                                            1,
                                            [
                                                "Array",
                                                1,
                                                [
                                                    "Array",
                                                    16,
                                                    "BitIn"
                                                ]
                                            ]
                                        ]
                                    ]
                                ],
                                "output_type": [
                                    "CoreIRType",
                                    [
                                        "Array",
                                        1,
                                        [
                                            "Array",
                                            16,
                                            "Bit"
                                        ]
                                    ]
                                ]
                            }
                        },
                        "ub_hw_input_stencil_update_stream_out_reshape": {
                            "genref": "commonlib.transpose_reshape",
                            "genargs": {
                                "input_type": [
                                    "CoreIRType",
                                    [
                                        "Array",
                                        3,
                                        [
                                            "Array",
                                            16,
                                            "BitIn"
                                        ]
                                    ]
                                ],
                                "output_type": [
                                    "CoreIRType",
                                    [
                                        "Array",
                                        1,
                                        [
                                            "Array",
                                            1,
                                            [
                                                "Array",
                                                3,
                                                [
                                                    "Array",
                                                    16,
                                                    "Bit"
                                                ]
                                            ]
                                        ]
                                    ]
                                ]
                            }
                        },
                        "ub_hw_input_stencil_update_stream_wen": {
                            "modref": "corebit.const",
                            "modargs": {
                                "value": [
                                    "Bool",
                                    true
                                ]
                            }
                        },
                        "linebuffer_base": {
                            "genref": "commonlib.unified_buffer",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ],
                                "depth": [
                                    "Int",
                                    8192
                                ],
                                "logical_size": [
                                    "Json",
                                    {
                                        "capacity": [
                                            8192
                                        ]
                                    }
                                ],
                                "rate_matched": [
                                    "Bool",
                                    false
                                ],
                                "dimensionality": [
                                    "Int",
                                    5
                                ],
                                "iter_cnt": [
                                    "Int",
                                    95232
                                ],
                                "stencil_width": [
                                    "Int",
                                    0
                                ],
                                "stride_0": [
                                    "Int",
                                    1
                                ],
                                "range_0": [
                                    "Int",
                                    64
                                ],
                                "stride_1": [
                                    "Int",
                                    64
                                ],
                                "range_1": [
                                    "Int",
                                    3
                                ],
                                "stride_2": [
                                    "Int",
                                    4096
                                ],
                                "range_2": [
                                    "Int",
                                    2
                                ],
                                "stride_3": [
                                    "Int",
                                    0
                                ],
                                "range_3": [
                                    "Int",
                                    4
                                ],
                                "stride_4": [
                                    "Int",
                                    64
                                ],
                                "range_4": [
                                    "Int",
                                    62
                                ],
                                "input_stride_0": [
                                    "Int",
                                    1
                                ],
                                "input_range_0": [
                                    "Int",
                                    8192
                                ],
                                "chain_en": [
                                    "Bool",
                                    false
                                ],
                                "chain_idx": [
                                    "Int",
                                    0
                                ],
                                "output_starting_addrs": [
                                    "Json",
                                    {
                                        "output_start": [
                                            0
                                        ]
                                    }
                                ]
                            }
                        },
                        "linebuffer_bank_0_0": {
                            "genref": "coreir.reg",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "clk_posedge": [
                                    "Bool",
                                    true
                                ],
                                "init": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'hxxxx"
                                ]
                            }
                        },
                        "linebuffer_bank_0_1": {
                            "genref": "coreir.reg",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "clk_posedge": [
                                    "Bool",
                                    true
                                ],
                                "init": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'hxxxx"
                                ]
                            }
                        },
                        "linebuffer_base_flush": {
                            "modref": "corebit.const",
                            "modargs": {
                                "value": [
                                    "Bool",
                                    false
                                ]
                            }
                        }
                    },
                    "connections": [
                        [
                            "add_378_385_386.out",
                            "_conv_stencil0_mux1_0.in.data.0"
                        ],
                        [
                            "selslice_conv_stencil0_mux1_0.out",
                            "_conv_stencil0_mux1_0.in.sel"
                        ],
                        [
                            "_conv_stencil1_mux1_0.in.data.0",
                            "_conv_stencil0_mux1_0.out"
                        ],
                        [
                            "selslice_conv_stencil1_mux1_0.out",
                            "_conv_stencil1_mux1_0.in.sel"
                        ],
                        [
                            "_conv_stencil2_mux1_0.in.data.0",
                            "_conv_stencil1_mux1_0.out"
                        ],
                        [
                            "selslice_conv_stencil2_mux1_0.out",
                            "_conv_stencil2_mux1_0.in.sel"
                        ],
                        [
                            "self.out.0.0.0",
                            "_conv_stencil2_mux1_0.out"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.out.0.0.1",
                            "_hw_input_stencil1_mux1_0$1.in.data.0"
                        ],
                        [
                            "selslice_hw_input_stencil1_mux1_0$1.out",
                            "_hw_input_stencil1_mux1_0$1.in.sel"
                        ],
                        [
                            "_hw_input_stencil2_mux1_0$1.in.data.0",
                            "_hw_input_stencil1_mux1_0$1.out"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.out.0.0.2",
                            "_hw_input_stencil1_mux1_0$2.in.data.0"
                        ],
                        [
                            "selslice_hw_input_stencil1_mux1_0$2.out",
                            "_hw_input_stencil1_mux1_0$2.in.sel"
                        ],
                        [
                            "_hw_input_stencil2_mux1_0$2.in.data.0",
                            "_hw_input_stencil1_mux1_0$2.out"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.out.0.0.0",
                            "_hw_input_stencil1_mux1_0.in.data.0"
                        ],
                        [
                            "selslice_hw_input_stencil1_mux1_0.out",
                            "_hw_input_stencil1_mux1_0.in.sel"
                        ],
                        [
                            "_hw_input_stencil2_mux1_0.in.data.0",
                            "_hw_input_stencil1_mux1_0.out"
                        ],
                        [
                            "selslice_hw_input_stencil2_mux1_0$1.out",
                            "_hw_input_stencil2_mux1_0$1.in.sel"
                        ],
                        [
                            "mul_373_375_376.in1",
                            "_hw_input_stencil2_mux1_0$1.out"
                        ],
                        [
                            "selslice_hw_input_stencil2_mux1_0$2.out",
                            "_hw_input_stencil2_mux1_0$2.in.sel"
                        ],
                        [
                            "mul_382_384_385.in1",
                            "_hw_input_stencil2_mux1_0$2.out"
                        ],
                        [
                            "selslice_hw_input_stencil2_mux1_0.out",
                            "_hw_input_stencil2_mux1_0.in.sel"
                        ],
                        [
                            "mul_364_366_367.in1",
                            "_hw_input_stencil2_mux1_0.out"
                        ],
                        [
                            "sram__kernela0.wen",
                            "_kernela0_wen.out"
                        ],
                        [
                            "mul_kernel_s0_z9_352.out",
                            "add_352_351_353.in0"
                        ],
                        [
                            "mul_kernel_s0_w18_351.out",
                            "add_352_351_353.in1"
                        ],
                        [
                            "add_354_353_355.in1",
                            "add_352_351_353.out"
                        ],
                        [
                            "mul_kernel_s0_y3_354.out",
                            "add_354_353_355.in0"
                        ],
                        [
                            "add_kernel_s0_x_355_356.in1",
                            "add_354_353_355.out"
                        ],
                        [
                            "mul_conv_w___scan_dim_22_357.out",
                            "add_357_conv_s1_r_z_358.in0"
                        ],
                        [
                            "count__conv_s1_r_z.out",
                            "add_357_conv_s1_r_z_358.in1"
                        ],
                        [
                            "mul_3583_359.in0",
                            "add_357_conv_s1_r_z_358.out"
                        ],
                        [
                            "const0_0$1.out",
                            "add_361_367_368.in0"
                        ],
                        [
                            "mul_364_366_367.out",
                            "add_361_367_368.in1"
                        ],
                        [
                            "add_369_376_377.in0",
                            "add_361_367_368.out"
                        ],
                        [
                            "mul_373_375_376.out",
                            "add_369_376_377.in1"
                        ],
                        [
                            "add_378_385_386.in0",
                            "add_369_376_377.out"
                        ],
                        [
                            "mul_3703_371.out",
                            "add_3711_372.in0"
                        ],
                        [
                            "const1_1.out",
                            "add_3711_372.in1"
                        ],
                        [
                            "mul_382_384_385.out",
                            "add_378_385_386.in1"
                        ],
                        [
                            "mul_3793_380.out",
                            "add_3802_381.in0"
                        ],
                        [
                            "const2_2$1.out",
                            "add_3802_381.in1"
                        ],
                        [
                            "sram__kernela0.raddr",
                            "add_3802_381.out"
                        ],
                        [
                            "count__conv_s1_r_y.out",
                            "add_conv_s1_r_y_359_362.in0"
                        ],
                        [
                            "mul_3583_359.out",
                            "add_conv_s1_r_y_359_362.in1"
                        ],
                        [
                            "mul_3623_363.in0",
                            "add_conv_s1_r_y_359_362.out"
                        ],
                        [
                            "count__conv_s1_r_y.out",
                            "add_conv_s1_r_y_359_370.in0"
                        ],
                        [
                            "mul_3583_359.out",
                            "add_conv_s1_r_y_359_370.in1"
                        ],
                        [
                            "mul_3703_371.in0",
                            "add_conv_s1_r_y_359_370.out"
                        ],
                        [
                            "count__conv_s1_r_y.out",
                            "add_conv_s1_r_y_359_379.in0"
                        ],
                        [
                            "mul_3583_359.out",
                            "add_conv_s1_r_y_359_379.in1"
                        ],
                        [
                            "mul_3793_380.in0",
                            "add_conv_s1_r_y_359_379.out"
                        ],
                        [
                            "count__kernel_s0_x.out",
                            "add_kernel_s0_x_355_356.in0"
                        ],
                        [
                            "sram__kernela0.waddr",
                            "add_kernel_s0_x_355_356.out"
                        ],
                        [
                            "sram__kernela0.wdata",
                            "const0_0.out"
                        ],
                        [
                            "mul_kernel_s0_w18_351.in1",
                            "const18_18.out"
                        ],
                        [
                            "mul_conv_w___scan_dim_22_357.in1",
                            "const2_2.out"
                        ],
                        [
                            "mul_3583_359.in1",
                            "const3_3$1.out"
                        ],
                        [
                            "mul_3623_363.in1",
                            "const3_3$2.out"
                        ],
                        [
                            "mul_3703_371.in1",
                            "const3_3$3.out"
                        ],
                        [
                            "mul_3793_380.in1",
                            "const3_3$4.out"
                        ],
                        [
                            "mul_kernel_s0_y3_354.in1",
                            "const3_3.out"
                        ],
                        [
                            "mul_kernel_s0_z9_352.in1",
                            "const9_9.out"
                        ],
                        [
                            "selslice_hw_input_stencil1_mux1_0$1.in",
                            "count__conv_s1_r_y.out"
                        ],
                        [
                            "selslice_hw_input_stencil1_mux1_0$2.in",
                            "count__conv_s1_r_y.out"
                        ],
                        [
                            "selslice_hw_input_stencil1_mux1_0.in",
                            "count__conv_s1_r_y.out"
                        ],
                        [
                            "count__conv_s1_r_z.en",
                            "count__conv_s1_r_y.overflow"
                        ],
                        [
                            "self.reset",
                            "count__conv_s1_r_y.reset"
                        ],
                        [
                            "sub_conv_s1_r_z_conv_w___scan_dim_2_360.in0",
                            "count__conv_s1_r_z.out"
                        ],
                        [
                            "count__conv_x___scan_dim_0.en",
                            "count__conv_s1_r_z.overflow"
                        ],
                        [
                            "self.reset",
                            "count__conv_s1_r_z.reset"
                        ],
                        [
                            "count__conv_y___scan_dim_1.overflow",
                            "count__conv_w___scan_dim_2.en"
                        ],
                        [
                            "mul_conv_w___scan_dim_22_357.in0",
                            "count__conv_w___scan_dim_2.out"
                        ],
                        [
                            "sub_conv_s1_r_z_conv_w___scan_dim_2_360.in1",
                            "count__conv_w___scan_dim_2.out"
                        ],
                        [
                            "self.reset",
                            "count__conv_w___scan_dim_2.reset"
                        ],
                        [
                            "count__conv_y___scan_dim_1.en",
                            "count__conv_x___scan_dim_0.overflow"
                        ],
                        [
                            "self.reset",
                            "count__conv_x___scan_dim_0.reset"
                        ],
                        [
                            "self.reset",
                            "count__conv_y___scan_dim_1.reset"
                        ],
                        [
                            "count__hw_output_y___scan_dim_1.overflow",
                            "count__hw_output_w___scan_dim_2.en"
                        ],
                        [
                            "selslice_conv_stencil2_mux1_0.in",
                            "count__hw_output_w___scan_dim_2.out"
                        ],
                        [
                            "self.reset",
                            "count__hw_output_w___scan_dim_2.reset"
                        ],
                        [
                            "count__hw_output_x___scan_dim_0_wen.out",
                            "count__hw_output_x___scan_dim_0.en"
                        ],
                        [
                            "selslice_conv_stencil1_mux1_0.in",
                            "count__hw_output_x___scan_dim_0.out"
                        ],
                        [
                            "count__hw_output_y___scan_dim_1.en",
                            "count__hw_output_x___scan_dim_0.overflow"
                        ],
                        [
                            "self.reset",
                            "count__hw_output_x___scan_dim_0.reset"
                        ],
                        [
                            "selslice_conv_stencil0_mux1_0.in",
                            "count__hw_output_y___scan_dim_1.out"
                        ],
                        [
                            "self.reset",
                            "count__hw_output_y___scan_dim_1.reset"
                        ],
                        [
                            "count__kernel_s0_z.overflow",
                            "count__kernel_s0_w.en"
                        ],
                        [
                            "mul_kernel_s0_w18_351.in0",
                            "count__kernel_s0_w.out"
                        ],
                        [
                            "self.reset",
                            "count__kernel_s0_w.reset"
                        ],
                        [
                            "count__kernel_s0_x_wen.out",
                            "count__kernel_s0_x.en"
                        ],
                        [
                            "count__kernel_s0_y.en",
                            "count__kernel_s0_x.overflow"
                        ],
                        [
                            "self.reset",
                            "count__kernel_s0_x.reset"
                        ],
                        [
                            "mul_kernel_s0_y3_354.in0",
                            "count__kernel_s0_y.out"
                        ],
                        [
                            "count__kernel_s0_z.en",
                            "count__kernel_s0_y.overflow"
                        ],
                        [
                            "self.reset",
                            "count__kernel_s0_y.reset"
                        ],
                        [
                            "mul_kernel_s0_z9_352.in0",
                            "count__kernel_s0_z.out"
                        ],
                        [
                            "self.reset",
                            "count__kernel_s0_z.reset"
                        ],
                        [
                            "sram__kernela0.rdata",
                            "mul_364_366_367.in0"
                        ],
                        [
                            "sram__kernela0.rdata",
                            "mul_373_375_376.in0"
                        ],
                        [
                            "sram__kernela0.rdata",
                            "mul_382_384_385.in0"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_in_reshape.in",
                            "self.in.arg_0"
                        ],
                        [
                            "sub_conv_s1_r_z_conv_w___scan_dim_2_360.out",
                            "selslice_hw_input_stencil2_mux1_0$1.in"
                        ],
                        [
                            "sub_conv_s1_r_z_conv_w___scan_dim_2_360.out",
                            "selslice_hw_input_stencil2_mux1_0$2.in"
                        ],
                        [
                            "sub_conv_s1_r_z_conv_w___scan_dim_2_360.out",
                            "selslice_hw_input_stencil2_mux1_0.in"
                        ],
                        [
                            "sram__kernela0_ren.out",
                            "sram__kernela0.ren"
                        ],
                        [
                            "linebuffer_base.wen",
                            "ub_hw_input_stencil_update_stream_wen.out"
                        ],
                        [
                            "linebuffer_base.ren",
                            "ub_hw_input_stencil_update_stream_wen.out"
                        ],
                        [
                            "linebuffer_base.datain0",
                            "ub_hw_input_stencil_update_stream_in_reshape.out.0"
                        ],
                        [
                            "self.reset",
                            "linebuffer_base.reset"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.in.2",
                            "linebuffer_base.dataout0"
                        ],
                        [
                            "linebuffer_bank_0_0.in",
                            "linebuffer_base.dataout0"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.in.1",
                            "linebuffer_bank_0_0.out"
                        ],
                        [
                            "linebuffer_bank_0_1.in",
                            "linebuffer_bank_0_0.out"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.in.0",
                            "linebuffer_bank_0_1.out"
                        ],
                        [
                            "linebuffer_base_flush.out",
                            "linebuffer_base.flush"
                        ]
                    ]
                }
            }
        }
    }
}