Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 13:55:31 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/mul22/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  484         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (484)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (484)
5. checking no_input_delay (43)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (484)
--------------------------
 There are 484 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[17]/C
src20_reg[18]/C
src20_reg[19]/C
src20_reg[1]/C
src20_reg[20]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[12]/C
src21_reg[13]/C
src21_reg[14]/C
src21_reg[15]/C
src21_reg[16]/C
src21_reg[17]/C
src21_reg[18]/C
src21_reg[19]/C
src21_reg[1]/C
src21_reg[20]/C
src21_reg[21]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[11]/C
src22_reg[12]/C
src22_reg[13]/C
src22_reg[14]/C
src22_reg[15]/C
src22_reg[16]/C
src22_reg[17]/C
src22_reg[18]/C
src22_reg[19]/C
src22_reg[1]/C
src22_reg[20]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src23_reg[0]/C
src23_reg[10]/C
src23_reg[11]/C
src23_reg[12]/C
src23_reg[13]/C
src23_reg[14]/C
src23_reg[15]/C
src23_reg[16]/C
src23_reg[17]/C
src23_reg[18]/C
src23_reg[19]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src23_reg[8]/C
src23_reg[9]/C
src24_reg[0]/C
src24_reg[10]/C
src24_reg[11]/C
src24_reg[12]/C
src24_reg[13]/C
src24_reg[14]/C
src24_reg[15]/C
src24_reg[16]/C
src24_reg[17]/C
src24_reg[18]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src24_reg[8]/C
src24_reg[9]/C
src25_reg[0]/C
src25_reg[10]/C
src25_reg[11]/C
src25_reg[12]/C
src25_reg[13]/C
src25_reg[14]/C
src25_reg[15]/C
src25_reg[16]/C
src25_reg[17]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src25_reg[6]/C
src25_reg[7]/C
src25_reg[8]/C
src25_reg[9]/C
src26_reg[0]/C
src26_reg[10]/C
src26_reg[11]/C
src26_reg[12]/C
src26_reg[13]/C
src26_reg[14]/C
src26_reg[15]/C
src26_reg[16]/C
src26_reg[1]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src26_reg[5]/C
src26_reg[6]/C
src26_reg[7]/C
src26_reg[8]/C
src26_reg[9]/C
src27_reg[0]/C
src27_reg[10]/C
src27_reg[11]/C
src27_reg[12]/C
src27_reg[13]/C
src27_reg[14]/C
src27_reg[15]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src27_reg[4]/C
src27_reg[5]/C
src27_reg[6]/C
src27_reg[7]/C
src27_reg[8]/C
src27_reg[9]/C
src28_reg[0]/C
src28_reg[10]/C
src28_reg[11]/C
src28_reg[12]/C
src28_reg[13]/C
src28_reg[14]/C
src28_reg[1]/C
src28_reg[2]/C
src28_reg[3]/C
src28_reg[4]/C
src28_reg[5]/C
src28_reg[6]/C
src28_reg[7]/C
src28_reg[8]/C
src28_reg[9]/C
src29_reg[0]/C
src29_reg[10]/C
src29_reg[11]/C
src29_reg[12]/C
src29_reg[13]/C
src29_reg[1]/C
src29_reg[2]/C
src29_reg[3]/C
src29_reg[4]/C
src29_reg[5]/C
src29_reg[6]/C
src29_reg[7]/C
src29_reg[8]/C
src29_reg[9]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src30_reg[0]/C
src30_reg[10]/C
src30_reg[11]/C
src30_reg[12]/C
src30_reg[1]/C
src30_reg[2]/C
src30_reg[3]/C
src30_reg[4]/C
src30_reg[5]/C
src30_reg[6]/C
src30_reg[7]/C
src30_reg[8]/C
src30_reg[9]/C
src31_reg[0]/C
src31_reg[10]/C
src31_reg[11]/C
src31_reg[1]/C
src31_reg[2]/C
src31_reg[3]/C
src31_reg[4]/C
src31_reg[5]/C
src31_reg[6]/C
src31_reg[7]/C
src31_reg[8]/C
src31_reg[9]/C
src32_reg[0]/C
src32_reg[10]/C
src32_reg[1]/C
src32_reg[2]/C
src32_reg[3]/C
src32_reg[4]/C
src32_reg[5]/C
src32_reg[6]/C
src32_reg[7]/C
src32_reg[8]/C
src32_reg[9]/C
src33_reg[0]/C
src33_reg[1]/C
src33_reg[2]/C
src33_reg[3]/C
src33_reg[4]/C
src33_reg[5]/C
src33_reg[6]/C
src33_reg[7]/C
src33_reg[8]/C
src33_reg[9]/C
src34_reg[0]/C
src34_reg[1]/C
src34_reg[2]/C
src34_reg[3]/C
src34_reg[4]/C
src34_reg[5]/C
src34_reg[6]/C
src34_reg[7]/C
src34_reg[8]/C
src35_reg[0]/C
src35_reg[1]/C
src35_reg[2]/C
src35_reg[3]/C
src35_reg[4]/C
src35_reg[5]/C
src35_reg[6]/C
src35_reg[7]/C
src36_reg[0]/C
src36_reg[1]/C
src36_reg[2]/C
src36_reg[3]/C
src36_reg[4]/C
src36_reg[5]/C
src36_reg[6]/C
src37_reg[0]/C
src37_reg[1]/C
src37_reg[2]/C
src37_reg[3]/C
src37_reg[4]/C
src37_reg[5]/C
src38_reg[0]/C
src38_reg[1]/C
src38_reg[2]/C
src38_reg[3]/C
src38_reg[4]/C
src39_reg[0]/C
src39_reg[1]/C
src39_reg[2]/C
src39_reg[3]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src40_reg[0]/C
src40_reg[1]/C
src40_reg[2]/C
src41_reg[0]/C
src41_reg[1]/C
src42_reg[0]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (484)
--------------------------------------------------
 There are 484 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[17]/D
src20_reg[18]/D
src20_reg[19]/D
src20_reg[1]/D
src20_reg[20]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[12]/D
src21_reg[13]/D
src21_reg[14]/D
src21_reg[15]/D
src21_reg[16]/D
src21_reg[17]/D
src21_reg[18]/D
src21_reg[19]/D
src21_reg[1]/D
src21_reg[20]/D
src21_reg[21]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[11]/D
src22_reg[12]/D
src22_reg[13]/D
src22_reg[14]/D
src22_reg[15]/D
src22_reg[16]/D
src22_reg[17]/D
src22_reg[18]/D
src22_reg[19]/D
src22_reg[1]/D
src22_reg[20]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src23_reg[0]/D
src23_reg[10]/D
src23_reg[11]/D
src23_reg[12]/D
src23_reg[13]/D
src23_reg[14]/D
src23_reg[15]/D
src23_reg[16]/D
src23_reg[17]/D
src23_reg[18]/D
src23_reg[19]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src23_reg[8]/D
src23_reg[9]/D
src24_reg[0]/D
src24_reg[10]/D
src24_reg[11]/D
src24_reg[12]/D
src24_reg[13]/D
src24_reg[14]/D
src24_reg[15]/D
src24_reg[16]/D
src24_reg[17]/D
src24_reg[18]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src24_reg[8]/D
src24_reg[9]/D
src25_reg[0]/D
src25_reg[10]/D
src25_reg[11]/D
src25_reg[12]/D
src25_reg[13]/D
src25_reg[14]/D
src25_reg[15]/D
src25_reg[16]/D
src25_reg[17]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src25_reg[6]/D
src25_reg[7]/D
src25_reg[8]/D
src25_reg[9]/D
src26_reg[0]/D
src26_reg[10]/D
src26_reg[11]/D
src26_reg[12]/D
src26_reg[13]/D
src26_reg[14]/D
src26_reg[15]/D
src26_reg[16]/D
src26_reg[1]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src26_reg[5]/D
src26_reg[6]/D
src26_reg[7]/D
src26_reg[8]/D
src26_reg[9]/D
src27_reg[0]/D
src27_reg[10]/D
src27_reg[11]/D
src27_reg[12]/D
src27_reg[13]/D
src27_reg[14]/D
src27_reg[15]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src27_reg[4]/D
src27_reg[5]/D
src27_reg[6]/D
src27_reg[7]/D
src27_reg[8]/D
src27_reg[9]/D
src28_reg[0]/D
src28_reg[10]/D
src28_reg[11]/D
src28_reg[12]/D
src28_reg[13]/D
src28_reg[14]/D
src28_reg[1]/D
src28_reg[2]/D
src28_reg[3]/D
src28_reg[4]/D
src28_reg[5]/D
src28_reg[6]/D
src28_reg[7]/D
src28_reg[8]/D
src28_reg[9]/D
src29_reg[0]/D
src29_reg[10]/D
src29_reg[11]/D
src29_reg[12]/D
src29_reg[13]/D
src29_reg[1]/D
src29_reg[2]/D
src29_reg[3]/D
src29_reg[4]/D
src29_reg[5]/D
src29_reg[6]/D
src29_reg[7]/D
src29_reg[8]/D
src29_reg[9]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src30_reg[0]/D
src30_reg[10]/D
src30_reg[11]/D
src30_reg[12]/D
src30_reg[1]/D
src30_reg[2]/D
src30_reg[3]/D
src30_reg[4]/D
src30_reg[5]/D
src30_reg[6]/D
src30_reg[7]/D
src30_reg[8]/D
src30_reg[9]/D
src31_reg[0]/D
src31_reg[10]/D
src31_reg[11]/D
src31_reg[1]/D
src31_reg[2]/D
src31_reg[3]/D
src31_reg[4]/D
src31_reg[5]/D
src31_reg[6]/D
src31_reg[7]/D
src31_reg[8]/D
src31_reg[9]/D
src32_reg[0]/D
src32_reg[10]/D
src32_reg[1]/D
src32_reg[2]/D
src32_reg[3]/D
src32_reg[4]/D
src32_reg[5]/D
src32_reg[6]/D
src32_reg[7]/D
src32_reg[8]/D
src32_reg[9]/D
src33_reg[0]/D
src33_reg[1]/D
src33_reg[2]/D
src33_reg[3]/D
src33_reg[4]/D
src33_reg[5]/D
src33_reg[6]/D
src33_reg[7]/D
src33_reg[8]/D
src33_reg[9]/D
src34_reg[0]/D
src34_reg[1]/D
src34_reg[2]/D
src34_reg[3]/D
src34_reg[4]/D
src34_reg[5]/D
src34_reg[6]/D
src34_reg[7]/D
src34_reg[8]/D
src35_reg[0]/D
src35_reg[1]/D
src35_reg[2]/D
src35_reg[3]/D
src35_reg[4]/D
src35_reg[5]/D
src35_reg[6]/D
src35_reg[7]/D
src36_reg[0]/D
src36_reg[1]/D
src36_reg[2]/D
src36_reg[3]/D
src36_reg[4]/D
src36_reg[5]/D
src36_reg[6]/D
src37_reg[0]/D
src37_reg[1]/D
src37_reg[2]/D
src37_reg[3]/D
src37_reg[4]/D
src37_reg[5]/D
src38_reg[0]/D
src38_reg[1]/D
src38_reg[2]/D
src38_reg[3]/D
src38_reg[4]/D
src39_reg[0]/D
src39_reg[1]/D
src39_reg[2]/D
src39_reg[3]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src40_reg[0]/D
src40_reg[1]/D
src40_reg[2]/D
src41_reg[0]/D
src41_reg[1]/D
src42_reg[0]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (43)
-------------------------------
 There are 43 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src29_
src2_
src30_
src31_
src32_
src33_
src34_
src35_
src36_
src37_
src38_
src39_
src3_
src40_
src41_
src42_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst31[0]
dst32[0]
dst33[0]
dst34[0]
dst35[0]
dst36[0]
dst37[0]
dst38[0]
dst39[0]
dst3[0]
dst40[0]
dst41[0]
dst42[0]
dst43[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  528          inf        0.000                      0                  528           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           528 Endpoints
Min Delay           528 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst28[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.505ns  (logic 5.916ns (51.417%)  route 5.590ns (48.583%))
  Logic Levels:           17  (CARRY4=11 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.041     1.382    compressor/chain0_0/src0[0]
    SLICE_X2Y94                                                       r  compressor/chain0_0/lut2_prop0/I0
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.097     1.479 r  compressor/chain0_0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.479    compressor/chain0_0/prop[0]
    SLICE_X2Y94                                                       r  compressor/chain0_0/carry4_inst0/S[0]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.858 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.858    compressor/chain0_0/carryout[3]
    SLICE_X2Y95                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.950 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.950    compressor/chain0_0/carryout[7]
    SLICE_X2Y96                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.042 r  compressor/chain0_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.042    compressor/chain0_0/carryout[11]
    SLICE_X2Y97                                                       r  compressor/chain0_0/carry4_inst3/CI
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.199 r  compressor/chain0_0/carry4_inst3/O[0]
                         net (fo=4, routed)           0.962     3.162    compressor/chain1_1/lut6_2_inst6/I0
    SLICE_X4Y95                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I0
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.209     3.371 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.371    compressor/chain1_1/prop[6]
    SLICE_X4Y95                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.672 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.672    compressor/chain1_1/carryout[7]
    SLICE_X4Y96                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.906 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=4, routed)           0.720     4.626    compressor/chain2_2/src2[0]
    SLICE_X6Y99                                                       r  compressor/chain2_2/lut4_prop3/I0
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.234     4.860 r  compressor/chain2_2/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.860    compressor/chain2_2/prop[3]
    SLICE_X6Y99                                                       r  compressor/chain2_2/carry4_inst0/S[3]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.144 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.001     5.145    compressor/chain2_2/carryout[3]
    SLICE_X6Y100                                                      r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.302 r  compressor/chain2_2/carry4_inst1/O[0]
                         net (fo=2, routed)           0.738     6.040    compressor/chain3_0/lut5_gene25_0[4]
    SLICE_X4Y99                                                       r  compressor/chain3_0/lut2_prop9/I1
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.209     6.249 r  compressor/chain3_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     6.249    compressor/chain3_0/prop[9]
    SLICE_X4Y99                                                       r  compressor/chain3_0/carry4_inst2/S[1]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.661 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.001     6.662    compressor/chain3_0/carryout[11]
    SLICE_X4Y100                                                      r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.751 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.751    compressor/chain3_0/carryout[15]
    SLICE_X4Y101                                                      r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.981 r  compressor/chain3_0/carry4_inst4/O[1]
                         net (fo=1, routed)           2.126     9.107    dst28_OBUF[0]
    T15                                                               r  dst28_OBUF[0]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         2.399    11.505 r  dst28_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.505    dst28[0]
    T15                                                               r  dst28[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.472ns  (logic 5.869ns (51.161%)  route 5.603ns (48.839%))
  Logic Levels:           17  (CARRY4=11 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.041     1.382    compressor/chain0_0/src0[0]
    SLICE_X2Y94                                                       r  compressor/chain0_0/lut2_prop0/I0
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.097     1.479 r  compressor/chain0_0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.479    compressor/chain0_0/prop[0]
    SLICE_X2Y94                                                       r  compressor/chain0_0/carry4_inst0/S[0]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.858 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.858    compressor/chain0_0/carryout[3]
    SLICE_X2Y95                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.950 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.950    compressor/chain0_0/carryout[7]
    SLICE_X2Y96                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.042 r  compressor/chain0_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.042    compressor/chain0_0/carryout[11]
    SLICE_X2Y97                                                       r  compressor/chain0_0/carry4_inst3/CI
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.199 r  compressor/chain0_0/carry4_inst3/O[0]
                         net (fo=4, routed)           0.962     3.162    compressor/chain1_1/lut6_2_inst6/I0
    SLICE_X4Y95                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I0
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.209     3.371 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.371    compressor/chain1_1/prop[6]
    SLICE_X4Y95                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.672 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.672    compressor/chain1_1/carryout[7]
    SLICE_X4Y96                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.906 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=4, routed)           0.720     4.626    compressor/chain2_2/src2[0]
    SLICE_X6Y99                                                       r  compressor/chain2_2/lut4_prop3/I0
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.234     4.860 r  compressor/chain2_2/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.860    compressor/chain2_2/prop[3]
    SLICE_X6Y99                                                       r  compressor/chain2_2/carry4_inst0/S[3]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.144 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.001     5.145    compressor/chain2_2/carryout[3]
    SLICE_X6Y100                                                      r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.302 r  compressor/chain2_2/carry4_inst1/O[0]
                         net (fo=2, routed)           0.738     6.040    compressor/chain3_0/lut5_gene25_0[4]
    SLICE_X4Y99                                                       r  compressor/chain3_0/lut2_prop9/I1
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.209     6.249 r  compressor/chain3_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     6.249    compressor/chain3_0/prop[9]
    SLICE_X4Y99                                                       r  compressor/chain3_0/carry4_inst2/S[1]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.661 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.001     6.662    compressor/chain3_0/carryout[11]
    SLICE_X4Y100                                                      r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.751 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.751    compressor/chain3_0/carryout[15]
    SLICE_X4Y101                                                      r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.932 r  compressor/chain3_0/carry4_inst4/O[2]
                         net (fo=1, routed)           2.139     9.071    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.401    11.472 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.472    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst27[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.440ns  (logic 5.826ns (50.930%)  route 5.614ns (49.070%))
  Logic Levels:           17  (CARRY4=11 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.041     1.382    compressor/chain0_0/src0[0]
    SLICE_X2Y94                                                       r  compressor/chain0_0/lut2_prop0/I0
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.097     1.479 r  compressor/chain0_0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.479    compressor/chain0_0/prop[0]
    SLICE_X2Y94                                                       r  compressor/chain0_0/carry4_inst0/S[0]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.858 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.858    compressor/chain0_0/carryout[3]
    SLICE_X2Y95                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.950 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.950    compressor/chain0_0/carryout[7]
    SLICE_X2Y96                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.042 r  compressor/chain0_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.042    compressor/chain0_0/carryout[11]
    SLICE_X2Y97                                                       r  compressor/chain0_0/carry4_inst3/CI
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.199 r  compressor/chain0_0/carry4_inst3/O[0]
                         net (fo=4, routed)           0.962     3.162    compressor/chain1_1/lut6_2_inst6/I0
    SLICE_X4Y95                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I0
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.209     3.371 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.371    compressor/chain1_1/prop[6]
    SLICE_X4Y95                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.672 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.672    compressor/chain1_1/carryout[7]
    SLICE_X4Y96                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.906 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=4, routed)           0.720     4.626    compressor/chain2_2/src2[0]
    SLICE_X6Y99                                                       r  compressor/chain2_2/lut4_prop3/I0
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.234     4.860 r  compressor/chain2_2/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.860    compressor/chain2_2/prop[3]
    SLICE_X6Y99                                                       r  compressor/chain2_2/carry4_inst0/S[3]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.144 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.001     5.145    compressor/chain2_2/carryout[3]
    SLICE_X6Y100                                                      r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.302 r  compressor/chain2_2/carry4_inst1/O[0]
                         net (fo=2, routed)           0.738     6.040    compressor/chain3_0/lut5_gene25_0[4]
    SLICE_X4Y99                                                       r  compressor/chain3_0/lut2_prop9/I1
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.209     6.249 r  compressor/chain3_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     6.249    compressor/chain3_0/prop[9]
    SLICE_X4Y99                                                       r  compressor/chain3_0/carry4_inst2/S[1]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.661 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.001     6.662    compressor/chain3_0/carryout[11]
    SLICE_X4Y100                                                      r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.751 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.751    compressor/chain3_0/carryout[15]
    SLICE_X4Y101                                                      r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.910 r  compressor/chain3_0/carry4_inst4/O[0]
                         net (fo=1, routed)           2.150     9.060    dst27_OBUF[0]
    R16                                                               r  dst27_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.380    11.440 r  dst27_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.440    dst27[0]
    R16                                                               r  dst27[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.435ns  (logic 5.820ns (50.898%)  route 5.615ns (49.102%))
  Logic Levels:           16  (CARRY4=10 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.041     1.382    compressor/chain0_0/src0[0]
    SLICE_X2Y94                                                       r  compressor/chain0_0/lut2_prop0/I0
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.097     1.479 r  compressor/chain0_0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.479    compressor/chain0_0/prop[0]
    SLICE_X2Y94                                                       r  compressor/chain0_0/carry4_inst0/S[0]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.858 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.858    compressor/chain0_0/carryout[3]
    SLICE_X2Y95                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.950 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.950    compressor/chain0_0/carryout[7]
    SLICE_X2Y96                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.042 r  compressor/chain0_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.042    compressor/chain0_0/carryout[11]
    SLICE_X2Y97                                                       r  compressor/chain0_0/carry4_inst3/CI
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.199 r  compressor/chain0_0/carry4_inst3/O[0]
                         net (fo=4, routed)           0.962     3.162    compressor/chain1_1/lut6_2_inst6/I0
    SLICE_X4Y95                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I0
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.209     3.371 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.371    compressor/chain1_1/prop[6]
    SLICE_X4Y95                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.672 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.672    compressor/chain1_1/carryout[7]
    SLICE_X4Y96                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.906 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=4, routed)           0.720     4.626    compressor/chain2_2/src2[0]
    SLICE_X6Y99                                                       r  compressor/chain2_2/lut4_prop3/I0
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.234     4.860 r  compressor/chain2_2/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.860    compressor/chain2_2/prop[3]
    SLICE_X6Y99                                                       r  compressor/chain2_2/carry4_inst0/S[3]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.144 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.001     5.145    compressor/chain2_2/carryout[3]
    SLICE_X6Y100                                                      r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.302 r  compressor/chain2_2/carry4_inst1/O[0]
                         net (fo=2, routed)           0.738     6.040    compressor/chain3_0/lut5_gene25_0[4]
    SLICE_X4Y99                                                       r  compressor/chain3_0/lut2_prop9/I1
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.209     6.249 r  compressor/chain3_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     6.249    compressor/chain3_0/prop[9]
    SLICE_X4Y99                                                       r  compressor/chain3_0/carry4_inst2/S[1]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.661 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.001     6.662    compressor/chain3_0/carryout[11]
    SLICE_X4Y100                                                      r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.892 r  compressor/chain3_0/carry4_inst3/O[1]
                         net (fo=1, routed)           2.151     9.043    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.392    11.435 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.435    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.388ns  (logic 5.755ns (50.539%)  route 5.633ns (49.461%))
  Logic Levels:           16  (CARRY4=10 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.041     1.382    compressor/chain0_0/src0[0]
    SLICE_X2Y94                                                       r  compressor/chain0_0/lut2_prop0/I0
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.097     1.479 r  compressor/chain0_0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.479    compressor/chain0_0/prop[0]
    SLICE_X2Y94                                                       r  compressor/chain0_0/carry4_inst0/S[0]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.858 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.858    compressor/chain0_0/carryout[3]
    SLICE_X2Y95                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.950 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.950    compressor/chain0_0/carryout[7]
    SLICE_X2Y96                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.042 r  compressor/chain0_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.042    compressor/chain0_0/carryout[11]
    SLICE_X2Y97                                                       r  compressor/chain0_0/carry4_inst3/CI
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.199 r  compressor/chain0_0/carry4_inst3/O[0]
                         net (fo=4, routed)           0.962     3.162    compressor/chain1_1/lut6_2_inst6/I0
    SLICE_X4Y95                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I0
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.209     3.371 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.371    compressor/chain1_1/prop[6]
    SLICE_X4Y95                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.672 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.672    compressor/chain1_1/carryout[7]
    SLICE_X4Y96                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.906 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=4, routed)           0.720     4.626    compressor/chain2_2/src2[0]
    SLICE_X6Y99                                                       r  compressor/chain2_2/lut4_prop3/I0
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.234     4.860 r  compressor/chain2_2/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.860    compressor/chain2_2/prop[3]
    SLICE_X6Y99                                                       r  compressor/chain2_2/carry4_inst0/S[3]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.144 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.001     5.145    compressor/chain2_2/carryout[3]
    SLICE_X6Y100                                                      r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.302 r  compressor/chain2_2/carry4_inst1/O[0]
                         net (fo=2, routed)           0.738     6.040    compressor/chain3_0/lut5_gene25_0[4]
    SLICE_X4Y99                                                       r  compressor/chain3_0/lut2_prop9/I1
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.209     6.249 r  compressor/chain3_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     6.249    compressor/chain3_0/prop[9]
    SLICE_X4Y99                                                       r  compressor/chain3_0/carry4_inst2/S[1]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.661 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.001     6.662    compressor/chain3_0/carryout[11]
    SLICE_X4Y100                                                      r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.821 r  compressor/chain3_0/carry4_inst3/O[0]
                         net (fo=1, routed)           2.169     8.990    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.398    11.388 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.388    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst35[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.383ns  (logic 5.988ns (52.607%)  route 5.395ns (47.392%))
  Logic Levels:           19  (CARRY4=13 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.041     1.382    compressor/chain0_0/src0[0]
    SLICE_X2Y94                                                       r  compressor/chain0_0/lut2_prop0/I0
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.097     1.479 r  compressor/chain0_0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.479    compressor/chain0_0/prop[0]
    SLICE_X2Y94                                                       r  compressor/chain0_0/carry4_inst0/S[0]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.858 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.858    compressor/chain0_0/carryout[3]
    SLICE_X2Y95                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.950 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.950    compressor/chain0_0/carryout[7]
    SLICE_X2Y96                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.042 r  compressor/chain0_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.042    compressor/chain0_0/carryout[11]
    SLICE_X2Y97                                                       r  compressor/chain0_0/carry4_inst3/CI
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.199 r  compressor/chain0_0/carry4_inst3/O[0]
                         net (fo=4, routed)           0.962     3.162    compressor/chain1_1/lut6_2_inst6/I0
    SLICE_X4Y95                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I0
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.209     3.371 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.371    compressor/chain1_1/prop[6]
    SLICE_X4Y95                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.672 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.672    compressor/chain1_1/carryout[7]
    SLICE_X4Y96                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.906 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=4, routed)           0.720     4.626    compressor/chain2_2/src2[0]
    SLICE_X6Y99                                                       r  compressor/chain2_2/lut4_prop3/I0
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.234     4.860 r  compressor/chain2_2/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.860    compressor/chain2_2/prop[3]
    SLICE_X6Y99                                                       r  compressor/chain2_2/carry4_inst0/S[3]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.144 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.001     5.145    compressor/chain2_2/carryout[3]
    SLICE_X6Y100                                                      r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.302 r  compressor/chain2_2/carry4_inst1/O[0]
                         net (fo=2, routed)           0.738     6.040    compressor/chain3_0/lut5_gene25_0[4]
    SLICE_X4Y99                                                       r  compressor/chain3_0/lut2_prop9/I1
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.209     6.249 r  compressor/chain3_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     6.249    compressor/chain3_0/prop[9]
    SLICE_X4Y99                                                       r  compressor/chain3_0/carry4_inst2/S[1]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.661 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.001     6.662    compressor/chain3_0/carryout[11]
    SLICE_X4Y100                                                      r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.751 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.751    compressor/chain3_0/carryout[15]
    SLICE_X4Y101                                                      r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.840 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.840    compressor/chain3_0/carryout[19]
    SLICE_X4Y102                                                      r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.929 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.929    compressor/chain3_0/carryout[23]
    SLICE_X4Y103                                                      r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.088 r  compressor/chain3_0/carry4_inst6/O[0]
                         net (fo=1, routed)           1.931     9.019    dst35_OBUF[0]
    M16                                                               r  dst35_OBUF[0]_inst/I
    M16                  OBUF (Prop_obuf_I_O)         2.364    11.383 r  dst35_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.383    dst35[0]
    M16                                                               r  dst35[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.376ns  (logic 5.623ns (49.425%)  route 5.753ns (50.575%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.041     1.382    compressor/chain0_0/src0[0]
    SLICE_X2Y94                                                       r  compressor/chain0_0/lut2_prop0/I0
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.097     1.479 r  compressor/chain0_0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.479    compressor/chain0_0/prop[0]
    SLICE_X2Y94                                                       r  compressor/chain0_0/carry4_inst0/S[0]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.858 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.858    compressor/chain0_0/carryout[3]
    SLICE_X2Y95                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.950 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.950    compressor/chain0_0/carryout[7]
    SLICE_X2Y96                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.042 r  compressor/chain0_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.042    compressor/chain0_0/carryout[11]
    SLICE_X2Y97                                                       r  compressor/chain0_0/carry4_inst3/CI
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.199 r  compressor/chain0_0/carry4_inst3/O[0]
                         net (fo=4, routed)           0.962     3.162    compressor/chain1_1/lut6_2_inst6/I0
    SLICE_X4Y95                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I0
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.209     3.371 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.371    compressor/chain1_1/prop[6]
    SLICE_X4Y95                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.672 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.672    compressor/chain1_1/carryout[7]
    SLICE_X4Y96                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.906 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=4, routed)           0.720     4.626    compressor/chain2_2/src2[0]
    SLICE_X6Y99                                                       r  compressor/chain2_2/lut4_prop3/I0
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.234     4.860 r  compressor/chain2_2/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.860    compressor/chain2_2/prop[3]
    SLICE_X6Y99                                                       r  compressor/chain2_2/carry4_inst0/S[3]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.144 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.001     5.145    compressor/chain2_2/carryout[3]
    SLICE_X6Y100                                                      r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.302 r  compressor/chain2_2/carry4_inst1/O[0]
                         net (fo=2, routed)           0.738     6.040    compressor/chain3_0/lut5_gene25_0[4]
    SLICE_X4Y99                                                       r  compressor/chain3_0/lut2_prop9/I1
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.209     6.249 r  compressor/chain3_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     6.249    compressor/chain3_0/prop[9]
    SLICE_X4Y99                                                       r  compressor/chain3_0/carry4_inst2/S[1]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     6.681 r  compressor/chain3_0/carry4_inst2/O[2]
                         net (fo=1, routed)           2.290     8.971    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.405    11.376 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.376    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst36[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.365ns  (logic 6.074ns (53.444%)  route 5.291ns (46.556%))
  Logic Levels:           19  (CARRY4=13 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.041     1.382    compressor/chain0_0/src0[0]
    SLICE_X2Y94                                                       r  compressor/chain0_0/lut2_prop0/I0
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.097     1.479 r  compressor/chain0_0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.479    compressor/chain0_0/prop[0]
    SLICE_X2Y94                                                       r  compressor/chain0_0/carry4_inst0/S[0]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.858 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.858    compressor/chain0_0/carryout[3]
    SLICE_X2Y95                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.950 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.950    compressor/chain0_0/carryout[7]
    SLICE_X2Y96                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.042 r  compressor/chain0_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.042    compressor/chain0_0/carryout[11]
    SLICE_X2Y97                                                       r  compressor/chain0_0/carry4_inst3/CI
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.199 r  compressor/chain0_0/carry4_inst3/O[0]
                         net (fo=4, routed)           0.962     3.162    compressor/chain1_1/lut6_2_inst6/I0
    SLICE_X4Y95                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I0
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.209     3.371 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.371    compressor/chain1_1/prop[6]
    SLICE_X4Y95                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.672 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.672    compressor/chain1_1/carryout[7]
    SLICE_X4Y96                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.906 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=4, routed)           0.720     4.626    compressor/chain2_2/src2[0]
    SLICE_X6Y99                                                       r  compressor/chain2_2/lut4_prop3/I0
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.234     4.860 r  compressor/chain2_2/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.860    compressor/chain2_2/prop[3]
    SLICE_X6Y99                                                       r  compressor/chain2_2/carry4_inst0/S[3]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.144 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.001     5.145    compressor/chain2_2/carryout[3]
    SLICE_X6Y100                                                      r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.302 r  compressor/chain2_2/carry4_inst1/O[0]
                         net (fo=2, routed)           0.738     6.040    compressor/chain3_0/lut5_gene25_0[4]
    SLICE_X4Y99                                                       r  compressor/chain3_0/lut2_prop9/I1
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.209     6.249 r  compressor/chain3_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     6.249    compressor/chain3_0/prop[9]
    SLICE_X4Y99                                                       r  compressor/chain3_0/carry4_inst2/S[1]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.661 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.001     6.662    compressor/chain3_0/carryout[11]
    SLICE_X4Y100                                                      r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.751 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.751    compressor/chain3_0/carryout[15]
    SLICE_X4Y101                                                      r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.840 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.840    compressor/chain3_0/carryout[19]
    SLICE_X4Y102                                                      r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.929 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.929    compressor/chain3_0/carryout[23]
    SLICE_X4Y103                                                      r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.159 r  compressor/chain3_0/carry4_inst6/O[1]
                         net (fo=1, routed)           1.827     8.986    dst36_OBUF[0]
    P18                                                               r  dst36_OBUF[0]_inst/I
    P18                  OBUF (Prop_obuf_I_O)         2.379    11.365 r  dst36_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.365    dst36[0]
    P18                                                               r  dst36[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst31[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.357ns  (logic 5.926ns (52.178%)  route 5.431ns (47.822%))
  Logic Levels:           18  (CARRY4=12 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.041     1.382    compressor/chain0_0/src0[0]
    SLICE_X2Y94                                                       r  compressor/chain0_0/lut2_prop0/I0
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.097     1.479 r  compressor/chain0_0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.479    compressor/chain0_0/prop[0]
    SLICE_X2Y94                                                       r  compressor/chain0_0/carry4_inst0/S[0]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.858 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.858    compressor/chain0_0/carryout[3]
    SLICE_X2Y95                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.950 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.950    compressor/chain0_0/carryout[7]
    SLICE_X2Y96                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.042 r  compressor/chain0_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.042    compressor/chain0_0/carryout[11]
    SLICE_X2Y97                                                       r  compressor/chain0_0/carry4_inst3/CI
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.199 r  compressor/chain0_0/carry4_inst3/O[0]
                         net (fo=4, routed)           0.962     3.162    compressor/chain1_1/lut6_2_inst6/I0
    SLICE_X4Y95                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I0
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.209     3.371 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.371    compressor/chain1_1/prop[6]
    SLICE_X4Y95                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.672 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.672    compressor/chain1_1/carryout[7]
    SLICE_X4Y96                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.906 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=4, routed)           0.720     4.626    compressor/chain2_2/src2[0]
    SLICE_X6Y99                                                       r  compressor/chain2_2/lut4_prop3/I0
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.234     4.860 r  compressor/chain2_2/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.860    compressor/chain2_2/prop[3]
    SLICE_X6Y99                                                       r  compressor/chain2_2/carry4_inst0/S[3]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.144 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.001     5.145    compressor/chain2_2/carryout[3]
    SLICE_X6Y100                                                      r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.302 r  compressor/chain2_2/carry4_inst1/O[0]
                         net (fo=2, routed)           0.738     6.040    compressor/chain3_0/lut5_gene25_0[4]
    SLICE_X4Y99                                                       r  compressor/chain3_0/lut2_prop9/I1
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.209     6.249 r  compressor/chain3_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     6.249    compressor/chain3_0/prop[9]
    SLICE_X4Y99                                                       r  compressor/chain3_0/carry4_inst2/S[1]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.661 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.001     6.662    compressor/chain3_0/carryout[11]
    SLICE_X4Y100                                                      r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.751 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.751    compressor/chain3_0/carryout[15]
    SLICE_X4Y101                                                      r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.840 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.840    compressor/chain3_0/carryout[19]
    SLICE_X4Y102                                                      r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.999 r  compressor/chain3_0/carry4_inst5/O[0]
                         net (fo=1, routed)           1.967     8.966    dst31_OBUF[0]
    R17                                                               r  dst31_OBUF[0]_inst/I
    R17                  OBUF (Prop_obuf_I_O)         2.391    11.357 r  dst31_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.357    dst31[0]
    R17                                                               r  dst31[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst43[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.334ns  (logic 6.208ns (54.772%)  route 5.126ns (45.228%))
  Logic Levels:           21  (CARRY4=15 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.041     1.382    compressor/chain0_0/src0[0]
    SLICE_X2Y94                                                       r  compressor/chain0_0/lut2_prop0/I0
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.097     1.479 r  compressor/chain0_0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.479    compressor/chain0_0/prop[0]
    SLICE_X2Y94                                                       r  compressor/chain0_0/carry4_inst0/S[0]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.858 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.858    compressor/chain0_0/carryout[3]
    SLICE_X2Y95                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.950 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.950    compressor/chain0_0/carryout[7]
    SLICE_X2Y96                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.042 r  compressor/chain0_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.042    compressor/chain0_0/carryout[11]
    SLICE_X2Y97                                                       r  compressor/chain0_0/carry4_inst3/CI
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.199 r  compressor/chain0_0/carry4_inst3/O[0]
                         net (fo=4, routed)           0.962     3.162    compressor/chain1_1/lut6_2_inst6/I0
    SLICE_X4Y95                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I0
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.209     3.371 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.371    compressor/chain1_1/prop[6]
    SLICE_X4Y95                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.672 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.672    compressor/chain1_1/carryout[7]
    SLICE_X4Y96                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.906 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=4, routed)           0.720     4.626    compressor/chain2_2/src2[0]
    SLICE_X6Y99                                                       r  compressor/chain2_2/lut4_prop3/I0
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.234     4.860 r  compressor/chain2_2/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.860    compressor/chain2_2/prop[3]
    SLICE_X6Y99                                                       r  compressor/chain2_2/carry4_inst0/S[3]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.144 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.001     5.145    compressor/chain2_2/carryout[3]
    SLICE_X6Y100                                                      r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.302 r  compressor/chain2_2/carry4_inst1/O[0]
                         net (fo=2, routed)           0.738     6.040    compressor/chain3_0/lut5_gene25_0[4]
    SLICE_X4Y99                                                       r  compressor/chain3_0/lut2_prop9/I1
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.209     6.249 r  compressor/chain3_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     6.249    compressor/chain3_0/prop[9]
    SLICE_X4Y99                                                       r  compressor/chain3_0/carry4_inst2/S[1]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.661 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.001     6.662    compressor/chain3_0/carryout[11]
    SLICE_X4Y100                                                      r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.751 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.751    compressor/chain3_0/carryout[15]
    SLICE_X4Y101                                                      r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.840 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.840    compressor/chain3_0/carryout[19]
    SLICE_X4Y102                                                      r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.929 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.929    compressor/chain3_0/carryout[23]
    SLICE_X4Y103                                                      r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.018 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     7.018    compressor/chain3_0/carryout[27]
    SLICE_X4Y104                                                      r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.107 r  compressor/chain3_0/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     7.107    compressor/chain3_0/carryout[31]
    SLICE_X4Y105                                                      r  compressor/chain3_0/carry4_inst8/CI
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.266 r  compressor/chain3_0/carry4_inst8/O[0]
                         net (fo=1, routed)           1.663     8.928    dst43_OBUF[0]
    R13                                                               r  dst43_OBUF[0]_inst/I
    R13                  OBUF (Prop_obuf_I_O)         2.406    11.334 r  dst43_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.334    dst43[0]
    R13                                                               r  dst43[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src31_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src31_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.240%)  route 0.068ns (34.760%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE                         0.000     0.000 r  src31_reg[6]/C
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src31_reg[6]/Q
                         net (fo=5, routed)           0.068     0.196    src31[6]
    SLICE_X8Y103         FDRE                                         r  src31_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.128ns (63.739%)  route 0.073ns (36.261%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE                         0.000     0.000 r  src10_reg[9]/C
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src10_reg[9]/Q
                         net (fo=5, routed)           0.073     0.201    src10[9]
    SLICE_X9Y92          FDRE                                         r  src10_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src24_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src24_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.460%)  route 0.065ns (31.540%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  src24_reg[10]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src24_reg[10]/Q
                         net (fo=2, routed)           0.065     0.206    src24[10]
    SLICE_X0Y101         FDRE                                         r  src24_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src19_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.788%)  route 0.061ns (27.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE                         0.000     0.000 r  src19_reg[10]/C
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src19_reg[10]/Q
                         net (fo=5, routed)           0.061     0.225    src19[10]
    SLICE_X9Y100         FDRE                                         r  src19_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.164ns (70.079%)  route 0.070ns (29.921%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE                         0.000     0.000 r  src11_reg[2]/C
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src11_reg[2]/Q
                         net (fo=5, routed)           0.070     0.234    src11[2]
    SLICE_X3Y96          FDRE                                         r  src11_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE                         0.000     0.000 r  src9_reg[1]/C
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[1]/Q
                         net (fo=5, routed)           0.113     0.241    src9[1]
    SLICE_X3Y96          FDRE                                         r  src9_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src40_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src40_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.411%)  route 0.105ns (42.589%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE                         0.000     0.000 r  src40_reg[1]/C
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src40_reg[1]/Q
                         net (fo=7, routed)           0.105     0.246    src40[1]
    SLICE_X0Y105         FDRE                                         r  src40_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src21_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (51.953%)  route 0.118ns (48.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE                         0.000     0.000 r  src21_reg[13]/C
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src21_reg[13]/Q
                         net (fo=3, routed)           0.118     0.246    src21[13]
    SLICE_X9Y98          FDRE                                         r  src21_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src22_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src22_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.961%)  route 0.107ns (43.039%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE                         0.000     0.000 r  src22_reg[19]/C
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src22_reg[19]/Q
                         net (fo=5, routed)           0.107     0.248    src22[19]
    SLICE_X3Y100         FDRE                                         r  src22_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src32_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src32_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.571%)  route 0.108ns (43.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE                         0.000     0.000 r  src32_reg[7]/C
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src32_reg[7]/Q
                         net (fo=3, routed)           0.108     0.249    src32[7]
    SLICE_X7Y106         FDRE                                         r  src32_reg[8]/D
  -------------------------------------------------------------------    -------------------





