{"vcs1":{"timestamp_begin":1711620809.209122549, "rt":1.22, "ut":0.25, "st":0.19}}
{"vcselab":{"timestamp_begin":1711620810.501497585, "rt":0.86, "ut":0.29, "st":0.13}}
{"link":{"timestamp_begin":1711620811.434550135, "rt":0.42, "ut":0.16, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711620808.549066891}
{"VCS_COMP_START_TIME": 1711620808.549066891}
{"VCS_COMP_END_TIME": 1711620813.070755395}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329640}}
{"stitch_vcselab": {"peak_mem": 215176}}
