0.6
2019.1
May 24 2019
15:06:07
D:/USTC/CA2021_labs/new_lab3/new_lab3.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sim_1/imports/lab3/CPUSrcCode/Testbench/cpu_tb.v,1621649765,verilog,,,,cpu_tb,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/ASM-Benchmark/generate_inst/InstructionCache.v,1621652054,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/MEMSegReg.v,,InstructionCache,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv,1621649548,systemVerilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv,,cache,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv,1620431370,systemVerilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/mem.sv,,main_mem,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/mem.sv,1621650407,systemVerilog,,,,mem,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/ALU.v,1620545313,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/BranchDecisionMaking.v,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/Parameters.v,ALU;CSRALU,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/BranchDecisionMaking.v,1620545102,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/ControlUnit.v,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/Parameters.v,BranchDecisionMaking,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/ControlUnit.v,1620545118,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/DataExt.v,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/Parameters.v,ControlUnit,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/DataExt.v,1620545131,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/EXSegReg.v,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/Parameters.v,DataExt,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/EXSegReg.v,1620545145,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/HarzardUnit.v,,EXSegReg,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/HarzardUnit.v,1620545160,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/IDSegReg.v,,HarzardUnit,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/IDSegReg.v,1621652362,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/IFSegReg.v,,IDSegReg,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/IFSegReg.v,1620545183,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/ImmOperandUnit.v,,IFSegReg,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/ImmOperandUnit.v,1620545195,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/ASM-Benchmark/generate_inst/InstructionCache.v,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/Parameters.v,ImmOperandUnit,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/MEMSegReg.v,1620545207,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/NPC_Generator.v,,MEMSegReg,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/NPC_Generator.v,1620545232,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/RV32Core.v,,NPC_Generator,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/Parameters.v,1620545243,verilog,,,,,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/RV32Core.v,1621652827,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/RegisterFile.v,,RV32Core,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/RegisterFile.v,1620545260,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/WBSegReg.v,,CSRRegisterFile;RegisterFile,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/WBSegReg.v,1621651305,verilog,,,,WBSegReg,,,,,,,,
