{
  "processor": "Hitachi H8/500",
  "manufacturer": "Hitachi",
  "year": 1990,
  "schema_version": "1.0",
  "source": "H8/500 Programming Manual (Hitachi); H8/500 Series Hardware Manual",
  "instruction_count": 59,
  "instructions": [
    {"mnemonic": "ADD.B_reg", "opcode": "0x08", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "HNZVC", "notes": "Add byte register to register"},
    {"mnemonic": "ADD.W_reg", "opcode": "0x09", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "HNZVC", "notes": "Add word register to register"},
    {"mnemonic": "ADD.B_imm", "opcode": "0x80", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "HNZVC", "notes": "Add immediate byte"},
    {"mnemonic": "ADD.W_imm", "opcode": "0x7910", "bytes": 4, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "HNZVC", "notes": "Add immediate word"},
    {"mnemonic": "ADDX", "opcode": "0x0E", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "HNZVC", "notes": "Add with carry"},
    {"mnemonic": "ADDS.W_1", "opcode": "0x0B00", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add 1 to word register"},
    {"mnemonic": "SUB.B_reg", "opcode": "0x18", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "HNZVC", "notes": "Subtract byte register"},
    {"mnemonic": "SUB.W_reg", "opcode": "0x19", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "HNZVC", "notes": "Subtract word register"},
    {"mnemonic": "SUBX", "opcode": "0x1E", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "HNZVC", "notes": "Subtract with borrow"},
    {"mnemonic": "CMP.B_reg", "opcode": "0x1C", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "HNZVC", "notes": "Compare byte registers"},
    {"mnemonic": "CMP.W_reg", "opcode": "0x1D", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "HNZVC", "notes": "Compare word registers"},
    {"mnemonic": "CMP.B_imm", "opcode": "0xA0", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "HNZVC", "notes": "Compare immediate byte"},
    {"mnemonic": "CMP.W_imm", "opcode": "0x7920", "bytes": 4, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "HNZVC", "notes": "Compare immediate word"},
    {"mnemonic": "INC.B", "opcode": "0x0A", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Increment byte"},
    {"mnemonic": "DEC.B", "opcode": "0x1A", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Decrement byte"},
    {"mnemonic": "NEG.B", "opcode": "0x17", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "HNZVC", "notes": "Negate byte"},
    {"mnemonic": "AND.B_reg", "opcode": "0x16", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV0", "notes": "AND byte"},
    {"mnemonic": "AND.B_imm", "opcode": "0xE0", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "NZV0", "notes": "AND immediate byte"},
    {"mnemonic": "OR.B_reg", "opcode": "0x14", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV0", "notes": "OR byte"},
    {"mnemonic": "OR.B_imm", "opcode": "0xC0", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "NZV0", "notes": "OR immediate byte"},
    {"mnemonic": "XOR.B_reg", "opcode": "0x15", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV0", "notes": "XOR byte"},
    {"mnemonic": "NOT.B", "opcode": "0x17", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV0", "notes": "Ones complement byte"},
    {"mnemonic": "SHAL.B", "opcode": "0x10", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Shift arithmetic left byte"},
    {"mnemonic": "SHAR.B", "opcode": "0x11", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Shift arithmetic right byte"},
    {"mnemonic": "SHLL.B", "opcode": "0x10", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZC", "notes": "Shift logical left byte"},
    {"mnemonic": "SHLR.B", "opcode": "0x11", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZC", "notes": "Shift logical right byte"},
    {"mnemonic": "ROTL.B", "opcode": "0x12", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZC", "notes": "Rotate left byte"},
    {"mnemonic": "ROTR.B", "opcode": "0x13", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZC", "notes": "Rotate right byte"},
    {"mnemonic": "MULXU.B", "opcode": "0x50", "bytes": 2, "cycles": 10, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Unsigned 8x8->16 multiply; 10 cycles"},
    {"mnemonic": "MULXU.W", "opcode": "0x52", "bytes": 2, "cycles": 20, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Unsigned 16x16->32 multiply; 20 cycles"},
    {"mnemonic": "DIVXU.B", "opcode": "0x51", "bytes": 2, "cycles": 18, "category": "divide", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Unsigned 16/8 divide; 18 cycles"},
    {"mnemonic": "DIVXU.W", "opcode": "0x53", "bytes": 2, "cycles": 34, "category": "divide", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Unsigned 32/16 divide; 34 cycles"},
    {"mnemonic": "MOV.B_reg", "opcode": "0x0C", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "NZV0", "notes": "Move byte register-to-register"},
    {"mnemonic": "MOV.W_reg", "opcode": "0x0D", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "NZV0", "notes": "Move word register-to-register"},
    {"mnemonic": "MOV.B_imm", "opcode": "0xF0", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "NZV0", "notes": "Move immediate byte"},
    {"mnemonic": "MOV.W_imm", "opcode": "0x7900", "bytes": 4, "cycles": 4, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "NZV0", "notes": "Move immediate word"},
    {"mnemonic": "MOV.B_ind", "opcode": "0x68", "bytes": 2, "cycles": 3, "category": "memory", "addressing_mode": "indirect", "flags_affected": "NZV0", "notes": "Move byte from @Rn; 24-bit address space"},
    {"mnemonic": "MOV.W_ind", "opcode": "0x69", "bytes": 2, "cycles": 3, "category": "memory", "addressing_mode": "indirect", "flags_affected": "NZV0", "notes": "Move word from @Rn"},
    {"mnemonic": "MOV.B_disp16", "opcode": "0x6E", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "displacement", "flags_affected": "NZV0", "notes": "Move byte with 16-bit displacement"},
    {"mnemonic": "MOV.W_disp16", "opcode": "0x6F", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "displacement", "flags_affected": "NZV0", "notes": "Move word with 16-bit displacement"},
    {"mnemonic": "MOV.B_abs16", "opcode": "0x6A00", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "absolute", "flags_affected": "NZV0", "notes": "Move byte from 16-bit absolute address"},
    {"mnemonic": "MOV.W_abs16", "opcode": "0x6B00", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "absolute", "flags_affected": "NZV0", "notes": "Move word from 16-bit absolute address"},
    {"mnemonic": "MOV.B_abs24", "opcode": "0x6A20", "bytes": 6, "cycles": 7, "category": "memory", "addressing_mode": "absolute", "flags_affected": "NZV0", "notes": "Move byte from 24-bit absolute address; extended addressing"},
    {"mnemonic": "MOV.W_abs24", "opcode": "0x6B20", "bytes": 6, "cycles": 7, "category": "memory", "addressing_mode": "absolute", "flags_affected": "NZV0", "notes": "Move word from 24-bit absolute address; extended addressing"},
    {"mnemonic": "MOV.B_postinc", "opcode": "0x6C", "bytes": 2, "cycles": 5, "category": "memory", "addressing_mode": "post_increment", "flags_affected": "NZV0", "notes": "Move byte from @Rn+"},
    {"mnemonic": "MOV.B_predec", "opcode": "0x6D", "bytes": 2, "cycles": 5, "category": "memory", "addressing_mode": "pre_decrement", "flags_affected": "NZV0", "notes": "Move byte to @-Rn"},
    {"mnemonic": "BRA", "opcode": "0x40", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch always"},
    {"mnemonic": "BEQ", "opcode": "0x47", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if equal"},
    {"mnemonic": "BNE", "opcode": "0x46", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if not equal"},
    {"mnemonic": "BGT", "opcode": "0x4C", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if greater (signed)"},
    {"mnemonic": "BLT", "opcode": "0x4D", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if less (signed)"},
    {"mnemonic": "JMP_ind", "opcode": "0x5900", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Jump indirect @Rn"},
    {"mnemonic": "JMP_abs24", "opcode": "0x5A", "bytes": 4, "cycles": 5, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to 24-bit absolute address"},
    {"mnemonic": "JSR_ind", "opcode": "0x5D00", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Jump to subroutine indirect"},
    {"mnemonic": "JSR_abs24", "opcode": "0x5E", "bytes": 4, "cycles": 7, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to subroutine 24-bit absolute"},
    {"mnemonic": "RTS", "opcode": "0x5470", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RTE", "opcode": "0x5670", "bytes": 2, "cycles": 10, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from exception"},
    {"mnemonic": "NOP", "opcode": "0x0000", "bytes": 2, "cycles": 2, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "SLEEP", "opcode": "0x01", "bytes": 2, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Enter sleep (low-power) mode"}
  ]
}
