<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.1" title="Addatone_ICE40" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="top" top="top"/>
        <Source name="src/top.v" type="Verilog" type_short="Verilog">
            <Options top_module="top"/>
        </Source>
        <Source name="src/DAC_SPI_Out.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="src/ADC_SPI_In.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="src/Test_Bench.v" type="Verilog" type_short="Verilog" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="src/PLL_48MHz/PLL_48MHz.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="src/Sine_LUT/Sine_LUT.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="src/constraints.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="src/SRAM_Prog.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="src/timing.ldc" type="LSE Design Constraints File" type_short="LDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="Addatone_ICE401.sty"/>
</RadiantProject>
