
I
 Attempting to get a license: %s
78*common2
ImplementationZ17-78
?
Feature available: %s
81*common2
ImplementationZ17-81
D
 Attempting to get a license: %s
78*common2
	SynthesisZ17-78
:
Feature available: %s
81*common2
	SynthesisZ17-81
œ
+Loading parts and site information from %s
36*device2X
V/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/arch.xmlZ21-36
©
!Parsing RTL primitives file [%s]
14*netlist2n
l/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xmlZ29-14
²
*Finished parsing RTL primitives file [%s]
11*netlist2n
l/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xmlZ29-11
—
$Using Tcl App repository from '%s'.
323*common2X
V/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/XilinxTclStoreZ17-362
„
)Updating Tcl app persistent manifest '%s'325*common2@
>/afs/ece.cmu.edu/usr/wtabib/.Xilinx/Vivado/tclapp/manifest.tclZ17-364
5
Refreshing IP repositories
234*coregenZ19-234
;
No user repositories specified
1154*coregenZ19-1704
‰
Loaded Vivado repository '%s'.
1332*coregen2L
J/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/ipZ19-2313
g
Command: %s
53*	vivadotcl2?
=synth_design -top vc707_pcie_x8_gen2 -part xc7vx485tffg1761-2Z4-113
/

Starting synthesis...

3*	vivadotclZ4-3
h
%IP '%s' is locked. Locked reason: %s
1260*coregen2
vc707_pcie_x8_gen22
User overrideZ19-2162
s
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2
	xc7vx485tZ17-347
c
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2
	xc7vx485tZ17-349
Ò
Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys2"
 vc707_pcie_x8_gen2_pcie_brams_7x2µ
°/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_brams_7x.v2
1258@Z8-2507
Ô
Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys2#
!vc707_pcie_x8_gen2_pcie_pipe_lane2¶
±/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_pipe_lane.v2
1038@Z8-2507
Ó
Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys2#
!vc707_pcie_x8_gen2_pcie_pipe_misc2¶
±/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_pipe_misc.v2
908@Z8-2507
Ä
Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys2
vc707_pcie_x8_gen2_gt_top2®
©/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gt_top.v2
2438@Z8-2507
ˆ
%s*synth2y
wstarting Rtl Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 202.945 ; gain = 86.469

ç
synthesizing module '%s'638*oasys2
vc707_pcie_x8_gen22“
Ž/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/synth/vc707_pcie_x8_gen2.v2
568@Z8-638
ä
synthesizing module '%s'638*oasys2
pcie_7x_v2_1_top2’
/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/source/pcie_7x_v2_1_top.v2
548@Z8-638
Z
%s*synth2K
I	Parameter c_component_name bound to: vc707_pcie_x8_gen2 - type: string 

I
%s*synth2:
8	Parameter dev_port_type bound to: 0000 - type: string 

H
%s*synth29
7	Parameter c_dev_port_type bound to: 0 - type: string 

G
%s*synth28
6	Parameter c_header_type bound to: 00 - type: string 

M
%s*synth2>
<	Parameter c_upstream_facing bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter max_lnk_wdt bound to: 001000 - type: string 

G
%s*synth28
6	Parameter c_max_lnk_wdt bound to: 01 - type: string 

D
%s*synth25
3	Parameter max_lnk_spd bound to: 2 - type: string 

3
%s*synth2$
"	Parameter c_gen1 bound to: 1'b1 

F
%s*synth27
5	Parameter c_int_width bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter pci_exp_int_freq bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter c_pcie_fast_config bound to: 0 - type: integer 

E
%s*synth26
4	Parameter bar_0 bound to: FFF00000 - type: string 

E
%s*synth26
4	Parameter bar_1 bound to: 00000000 - type: string 

E
%s*synth26
4	Parameter bar_2 bound to: 00000000 - type: string 

E
%s*synth26
4	Parameter bar_3 bound to: 00000000 - type: string 

E
%s*synth26
4	Parameter bar_4 bound to: 00000000 - type: string 

E
%s*synth26
4	Parameter bar_5 bound to: 00000000 - type: string 

H
%s*synth29
7	Parameter xrom_bar bound to: 00000000 - type: string 

D
%s*synth25
3	Parameter cost_table bound to: 1 - type: integer 

B
%s*synth23
1	Parameter ven_id bound to: 10EE - type: string 

B
%s*synth23
1	Parameter dev_id bound to: 7028 - type: string 

@
%s*synth21
/	Parameter rev_id bound to: 00 - type: string 

I
%s*synth2:
8	Parameter subsys_ven_id bound to: 10EE - type: string 

E
%s*synth26
4	Parameter subsys_id bound to: 0007 - type: string 

H
%s*synth29
7	Parameter class_code bound to: 058000 - type: string 

O
%s*synth2@
>	Parameter cardbus_cis_ptr bound to: 00000000 - type: string 

@
%s*synth21
/	Parameter cap_ver bound to: 2 - type: string 

X
%s*synth2I
G	Parameter c_pcie_cap_slot_implemented bound to: FALSE - type: string 

>
%s*synth2/
-	Parameter mps bound to: 001 - type: string 

=
%s*synth2.
,	Parameter cmps bound to: 1 - type: string 

L
%s*synth2=
;	Parameter ext_tag_fld_sup bound to: FALSE - type: string 

Z
%s*synth2K
I	Parameter c_dev_control_ext_tag_default bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter phantm_func_sup bound to: 00 - type: string 

L
%s*synth2=
;	Parameter c_phantom_functions bound to: 0 - type: string 

K
%s*synth2<
:	Parameter ep_l0s_accpt_lat bound to: 000 - type: string 

K
%s*synth2<
:	Parameter c_ep_l0s_accpt_lat bound to: 0 - type: string 

J
%s*synth2;
9	Parameter ep_l1_accpt_lat bound to: 111 - type: string 

J
%s*synth2;
9	Parameter c_ep_l1_accpt_lat bound to: 7 - type: string 

V
%s*synth2G
E	Parameter c_cpl_timeout_disable_sup bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter c_cpl_timeout_range bound to: 0010 - type: string 

Q
%s*synth2B
@	Parameter c_cpl_timeout_ranges_sup bound to: 2 - type: string 

I
%s*synth2:
8	Parameter c_buf_opt_bma bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter c_perf_level_high bound to: TRUE - type: string 

G
%s*synth28
6	Parameter c_tx_last_tlp bound to: 28 - type: string 

I
%s*synth2:
8	Parameter c_rx_ram_limit bound to: 3FF - type: string 

A
%s*synth22
0	Parameter c_fc_ph bound to: 32 - type: string 

B
%s*synth23
1	Parameter c_fc_pd bound to: 181 - type: string 

B
%s*synth23
1	Parameter c_fc_nph bound to: 12 - type: string 

B
%s*synth23
1	Parameter c_fc_npd bound to: 24 - type: string 

C
%s*synth24
2	Parameter c_fc_cplh bound to: 36 - type: string 

D
%s*synth25
3	Parameter c_fc_cpld bound to: 205 - type: string 

E
%s*synth26
4	Parameter c_cpl_inf bound to: TRUE - type: string 

J
%s*synth2;
9	Parameter c_cpl_infinite bound to: TRUE - type: string 

R
%s*synth2C
A	Parameter c_surprise_dn_err_cap bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter c_dll_lnk_actv_cap bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter c_lnk_bndwdt_notif bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter c_external_clocking bound to: TRUE - type: string 

G
%s*synth28
6	Parameter c_trgt_lnk_spd bound to: 2 - type: string 

S
%s*synth2D
B	Parameter c_hw_auton_spd_disable bound to: FALSE - type: string 

F
%s*synth27
5	Parameter c_de_emph bound to: FALSE - type: string 

D
%s*synth25
3	Parameter slot_clk bound to: TRUE - type: string 

>
%s*synth2/
-	Parameter c_rcb bound to: 0 - type: string 

K
%s*synth2<
:	Parameter c_root_cap_crs bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter c_slot_cap_attn_butn bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter c_slot_cap_attn_ind bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter c_slot_cap_pwr_ctrl bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter c_slot_cap_pwr_ind bound to: FALSE - type: string 

X
%s*synth2I
G	Parameter c_slot_cap_hotplug_surprise bound to: FALSE - type: string 

S
%s*synth2D
B	Parameter c_slot_cap_hotplug_cap bound to: FALSE - type: string 

K
%s*synth2<
:	Parameter c_slot_cap_mrl bound to: FALSE - type: string 

V
%s*synth2G
E	Parameter c_slot_cap_elec_interlock bound to: FALSE - type: string 

W
%s*synth2H
F	Parameter c_slot_cap_no_cmd_comp_sup bound to: FALSE - type: string 

S
%s*synth2D
B	Parameter c_slot_cap_pwr_limit_value bound to: 0 - type: string 

S
%s*synth2D
B	Parameter c_slot_cap_pwr_limit_scale bound to: 0 - type: string 

U
%s*synth2F
D	Parameter c_slot_cap_physical_slot_num bound to: 0 - type: string 

@
%s*synth21
/	Parameter intx bound to: TRUE - type: string 

@
%s*synth21
/	Parameter int_pin bound to: 1 - type: string 

H
%s*synth29
7	Parameter c_msi_cap_on bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter c_pm_cap_next_ptr bound to: 48 - type: string 

J
%s*synth2;
9	Parameter c_msi_64b_addr bound to: TRUE - type: string 

>
%s*synth2/
-	Parameter c_msi bound to: 0 - type: string 

L
%s*synth2=
;	Parameter c_msi_mult_msg_extn bound to: 0 - type: string 

T
%s*synth2E
C	Parameter c_msi_per_vctr_mask_cap bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter c_msix_cap_on bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter c_msix_next_ptr bound to: 00 - type: string 

M
%s*synth2>
<	Parameter c_pcie_cap_next_ptr bound to: 00 - type: string 

L
%s*synth2=
;	Parameter c_msix_table_size bound to: 000 - type: string 

L
%s*synth2=
;	Parameter c_msix_table_offset bound to: 0 - type: string 

I
%s*synth2:
8	Parameter c_msix_table_bir bound to: 0 - type: string 

J
%s*synth2;
9	Parameter c_msix_pba_offset bound to: 0 - type: string 

G
%s*synth28
6	Parameter c_msix_pba_bir bound to: 0 - type: string 

<
%s*synth2-
+	Parameter dsi bound to: 0 - type: string 

G
%s*synth28
6	Parameter c_dsi_bool bound to: FALSE - type: string 

?
%s*synth20
.	Parameter d1_sup bound to: 0 - type: string 

I
%s*synth2:
8	Parameter c_d1_support bound to: FALSE - type: string 

?
%s*synth20
.	Parameter d2_sup bound to: 0 - type: string 

I
%s*synth2:
8	Parameter c_d2_support bound to: FALSE - type: string 

A
%s*synth22
0	Parameter pme_sup bound to: 0F - type: string 

G
%s*synth28
6	Parameter c_pme_support bound to: 0F - type: string 

G
%s*synth28
6	Parameter no_soft_rst bound to: TRUE - type: string 

J
%s*synth2;
9	Parameter pwr_con_d0_state bound to: 00 - type: string 

N
%s*synth2?
=	Parameter con_scl_fctr_d0_state bound to: 0 - type: string 

J
%s*synth2;
9	Parameter pwr_con_d1_state bound to: 00 - type: string 

N
%s*synth2?
=	Parameter con_scl_fctr_d1_state bound to: 0 - type: string 

J
%s*synth2;
9	Parameter pwr_con_d2_state bound to: 00 - type: string 

N
%s*synth2?
=	Parameter con_scl_fctr_d2_state bound to: 0 - type: string 

J
%s*synth2;
9	Parameter pwr_con_d3_state bound to: 00 - type: string 

N
%s*synth2?
=	Parameter con_scl_fctr_d3_state bound to: 0 - type: string 

J
%s*synth2;
9	Parameter pwr_dis_d0_state bound to: 00 - type: string 

N
%s*synth2?
=	Parameter dis_scl_fctr_d0_state bound to: 0 - type: string 

J
%s*synth2;
9	Parameter pwr_dis_d1_state bound to: 00 - type: string 

N
%s*synth2?
=	Parameter dis_scl_fctr_d1_state bound to: 0 - type: string 

J
%s*synth2;
9	Parameter pwr_dis_d2_state bound to: 00 - type: string 

N
%s*synth2?
=	Parameter dis_scl_fctr_d2_state bound to: 0 - type: string 

J
%s*synth2;
9	Parameter pwr_dis_d3_state bound to: 00 - type: string 

N
%s*synth2?
=	Parameter dis_scl_fctr_d3_state bound to: 0 - type: string 

M
%s*synth2>
<	Parameter c_dsn_cap_enabled bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter c_dsn_base_ptr bound to: 100 - type: string 

M
%s*synth2>
<	Parameter c_vc_cap_enabled bound to: FALSE - type: string 

H
%s*synth29
7	Parameter c_vc_base_ptr bound to: 000 - type: string 

R
%s*synth2C
A	Parameter c_vc_cap_reject_snoop bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter c_vsec_cap_enabled bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter c_vsec_base_ptr bound to: 000 - type: string 

J
%s*synth2;
9	Parameter c_vsec_next_ptr bound to: 000 - type: string 

I
%s*synth2:
8	Parameter c_dsn_next_ptr bound to: 000 - type: string 

H
%s*synth29
7	Parameter c_vc_next_ptr bound to: 000 - type: string 

N
%s*synth2?
=	Parameter c_pci_cfg_space_addr bound to: 3F - type: string 

S
%s*synth2D
B	Parameter c_ext_pci_cfg_space_addr bound to: 3FF - type: string 

H
%s*synth29
7	Parameter c_last_cfg_dw bound to: 10C - type: string 

M
%s*synth2>
<	Parameter trm_tlp_dgst_ecrc bound to: TRUE - type: string 

U
%s*synth2F
D	Parameter c_enable_msg_route bound to: 00000000000 - type: string 

A
%s*synth22
0	Parameter bram_lat bound to: 0 - type: string 

G
%s*synth28
6	Parameter c_rx_raddr_lat bound to: 0 - type: string 

G
%s*synth28
6	Parameter c_rx_rdata_lat bound to: 2 - type: string 

G
%s*synth28
6	Parameter c_rx_write_lat bound to: 0 - type: string 

G
%s*synth28
6	Parameter c_tx_raddr_lat bound to: 0 - type: string 

G
%s*synth28
6	Parameter c_tx_rdata_lat bound to: 2 - type: string 

G
%s*synth28
6	Parameter c_tx_write_lat bound to: 0 - type: string 

T
%s*synth2E
C	Parameter c_ll_ack_timeout_enable bound to: FALSE - type: string 

R
%s*synth2C
A	Parameter c_ll_ack_timeout_function bound to: 0 - type: string 

L
%s*synth2=
;	Parameter c_ll_ack_timeout bound to: 0000 - type: string 

W
%s*synth2H
F	Parameter c_ll_replay_timeout_enable bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter c_ll_replay_timeout_func bound to: 1 - type: string 

O
%s*synth2@
>	Parameter c_ll_replay_timeout bound to: 0000 - type: string 

N
%s*synth2?
=	Parameter c_dis_lane_reverse bound to: TRUE - type: string 

N
%s*synth2?
=	Parameter c_upconfig_capable bound to: TRUE - type: string 

Q
%s*synth2B
@	Parameter c_disable_scrambling bound to: FALSE - type: string 

R
%s*synth2C
A	Parameter c_disable_tx_aspm_l0s bound to: FALSE - type: string 

K
%s*synth2<
:	Parameter c_rev_gt_order bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter c_pcie_dbg_ports bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter pci_exp_ref_freq bound to: 0 - type: string 

M
%s*synth2>
<	Parameter c_xlnx_ref_board bound to: VC707 - type: string 

O
%s*synth2@
>	Parameter c_downstream_link_num bound to: 00 - type: string 

H
%s*synth29
7	Parameter c_pcie_blk_locn bound to: 3 - type: string 

H
%s*synth29
7	Parameter c_ur_atomic bound to: FALSE - type: string 

f
%s*synth2W
U	Parameter c_dev_cap2_atomicop32_completer_supported bound to: FALSE - type: string 

f
%s*synth2W
U	Parameter c_dev_cap2_atomicop64_completer_supported bound to: FALSE - type: string 

b
%s*synth2S
Q	Parameter c_dev_cap2_cas128_completer_supported bound to: FALSE - type: string 

\
%s*synth2M
K	Parameter c_dev_cap2_tph_completer_supported bound to: 00 - type: string 

`
%s*synth2Q
O	Parameter c_dev_cap2_ari_forwarding_supported bound to: FALSE - type: string 

b
%s*synth2S
Q	Parameter c_dev_cap2_atomicop_routing_supported bound to: FALSE - type: string 

X
%s*synth2I
G	Parameter c_link_cap_aspm_optionality bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter c_aer_cap_on bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter c_aer_base_ptr bound to: 000 - type: string 

L
%s*synth2=
;	Parameter c_aer_cap_nextptr bound to: 000 - type: string 

Y
%s*synth2J
H	Parameter c_aer_cap_ecrc_check_capable bound to: FALSE - type: string 

R
%s*synth2C
A	Parameter c_aer_cap_multiheader bound to: FALSE - type: string 

\
%s*synth2M
K	Parameter c_aer_cap_permit_rooterr_update bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter c_rbar_cap_on bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter c_rbar_base_ptr bound to: 000 - type: string 

M
%s*synth2>
<	Parameter c_rbar_cap_nextptr bound to: 000 - type: string 

C
%s*synth24
2	Parameter c_rbar_num bound to: 0 - type: string 

L
%s*synth2=
;	Parameter c_rbar_cap_sup0 bound to: 00001 - type: string 

J
%s*synth2;
9	Parameter c_rbar_cap_index0 bound to: 0 - type: string 

X
%s*synth2I
G	Parameter c_rbar_cap_control_encodedbar0 bound to: 00 - type: string 

L
%s*synth2=
;	Parameter c_rbar_cap_sup1 bound to: 00001 - type: string 

J
%s*synth2;
9	Parameter c_rbar_cap_index1 bound to: 0 - type: string 

X
%s*synth2I
G	Parameter c_rbar_cap_control_encodedbar1 bound to: 00 - type: string 

L
%s*synth2=
;	Parameter c_rbar_cap_sup2 bound to: 00001 - type: string 

J
%s*synth2;
9	Parameter c_rbar_cap_index2 bound to: 0 - type: string 

X
%s*synth2I
G	Parameter c_rbar_cap_control_encodedbar2 bound to: 00 - type: string 

L
%s*synth2=
;	Parameter c_rbar_cap_sup3 bound to: 00001 - type: string 

J
%s*synth2;
9	Parameter c_rbar_cap_index3 bound to: 0 - type: string 

X
%s*synth2I
G	Parameter c_rbar_cap_control_encodedbar3 bound to: 00 - type: string 

L
%s*synth2=
;	Parameter c_rbar_cap_sup4 bound to: 00001 - type: string 

J
%s*synth2;
9	Parameter c_rbar_cap_index4 bound to: 0 - type: string 

X
%s*synth2I
G	Parameter c_rbar_cap_control_encodedbar4 bound to: 00 - type: string 

L
%s*synth2=
;	Parameter c_rbar_cap_sup5 bound to: 00001 - type: string 

J
%s*synth2;
9	Parameter c_rbar_cap_index5 bound to: 0 - type: string 

X
%s*synth2I
G	Parameter c_rbar_cap_control_encodedbar5 bound to: 00 - type: string 

F
%s*synth27
5	Parameter c_recrc_check bound to: 0 - type: string 

O
%s*synth2@
>	Parameter c_recrc_check_trim bound to: FALSE - type: string 

W
%s*synth2H
F	Parameter c_disable_rx_poisoned_resp bound to: FALSE - type: string 

G
%s*synth28
6	Parameter c_trn_np_fc bound to: TRUE - type: string 

H
%s*synth29
7	Parameter c_ur_inv_req bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter c_ur_prs_response bound to: TRUE - type: string 

F
%s*synth27
5	Parameter c_silicon_rev bound to: 2 - type: string 

\
%s*synth2M
K	Parameter c_aer_cap_optional_err_support bound to: 000000 - type: string 

E
%s*synth26
4	Parameter PIPE_SIM bound to: FALSE - type: string 

H
%s*synth29
7	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 

W
%s*synth2H
F	Parameter c_aer_cap_ecrc_gen_capable bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 

E
%s*synth26
4	Parameter KEEP_WIDTH bound to: 16 - type: integer 

‡
synthesizing module '%s'638*oasys2
pcie_7x_v2_1_core_top2°
«/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_core_top.v2
648@Z8-638
H
%s*synth29
7	Parameter CFG_VEND_ID bound to: 16'b0001000011101110 

G
%s*synth28
6	Parameter CFG_DEV_ID bound to: 16'b0111000000101000 

>
%s*synth2/
-	Parameter CFG_REV_ID bound to: 8'b00000000 

O
%s*synth2@
>	Parameter CFG_SUBSYS_VEND_ID bound to: 16'b0001000011101110 

J
%s*synth2;
9	Parameter CFG_SUBSYS_ID bound to: 16'b0000000000000111 

I
%s*synth2:
8	Parameter ALLOW_X8_GEN2 bound to: TRUE - type: string 

N
%s*synth2?
=	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 

E
%s*synth26
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 

W
%s*synth2H
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 

U
%s*synth2F
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 

H
%s*synth29
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 

a
%s*synth2R
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 

G
%s*synth28
6	Parameter AER_CAP_ON bound to: FALSE - type: string 

Z
%s*synth2K
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 

E
%s*synth26
4	Parameter BAR0 bound to: -1048576 - type: integer 

>
%s*synth2/
-	Parameter BAR1 bound to: 0 - type: integer 

>
%s*synth2/
-	Parameter BAR2 bound to: 0 - type: integer 

>
%s*synth2/
-	Parameter BAR3 bound to: 0 - type: integer 

>
%s*synth2/
-	Parameter BAR4 bound to: 0 - type: integer 

>
%s*synth2/
-	Parameter BAR5 bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter CLASS_CODE bound to: 24'b000001011000000000000000 

P
%s*synth2A
?	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 

Z
%s*synth2K
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 

V
%s*synth2G
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 

V
%s*synth2G
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 

W
%s*synth2H
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 1 - type: integer 

[
%s*synth2L
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 

^
%s*synth2O
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 

d
%s*synth2U
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 

d
%s*synth2U
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 

`
%s*synth2Q
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 

`
%s*synth2Q
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 

N
%s*synth2?
=	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 

X
%s*synth2I
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 

U
%s*synth2F
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 

E
%s*synth26
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 

H
%s*synth29
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 

F
%s*synth27
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 

H
%s*synth29
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 

R
%s*synth2C
A	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 

G
%s*synth28
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 

A
%s*synth22
0	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 

I
%s*synth2:
8	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 

?
%s*synth20
.	Parameter HEADER_TYPE bound to: 8'b00000000 

A
%s*synth22
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 

H
%s*synth29
7	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 

V
%s*synth2G
E	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 

c
%s*synth2T
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 

e
%s*synth2V
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 

G
%s*synth28
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0010 

Q
%s*synth2B
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 

R
%s*synth2C
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 

c
%s*synth2T
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0010 

Y
%s*synth2J
H	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 

J
%s*synth2;
9	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 

N
%s*synth2?
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 

Q
%s*synth2B
@	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 

F
%s*synth27
5	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 

M
%s*synth2>
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 

F
%s*synth27
5	Parameter MSI_CAP_ON bound to: TRUE - type: string 

_
%s*synth2P
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 

W
%s*synth2H
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 

H
%s*synth29
7	Parameter MSIX_CAP_ON bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 

L
%s*synth2=
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 

_
%s*synth2P
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 

K
%s*synth2<
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 

I
%s*synth2:
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 

D
%s*synth25
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 

G
%s*synth28
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 

B
%s*synth23
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 

B
%s*synth23
1	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 

L
%s*synth2=
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 

<
%s*synth2-
+	Parameter PM_DATA_SCALE0 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE1 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE2 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE3 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE4 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE5 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE6 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE7 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA0 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA1 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA2 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA3 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA4 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA5 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA6 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA7 bound to: 8'b00000000 

F
%s*synth27
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 

H
%s*synth29
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 

G
%s*synth28
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 

7
%s*synth2(
&	Parameter RBAR_NUM bound to: 3'b000 

C
%s*synth24
2	Parameter RECRC_CHK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 

F
%s*synth27
5	Parameter REF_CLK_FREQ bound to: 0 - type: integer 

C
%s*synth24
2	Parameter REM_WIDTH bound to: 2 - type: integer 

E
%s*synth26
4	Parameter KEEP_WIDTH bound to: 16 - type: integer 

Q
%s*synth2B
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 

Q
%s*synth2B
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 

Q
%s*synth2B
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 

E
%s*synth26
4	Parameter TRN_NP_FC bound to: TRUE - type: string 

B
%s*synth23
1	Parameter TRN_DW bound to: TRUE - type: string 

L
%s*synth2=
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 

F
%s*synth27
5	Parameter UR_ATOMIC bound to: FALSE - type: string 

F
%s*synth27
5	Parameter UR_INV_REQ bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 

G
%s*synth28
6	Parameter USER_CLK_FREQ bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter USER_CLK2_DIV2 bound to: TRUE - type: string 

D
%s*synth25
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 

G
%s*synth28
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 

F
%s*synth27
5	Parameter VC_CAP_ON bound to: FALSE - type: string 

]
%s*synth2N
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 

J
%s*synth2;
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0001111111111 

P
%s*synth2A
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 205 - type: integer 

O
%s*synth2@
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 

P
%s*synth2A
?	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 

P
%s*synth2A
?	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 

P
%s*synth2A
?	Parameter VC0_TOTAL_CREDITS_PD bound to: 181 - type: integer 

O
%s*synth2@
>	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter VC0_TX_LASTPACKET bound to: 28 - type: integer 

F
%s*synth27
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 

I
%s*synth2:
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 

H
%s*synth29
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 

R
%s*synth2C
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 

R
%s*synth2C
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 

E
%s*synth26
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 

G
%s*synth28
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 

?
%s*synth20
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 

L
%s*synth2=
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 

9
%s*synth2*
(	Parameter INFER_EI bound to: 5'b00000 

F
%s*synth27
5	Parameter IS_SWITCH bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 

\
%s*synth2M
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 

_
%s*synth2P
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 

_
%s*synth2P
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 

X
%s*synth2I
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 

X
%s*synth2I
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 

^
%s*synth2O
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 

^
%s*synth2O
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 

W
%s*synth2H
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 

W
%s*synth2H
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 

@
%s*synth21
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 

>
%s*synth2/
-	Parameter MSI_CAP_ID bound to: 8'b00000101 

C
%s*synth24
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 

A
%s*synth22
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 

?
%s*synth20
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 

D
%s*synth25
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 

M
%s*synth2>
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 

M
%s*synth2>
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 

F
%s*synth27
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 

F
%s*synth27
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 

A
%s*synth22
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 

J
%s*synth2;
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 

K
%s*synth2<
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 

G
%s*synth28
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 

V
%s*synth2G
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 

G
%s*synth28
6	Parameter PCIE_REVISION bound to: 2 - type: integer 

H
%s*synth29
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 

H
%s*synth29
7	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 

?
%s*synth20
.	Parameter PM_BASE_PTR bound to: 8'b01000000 

K
%s*synth2<
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 

=
%s*synth2.
,	Parameter PM_CAP_ID bound to: 8'b00000001 

E
%s*synth26
4	Parameter PM_CAP_ON bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 

H
%s*synth29
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 

H
%s*synth29
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 

W
%s*synth2H
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 

X
%s*synth2I
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 

[
%s*synth2L
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 

\
%s*synth2M
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 

U
%s*synth2F
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 

V
%s*synth2G
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 

X
%s*synth2I
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 

^
%s*synth2O
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 

^
%s*synth2O
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 

]
%s*synth2N
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 

Y
%s*synth2J
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 

S
%s*synth2D
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 

D
%s*synth25
3	Parameter SPARE_BIT0 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 

?
%s*synth20
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 

?
%s*synth20
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 

?
%s*synth20
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 

?
%s*synth20
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 

E
%s*synth26
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 

E
%s*synth26
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 

E
%s*synth26
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 

E
%s*synth26
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 

G
%s*synth28
6	Parameter TL_RBYPASS bound to: FALSE - type: string 

K
%s*synth2<
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 

N
%s*synth2?
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 

D
%s*synth25
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 

B
%s*synth23
1	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 

_
%s*synth2P
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 

_
%s*synth2P
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 

a
%s*synth2R
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 

L
%s*synth2=
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 

F
%s*synth27
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 

>
%s*synth2/
-	Parameter VC_CAP_VERSION bound to: 4'b0001 

L
%s*synth2=
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 

L
%s*synth2=
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 

E
%s*synth26
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 

H
%s*synth29
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 

T
%s*synth2E
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 

@
%s*synth21
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 

L
%s*synth2=
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 

R
%s*synth2C
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 

c
%s*synth2T
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 

F
%s*synth27
5	Parameter MPS_FORCE bound to: FALSE - type: string 

N
%s*synth2?
=	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 

R
%s*synth2C
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 

B
%s*synth23
1	Parameter PM_MF bound to: FALSE - type: string 

9
%s*synth2*
(	Parameter RP_AUTO_SPD bound to: 2'b01 

D
%s*synth25
3	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 

F
%s*synth27
5	Parameter SIM_VERSION bound to: 1.0 - type: string 

M
%s*synth2>
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 

C
%s*synth24
2	Parameter UR_CFG1 bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter USE_RID_PINS bound to: FALSE - type: string 

a
%s*synth2R
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 

b
%s*synth2S
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 

]
%s*synth2N
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 

N
%s*synth2?
=	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 

`
%s*synth2Q
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 

a
%s*synth2R
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 

G
%s*synth28
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 

?
%s*synth20
.	Parameter AER_CAP_VERSION bound to: 4'b0001 

H
%s*synth29
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 

I
%s*synth2:
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 

@
%s*synth21
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 

H
%s*synth29
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 

I
%s*synth2:
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 

H
%s*synth29
7	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 

J
%s*synth2;
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 

?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

T
%s*synth2E
C	Parameter ENABLE_FAST_SIM_TRAINING bound to: TRUE - type: string 


synthesizing module '%s'638*oasys2
vc707_pcie_x8_gen2_pcie_top2°
«/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_top.v2
618@Z8-638
N
%s*synth2?
=	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 

E
%s*synth26
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 

W
%s*synth2H
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 

a
%s*synth2R
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 

U
%s*synth2F
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 

G
%s*synth28
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 

P
%s*synth2A
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 

H
%s*synth29
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 

G
%s*synth28
6	Parameter AER_CAP_ON bound to: FALSE - type: string 

a
%s*synth2R
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 

Z
%s*synth2K
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 

?
%s*synth20
.	Parameter AER_CAP_VERSION bound to: 4'b0001 

I
%s*synth2:
8	Parameter ALLOW_X8_GEN2 bound to: TRUE - type: string 

E
%s*synth26
4	Parameter BAR0 bound to: -1048576 - type: integer 

>
%s*synth2/
-	Parameter BAR1 bound to: 0 - type: integer 

>
%s*synth2/
-	Parameter BAR2 bound to: 0 - type: integer 

>
%s*synth2/
-	Parameter BAR3 bound to: 0 - type: integer 

>
%s*synth2/
-	Parameter BAR4 bound to: 0 - type: integer 

>
%s*synth2/
-	Parameter BAR5 bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter REM_WIDTH bound to: 2 - type: integer 

E
%s*synth26
4	Parameter KEEP_WIDTH bound to: 16 - type: integer 

D
%s*synth25
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 

M
%s*synth2>
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter CLASS_CODE bound to: 24'b000001011000000000000000 

N
%s*synth2?
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 

Z
%s*synth2K
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 

B
%s*synth23
1	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 

^
%s*synth2O
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 

d
%s*synth2U
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 

d
%s*synth2U
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 

`
%s*synth2Q
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 

`
%s*synth2Q
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 

a
%s*synth2R
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 

b
%s*synth2S
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 

]
%s*synth2N
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 

N
%s*synth2?
=	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 

`
%s*synth2Q
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 

N
%s*synth2?
=	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 

_
%s*synth2P
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 

_
%s*synth2P
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 

V
%s*synth2G
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 

a
%s*synth2R
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 

W
%s*synth2H
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 1 - type: integer 

[
%s*synth2L
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 

X
%s*synth2I
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 

R
%s*synth2C
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 

R
%s*synth2C
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 

R
%s*synth2C
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 

U
%s*synth2F
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 

E
%s*synth26
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 

E
%s*synth26
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 

G
%s*synth28
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 

H
%s*synth29
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 

F
%s*synth27
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 

?
%s*synth20
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 

H
%s*synth29
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 

R
%s*synth2C
A	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 

c
%s*synth2T
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 

G
%s*synth28
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 

A
%s*synth22
0	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 

I
%s*synth2:
8	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 

?
%s*synth20
.	Parameter HEADER_TYPE bound to: 8'b00000000 

9
%s*synth2*
(	Parameter INFER_EI bound to: 5'b00000 

A
%s*synth22
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 

O
%s*synth2@
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 

F
%s*synth27
5	Parameter IS_SWITCH bound to: FALSE - type: string 

H
%s*synth29
7	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 

V
%s*synth2G
E	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 

\
%s*synth2M
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 

c
%s*synth2T
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 

_
%s*synth2P
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 

_
%s*synth2P
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 

X
%s*synth2I
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 

X
%s*synth2I
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 

^
%s*synth2O
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 

^
%s*synth2O
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 

W
%s*synth2H
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 

W
%s*synth2H
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 

e
%s*synth2V
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 

G
%s*synth28
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0010 

Q
%s*synth2B
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 

c
%s*synth2T
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0010 

Y
%s*synth2J
H	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 

J
%s*synth2;
9	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 

N
%s*synth2?
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 

Q
%s*synth2B
@	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 

F
%s*synth27
5	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 

F
%s*synth27
5	Parameter MPS_FORCE bound to: FALSE - type: string 

A
%s*synth22
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 

?
%s*synth20
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 

D
%s*synth25
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 

H
%s*synth29
7	Parameter MSIX_CAP_ON bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 

L
%s*synth2=
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 

_
%s*synth2P
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 

K
%s*synth2<
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 

@
%s*synth21
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 

W
%s*synth2H
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 

>
%s*synth2/
-	Parameter MSI_CAP_ID bound to: 8'b00000101 

M
%s*synth2>
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 

C
%s*synth24
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 

F
%s*synth27
5	Parameter MSI_CAP_ON bound to: TRUE - type: string 

_
%s*synth2P
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 

M
%s*synth2>
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 

F
%s*synth27
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 

F
%s*synth27
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 

A
%s*synth22
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 

J
%s*synth2;
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 

K
%s*synth2<
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 

I
%s*synth2:
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 

D
%s*synth25
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 

G
%s*synth28
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 

V
%s*synth2G
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 

G
%s*synth28
6	Parameter PCIE_REVISION bound to: 2 - type: integer 

H
%s*synth29
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 

N
%s*synth2?
=	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 

R
%s*synth2C
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 

?
%s*synth20
.	Parameter PM_BASE_PTR bound to: 8'b01000000 

K
%s*synth2<
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 

G
%s*synth28
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 

=
%s*synth2.
,	Parameter PM_CAP_ID bound to: 8'b00000001 

B
%s*synth23
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 

E
%s*synth26
4	Parameter PM_CAP_ON bound to: TRUE - type: string 

B
%s*synth23
1	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 

M
%s*synth2>
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 

H
%s*synth29
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 

H
%s*synth29
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 

<
%s*synth2-
+	Parameter PM_DATA0 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA1 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA2 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA3 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA4 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA5 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA6 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA7 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA_SCALE0 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE1 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE2 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE3 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE4 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE5 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE6 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE7 bound to: 2'b00 

B
%s*synth23
1	Parameter PM_MF bound to: FALSE - type: string 

F
%s*synth27
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 

H
%s*synth29
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 

I
%s*synth2:
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 

H
%s*synth29
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 

G
%s*synth28
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 

@
%s*synth21
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 

7
%s*synth2(
&	Parameter RBAR_NUM bound to: 3'b000 

C
%s*synth24
2	Parameter RECRC_CHK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 

W
%s*synth2H
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 

9
%s*synth2*
(	Parameter RP_AUTO_SPD bound to: 2'b01 

D
%s*synth25
3	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 

J
%s*synth2;
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 

F
%s*synth27
5	Parameter SIM_VERSION bound to: 1.0 - type: string 

X
%s*synth2I
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 

[
%s*synth2L
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 

\
%s*synth2M
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 

U
%s*synth2F
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 

V
%s*synth2G
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 

X
%s*synth2I
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 

^
%s*synth2O
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 

^
%s*synth2O
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 

]
%s*synth2N
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 

Y
%s*synth2J
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 

S
%s*synth2D
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 

D
%s*synth25
3	Parameter SPARE_BIT0 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 

?
%s*synth20
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 

?
%s*synth20
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 

?
%s*synth20
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 

?
%s*synth20
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 

E
%s*synth26
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 

E
%s*synth26
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 

E
%s*synth26
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 

E
%s*synth26
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 

G
%s*synth28
6	Parameter TL_RBYPASS bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 

Q
%s*synth2B
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 

Q
%s*synth2B
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 

B
%s*synth23
1	Parameter TRN_DW bound to: TRUE - type: string 

E
%s*synth26
4	Parameter TRN_NP_FC bound to: TRUE - type: string 

L
%s*synth2=
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 

F
%s*synth27
5	Parameter UR_ATOMIC bound to: FALSE - type: string 

C
%s*synth24
2	Parameter UR_CFG1 bound to: TRUE - type: string 

F
%s*synth27
5	Parameter UR_INV_REQ bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 

J
%s*synth2;
9	Parameter USER_CLK2_DIV2 bound to: TRUE - type: string 

G
%s*synth28
6	Parameter USER_CLK_FREQ bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter USE_RID_PINS bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 

J
%s*synth2;
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0001111111111 

P
%s*synth2A
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 205 - type: integer 

O
%s*synth2@
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 

P
%s*synth2A
?	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 

P
%s*synth2A
?	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 

P
%s*synth2A
?	Parameter VC0_TOTAL_CREDITS_PD bound to: 181 - type: integer 

O
%s*synth2@
>	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter VC0_TX_LASTPACKET bound to: 28 - type: integer 

D
%s*synth25
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 

F
%s*synth27
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 

G
%s*synth28
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 

F
%s*synth27
5	Parameter VC_CAP_ON bound to: FALSE - type: string 

]
%s*synth2N
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 

>
%s*synth2/
-	Parameter VC_CAP_VERSION bound to: 4'b0001 

F
%s*synth27
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 

L
%s*synth2=
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 

L
%s*synth2=
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 

E
%s*synth26
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 

H
%s*synth29
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 

T
%s*synth2E
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 

H
%s*synth29
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 

@
%s*synth21
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 

—
synthesizing module '%s'638*oasys2"
 vc707_pcie_x8_gen2_axi_basic_top2µ
°/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_top.v2
678@Z8-638
H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 

B
%s*synth23
1	Parameter C_FAMILY bound to: X7 - type: string 

H
%s*synth29
7	Parameter C_ROOT_PORT bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter C_PM_PRIORITY bound to: FALSE - type: string 

=
%s*synth2.
,	Parameter TCQ bound to: 1 - type: integer 

C
%s*synth24
2	Parameter REM_WIDTH bound to: 2 - type: integer 

E
%s*synth26
4	Parameter KEEP_WIDTH bound to: 16 - type: integer 

•
synthesizing module '%s'638*oasys2!
vc707_pcie_x8_gen2_axi_basic_rx2´
¯/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_rx.v2
698@Z8-638
H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 

B
%s*synth23
1	Parameter C_FAMILY bound to: X7 - type: string 

H
%s*synth29
7	Parameter C_ROOT_PORT bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter C_PM_PRIORITY bound to: FALSE - type: string 

=
%s*synth2.
,	Parameter TCQ bound to: 1 - type: integer 

C
%s*synth24
2	Parameter REM_WIDTH bound to: 2 - type: integer 

E
%s*synth26
4	Parameter KEEP_WIDTH bound to: 16 - type: integer 

§
synthesizing module '%s'638*oasys2*
(vc707_pcie_x8_gen2_axi_basic_rx_pipeline2½
¸/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_rx_pipeline.v2
698@Z8-638
H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 

B
%s*synth23
1	Parameter C_FAMILY bound to: X7 - type: string 

=
%s*synth2.
,	Parameter TCQ bound to: 1 - type: integer 

C
%s*synth24
2	Parameter REM_WIDTH bound to: 2 - type: integer 

E
%s*synth26
4	Parameter KEEP_WIDTH bound to: 16 - type: integer 

¿
%done synthesizing module '%s' (%s#%s)256*oasys2*
(vc707_pcie_x8_gen2_axi_basic_rx_pipeline2
12
562½
¸/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_rx_pipeline.v2
698@Z8-256
§
synthesizing module '%s'638*oasys2*
(vc707_pcie_x8_gen2_axi_basic_rx_null_gen2½
¸/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_rx_null_gen.v2
708@Z8-638
H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 

=
%s*synth2.
,	Parameter TCQ bound to: 1 - type: integer 

E
%s*synth26
4	Parameter KEEP_WIDTH bound to: 16 - type: integer 

N
%s*synth2?
=	Parameter INTERFACE_WIDTH_DWORDS bound to: 11'b00000000100 

>
%s*synth2/
-	Parameter IDLE bound to: 0 - type: integer 

C
%s*synth24
2	Parameter IN_PACKET bound to: 1 - type: integer 

ÿ
default block is never used226*oasys2½
¸/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_rx_null_gen.v2
2458@Z8-226
¿
%done synthesizing module '%s' (%s#%s)256*oasys2*
(vc707_pcie_x8_gen2_axi_basic_rx_null_gen2
22
562½
¸/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_rx_null_gen.v2
708@Z8-256
­
%done synthesizing module '%s' (%s#%s)256*oasys2!
vc707_pcie_x8_gen2_axi_basic_rx2
32
562´
¯/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_rx.v2
698@Z8-256
•
synthesizing module '%s'638*oasys2!
vc707_pcie_x8_gen2_axi_basic_tx2´
¯/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_tx.v2
698@Z8-638
H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 

B
%s*synth23
1	Parameter C_FAMILY bound to: X7 - type: string 

H
%s*synth29
7	Parameter C_ROOT_PORT bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter C_PM_PRIORITY bound to: FALSE - type: string 

=
%s*synth2.
,	Parameter TCQ bound to: 1 - type: integer 

C
%s*synth24
2	Parameter REM_WIDTH bound to: 2 - type: integer 

E
%s*synth26
4	Parameter KEEP_WIDTH bound to: 16 - type: integer 

§
synthesizing module '%s'638*oasys2*
(vc707_pcie_x8_gen2_axi_basic_tx_pipeline2½
¸/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_tx_pipeline.v2
708@Z8-638
H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_PM_PRIORITY bound to: FALSE - type: string 

=
%s*synth2.
,	Parameter TCQ bound to: 1 - type: integer 

C
%s*synth24
2	Parameter REM_WIDTH bound to: 2 - type: integer 

E
%s*synth26
4	Parameter KEEP_WIDTH bound to: 16 - type: integer 

¿
%done synthesizing module '%s' (%s#%s)256*oasys2*
(vc707_pcie_x8_gen2_axi_basic_tx_pipeline2
42
562½
¸/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_tx_pipeline.v2
708@Z8-256
©
synthesizing module '%s'638*oasys2+
)vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl2¾
¹/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl.v2
708@Z8-638
H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 

B
%s*synth23
1	Parameter C_FAMILY bound to: X7 - type: string 

H
%s*synth29
7	Parameter C_ROOT_PORT bound to: FALSE - type: string 

=
%s*synth2.
,	Parameter TCQ bound to: 1 - type: integer 

E
%s*synth26
4	Parameter TBUF_AV_MIN bound to: 5 - type: integer 

E
%s*synth26
4	Parameter TBUF_AV_GAP bound to: 6 - type: integer 

G
%s*synth28
6	Parameter TBUF_GAP_TIME bound to: 4 - type: integer 

?
%s*synth20
.	Parameter TCFG_LATENCY_TIME bound to: 2'b10 

N
%s*synth2?
=	Parameter TCFG_GNT_PIPE_STAGES bound to: 3 - type: integer 

;
%s*synth2,
*	Parameter LINKSTATE_L0 bound to: 3'b000 

?
%s*synth20
.	Parameter LINKSTATE_PPM_L1 bound to: 3'b001 

E
%s*synth26
4	Parameter LINKSTATE_PPM_L1_TRANS bound to: 3'b101 

G
%s*synth28
6	Parameter LINKSTATE_PPM_L23R_TRANS bound to: 3'b110 

?
%s*synth20
.	Parameter PM_ENTER_L1 bound to: 8'b00100000 

;
%s*synth2,
*	Parameter POWERSTATE_D0 bound to: 2'b00 

>
%s*synth2/
-	Parameter IDLE bound to: 0 - type: integer 

B
%s*synth23
1	Parameter THROTTLE bound to: 1 - type: integer 

€
default block is never used226*oasys2¾
¹/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl.v2
5708@Z8-226
Á
%done synthesizing module '%s' (%s#%s)256*oasys2+
)vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl2
52
562¾
¹/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl.v2
708@Z8-256
­
%done synthesizing module '%s' (%s#%s)256*oasys2!
vc707_pcie_x8_gen2_axi_basic_tx2
62
562´
¯/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_tx.v2
698@Z8-256
¯
%done synthesizing module '%s' (%s#%s)256*oasys2"
 vc707_pcie_x8_gen2_axi_basic_top2
72
562µ
°/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_top.v2
678@Z8-256
‹
synthesizing module '%s'638*oasys2
vc707_pcie_x8_gen2_pcie_7x2¯
ª/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_7x.v2
628@Z8-638
E
%s*synth26
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 

W
%s*synth2H
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 

U
%s*synth2F
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 

G
%s*synth28
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 

P
%s*synth2A
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 

H
%s*synth29
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 

G
%s*synth28
6	Parameter AER_CAP_ON bound to: FALSE - type: string 

a
%s*synth2R
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 

Z
%s*synth2K
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 

?
%s*synth20
.	Parameter AER_CAP_VERSION bound to: 4'b0001 

I
%s*synth2:
8	Parameter ALLOW_X8_GEN2 bound to: TRUE - type: string 

E
%s*synth26
4	Parameter BAR0 bound to: -1048576 - type: integer 

>
%s*synth2/
-	Parameter BAR1 bound to: 0 - type: integer 

>
%s*synth2/
-	Parameter BAR2 bound to: 0 - type: integer 

>
%s*synth2/
-	Parameter BAR3 bound to: 0 - type: integer 

>
%s*synth2/
-	Parameter BAR4 bound to: 0 - type: integer 

>
%s*synth2/
-	Parameter BAR5 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 

M
%s*synth2>
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter CLASS_CODE bound to: 24'b000001011000000000000000 

P
%s*synth2A
?	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 

Z
%s*synth2K
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 

B
%s*synth23
1	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter REM_WIDTH bound to: 2 - type: integer 

E
%s*synth26
4	Parameter KEEP_WIDTH bound to: 16 - type: integer 

^
%s*synth2O
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 

d
%s*synth2U
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 

d
%s*synth2U
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 

`
%s*synth2Q
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 

`
%s*synth2Q
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 

a
%s*synth2R
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 

b
%s*synth2S
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 

]
%s*synth2N
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 

N
%s*synth2?
=	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 

`
%s*synth2Q
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 

N
%s*synth2?
=	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 

_
%s*synth2P
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 

_
%s*synth2P
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 

V
%s*synth2G
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 

a
%s*synth2R
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 

W
%s*synth2H
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 1 - type: integer 

[
%s*synth2L
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 

L
%s*synth2=
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 

X
%s*synth2I
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 

R
%s*synth2C
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 

R
%s*synth2C
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 

R
%s*synth2C
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 

U
%s*synth2F
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 

E
%s*synth26
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 

E
%s*synth26
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 

G
%s*synth28
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 

H
%s*synth29
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 

F
%s*synth27
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 

?
%s*synth20
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 

H
%s*synth29
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 

R
%s*synth2C
A	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 

c
%s*synth2T
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 

G
%s*synth28
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 

A
%s*synth22
0	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 

I
%s*synth2:
8	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 

?
%s*synth20
.	Parameter HEADER_TYPE bound to: 8'b00000000 

9
%s*synth2*
(	Parameter INFER_EI bound to: 5'b00000 

A
%s*synth22
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 

O
%s*synth2@
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 

F
%s*synth27
5	Parameter IS_SWITCH bound to: FALSE - type: string 

H
%s*synth29
7	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 

V
%s*synth2G
E	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 

\
%s*synth2M
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 

c
%s*synth2T
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 

_
%s*synth2P
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 

_
%s*synth2P
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 

X
%s*synth2I
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 

X
%s*synth2I
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 

^
%s*synth2O
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 

^
%s*synth2O
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 

W
%s*synth2H
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 

W
%s*synth2H
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 

e
%s*synth2V
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 

G
%s*synth28
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0010 

Q
%s*synth2B
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 

a
%s*synth2R
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 

c
%s*synth2T
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0010 

Y
%s*synth2J
H	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 

J
%s*synth2;
9	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 

N
%s*synth2?
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 

Q
%s*synth2B
@	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 

F
%s*synth27
5	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 

F
%s*synth27
5	Parameter MPS_FORCE bound to: FALSE - type: string 

A
%s*synth22
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 

?
%s*synth20
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 

D
%s*synth25
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 

H
%s*synth29
7	Parameter MSIX_CAP_ON bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 

L
%s*synth2=
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 

_
%s*synth2P
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 

K
%s*synth2<
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 

@
%s*synth21
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 

W
%s*synth2H
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 

>
%s*synth2/
-	Parameter MSI_CAP_ID bound to: 8'b00000101 

M
%s*synth2>
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 

C
%s*synth24
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 

F
%s*synth27
5	Parameter MSI_CAP_ON bound to: TRUE - type: string 

_
%s*synth2P
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 

M
%s*synth2>
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 

F
%s*synth27
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 

F
%s*synth27
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 

A
%s*synth22
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 

J
%s*synth2;
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 

K
%s*synth2<
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 

I
%s*synth2:
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 

D
%s*synth25
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 

G
%s*synth28
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 

V
%s*synth2G
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 

G
%s*synth28
6	Parameter PCIE_REVISION bound to: 2 - type: integer 

H
%s*synth29
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 

N
%s*synth2?
=	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 

R
%s*synth2C
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 

?
%s*synth20
.	Parameter PM_BASE_PTR bound to: 8'b01000000 

K
%s*synth2<
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 

G
%s*synth28
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 

=
%s*synth2.
,	Parameter PM_CAP_ID bound to: 8'b00000001 

B
%s*synth23
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 

E
%s*synth26
4	Parameter PM_CAP_ON bound to: TRUE - type: string 

B
%s*synth23
1	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 

M
%s*synth2>
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 

H
%s*synth29
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 

H
%s*synth29
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 

<
%s*synth2-
+	Parameter PM_DATA0 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA1 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA2 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA3 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA4 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA5 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA6 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA7 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA_SCALE0 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE1 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE2 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE3 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE4 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE5 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE6 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE7 bound to: 2'b00 

B
%s*synth23
1	Parameter PM_MF bound to: FALSE - type: string 

F
%s*synth27
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 

H
%s*synth29
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 

I
%s*synth2:
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 

H
%s*synth29
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 

G
%s*synth28
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 

@
%s*synth21
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 

7
%s*synth2(
&	Parameter RBAR_NUM bound to: 3'b000 

C
%s*synth24
2	Parameter RECRC_CHK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 

W
%s*synth2H
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 

9
%s*synth2*
(	Parameter RP_AUTO_SPD bound to: 2'b01 

D
%s*synth25
3	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 

J
%s*synth2;
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 

F
%s*synth27
5	Parameter SIM_VERSION bound to: 1.0 - type: string 

X
%s*synth2I
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 

[
%s*synth2L
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 

\
%s*synth2M
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 

U
%s*synth2F
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 

V
%s*synth2G
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 

X
%s*synth2I
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 

^
%s*synth2O
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 

^
%s*synth2O
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 

]
%s*synth2N
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 

Y
%s*synth2J
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 

S
%s*synth2D
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 

D
%s*synth25
3	Parameter SPARE_BIT0 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 

?
%s*synth20
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 

?
%s*synth20
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 

?
%s*synth20
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 

?
%s*synth20
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 

E
%s*synth26
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 

E
%s*synth26
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 

E
%s*synth26
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 

E
%s*synth26
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 

G
%s*synth28
6	Parameter TL_RBYPASS bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 

Q
%s*synth2B
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 

Q
%s*synth2B
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 

B
%s*synth23
1	Parameter TRN_DW bound to: TRUE - type: string 

E
%s*synth26
4	Parameter TRN_NP_FC bound to: TRUE - type: string 

L
%s*synth2=
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 

F
%s*synth27
5	Parameter UR_ATOMIC bound to: FALSE - type: string 

C
%s*synth24
2	Parameter UR_CFG1 bound to: TRUE - type: string 

F
%s*synth27
5	Parameter UR_INV_REQ bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 

J
%s*synth2;
9	Parameter USER_CLK2_DIV2 bound to: TRUE - type: string 

G
%s*synth28
6	Parameter USER_CLK_FREQ bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter USE_RID_PINS bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 

J
%s*synth2;
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0001111111111 

P
%s*synth2A
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 205 - type: integer 

O
%s*synth2@
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 

P
%s*synth2A
?	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 

P
%s*synth2A
?	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 

P
%s*synth2A
?	Parameter VC0_TOTAL_CREDITS_PD bound to: 181 - type: integer 

O
%s*synth2@
>	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter VC0_TX_LASTPACKET bound to: 28 - type: integer 

D
%s*synth25
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 

F
%s*synth27
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 

G
%s*synth28
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 

F
%s*synth27
5	Parameter VC_CAP_ON bound to: FALSE - type: string 

]
%s*synth2N
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 

>
%s*synth2/
-	Parameter VC_CAP_VERSION bound to: 4'b0001 

F
%s*synth27
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 

L
%s*synth2=
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 

L
%s*synth2=
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 

E
%s*synth26
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 

H
%s*synth29
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 

T
%s*synth2E
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 

H
%s*synth29
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 

@
%s*synth21
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 

=
%s*synth2.
,	Parameter TCQ bound to: 1 - type: integer 


synthesizing module '%s'638*oasys2%
#vc707_pcie_x8_gen2_pcie_bram_top_7x2¸
³/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_bram_top_7x.v2
718@Z8-638
G
%s*synth28
6	Parameter IMPL_TARGET bound to: HARD - type: string 

W
%s*synth2H
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 1 - type: integer 

G
%s*synth28
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0010 

Q
%s*synth2B
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter VC0_TX_LASTPACKET bound to: 28 - type: integer 

J
%s*synth2;
9	Parameter TLM_TX_OVERHEAD bound to: 24 - type: integer 

Q
%s*synth2B
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 

Q
%s*synth2B
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0001111111111 

Q
%s*synth2B
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 

Q
%s*synth2B
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 

E
%s*synth26
4	Parameter MPS_BYTES bound to: 256 - type: integer 

E
%s*synth26
4	Parameter BYTES_TX bound to: 8120 - type: integer 

A
%s*synth22
0	Parameter ROWS_TX bound to: 1 - type: integer 

A
%s*synth22
0	Parameter COLS_TX bound to: 2 - type: integer 

A
%s*synth22
0	Parameter ROWS_RX bound to: 1 - type: integer 

A
%s*synth22
0	Parameter COLS_RX bound to: 2 - type: integer 

—
synthesizing module '%s'638*oasys2"
 vc707_pcie_x8_gen2_pcie_brams_7x2µ
°/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_brams_7x.v2
648@Z8-638
G
%s*synth28
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0010 

Q
%s*synth2B
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 

G
%s*synth28
6	Parameter IMPL_TARGET bound to: HARD - type: string 

C
%s*synth24
2	Parameter NUM_BRAMS bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter RAM_RADDR_LATENCY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter RAM_RDATA_LATENCY bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter RAM_WRITE_LATENCY bound to: 0 - type: integer 

A
%s*synth22
0	Parameter DOB_REG bound to: 1 - type: integer 

8
%s*synth2)
'	Parameter WIDTH bound to: 7'b0100100 

=
%s*synth2.
,	Parameter TCQ bound to: 1 - type: integer 

•
synthesizing module '%s'638*oasys2!
vc707_pcie_x8_gen2_pcie_bram_7x2´
¯/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_bram_7x.v2
628@Z8-638
G
%s*synth28
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0010 

Q
%s*synth2B
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 

G
%s*synth28
6	Parameter IMPL_TARGET bound to: HARD - type: string 

A
%s*synth22
0	Parameter DOB_REG bound to: 1 - type: integer 

8
%s*synth2)
'	Parameter WIDTH bound to: 7'b0100100 

B
%s*synth23
1	Parameter ADDR_MSB bound to: 9 - type: integer 

F
%s*synth27
5	Parameter ADDR_LO_BITS bound to: 5 - type: integer 

@
%s*synth21
/	Parameter D_MSB bound to: 31 - type: integer 

A
%s*synth22
0	Parameter DP_LSB bound to: 32 - type: integer 

A
%s*synth22
0	Parameter DP_MSB bound to: 35 - type: integer 

=
%s*synth2.
,	Parameter DPW bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 

E
%s*synth26
4	Parameter DEVICE bound to: 7SERIES - type: string 

E
%s*synth26
4	Parameter BRAM_SIZE bound to: 36Kb - type: string 

B
%s*synth23
1	Parameter WE_WIDTH bound to: 4 - type: integer 

À
synthesizing module '%s'638*oasys2
BRAM_SDP_MACRO2q
m/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.v2
318@Z8-638
E
%s*synth26
4	Parameter BRAM_SIZE bound to: 36Kb - type: string 

E
%s*synth26
4	Parameter DEVICE bound to: 7SERIES - type: string 

@
%s*synth21
/	Parameter DO_REG bound to: 1 - type: integer 

y
%s*synth2j
h	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

E
%s*synth26
4	Parameter INIT_FILE bound to: NONE - type: string 

=
%s*synth2.
,	Parameter READ_WIDTH bound to: 7'b0100100 

N
%s*synth2?
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 

D
%s*synth25
3	Parameter SIM_MODE bound to: SAFE - type: string 

z
%s*synth2k
i	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

M
%s*synth2>
<	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 

>
%s*synth2/
-	Parameter WRITE_WIDTH bound to: 7'b0100100 

B
%s*synth23
1	Parameter READ_P bound to: TRUE - type: string 

C
%s*synth24
2	Parameter WRITE_P bound to: TRUE - type: string 

G
%s*synth28
6	Parameter valid_width bound to: TRUE - type: string 

C
%s*synth24
2	Parameter DIP_WIDTH bound to: 4 - type: integer 

C
%s*synth24
2	Parameter DOP_WIDTH bound to: 4 - type: integer 

C
%s*synth24
2	Parameter DI_WIDTH bound to: 32 - type: integer 

C
%s*synth24
2	Parameter DO_WIDTH bound to: 32 - type: integer 

G
%s*synth28
6	Parameter RDADDR_WIDTH bound to: 10 - type: integer 

G
%s*synth28
6	Parameter WRADDR_WIDTH bound to: 10 - type: integer 

B
%s*synth23
1	Parameter WE_WIDTH bound to: 4 - type: integer 

C
%s*synth24
2	Parameter rd_width bound to: 36 - type: integer 

C
%s*synth24
2	Parameter wr_width bound to: 36 - type: integer 

A
%s*synth22
0	Parameter greatest_width bound to: 7'b0100100 

H
%s*synth29
7	Parameter MAX_ADDR_SIZE bound to: 16 - type: integer 

E
%s*synth26
4	Parameter MAX_D_SIZE bound to: 32 - type: integer 

E
%s*synth26
4	Parameter MAX_DP_SIZE bound to: 4 - type: integer 

E
%s*synth26
4	Parameter MAX_WE_SIZE bound to: 8 - type: integer 

G
%s*synth28
6	Parameter fin_rd_width bound to: 36 - type: integer 

G
%s*synth28
6	Parameter fin_wr_width bound to: 36 - type: integer 

L
%s*synth2=
;	Parameter sim_device_pm bound to: 7SERIES - type: string 

Ã
,zero replication count - replication ignored693*oasys2q
m/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.v2
4118@Z8-693
°
synthesizing module '%s'638*oasys2

RAMB36E12d
`/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/scripts/rt/data/unisim_comp.v2	
256718@Z8-638
H
%s*synth29
7	Parameter EN_ECC_READ bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter EN_ECC_WRITE bound to: FALSE - type: string 

¸
%s*synth2¨
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

¸
%s*synth2¨
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

·
%s*synth2§
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

{
%s*synth2l
j	Parameter INIT_A bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

W
%s*synth2H
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 

E
%s*synth26
4	Parameter INIT_FILE bound to: NONE - type: string 

K
%s*synth2<
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 

K
%s*synth2<
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 

C
%s*synth24
2	Parameter RAM_MODE bound to: TDP - type: string 

^
%s*synth2O
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 

O
%s*synth2@
>	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 

O
%s*synth2@
>	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 

N
%s*synth2?
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 

I
%s*synth2:
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 

|
%s*synth2m
k	Parameter SRVAL_A bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

X
%s*synth2I
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 

O
%s*synth2@
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 

O
%s*synth2@
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 

A
%s*synth22
0	Parameter DOA_REG bound to: 1 - type: integer 

A
%s*synth22
0	Parameter DOB_REG bound to: 0 - type: integer 

G
%s*synth28
6	Parameter READ_WIDTH_A bound to: 36 - type: integer 

F
%s*synth27
5	Parameter READ_WIDTH_B bound to: 0 - type: integer 

G
%s*synth28
6	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 

H
%s*synth29
7	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 

È
%done synthesizing module '%s' (%s#%s)256*oasys2

RAMB36E12
82
562d
`/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/scripts/rt/data/unisim_comp.v2	
256718@Z8-256
Ø
%done synthesizing module '%s' (%s#%s)256*oasys2
BRAM_SDP_MACRO2
92
562q
m/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.v2
318@Z8-256
®
%done synthesizing module '%s' (%s#%s)256*oasys2!
vc707_pcie_x8_gen2_pcie_bram_7x2
102
562´
¯/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_bram_7x.v2
628@Z8-256
°
%done synthesizing module '%s' (%s#%s)256*oasys2"
 vc707_pcie_x8_gen2_pcie_brams_7x2
112
562µ
°/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_brams_7x.v2
648@Z8-256
¶
%done synthesizing module '%s' (%s#%s)256*oasys2%
#vc707_pcie_x8_gen2_pcie_bram_top_7x2
122
562¸
³/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_bram_top_7x.v2
718@Z8-256
°
synthesizing module '%s'638*oasys2

PCIE_2_12d
`/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/scripts/rt/data/unisim_comp.v2	
160298@Z8-638
W
%s*synth2H
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 

U
%s*synth2F
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 

G
%s*synth28
6	Parameter AER_CAP_ON bound to: FALSE - type: string 

Z
%s*synth2K
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter ALLOW_X8_GEN2 bound to: TRUE - type: string 

P
%s*synth2A
?	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 

Z
%s*synth2K
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 

^
%s*synth2O
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 

d
%s*synth2U
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 

d
%s*synth2U
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 

`
%s*synth2Q
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 

`
%s*synth2Q
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 

a
%s*synth2R
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 

b
%s*synth2S
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 

]
%s*synth2N
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 

`
%s*synth2Q
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 

_
%s*synth2P
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 

_
%s*synth2P
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 

a
%s*synth2R
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 

\
%s*synth2M
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 

X
%s*synth2I
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 

R
%s*synth2C
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 

R
%s*synth2C
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 

R
%s*synth2C
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 

U
%s*synth2F
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 

F
%s*synth27
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 

R
%s*synth2C
A	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 

c
%s*synth2T
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 

F
%s*synth27
5	Parameter IS_SWITCH bound to: FALSE - type: string 

V
%s*synth2G
E	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 

\
%s*synth2M
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 

c
%s*synth2T
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 

e
%s*synth2V
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 

a
%s*synth2R
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 

R
%s*synth2C
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 

c
%s*synth2T
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 

Y
%s*synth2J
H	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 

N
%s*synth2?
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 

F
%s*synth27
5	Parameter MPS_FORCE bound to: FALSE - type: string 

H
%s*synth29
7	Parameter MSIX_CAP_ON bound to: FALSE - type: string 

W
%s*synth2H
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 

F
%s*synth27
5	Parameter MSI_CAP_ON bound to: TRUE - type: string 

_
%s*synth2P
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 

G
%s*synth28
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 

R
%s*synth2C
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 

G
%s*synth28
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 

E
%s*synth26
4	Parameter PM_CAP_ON bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 

H
%s*synth29
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 

B
%s*synth23
1	Parameter PM_MF bound to: FALSE - type: string 

H
%s*synth29
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 

K
%s*synth2<
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 

W
%s*synth2H
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 

F
%s*synth27
5	Parameter SIM_VERSION bound to: 1.0 - type: string 

X
%s*synth2I
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 

[
%s*synth2L
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 

\
%s*synth2M
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 

U
%s*synth2F
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 

V
%s*synth2G
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 

X
%s*synth2I
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 

^
%s*synth2O
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 

^
%s*synth2O
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 

]
%s*synth2N
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 

G
%s*synth28
6	Parameter TL_RBYPASS bound to: FALSE - type: string 

K
%s*synth2<
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 

B
%s*synth23
1	Parameter TRN_DW bound to: TRUE - type: string 

E
%s*synth26
4	Parameter TRN_NP_FC bound to: TRUE - type: string 

L
%s*synth2=
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 

F
%s*synth27
5	Parameter UR_ATOMIC bound to: FALSE - type: string 

C
%s*synth24
2	Parameter UR_CFG1 bound to: TRUE - type: string 

F
%s*synth27
5	Parameter UR_INV_REQ bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 

J
%s*synth2;
9	Parameter USER_CLK2_DIV2 bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter USE_RID_PINS bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 

F
%s*synth27
5	Parameter VC_CAP_ON bound to: FALSE - type: string 

]
%s*synth2N
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 

H
%s*synth29
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 

H
%s*synth29
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 

K
%s*synth2<
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 

E
%s*synth26
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 

H
%s*synth29
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 

E
%s*synth26
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 

H
%s*synth29
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 

F
%s*synth27
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 

I
%s*synth2:
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 

D
%s*synth25
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 

G
%s*synth28
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 

F
%s*synth27
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 

L
%s*synth2=
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 

I
%s*synth2:
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 

T
%s*synth2E
C	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 

J
%s*synth2;
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0001111111111 

J
%s*synth2;
9	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 

M
%s*synth2>
<	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 

N
%s*synth2?
=	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 

G
%s*synth28
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 

G
%s*synth28
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 

H
%s*synth29
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 

F
%s*synth27
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 

L
%s*synth2=
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 

H
%s*synth29
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 

N
%s*synth2?
=	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 

N
%s*synth2?
=	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE0 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE1 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE2 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE3 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE4 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE5 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE6 bound to: 2'b00 

<
%s*synth2-
+	Parameter PM_DATA_SCALE7 bound to: 2'b00 

9
%s*synth2*
(	Parameter RP_AUTO_SPD bound to: 2'b01 

a
%s*synth2R
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 

O
%s*synth2@
>	Parameter CLASS_CODE bound to: 24'b000001011000000000000000 

]
%s*synth2N
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 

_
%s*synth2P
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 

>
%s*synth2/
-	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 

7
%s*synth2(
&	Parameter RBAR_NUM bound to: 3'b000 

E
%s*synth26
4	Parameter BAR0 bound to: -1048576 - type: integer 

>
%s*synth2/
-	Parameter BAR1 bound to: 0 - type: integer 

>
%s*synth2/
-	Parameter BAR2 bound to: 0 - type: integer 

>
%s*synth2/
-	Parameter BAR3 bound to: 0 - type: integer 

>
%s*synth2/
-	Parameter BAR4 bound to: 0 - type: integer 

>
%s*synth2/
-	Parameter BAR5 bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 

G
%s*synth28
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 

E
%s*synth26
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 

E
%s*synth26
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 

E
%s*synth26
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 

E
%s*synth26
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 

?
%s*synth20
.	Parameter AER_CAP_VERSION bound to: 4'b0001 

L
%s*synth2=
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 

?
%s*synth20
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 

G
%s*synth28
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0010 

L
%s*synth2=
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0010 

K
%s*synth2<
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 

I
%s*synth2:
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 

@
%s*synth21
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 

>
%s*synth2/
-	Parameter VC_CAP_VERSION bound to: 4'b0001 

E
%s*synth26
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 

@
%s*synth21
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 

9
%s*synth2*
(	Parameter INFER_EI bound to: 5'b00000 

B
%s*synth23
1	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 

M
%s*synth2>
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 

D
%s*synth25
3	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 

A
%s*synth22
0	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 

Q
%s*synth2B
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 

F
%s*synth27
5	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 

B
%s*synth23
1	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 

D
%s*synth25
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 

E
%s*synth26
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 

?
%s*synth20
.	Parameter HEADER_TYPE bound to: 8'b00000000 

A
%s*synth22
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 

A
%s*synth22
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 

?
%s*synth20
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 

D
%s*synth25
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 

@
%s*synth21
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 

>
%s*synth2/
-	Parameter MSI_CAP_ID bound to: 8'b00000101 

C
%s*synth24
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 

A
%s*synth22
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 

J
%s*synth2;
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 

D
%s*synth25
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 

?
%s*synth20
.	Parameter PM_BASE_PTR bound to: 8'b01000000 

=
%s*synth2.
,	Parameter PM_CAP_ID bound to: 8'b00000001 

B
%s*synth23
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 

<
%s*synth2-
+	Parameter PM_DATA0 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA1 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA2 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA3 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA4 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA5 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA6 bound to: 8'b00000000 

<
%s*synth2-
+	Parameter PM_DATA7 bound to: 8'b00000000 

S
%s*synth2D
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 

?
%s*synth20
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 

?
%s*synth20
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 

?
%s*synth20
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 

?
%s*synth20
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 

I
%s*synth2:
8	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 

H
%s*synth29
7	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 

N
%s*synth2?
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 

V
%s*synth2G
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 

W
%s*synth2H
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 1 - type: integer 

[
%s*synth2L
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 

_
%s*synth2P
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 

_
%s*synth2P
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 

X
%s*synth2I
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 

X
%s*synth2I
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 

^
%s*synth2O
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 

^
%s*synth2O
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 

W
%s*synth2H
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 

W
%s*synth2H
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 

M
%s*synth2>
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 

F
%s*synth27
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 

F
%s*synth27
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 

M
%s*synth2>
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 

G
%s*synth28
6	Parameter PCIE_REVISION bound to: 2 - type: integer 

H
%s*synth29
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 

C
%s*synth24
2	Parameter RECRC_CHK bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT0 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 

D
%s*synth25
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 

Q
%s*synth2B
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 

Q
%s*synth2B
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 

G
%s*synth28
6	Parameter USER_CLK_FREQ bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 205 - type: integer 

O
%s*synth2@
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 

P
%s*synth2A
?	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 

P
%s*synth2A
?	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 

P
%s*synth2A
?	Parameter VC0_TOTAL_CREDITS_PD bound to: 181 - type: integer 

O
%s*synth2@
>	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter VC0_TX_LASTPACKET bound to: 28 - type: integer 

É
%done synthesizing module '%s' (%s#%s)256*oasys2

PCIE_2_12
132
562d
`/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/scripts/rt/data/unisim_comp.v2	
160298@Z8-256
¤
%done synthesizing module '%s' (%s#%s)256*oasys2
vc707_pcie_x8_gen2_pcie_7x2
142
562¯
ª/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_7x.v2
628@Z8-256
¡
synthesizing module '%s'638*oasys2'
%vc707_pcie_x8_gen2_pcie_pipe_pipeline2º
µ/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_pipe_pipeline.v2
628@Z8-638
Q
%s*synth2B
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 

N
%s*synth2?
=	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 

™
synthesizing module '%s'638*oasys2#
!vc707_pcie_x8_gen2_pcie_pipe_misc2¶
±/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_pipe_misc.v2
628@Z8-638
N
%s*synth2?
=	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter TCQ bound to: 1 - type: integer 

²
%done synthesizing module '%s' (%s#%s)256*oasys2#
!vc707_pcie_x8_gen2_pcie_pipe_misc2
152
562¶
±/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_pipe_misc.v2
628@Z8-256
™
synthesizing module '%s'638*oasys2#
!vc707_pcie_x8_gen2_pcie_pipe_lane2¶
±/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_pipe_lane.v2
628@Z8-638
N
%s*synth2?
=	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter TCQ bound to: 1 - type: integer 

²
%done synthesizing module '%s' (%s#%s)256*oasys2#
!vc707_pcie_x8_gen2_pcie_pipe_lane2
162
562¶
±/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_pipe_lane.v2
628@Z8-256
º
%done synthesizing module '%s' (%s#%s)256*oasys2'
%vc707_pcie_x8_gen2_pcie_pipe_pipeline2
172
562º
µ/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_pipe_pipeline.v2
628@Z8-256
¦
%done synthesizing module '%s' (%s#%s)256*oasys2
vc707_pcie_x8_gen2_pcie_top2
182
562°
«/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_top.v2
618@Z8-256
‰
synthesizing module '%s'638*oasys2
vc707_pcie_x8_gen2_gt_top2®
©/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gt_top.v2
618@Z8-638
Q
%s*synth2B
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 

F
%s*synth27
5	Parameter REF_CLK_FREQ bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter USER_CLK2_DIV2 bound to: TRUE - type: string 

G
%s*synth28
6	Parameter USER_CLK_FREQ bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 

H
%s*synth29
7	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 

H
%s*synth29
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 

I
%s*synth2:
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 

H
%s*synth29
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 

J
%s*synth2;
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 

H
%s*synth29
7	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 

=
%s*synth2.
,	Parameter TCQ bound to: 1 - type: integer 

G
%s*synth28
6	Parameter USERCLK2_FREQ bound to: 3 - type: integer 

G
%s*synth28
6	Parameter PCIE_LPM_DFE bound to: LPM - type: string 

I
%s*synth2:
8	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 

Q
%s*synth2B
@	Parameter PCIE_OOBCLK_MODE_ENABLE bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 

§
synthesizing module '%s'638*oasys2*
(vc707_pcie_x8_gen2_gt_rx_valid_filter_7x2½
¸/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gt_rx_valid_filter_7x.v2
618@Z8-638
J
%s*synth2;
9	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 

=
%s*synth2.
,	Parameter TCQ bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter EIOS_DET_IDL bound to: 5'b00001 

A
%s*synth22
0	Parameter EIOS_DET_NO_STR0 bound to: 5'b00010 

>
%s*synth2/
-	Parameter EIOS_DET_STR0 bound to: 5'b00100 

>
%s*synth2/
-	Parameter EIOS_DET_STR1 bound to: 5'b01000 

>
%s*synth2/
-	Parameter EIOS_DET_DONE bound to: 5'b10000 

<
%s*synth2-
+	Parameter EIOS_COM bound to: 8'b10111100 

<
%s*synth2-
+	Parameter EIOS_IDL bound to: 8'b01111100 

=
%s*synth2.
,	Parameter FTSOS_COM bound to: 8'b10111100 

=
%s*synth2.
,	Parameter FTSOS_FTS bound to: 8'b00111100 

>
%s*synth2/
-	Parameter USER_RXVLD_IDL bound to: 4'b0001 

=
%s*synth2.
,	Parameter USER_RXVLD_EI bound to: 4'b0010 

A
%s*synth22
0	Parameter USER_RXVLD_EI_DB0 bound to: 4'b0100 

A
%s*synth22
0	Parameter USER_RXVLD_EI_DB1 bound to: 4'b1000 

‘
-case statement is not full and has no default155*oasys2½
¸/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gt_rx_valid_filter_7x.v2
1898@Z8-155
À
%done synthesizing module '%s' (%s#%s)256*oasys2*
(vc707_pcie_x8_gen2_gt_rx_valid_filter_7x2
192
562½
¸/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gt_rx_valid_filter_7x.v2
618@Z8-256
–
synthesizing module '%s'638*oasys2!
vc707_pcie_x8_gen2_pipe_wrapper2´
¯/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_wrapper.v2
1578@Z8-638
J
%s*synth2;
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 

V
%s*synth2G
E	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 

I
%s*synth2:
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 

H
%s*synth29
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 

H
%s*synth29
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 

P
%s*synth2A
?	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PCIE_LPM_DFE bound to: LPM - type: string 

L
%s*synth2=
;	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 

H
%s*synth29
7	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 

J
%s*synth2;
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 

J
%s*synth2;
9	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 

C
%s*synth24
2	Parameter PCIE_LANE bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter PCIE_USERCLK1_FREQ bound to: 5 - type: integer 

L
%s*synth2=
;	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 

M
%s*synth2>
<	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter PCIE_JTAG_MODE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 

9
%s*synth2*
(	Parameter TXEQ_FS bound to: 6'b101000 

9
%s*synth2*
(	Parameter TXEQ_LF bound to: 6'b001111 

O
%s*synth2@
>	Parameter GC_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 

‘
synthesizing module '%s'638*oasys2
vc707_pcie_x8_gen2_pipe_reset2²
­/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_reset.v2
668@Z8-638
M
%s*synth2>
<	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 

H
%s*synth29
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 

M
%s*synth2>
<	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 

J
%s*synth2;
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 

C
%s*synth24
2	Parameter PCIE_LANE bound to: 8 - type: integer 

>
%s*synth2/
-	Parameter CFG_WAIT_MAX bound to: 6'b111111 

J
%s*synth2;
9	Parameter BYPASS_RXCDRLOCK bound to: 1 - type: integer 

9
%s*synth2*
(	Parameter FSM_IDLE bound to: 5'b00000 

=
%s*synth2.
,	Parameter FSM_CFG_WAIT bound to: 5'b00001 

>
%s*synth2/
-	Parameter FSM_CPLLRESET bound to: 5'b00010 

B
%s*synth23
1	Parameter FSM_DRP_X16_START bound to: 5'b00011 

A
%s*synth22
0	Parameter FSM_DRP_X16_DONE bound to: 5'b00100 

=
%s*synth2.
,	Parameter FSM_CPLLLOCK bound to: 5'b00101 

8
%s*synth2)
'	Parameter FSM_DRP bound to: 5'b00110 

<
%s*synth2-
+	Parameter FSM_GTRESET bound to: 5'b00111 

E
%s*synth26
4	Parameter FSM_RXPMARESETDONE_1 bound to: 5'b01000 

E
%s*synth26
4	Parameter FSM_RXPMARESETDONE_2 bound to: 5'b01001 

B
%s*synth23
1	Parameter FSM_DRP_X20_START bound to: 5'b01010 

A
%s*synth22
0	Parameter FSM_DRP_X20_DONE bound to: 5'b01011 

>
%s*synth2/
-	Parameter FSM_MMCM_LOCK bound to: 5'b01100 

>
%s*synth2/
-	Parameter FSM_RESETDONE bound to: 5'b01101 

<
%s*synth2-
+	Parameter FSM_CPLL_PD bound to: 5'b01110 

A
%s*synth22
0	Parameter FSM_TXSYNC_START bound to: 5'b01111 

@
%s*synth21
/	Parameter FSM_TXSYNC_DONE bound to: 5'b10000 

š
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2²
­/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_reset.v2
2428@Z8-2943
ª
%done synthesizing module '%s' (%s#%s)256*oasys2
vc707_pcie_x8_gen2_pipe_reset2
202
562²
­/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_reset.v2
668@Z8-256
‘
synthesizing module '%s'638*oasys2
vc707_pcie_x8_gen2_qpll_reset2²
­/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_qpll_reset.v2
658@Z8-638
H
%s*synth29
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 

M
%s*synth2>
<	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 

C
%s*synth24
2	Parameter PCIE_LANE bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter BYPASS_COARSE_OVRD bound to: 1 - type: integer 

B
%s*synth23
1	Parameter FSM_IDLE bound to: 1 - type: integer 

G
%s*synth28
6	Parameter FSM_WAIT_LOCK bound to: 2 - type: integer 

G
%s*synth28
6	Parameter FSM_MMCM_LOCK bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter FSM_DRP_START_NOM bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter FSM_DRP_DONE_NOM bound to: 5 - type: integer 

F
%s*synth27
5	Parameter FSM_QPLLLOCK bound to: 6 - type: integer 

K
%s*synth2<
:	Parameter FSM_DRP_START_OPT bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter FSM_DRP_DONE_OPT bound to: 8 - type: integer 

H
%s*synth29
7	Parameter FSM_QPLL_RESET bound to: 9 - type: integer 

H
%s*synth29
7	Parameter FSM_QPLLLOCK2 bound to: 10 - type: integer 

K
%s*synth2<
:	Parameter FSM_QPLL_PDRESET bound to: 11 - type: integer 

F
%s*synth27
5	Parameter FSM_QPLL_PD bound to: 12 - type: integer 

ª
%done synthesizing module '%s' (%s#%s)256*oasys2
vc707_pcie_x8_gen2_qpll_reset2
212
562²
­/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_qpll_reset.v2
658@Z8-256

synthesizing module '%s'638*oasys2
vc707_pcie_x8_gen2_pipe_user2±
¬/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_user.v2
668@Z8-638
J
%s*synth2;
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 

H
%s*synth29
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 

J
%s*synth2;
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter RXCDRLOCK_MAX bound to: 4'b1111 

;
%s*synth2,
*	Parameter RXVALID_MAX bound to: 4'b1111 

O
%s*synth2@
>	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 

6
%s*synth2'
%	Parameter FSM_IDLE bound to: 2'b00 

;
%s*synth2,
*	Parameter FSM_RESETOVRD bound to: 2'b01 

<
%s*synth2-
+	Parameter FSM_RESET_INIT bound to: 2'b10 

7
%s*synth2(
&	Parameter FSM_RESET bound to: 2'b11 

S
%s*synth2D
B	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 

¨
%done synthesizing module '%s' (%s#%s)256*oasys2
vc707_pcie_x8_gen2_pipe_user2
222
562±
¬/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_user.v2
668@Z8-256

synthesizing module '%s'638*oasys2
vc707_pcie_x8_gen2_pipe_rate2±
¬/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_rate.v2
668@Z8-638
M
%s*synth2>
<	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 

H
%s*synth29
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 

H
%s*synth29
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 

M
%s*synth2>
<	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 

J
%s*synth2;
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 

?
%s*synth20
.	Parameter TXDATA_WAIT_MAX bound to: 4'b1111 

B
%s*synth23
1	Parameter FSM_IDLE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter FSM_PLL_PU bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter FSM_PLL_PURESET bound to: 2 - type: integer 

F
%s*synth27
5	Parameter FSM_PLL_LOCK bound to: 3 - type: integer 

P
%s*synth2A
?	Parameter FSM_DRP_X16_GEN3_START bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter FSM_DRP_X16_GEN3_DONE bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter FSM_PMARESET_HOLD bound to: 6 - type: integer 

E
%s*synth26
4	Parameter FSM_PLL_SEL bound to: 7 - type: integer 

G
%s*synth28
6	Parameter FSM_MMCM_LOCK bound to: 8 - type: integer 

G
%s*synth28
6	Parameter FSM_DRP_START bound to: 9 - type: integer 

G
%s*synth28
6	Parameter FSM_DRP_DONE bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter FSM_PMARESET_RELEASE bound to: 11 - type: integer 

L
%s*synth2=
;	Parameter FSM_PMARESET_DONE bound to: 12 - type: integer 

J
%s*synth2;
9	Parameter FSM_TXDATA_WAIT bound to: 13 - type: integer 

G
%s*synth28
6	Parameter FSM_PCLK_SEL bound to: 14 - type: integer 

L
%s*synth2=
;	Parameter FSM_DRP_X16_START bound to: 15 - type: integer 

K
%s*synth2<
:	Parameter FSM_DRP_X16_DONE bound to: 16 - type: integer 

G
%s*synth28
6	Parameter FSM_RATE_SEL bound to: 17 - type: integer 

M
%s*synth2>
<	Parameter FSM_RXPMARESETDONE bound to: 18 - type: integer 

L
%s*synth2=
;	Parameter FSM_DRP_X20_START bound to: 19 - type: integer 

K
%s*synth2<
:	Parameter FSM_DRP_X20_DONE bound to: 20 - type: integer 

H
%s*synth29
7	Parameter FSM_RATE_DONE bound to: 21 - type: integer 

N
%s*synth2?
=	Parameter FSM_RESETOVRD_START bound to: 22 - type: integer 

M
%s*synth2>
<	Parameter FSM_RESETOVRD_DONE bound to: 23 - type: integer 

J
%s*synth2;
9	Parameter FSM_PLL_PDRESET bound to: 24 - type: integer 

E
%s*synth26
4	Parameter FSM_PLL_PD bound to: 25 - type: integer 

K
%s*synth2<
:	Parameter FSM_TXSYNC_START bound to: 26 - type: integer 

J
%s*synth2;
9	Parameter FSM_TXSYNC_DONE bound to: 27 - type: integer 

C
%s*synth24
2	Parameter FSM_DONE bound to: 28 - type: integer 

K
%s*synth2<
:	Parameter FSM_RXSYNC_START bound to: 29 - type: integer 

J
%s*synth2;
9	Parameter FSM_RXSYNC_DONE bound to: 30 - type: integer 

™
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2±
¬/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_rate.v2
3288@Z8-2943
™
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2±
¬/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_rate.v2
4368@Z8-2943
¨
%done synthesizing module '%s' (%s#%s)256*oasys2
vc707_pcie_x8_gen2_pipe_rate2
232
562±
¬/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_rate.v2
668@Z8-256

synthesizing module '%s'638*oasys2
vc707_pcie_x8_gen2_pipe_sync2±
¬/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_sync.v2
718@Z8-638
I
%s*synth2:
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 

J
%s*synth2;
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 

J
%s*synth2;
9	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 

C
%s*synth24
2	Parameter PCIE_LANE bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter BYPASS_TXDELAY_ALIGN bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter BYPASS_RXDELAY_ALIGN bound to: 0 - type: integer 

A
%s*synth22
0	Parameter FSM_TXSYNC_IDLE bound to: 6'b000001 

?
%s*synth20
.	Parameter FSM_MMCM_LOCK bound to: 6'b000010 

B
%s*synth23
1	Parameter FSM_TXSYNC_START bound to: 6'b000100 

B
%s*synth23
1	Parameter FSM_TXPHINITDONE bound to: 6'b001000 

B
%s*synth23
1	Parameter FSM_TXSYNC_DONE1 bound to: 6'b010000 

B
%s*synth23
1	Parameter FSM_TXSYNC_DONE2 bound to: 6'b100000 

B
%s*synth23
1	Parameter FSM_RXSYNC_IDLE bound to: 7'b0000001 

@
%s*synth21
/	Parameter FSM_RXCDRLOCK bound to: 7'b0000010 

C
%s*synth24
2	Parameter FSM_RXSYNC_START bound to: 7'b0000100 

C
%s*synth24
2	Parameter FSM_RXSYNC_DONE1 bound to: 7'b0001000 

C
%s*synth24
2	Parameter FSM_RXSYNC_DONE2 bound to: 7'b0010000 

C
%s*synth24
2	Parameter FSM_RXSYNC_DONES bound to: 7'b0100000 

C
%s*synth24
2	Parameter FSM_RXSYNC_DONEM bound to: 7'b1000000 

ð
.merging register '%s' into '%s' in module '%s'3438*oasys2$
"rxsync_fsm_disable.rxsync_done_reg2 
rxsync_fsm_disable.rxdlyen_reg2
vc707_pcie_x8_gen2_pipe_sync2±
¬/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_sync.v2
6128@Z8-3888
™
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2±
¬/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_sync.v2
6358@Z8-2943
¨
%done synthesizing module '%s' (%s#%s)256*oasys2
vc707_pcie_x8_gen2_pipe_sync2
242
562±
¬/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_sync.v2
718@Z8-256

synthesizing module '%s'638*oasys2
vc707_pcie_x8_gen2_pipe_drp2°
«/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_drp.v2
668@Z8-638
I
%s*synth2:
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 

H
%s*synth29
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 

J
%s*synth2;
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 

H
%s*synth29
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 

P
%s*synth2A
?	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 

J
%s*synth2;
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 

J
%s*synth2;
9	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 

:
%s*synth2+
)	Parameter LOAD_CNT_MAX bound to: 2'b01 

:
%s*synth2+
)	Parameter INDEX_MAX bound to: 5'b10101 

G
%s*synth28
6	Parameter ADDR_PCS_RSVD_ATTR bound to: 9'b001101111 

C
%s*synth24
2	Parameter ADDR_TXOUT_DIV bound to: 9'b010001000 

C
%s*synth24
2	Parameter ADDR_RXOUT_DIV bound to: 9'b010001000 

G
%s*synth28
6	Parameter ADDR_TX_DATA_WIDTH bound to: 9'b001101011 

J
%s*synth2;
9	Parameter ADDR_TX_INT_DATAWIDTH bound to: 9'b001101011 

G
%s*synth28
6	Parameter ADDR_RX_DATA_WIDTH bound to: 9'b000010001 

J
%s*synth2;
9	Parameter ADDR_RX_INT_DATAWIDTH bound to: 9'b000010001 

B
%s*synth23
1	Parameter ADDR_TXBUF_EN bound to: 9'b000011100 

B
%s*synth23
1	Parameter ADDR_RXBUF_EN bound to: 9'b010011101 

E
%s*synth26
4	Parameter ADDR_TX_XCLK_SEL bound to: 9'b001011001 

E
%s*synth26
4	Parameter ADDR_RX_XCLK_SEL bound to: 9'b001011001 

I
%s*synth2:
8	Parameter ADDR_CLK_CORRECT_USE bound to: 9'b001000100 

G
%s*synth28
6	Parameter ADDR_TX_DRIVE_MODE bound to: 9'b000011001 

E
%s*synth26
4	Parameter ADDR_RXCDR_EIDLE bound to: 9'b010100111 

J
%s*synth2;
9	Parameter ADDR_RX_DFE_LPM_EIDLE bound to: 9'b000011110 

C
%s*synth24
2	Parameter ADDR_PMA_RSV_A bound to: 9'b010011001 

C
%s*synth24
2	Parameter ADDR_PMA_RSV_B bound to: 9'b010011010 

E
%s*synth26
4	Parameter ADDR_RXCDR_CFG_A bound to: 9'b010101000 

E
%s*synth26
4	Parameter ADDR_RXCDR_CFG_B bound to: 9'b010101001 

E
%s*synth26
4	Parameter ADDR_RXCDR_CFG_C bound to: 9'b010101010 

E
%s*synth26
4	Parameter ADDR_RXCDR_CFG_D bound to: 9'b010101011 

E
%s*synth26
4	Parameter ADDR_RXCDR_CFG_E bound to: 9'b010101100 

E
%s*synth26
4	Parameter ADDR_RXCDR_CFG_F bound to: 9'b010101101 

O
%s*synth2@
>	Parameter MASK_PCS_RSVD_ATTR bound to: 16'b1111111111111001 

K
%s*synth2<
:	Parameter MASK_TXOUT_DIV bound to: 16'b1111111110001111 

K
%s*synth2<
:	Parameter MASK_RXOUT_DIV bound to: 16'b1111111111111000 

O
%s*synth2@
>	Parameter MASK_TX_DATA_WIDTH bound to: 16'b1111111111111000 

R
%s*synth2C
A	Parameter MASK_TX_INT_DATAWIDTH bound to: 16'b1111111111101111 

O
%s*synth2@
>	Parameter MASK_RX_DATA_WIDTH bound to: 16'b1100011111111111 

V
%s*synth2G
E	Parameter MASK_X16X20_RX_DATA_WIDTH bound to: 16'b1111011111111111 

R
%s*synth2C
A	Parameter MASK_RX_INT_DATAWIDTH bound to: 16'b1011111111111111 

J
%s*synth2;
9	Parameter MASK_TXBUF_EN bound to: 16'b1011111111111111 

J
%s*synth2;
9	Parameter MASK_RXBUF_EN bound to: 16'b1111111111111101 

M
%s*synth2>
<	Parameter MASK_TX_XCLK_SEL bound to: 16'b1111111101111111 

M
%s*synth2>
<	Parameter MASK_RX_XCLK_SEL bound to: 16'b1111111110111111 

Q
%s*synth2B
@	Parameter MASK_CLK_CORRECT_USE bound to: 16'b1011111111111111 

O
%s*synth2@
>	Parameter MASK_TX_DRIVE_MODE bound to: 16'b1111111111100000 

M
%s*synth2>
<	Parameter MASK_RXCDR_EIDLE bound to: 16'b1111011111111111 

R
%s*synth2C
A	Parameter MASK_RX_DFE_LPM_EIDLE bound to: 16'b1011111111111111 

K
%s*synth2<
:	Parameter MASK_PMA_RSV_A bound to: 16'b0000000000000000 

K
%s*synth2<
:	Parameter MASK_PMA_RSV_B bound to: 16'b0000000000000000 

M
%s*synth2>
<	Parameter MASK_RXCDR_CFG_A bound to: 16'b0000000000000000 

M
%s*synth2>
<	Parameter MASK_RXCDR_CFG_B bound to: 16'b0000000000000000 

M
%s*synth2>
<	Parameter MASK_RXCDR_CFG_C bound to: 16'b0000000000000000 

M
%s*synth2>
<	Parameter MASK_RXCDR_CFG_D bound to: 16'b0000000000000000 

Q
%s*synth2B
@	Parameter MASK_RXCDR_CFG_E_GTX bound to: 16'b1111111100000000 

Q
%s*synth2B
@	Parameter MASK_RXCDR_CFG_E_GTH bound to: 16'b0000000000000000 

Q
%s*synth2B
@	Parameter MASK_RXCDR_CFG_F_GTX bound to: 16'b1111111111111111 

Q
%s*synth2B
@	Parameter MASK_RXCDR_CFG_F_GTH bound to: 16'b1111111111111000 

L
%s*synth2=
;	Parameter GEN12_TXOUT_DIV bound to: 16'b0000000000010000 

L
%s*synth2=
;	Parameter GEN12_RXOUT_DIV bound to: 16'b0000000000000001 

P
%s*synth2A
?	Parameter GEN12_TX_DATA_WIDTH bound to: 16'b0000000000000011 

S
%s*synth2D
B	Parameter GEN12_TX_INT_DATAWIDTH bound to: 16'b0000000000000000 

P
%s*synth2A
?	Parameter GEN12_RX_DATA_WIDTH bound to: 16'b0001100000000000 

S
%s*synth2D
B	Parameter GEN12_RX_INT_DATAWIDTH bound to: 16'b0000000000000000 

K
%s*synth2<
:	Parameter GEN12_TXBUF_EN bound to: 16'b0100000000000000 

K
%s*synth2<
:	Parameter GEN12_RXBUF_EN bound to: 16'b0000000000000010 

N
%s*synth2?
=	Parameter GEN12_TX_XCLK_SEL bound to: 16'b0000000000000000 

N
%s*synth2?
=	Parameter GEN12_RX_XCLK_SEL bound to: 16'b0000000000000000 

R
%s*synth2C
A	Parameter GEN12_CLK_CORRECT_USE bound to: 16'b0100000000000000 

P
%s*synth2A
?	Parameter GEN12_TX_DRIVE_MODE bound to: 16'b0000000000000001 

N
%s*synth2?
=	Parameter GEN12_RXCDR_EIDLE bound to: 16'b0000100000000000 

S
%s*synth2D
B	Parameter GEN12_RX_DFE_LPM_EIDLE bound to: 16'b0100000000000000 

P
%s*synth2A
?	Parameter GEN12_PMA_RSV_A_GTX bound to: 16'b1000010010000000 

P
%s*synth2A
?	Parameter GEN12_PMA_RSV_B_GTX bound to: 16'b0000000000000001 

P
%s*synth2A
?	Parameter GEN12_PMA_RSV_A_GTH bound to: 16'b0000000000001000 

P
%s*synth2A
?	Parameter GEN12_PMA_RSV_B_GTH bound to: 16'b0000000000000000 

R
%s*synth2C
A	Parameter GEN12_RXCDR_CFG_A_GTX bound to: 16'b0000000000100000 

R
%s*synth2C
A	Parameter GEN12_RXCDR_CFG_B_GTX bound to: 16'b0001000000100000 

R
%s*synth2C
A	Parameter GEN12_RXCDR_CFG_C_GTX bound to: 16'b0010001111111111 

T
%s*synth2E
C	Parameter GEN12_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 

T
%s*synth2E
C	Parameter GEN12_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 

R
%s*synth2C
A	Parameter GEN12_RXCDR_CFG_E_GTX bound to: 16'b0000000000000011 

R
%s*synth2C
A	Parameter GEN12_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 

T
%s*synth2E
C	Parameter GEN12_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 

T
%s*synth2E
C	Parameter GEN12_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 

R
%s*synth2C
A	Parameter GEN12_RXCDR_CFG_B_GTH bound to: 16'b1100001000001000 

R
%s*synth2C
A	Parameter GEN12_RXCDR_CFG_C_GTH bound to: 16'b0010000000000000 

R
%s*synth2C
A	Parameter GEN12_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 

R
%s*synth2C
A	Parameter GEN12_RXCDR_CFG_E_GTH bound to: 16'b0000000000100000 

R
%s*synth2C
A	Parameter GEN12_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 

K
%s*synth2<
:	Parameter GEN3_TXOUT_DIV bound to: 16'b0000000000000000 

K
%s*synth2<
:	Parameter GEN3_RXOUT_DIV bound to: 16'b0000000000000000 

O
%s*synth2@
>	Parameter GEN3_TX_DATA_WIDTH bound to: 16'b0000000000000100 

R
%s*synth2C
A	Parameter GEN3_TX_INT_DATAWIDTH bound to: 16'b0000000000010000 

O
%s*synth2@
>	Parameter GEN3_RX_DATA_WIDTH bound to: 16'b0010000000000000 

R
%s*synth2C
A	Parameter GEN3_RX_INT_DATAWIDTH bound to: 16'b0100000000000000 

J
%s*synth2;
9	Parameter GEN3_TXBUF_EN bound to: 16'b0000000000000000 

J
%s*synth2;
9	Parameter GEN3_RXBUF_EN bound to: 16'b0000000000000000 

M
%s*synth2>
<	Parameter GEN3_TX_XCLK_SEL bound to: 16'b0000000010000000 

M
%s*synth2>
<	Parameter GEN3_RX_XCLK_SEL bound to: 16'b0000000001000000 

Q
%s*synth2B
@	Parameter GEN3_CLK_CORRECT_USE bound to: 16'b0000000000000000 

O
%s*synth2@
>	Parameter GEN3_TX_DRIVE_MODE bound to: 16'b0000000000000010 

M
%s*synth2>
<	Parameter GEN3_RXCDR_EIDLE bound to: 16'b0000000000000000 

R
%s*synth2C
A	Parameter GEN3_RX_DFE_LPM_EIDLE bound to: 16'b0000000000000000 

O
%s*synth2@
>	Parameter GEN3_PMA_RSV_A_GTX bound to: 16'b0111000010000000 

O
%s*synth2@
>	Parameter GEN3_PMA_RSV_B_GTX bound to: 16'b0000000000011110 

O
%s*synth2@
>	Parameter GEN3_PMA_RSV_A_GTH bound to: 16'b0000000000001000 

O
%s*synth2@
>	Parameter GEN3_PMA_RSV_B_GTH bound to: 16'b0000000000000000 

Q
%s*synth2B
@	Parameter GEN3_RXCDR_CFG_A_GTX bound to: 16'b0000000010000000 

Q
%s*synth2B
@	Parameter GEN3_RXCDR_CFG_B_GTX bound to: 16'b0001000000010000 

Q
%s*synth2B
@	Parameter GEN3_RXCDR_CFG_C_GTX bound to: 16'b0000101111111111 

S
%s*synth2D
B	Parameter GEN3_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 

S
%s*synth2D
B	Parameter GEN3_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 

Q
%s*synth2B
@	Parameter GEN3_RXCDR_CFG_E_GTX bound to: 16'b0000000000001011 

Q
%s*synth2B
@	Parameter GEN3_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 

S
%s*synth2D
B	Parameter GEN3_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 

S
%s*synth2D
B	Parameter GEN3_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 

Q
%s*synth2B
@	Parameter GEN3_RXCDR_CFG_B_GTH bound to: 16'b1100100001001000 

Q
%s*synth2B
@	Parameter GEN3_RXCDR_CFG_C_GTH bound to: 16'b0001000000000000 

Q
%s*synth2B
@	Parameter GEN3_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 

U
%s*synth2F
D	Parameter GEN3_RXCDR_CFG_D_GTH_AUX bound to: 16'b0000111111111110 

Q
%s*synth2B
@	Parameter GEN3_RXCDR_CFG_E_GTH bound to: 16'b0000000000010000 

Q
%s*synth2B
@	Parameter GEN3_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 

U
%s*synth2F
D	Parameter GEN3_RXCDR_CFG_F_GTH_AUX bound to: 16'b0000000000000010 

S
%s*synth2D
B	Parameter GEN123_PCS_RSVD_ATTR_A bound to: 16'b0000000000000000 

V
%s*synth2G
E	Parameter GEN123_PCS_RSVD_ATTR_M_TX bound to: 16'b0000000000000010 

V
%s*synth2G
E	Parameter GEN123_PCS_RSVD_ATTR_M_RX bound to: 16'b0000000000000100 

M
%s*synth2>
<	Parameter X16_RX_DATAWIDTH bound to: 16'b0000000000000000 

M
%s*synth2>
<	Parameter X20_RX_DATAWIDTH bound to: 16'b0000100000000000 

B
%s*synth23
1	Parameter FSM_IDLE bound to: 0 - type: integer 

B
%s*synth23
1	Parameter FSM_LOAD bound to: 1 - type: integer 

B
%s*synth23
1	Parameter FSM_READ bound to: 2 - type: integer 

B
%s*synth23
1	Parameter FSM_RRDY bound to: 3 - type: integer 

C
%s*synth24
2	Parameter FSM_WRITE bound to: 4 - type: integer 

B
%s*synth23
1	Parameter FSM_WRDY bound to: 5 - type: integer 

B
%s*synth23
1	Parameter FSM_DONE bound to: 6 - type: integer 

˜
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2°
«/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_drp.v2
4358@Z8-2943
¦
%done synthesizing module '%s' (%s#%s)256*oasys2
vc707_pcie_x8_gen2_pipe_drp2
252
562°
«/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_drp.v2
668@Z8-256
‹
synthesizing module '%s'638*oasys2
vc707_pcie_x8_gen2_pipe_eq2¯
ª/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_eq.v2
668@Z8-638
J
%s*synth2;
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 

M
%s*synth2>
<	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 

?
%s*synth20
.	Parameter FSM_TXEQ_IDLE bound to: 6'b000001 

A
%s*synth22
0	Parameter FSM_TXEQ_PRESET bound to: 6'b000010 

B
%s*synth23
1	Parameter FSM_TXEQ_TXCOEFF bound to: 6'b000100 

@
%s*synth21
/	Parameter FSM_TXEQ_REMAP bound to: 6'b001000 

@
%s*synth21
/	Parameter FSM_TXEQ_QUERY bound to: 6'b010000 

?
%s*synth20
.	Parameter FSM_TXEQ_DONE bound to: 6'b100000 

?
%s*synth20
.	Parameter FSM_RXEQ_IDLE bound to: 6'b000001 

A
%s*synth22
0	Parameter FSM_RXEQ_PRESET bound to: 6'b000010 

B
%s*synth23
1	Parameter FSM_RXEQ_TXCOEFF bound to: 6'b000100 

=
%s*synth2.
,	Parameter FSM_RXEQ_LF bound to: 6'b001000 

J
%s*synth2;
9	Parameter FSM_RXEQ_NEW_TXCOEFF_REQ bound to: 6'b010000 

?
%s*synth20
.	Parameter FSM_RXEQ_DONE bound to: 6'b100000 

@
%s*synth21
/	Parameter TXPRECURSOR_00 bound to: 6'b000000 

B
%s*synth23
1	Parameter TXMAINCURSOR_00 bound to: 7'b0111100 

A
%s*synth22
0	Parameter TXPOSTCURSOR_00 bound to: 6'b010100 

@
%s*synth21
/	Parameter TXPRECURSOR_01 bound to: 6'b000000 

B
%s*synth23
1	Parameter TXMAINCURSOR_01 bound to: 7'b1000100 

A
%s*synth22
0	Parameter TXPOSTCURSOR_01 bound to: 6'b001101 

@
%s*synth21
/	Parameter TXPRECURSOR_02 bound to: 6'b000000 

B
%s*synth23
1	Parameter TXMAINCURSOR_02 bound to: 7'b1000000 

A
%s*synth22
0	Parameter TXPOSTCURSOR_02 bound to: 6'b010000 

@
%s*synth21
/	Parameter TXPRECURSOR_03 bound to: 6'b000000 

B
%s*synth23
1	Parameter TXMAINCURSOR_03 bound to: 7'b1000110 

A
%s*synth22
0	Parameter TXPOSTCURSOR_03 bound to: 6'b001010 

@
%s*synth21
/	Parameter TXPRECURSOR_04 bound to: 6'b000000 

B
%s*synth23
1	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 

A
%s*synth22
0	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 

@
%s*synth21
/	Parameter TXPRECURSOR_05 bound to: 6'b001000 

B
%s*synth23
1	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 

A
%s*synth22
0	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 

@
%s*synth21
/	Parameter TXPRECURSOR_06 bound to: 6'b001010 

B
%s*synth23
1	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 

A
%s*synth22
0	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 

@
%s*synth21
/	Parameter TXPRECURSOR_07 bound to: 6'b001000 

B
%s*synth23
1	Parameter TXMAINCURSOR_07 bound to: 7'b0111000 

A
%s*synth22
0	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 

@
%s*synth21
/	Parameter TXPRECURSOR_08 bound to: 6'b001010 

B
%s*synth23
1	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 

A
%s*synth22
0	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 

@
%s*synth21
/	Parameter TXPRECURSOR_09 bound to: 6'b001101 

B
%s*synth23
1	Parameter TXMAINCURSOR_09 bound to: 7'b1000100 

A
%s*synth22
0	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 

@
%s*synth21
/	Parameter TXPRECURSOR_10 bound to: 6'b000000 

B
%s*synth23
1	Parameter TXMAINCURSOR_10 bound to: 7'b0111000 

A
%s*synth22
0	Parameter TXPOSTCURSOR_10 bound to: 6'b011001 


synthesizing module '%s'638*oasys2
vc707_pcie_x8_gen2_rxeq_scan2±
¬/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_rxeq_scan.v2
658@Z8-638
J
%s*synth2;
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 

M
%s*synth2>
<	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 

V
%s*synth2G
E	Parameter CONVERGE_MAX_BYPASS bound to: 22'b0111111100101000000101 

8
%s*synth2)
'	Parameter FSM_IDLE bound to: 4'b0001 

:
%s*synth2+
)	Parameter FSM_PRESET bound to: 4'b0010 

<
%s*synth2-
+	Parameter FSM_CONVERGE bound to: 4'b0100 

C
%s*synth24
2	Parameter FSM_NEW_TXCOEFF_REQ bound to: 4'b1000 

S
%s*synth2D
B	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 

Z
%s*synth2K
I	Parameter converge_max_bypass_cnt bound to: 22'b0111111100101000000101 

¨
%done synthesizing module '%s' (%s#%s)256*oasys2
vc707_pcie_x8_gen2_rxeq_scan2
262
562±
¬/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_rxeq_scan.v2
658@Z8-256
ñ
default block is never used226*oasys2¯
ª/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_eq.v2
4008@Z8-226
¤
%done synthesizing module '%s' (%s#%s)256*oasys2
vc707_pcie_x8_gen2_pipe_eq2
272
562¯
ª/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_eq.v2
668@Z8-256

synthesizing module '%s'638*oasys2
vc707_pcie_x8_gen2_qpll_drp2°
«/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_qpll_drp.v2
668@Z8-638
I
%s*synth2:
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 

H
%s*synth29
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 

H
%s*synth29
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 

J
%s*synth2;
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 

:
%s*synth2+
)	Parameter LOAD_CNT_MAX bound to: 2'b11 

8
%s*synth2)
'	Parameter INDEX_MAX bound to: 3'b110 

C
%s*synth24
2	Parameter ADDR_QPLL_FBDIV bound to: 8'b00110110 

A
%s*synth22
0	Parameter ADDR_QPLL_CFG bound to: 8'b00110010 

A
%s*synth22
0	Parameter ADDR_QPLL_LPF bound to: 8'b00110001 

@
%s*synth21
/	Parameter ADDR_CRSCODE bound to: 8'b10001000 

N
%s*synth2?
=	Parameter ADDR_QPLL_COARSE_FREQ_OVRD bound to: 8'b00110101 

Q
%s*synth2B
@	Parameter ADDR_QPLL_COARSE_FREQ_OVRD_EN bound to: 8'b00110110 

F
%s*synth27
5	Parameter ADDR_QPLL_LOCK_CFG bound to: 8'b00110100 

L
%s*synth2=
;	Parameter MASK_QPLL_FBDIV bound to: 16'b1111110000000000 

J
%s*synth2;
9	Parameter MASK_QPLL_CFG bound to: 16'b1111111110111111 

J
%s*synth2;
9	Parameter MASK_QPLL_LPF bound to: 16'b1000011111111111 

W
%s*synth2H
F	Parameter MASK_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000001111111111 

Z
%s*synth2K
I	Parameter MASK_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b1111011111111111 

O
%s*synth2@
>	Parameter MASK_QPLL_LOCK_CFG bound to: 16'b1110011111111111 

W
%s*synth2H
F	Parameter NORM_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 

Z
%s*synth2K
I	Parameter NORM_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000000000000000 

O
%s*synth2@
>	Parameter NORM_QPLL_LOCK_CFG bound to: 16'b0000000000000000 

W
%s*synth2H
F	Parameter OVRD_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 

Z
%s*synth2K
I	Parameter OVRD_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000100000000000 

O
%s*synth2@
>	Parameter OVRD_QPLL_LOCK_CFG bound to: 16'b0000000000000000 

G
%s*synth28
6	Parameter QPLL_FBDIV bound to: 16'b0000000100100000 

M
%s*synth2>
<	Parameter GEN12_QPLL_FBDIV bound to: 16'b0000000101110000 

L
%s*synth2=
;	Parameter GEN3_QPLL_FBDIV bound to: 16'b0000000100100000 

K
%s*synth2<
:	Parameter GEN12_QPLL_CFG bound to: 16'b0000000001000000 

J
%s*synth2;
9	Parameter GEN3_QPLL_CFG bound to: 16'b0000000001000000 

K
%s*synth2<
:	Parameter GEN12_QPLL_LPF bound to: 16'b0110100000000000 

J
%s*synth2;
9	Parameter GEN3_QPLL_LPF bound to: 16'b0110100000000000 

=
%s*synth2.
,	Parameter FSM_IDLE bound to: 9'b000000001 

=
%s*synth2.
,	Parameter FSM_LOAD bound to: 9'b000000010 

=
%s*synth2.
,	Parameter FSM_READ bound to: 9'b000000100 

=
%s*synth2.
,	Parameter FSM_RRDY bound to: 9'b000001000 

>
%s*synth2/
-	Parameter FSM_WRITE bound to: 9'b000010000 

=
%s*synth2.
,	Parameter FSM_WRDY bound to: 9'b000100000 

=
%s*synth2.
,	Parameter FSM_DONE bound to: 9'b001000000 

B
%s*synth23
1	Parameter FSM_QPLLRESET bound to: 9'b010000000 

A
%s*synth22
0	Parameter FSM_QPLLLOCK bound to: 9'b100000000 

˜
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2°
«/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_qpll_drp.v2
2738@Z8-2943
¦
%done synthesizing module '%s' (%s#%s)256*oasys2
vc707_pcie_x8_gen2_qpll_drp2
282
562°
«/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_qpll_drp.v2
668@Z8-256
•
synthesizing module '%s'638*oasys2!
vc707_pcie_x8_gen2_qpll_wrapper2´
¯/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_qpll_wrapper.v2
668@Z8-638
J
%s*synth2;
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 

H
%s*synth29
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 

H
%s*synth29
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 

J
%s*synth2;
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 

A
%s*synth22
0	Parameter QPLL_FBDIV bound to: 10'b0100100000 

=
%s*synth2.
,	Parameter GTP_QPLL_FBDIV bound to: 3'b101 

u
%s*synth2f
d	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 

³
synthesizing module '%s'638*oasys2
GTXE2_COMMON2d
`/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/scripts/rt/data/unisim_comp.v2
59648@Z8-638
N
%s*synth2?
=	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 

F
%s*synth27
5	Parameter SIM_VERSION bound to: 3.0 - type: string 

E
%s*synth26
4	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 

?
%s*synth20
.	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 

>
%s*synth2/
-	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 

B
%s*synth23
1	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 

=
%s*synth2.
,	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 

J
%s*synth2;
9	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 

R
%s*synth2C
A	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 

P
%s*synth2A
?	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 

A
%s*synth22
0	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 

D
%s*synth25
3	Parameter COMMON_CFG bound to: 0 - type: integer 

?
%s*synth20
.	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 

8
%s*synth2)
'	Parameter QPLL_LPF bound to: 4'b1101 

G
%s*synth28
6	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 

u
%s*synth2f
d	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 

>
%s*synth2/
-	Parameter QPLL_CP bound to: 10'b0000011111 

A
%s*synth22
0	Parameter QPLL_FBDIV bound to: 10'b0100100000 

I
%s*synth2:
8	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 

Ì
%done synthesizing module '%s' (%s#%s)256*oasys2
GTXE2_COMMON2
292
562d
`/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/scripts/rt/data/unisim_comp.v2
59648@Z8-256
®
%done synthesizing module '%s' (%s#%s)256*oasys2!
vc707_pcie_x8_gen2_qpll_wrapper2
302
562´
¯/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_qpll_wrapper.v2
668@Z8-256
‘
synthesizing module '%s'638*oasys2
vc707_pcie_x8_gen2_gt_wrapper2²
­/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gt_wrapper.v2
668@Z8-638
J
%s*synth2;
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 

V
%s*synth2G
E	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 

I
%s*synth2:
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 

H
%s*synth29
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 

H
%s*synth29
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 

G
%s*synth28
6	Parameter PCIE_LPM_DFE bound to: LPM - type: string 

L
%s*synth2=
;	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 

J
%s*synth2;
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 

C
%s*synth24
2	Parameter PCIE_LANE bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 

J
%s*synth2;
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 

G
%s*synth28
6	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 

D
%s*synth25
3	Parameter CPLL_FBDIV bound to: 5 - type: integer 

A
%s*synth22
0	Parameter OUT_DIV bound to: 2 - type: integer 

C
%s*synth24
2	Parameter CLK25_DIV bound to: 4 - type: integer 

6
%s*synth2'
%	Parameter CLKMUX_PD bound to: 1'b1 

M
%s*synth2>
<	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 

H
%s*synth29
7	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 

J
%s*synth2;
9	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 

>
%s*synth2/
-	Parameter TX_RXDETECT_REF bound to: 3'b011 

7
%s*synth2(
&	Parameter OOBCLK_SEL bound to: 1'b1 

K
%s*synth2<
:	Parameter RXOOB_CLK_CFG bound to: FABRIC - type: string 

j
%s*synth2[
Y	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 

‚
%s*synth2s
q	Parameter RXCDR_CFG_GTX bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 


%s*synth2~
|	Parameter RXCDR_CFG_GTH bound to: 83'b00000000000001000000000011111111110001000000000000011000010000010000000000000011000 


%s*synth2~
|	Parameter RXCDR_CFG_GTP bound to: 83'b00000000000000000010000011111111110010000000110000000000001000001000001000000010000 

8
%s*synth2)
'	Parameter TXSYNC_OVRD bound to: 1'b1 

8
%s*synth2)
'	Parameter RXSYNC_OVRD bound to: 1'b1 

=
%s*synth2.
,	Parameter TXSYNC_MULTILANE bound to: 1'b1 

=
%s*synth2.
,	Parameter RXSYNC_MULTILANE bound to: 1'b1 

J
%s*synth2;
9	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 

J
%s*synth2;
9	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 

´
synthesizing module '%s'638*oasys2
GTXE2_CHANNEL2d
`/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/scripts/rt/data/unisim_comp.v2
52998@Z8-638
O
%s*synth2@
>	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 

L
%s*synth2=
;	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 

S
%s*synth2D
B	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 

P
%s*synth2A
?	Parameter CHAN_BOND_KEEP_ALIGN bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter CHAN_BOND_SEQ_2_USE bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 

N
%s*synth2?
=	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 

N
%s*synth2?
=	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 

Q
%s*synth2B
@	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter ES_ERRDET_EN bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 

N
%s*synth2?
=	Parameter FTS_LANE_DESKEW_EN bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PCS_PCIE_EN bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 

D
%s*synth25
3	Parameter RXBUF_EN bound to: TRUE - type: string 

T
%s*synth2E
C	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 

N
%s*synth2?
=	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter RXGEARBOX_EN bound to: FALSE - type: string 

G
%s*synth28
6	Parameter RXSLIDE_MODE bound to: PMA - type: string 

Q
%s*synth2B
@	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 

P
%s*synth2A
?	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 

H
%s*synth29
7	Parameter RX_XCLK_SEL bound to: RXREC - type: string 

P
%s*synth2A
?	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 

O
%s*synth2@
>	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 

N
%s*synth2?
=	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 

F
%s*synth27
5	Parameter SIM_VERSION bound to: 3.0 - type: string 

E
%s*synth26
4	Parameter TXBUF_EN bound to: FALSE - type: string 

V
%s*synth2G
E	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter TXGEARBOX_EN bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 

R
%s*synth2C
A	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 

H
%s*synth29
7	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 

D
%s*synth25
3	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 

D
%s*synth25
3	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b1 

D
%s*synth25
3	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 

@
%s*synth21
/	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 

9
%s*synth2*
(	Parameter RX_CLKMUX_PD bound to: 1'b1 

I
%s*synth2:
8	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b1 

;
%s*synth2,
*	Parameter TERM_RCAL_OVRD bound to: 1'b0 

9
%s*synth2*
(	Parameter TX_CLKMUX_PD bound to: 1'b1 

>
%s*synth2/
-	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 

>
%s*synth2/
-	Parameter TX_PREDRIVER_MODE bound to: 1'b0 

=
%s*synth2.
,	Parameter TX_QPI_STATUS_EN bound to: 1'b0 

8
%s*synth2)
'	Parameter UCODEER_CLR bound to: 1'b0 

E
%s*synth26
4	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 

E
%s*synth26
4	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 

G
%s*synth28
6	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 

N
%s*synth2?
=	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 

D
%s*synth25
3	Parameter RX_BIAS_CFG bound to: 12'b000000000100 

E
%s*synth26
4	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 

F
%s*synth27
5	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 

F
%s*synth27
5	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 

G
%s*synth28
6	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 

H
%s*synth29
7	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 

C
%s*synth24
2	Parameter RX_OS_CFG bound to: 13'b0000010000000 

G
%s*synth28
6	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 

G
%s*synth28
6	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 

J
%s*synth2;
9	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 

J
%s*synth2;
9	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 

E
%s*synth26
4	Parameter PMA_RSV2 bound to: 16'b0010000001110000 

F
%s*synth27
5	Parameter RXDLY_CFG bound to: 16'b0000000000011111 

J
%s*synth2;
9	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 

K
%s*synth2<
:	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 

F
%s*synth27
5	Parameter TXDLY_CFG bound to: 16'b0000000000011111 

J
%s*synth2;
9	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 

E
%s*synth26
4	Parameter TXPH_CFG bound to: 16'b0000011110000000 

K
%s*synth2<
:	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 

K
%s*synth2<
:	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 

?
%s*synth20
.	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 

6
%s*synth2'
%	Parameter PMA_RSV3 bound to: 2'b00 

7
%s*synth2(
&	Parameter RX_CM_SEL bound to: 2'b11 

S
%s*synth2D
B	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 

M
%s*synth2>
<	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 

R
%s*synth2C
A	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 

Q
%s*synth2B
@	Parameter DMONITOR_CFG bound to: 24'b000000000000101100000001 

P
%s*synth2A
?	Parameter RXPHDLY_CFG bound to: 24'b000000000100000000100000 

M
%s*synth2>
<	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 

P
%s*synth2A
?	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 

;
%s*synth2,
*	Parameter GEARBOX_MODE bound to: 3'b000 

9
%s*synth2*
(	Parameter RX_CM_TRIM bound to: 3'b010 

=
%s*synth2.
,	Parameter SATA_BURST_VAL bound to: 3'b100 

=
%s*synth2.
,	Parameter SATA_EIDLE_VAL bound to: 3'b100 

A
%s*synth22
0	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 

D
%s*synth25
3	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b010 

F
%s*synth27
5	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 

>
%s*synth2/
-	Parameter TX_RXDETECT_REF bound to: 3'b011 

E
%s*synth26
4	Parameter PMA_RSV bound to: 99456 - type: integer 

B
%s*synth23
1	Parameter PMA_RSV4 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter RX_DFE_KL_CFG2 bound to: 848353388 - type: integer 

A
%s*synth22
0	Parameter TST_RSV bound to: 0 - type: integer 

F
%s*synth27
5	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 

F
%s*synth27
5	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 

D
%s*synth25
3	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 

D
%s*synth25
3	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b0000 

E
%s*synth26
4	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 

C
%s*synth24
2	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 

B
%s*synth23
1	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 

B
%s*synth23
1	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 

B
%s*synth23
1	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 

j
%s*synth2[
Y	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 

<
%s*synth2-
+	Parameter ES_PRESCALE bound to: 5'b00000 

@
%s*synth21
/	Parameter RXBUFRESET_TIME bound to: 5'b00001 

D
%s*synth25
3	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 

B
%s*synth23
1	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 

B
%s*synth23
1	Parameter RXISCANRESET_TIME bound to: 5'b00001 

@
%s*synth21
/	Parameter RXPCSRESET_TIME bound to: 5'b00001 

A
%s*synth22
0	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 

@
%s*synth21
/	Parameter RXPMARESET_TIME bound to: 5'b00011 

>
%s*synth2/
-	Parameter TERM_RCAL_CFG bound to: 5'b10000 

@
%s*synth21
/	Parameter TXPCSRESET_TIME bound to: 5'b00001 

A
%s*synth22
0	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 

@
%s*synth21
/	Parameter TXPMARESET_TIME bound to: 5'b00011 

;
%s*synth2,
*	Parameter TX_DEEMPH0 bound to: 5'b10100 

;
%s*synth2,
*	Parameter TX_DEEMPH1 bound to: 5'b01011 

<
%s*synth2-
+	Parameter ES_CONTROL bound to: 6'b000000 

@
%s*synth21
/	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 

?
%s*synth20
.	Parameter RX_BUFFER_CFG bound to: 6'b000000 

<
%s*synth2-
+	Parameter RX_DDI_SEL bound to: 6'b000000 

E
%s*synth26
4	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 

<
%s*synth2-
+	Parameter RXOOB_CFG bound to: 7'b0000110 

C
%s*synth24
2	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 

C
%s*synth24
2	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 

C
%s*synth24
2	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 

C
%s*synth24
2	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 

C
%s*synth24
2	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 

B
%s*synth23
1	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 

B
%s*synth23
1	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 

B
%s*synth23
1	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 

B
%s*synth23
1	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 

B
%s*synth23
1	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 

~
%s*synth2o
m	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 

‰
%s*synth2z
x	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 

‰
%s*synth2z
x	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 

Š
%s*synth2{
y	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 

I
%s*synth2:
8	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00001001 

G
%s*synth28
6	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 

C
%s*synth24
2	Parameter TRANS_TIME_RATE bound to: 8'b00001110 

C
%s*synth24
2	Parameter ES_VERT_OFFSET bound to: 9'b000000000 

?
%s*synth20
.	Parameter RXDLY_LCFG bound to: 9'b000110000 

?
%s*synth20
.	Parameter TXDLY_LCFG bound to: 9'b000110000 

I
%s*synth2:
8	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 

I
%s*synth2:
8	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 

I
%s*synth2:
8	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 

H
%s*synth29
7	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0001001010 

H
%s*synth29
7	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0001001010 

H
%s*synth29
7	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0001001010 

H
%s*synth29
7	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0110111100 

H
%s*synth29
7	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0001000101 

H
%s*synth29
7	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0001000101 

H
%s*synth29
7	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0001000101 

H
%s*synth29
7	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0110111100 

F
%s*synth27
5	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 

F
%s*synth27
5	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 

F
%s*synth27
5	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 

F
%s*synth27
5	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 

F
%s*synth27
5	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 

F
%s*synth27
5	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 

F
%s*synth27
5	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 

F
%s*synth27
5	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 

A
%s*synth22
0	Parameter ES_PMA_CFG bound to: 10'b0000000000 

J
%s*synth2;
9	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 

K
%s*synth2<
:	Parameter CHAN_BOND_SEQ_LEN bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 

J
%s*synth2;
9	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 

M
%s*synth2>
<	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 

D
%s*synth25
3	Parameter CPLL_FBDIV bound to: 5 - type: integer 

G
%s*synth28
6	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 

I
%s*synth2:
8	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 

M
%s*synth2>
<	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 

C
%s*synth24
2	Parameter RXOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 

F
%s*synth27
5	Parameter RX_CLK25_DIV bound to: 4 - type: integer 

H
%s*synth29
7	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 

J
%s*synth2;
9	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter RX_SIG_VALID_DLY bound to: 4 - type: integer 

F
%s*synth27
5	Parameter SAS_MAX_COM bound to: 64 - type: integer 

F
%s*synth27
5	Parameter SAS_MIN_COM bound to: 36 - type: integer 

H
%s*synth29
7	Parameter SATA_MAX_BURST bound to: 8 - type: integer 

H
%s*synth29
7	Parameter SATA_MAX_INIT bound to: 21 - type: integer 

G
%s*synth28
6	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 

H
%s*synth29
7	Parameter SATA_MIN_BURST bound to: 4 - type: integer 

H
%s*synth29
7	Parameter SATA_MIN_INIT bound to: 12 - type: integer 

G
%s*synth28
6	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 

C
%s*synth24
2	Parameter TXOUT_DIV bound to: 2 - type: integer 

F
%s*synth27
5	Parameter TX_CLK25_DIV bound to: 4 - type: integer 

H
%s*synth29
7	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 

J
%s*synth2;
9	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 

Í
%done synthesizing module '%s' (%s#%s)256*oasys2
GTXE2_CHANNEL2
312
562d
`/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/scripts/rt/data/unisim_comp.v2
52998@Z8-256
ª
%done synthesizing module '%s' (%s#%s)256*oasys2
vc707_pcie_x8_gen2_gt_wrapper2
322
562²
­/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gt_wrapper.v2
668@Z8-256
¯
%done synthesizing module '%s' (%s#%s)256*oasys2!
vc707_pcie_x8_gen2_pipe_wrapper2
332
562´
¯/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_wrapper.v2
1578@Z8-256
€
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_k_wire[3:2]2
vc707_pcie_x8_gen2_gt_topZ8-3848
€
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_k_wire[7:6]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_k_wire[11:10]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_k_wire[15:14]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_k_wire[19:18]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_k_wire[23:22]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_k_wire[27:26]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_k_wire[31:30]2
vc707_pcie_x8_gen2_gt_topZ8-3848
€
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_wire[31:16]2
vc707_pcie_x8_gen2_gt_topZ8-3848
€
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_wire[63:48]2
vc707_pcie_x8_gen2_gt_topZ8-3848
€
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_wire[95:80]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_wire[127:112]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_wire[159:144]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_wire[191:176]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_wire[223:208]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_wire[255:240]2
vc707_pcie_x8_gen2_gt_topZ8-3848
¢
%done synthesizing module '%s' (%s#%s)256*oasys2
vc707_pcie_x8_gen2_gt_top2
342
562®
©/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gt_top.v2
618@Z8-256
l
0Net %s in module/entity %s does not have driver.3422*oasys2
icap_o2
pcie_7x_v2_1_core_topZ8-3848
t
0Net %s in module/entity %s does not have driver.3422*oasys2
startup_cfgclk2
pcie_7x_v2_1_core_topZ8-3848
u
0Net %s in module/entity %s does not have driver.3422*oasys2
startup_cfgmclk2
pcie_7x_v2_1_core_topZ8-3848
q
0Net %s in module/entity %s does not have driver.3422*oasys2
startup_eos2
pcie_7x_v2_1_core_topZ8-3848
r
0Net %s in module/entity %s does not have driver.3422*oasys2
startup_preq2
pcie_7x_v2_1_core_topZ8-3848
r
0Net %s in module/entity %s does not have driver.3422*oasys2
pcie_drp_rdy2
pcie_7x_v2_1_core_topZ8-3848
q
0Net %s in module/entity %s does not have driver.3422*oasys2
pcie_drp_do2
pcie_7x_v2_1_core_topZ8-3848
 
%done synthesizing module '%s' (%s#%s)256*oasys2
pcie_7x_v2_1_core_top2
352
562°
«/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_core_top.v2
648@Z8-256
ý
%done synthesizing module '%s' (%s#%s)256*oasys2
pcie_7x_v2_1_top2
362
562’
/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/source/pcie_7x_v2_1_top.v2
548@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2
vc707_pcie_x8_gen22
372
562“
Ž/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/synth/vc707_pcie_x8_gen2.v2
568@Z8-256
‰
%s*synth2z
xfinished Rtl Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 258.664 ; gain = 142.188

‡
%s*synth2x
vStart RTL Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 258.664 ; gain = 142.188

(
%s*synth2
Report Check Netlist: 

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

R
%s*synth2C
A     |Item             |Errors|Warnings|Status|Description      

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

R
%s*synth2C
A1    |multi_driven_nets|     0|       0|Passed|Multi driven nets

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[31]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[30]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[29]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[28]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[27]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[26]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[25]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[24]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[23]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[22]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[21]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[20]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[19]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[18]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[17]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[16]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[15]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[14]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[13]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[12]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[11]Z8-3295
g
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2

icap_o[10]Z8-3295
f
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
	icap_o[9]Z8-3295
f
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
	icap_o[8]Z8-3295
f
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
	icap_o[7]Z8-3295
f
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
	icap_o[6]Z8-3295
f
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
	icap_o[5]Z8-3295
f
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
	icap_o[4]Z8-3295
f
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
	icap_o[3]Z8-3295
f
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
	icap_o[2]Z8-3295
f
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
	icap_o[1]Z8-3295
f
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
	icap_o[0]Z8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
startup_cfgclkZ8-3295
l
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
startup_cfgmclkZ8-3295
h
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
startup_eosZ8-3295
i
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
startup_preqZ8-3295
i
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
pcie_drp_rdyZ8-3295
l
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
pcie_drp_do[15]Z8-3295
l
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
pcie_drp_do[14]Z8-3295
l
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
pcie_drp_do[13]Z8-3295
l
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
pcie_drp_do[12]Z8-3295
l
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
pcie_drp_do[11]Z8-3295
l
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
pcie_drp_do[10]Z8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
pcie_drp_do[9]Z8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
pcie_drp_do[8]Z8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
pcie_drp_do[7]Z8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
pcie_drp_do[6]Z8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
pcie_drp_do[5]Z8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
pcie_drp_do[4]Z8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
pcie_drp_do[3]Z8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
pcie_drp_do[2]Z8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
pcie_drp_do[1]Z8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
pcie_7x_v2_1_core_top2
pcie_drp_do[0]Z8-3295
J
-Analyzing %s Unisim elements for replacement
17*netlist2
4Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
¸
Loading clock regions from %s
13*device2€
~/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xmlZ21-13
¹
Loading clock buffers from %s
11*device2
/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xmlZ21-11
³
&Loading clock placement rules from %s
318*place2s
q/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/ClockPlacerRules.xmlZ30-318
±
)Loading package pin functions from %s...
17*device2o
m/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/PinFunctions.xmlZ21-17
·
Loading package from %s
16*device2…
‚/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xmlZ21-16
¦
Loading io standards from %s
15*device2p
n/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/./parts/xilinx/virtex7/IOStandards.xmlZ21-15
²
+Loading device configuration modes from %s
14*device2n
l/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/ConfigModes.xmlZ21-14
M
 Attempting to get a license: %s
78*common2
Internal_bitstreamZ17-78
K
Failed to get a license: %s
295*common2
Internal_bitstreamZ17-301
5

Processing XDC Constraints
244*projectZ1-262
<
%Done setting XDC timing constraints.
35*timingZ38-35
þ
$Parsing XDC File [%s] for cell '%s'
848*designutils2±
®/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2-PCIE_X1Y0.xdc2
instZ20-848
‡
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2±
®/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2-PCIE_X1Y0.xdc2
instZ20-847
­
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2±
®/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2-PCIE_X1Y0.xdc2ƒ
€/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.runs/synth_1/.Xil/vc707_pcie_x8_gen2_propImpl.xdcZ1-236
¢
Parsing XDC File [%s]
179*designutils2l
j/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.runs/synth_1/dont_touch.xdcZ20-179
«
Finished Parsing XDC File [%s]
178*designutils2l
j/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.runs/synth_1/dont_touch.xdcZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
c
!Unisim Transformation Summary:
%s111*project2'
%No Unisim elements were transformed.
Z1-111
1
%Phase 0 | Netlist Checksum: 48e88b28
*common
ˆ
%s*synth2y
wStart RTL Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1033.023 ; gain = 916.547

¤
%s*synth2”
‘Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1033.023 ; gain = 916.547

†
%s*synth2w
uFinished Compilation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1033.023 ; gain = 916.547

Ì
.merging register '%s' into '%s' in module '%s'3438*oasys2
rxpmareset_reg2
txpmareset_reg2
vc707_pcie_x8_gen2_pipe_rate2±
¬/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_rate.v2
4158@Z8-3888
ˆ
6No Re-encoding of one hot register '%s' in module '%s'3445*oasys2
txsync_fsm.fsm_tx_reg2
vc707_pcie_x8_gen2_pipe_syncZ8-3898
u
3inferred FSM for state register '%s' in module '%s'802*oasys2	
fsm_reg2
vc707_pcie_x8_gen2_rxeq_scanZ8-802
v
3inferred FSM for state register '%s' in module '%s'802*oasys2

fsm_tx_reg2
vc707_pcie_x8_gen2_pipe_eqZ8-802
v
3inferred FSM for state register '%s' in module '%s'802*oasys2

fsm_rx_reg2
vc707_pcie_x8_gen2_pipe_eqZ8-802
y
6No Re-encoding of one hot register '%s' in module '%s'3445*oasys2	
fsm_reg2
vc707_pcie_x8_gen2_qpll_drpZ8-3898
•
6No Re-encoding of one hot register '%s' in module '%s'3445*oasys2
reg_state_eios_det_reg2*
(vc707_pcie_x8_gen2_gt_rx_valid_filter_7xZ8-3898
Î
.merging register '%s' into '%s' in module '%s'3438*oasys2
bridge_reset_int_reg2
user_reset_int_reg2
pcie_7x_v2_1_core_top2°
«/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_core_top.v2
9338@Z8-3888
Ì
.merging register '%s' into '%s' in module '%s'3438*oasys2
bridge_reset_d_reg2
user_reset_out_reg2
pcie_7x_v2_1_core_top2°
«/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_core_top.v2
9438@Z8-3888
–
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2	
fsm_reg2	
one-hot2
vc707_pcie_x8_gen2_rxeq_scanZ8-3354
—
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2

fsm_tx_reg2	
one-hot2
vc707_pcie_x8_gen2_pipe_eqZ8-3354
—
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2

fsm_rx_reg2	
one-hot2
vc707_pcie_x8_gen2_pipe_eqZ8-3354
€
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_k_wire[3:2]2
vc707_pcie_x8_gen2_gt_topZ8-3848
€
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_k_wire[7:6]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_k_wire[11:10]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_k_wire[15:14]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_k_wire[19:18]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_k_wire[23:22]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_k_wire[27:26]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_k_wire[31:30]2
vc707_pcie_x8_gen2_gt_topZ8-3848
€
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_wire[31:16]2
vc707_pcie_x8_gen2_gt_topZ8-3848
€
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_wire[63:48]2
vc707_pcie_x8_gen2_gt_topZ8-3848
€
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_wire[95:80]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_wire[127:112]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_wire[159:144]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_wire[191:176]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_wire[223:208]2
vc707_pcie_x8_gen2_gt_topZ8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
gt_rx_data_wire[255:240]2
vc707_pcie_x8_gen2_gt_topZ8-3848
l
0Net %s in module/entity %s does not have driver.3422*oasys2
icap_o2
pcie_7x_v2_1_core_topZ8-3848
t
0Net %s in module/entity %s does not have driver.3422*oasys2
startup_cfgclk2
pcie_7x_v2_1_core_topZ8-3848
u
0Net %s in module/entity %s does not have driver.3422*oasys2
startup_cfgmclk2
pcie_7x_v2_1_core_topZ8-3848
q
0Net %s in module/entity %s does not have driver.3422*oasys2
startup_eos2
pcie_7x_v2_1_core_topZ8-3848
r
0Net %s in module/entity %s does not have driver.3422*oasys2
startup_preq2
pcie_7x_v2_1_core_topZ8-3848
r
0Net %s in module/entity %s does not have driver.3422*oasys2
pcie_drp_rdy2
pcie_7x_v2_1_core_topZ8-3848
q
0Net %s in module/entity %s does not have driver.3422*oasys2
pcie_drp_do2
pcie_7x_v2_1_core_topZ8-3848
)
%s*synth2
Report RTL Partitions: 

;
%s*synth2,
*-----+-------------+-----------+---------

;
%s*synth2,
*     |RTL Partition|Replication|Instances

;
%s*synth2,
*-----+-------------+-----------+---------

;
%s*synth2,
*-----+-------------+-----------+---------

}
%s*synth2n
lPart Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB8 0 RAMB16 0 RAMB18 140 RAMB36 70)

 
%s*synth2
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1033.023 ; gain = 916.547

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     22 Bit       Adders := 8     

?
%s*synth20
.	   2 Input     12 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      6 Bit       Adders := 3     

?
%s*synth20
.	   2 Input      5 Bit       Adders := 8     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 24    

?
%s*synth20
.	   2 Input      3 Bit       Adders := 11    

?
%s*synth20
.	   2 Input      2 Bit       Adders := 28    

?
%s*synth20
.	   2 Input      1 Bit       Adders := 8     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              128 Bit    Registers := 3     

?
%s*synth20
.	               22 Bit    Registers := 9     

?
%s*synth20
.	               19 Bit    Registers := 16    

?
%s*synth20
.	               18 Bit    Registers := 56    

?
%s*synth20
.	               16 Bit    Registers := 55    

?
%s*synth20
.	               12 Bit    Registers := 1     

?
%s*synth20
.	                9 Bit    Registers := 10    

?
%s*synth20
.	                8 Bit    Registers := 33    

?
%s*synth20
.	                7 Bit    Registers := 9     

?
%s*synth20
.	                6 Bit    Registers := 93    

?
%s*synth20
.	                5 Bit    Registers := 26    

?
%s*synth20
.	                4 Bit    Registers := 82    

?
%s*synth20
.	                3 Bit    Registers := 86    

?
%s*synth20
.	                2 Bit    Registers := 146   

?
%s*synth20
.	                1 Bit    Registers := 1383  


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     22 Bit        Muxes := 2     

?
%s*synth20
.	   5 Input     22 Bit        Muxes := 8     

?
%s*synth20
.	   2 Input     19 Bit        Muxes := 8     

?
%s*synth20
.	   7 Input     19 Bit        Muxes := 8     

?
%s*synth20
.	   7 Input     18 Bit        Muxes := 16    

?
%s*synth20
.	   2 Input     18 Bit        Muxes := 32    

?
%s*synth20
.	   5 Input     18 Bit        Muxes := 8     

?
%s*synth20
.	   2 Input     16 Bit        Muxes := 32    

?
%s*synth20
.	   2 Input     15 Bit        Muxes := 16    

?
%s*synth20
.	   2 Input     14 Bit        Muxes := 16    

?
%s*synth20
.	   2 Input     13 Bit        Muxes := 8     

?
%s*synth20
.	   2 Input     12 Bit        Muxes := 18    

?
%s*synth20
.	   3 Input     12 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      9 Bit        Muxes := 10    

?
%s*synth20
.	  10 Input      9 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 37    

?
%s*synth20
.	   8 Input      7 Bit        Muxes := 16    

?
%s*synth20
.	   2 Input      7 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 169   

?
%s*synth20
.	   8 Input      6 Bit        Muxes := 18    

?
%s*synth20
.	   7 Input      6 Bit        Muxes := 40    

?
%s*synth20
.	   8 Input      5 Bit        Muxes := 8     

?
%s*synth20
.	   6 Input      5 Bit        Muxes := 16    

?
%s*synth20
.	   4 Input      5 Bit        Muxes := 8     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 145   

?
%s*synth20
.	   5 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input      4 Bit        Muxes := 8     

?
%s*synth20
.	   7 Input      4 Bit        Muxes := 8     

?
%s*synth20
.	   6 Input      4 Bit        Muxes := 8     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 150   

?
%s*synth20
.	   8 Input      3 Bit        Muxes := 8     

?
%s*synth20
.	   7 Input      3 Bit        Muxes := 16    

?
%s*synth20
.	   4 Input      3 Bit        Muxes := 8     

?
%s*synth20
.	  10 Input      3 Bit        Muxes := 2     

?
%s*synth20
.	  32 Input      3 Bit        Muxes := 8     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 88    

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 41    

?
%s*synth20
.	  32 Input      2 Bit        Muxes := 8     

?
%s*synth20
.	   7 Input      2 Bit        Muxes := 8     

?
%s*synth20
.	   8 Input      1 Bit        Muxes := 26    

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 16    

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 240   

?
%s*synth20
.	  18 Input      1 Bit        Muxes := 7     

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 144   

?
%s*synth20
.	  13 Input      1 Bit        Muxes := 6     

?
%s*synth20
.	   6 Input      1 Bit        Muxes := 24    

?
%s*synth20
.	  32 Input      1 Bit        Muxes := 152   

?
%s*synth20
.	   5 Input      1 Bit        Muxes := 64    

?
%s*synth20
.	  10 Input      1 Bit        Muxes := 6     

4
%s*synth2%
#Hierarchical RTL Component report 

,
%s*synth2
Module vc707_pcie_x8_gen2 

0
%s*synth2!
Detailed RTL Component Info : 

;
%s*synth2,
*Module vc707_pcie_x8_gen2_pcie_pipe_misc 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 5     

7
%s*synth2(
&Module vc707_pcie_x8_gen2_qpll_reset 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 6     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 6     

?
%s*synth20
.	                1 Bit    Registers := 5     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 4     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 3     

?
%s*synth20
.	  13 Input      1 Bit        Muxes := 6     

9
%s*synth2*
(Module vc707_pcie_x8_gen2_axi_basic_tx 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module vc707_pcie_x8_gen2_pipe_wrapper 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 2     

C
%s*synth24
2Module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      3 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                6 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 17    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 9     

B
%s*synth23
1Module vc707_pcie_x8_gen2_gt_rx_valid_filter_7x 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 4     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 3     

?
%s*synth20
.	   6 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   6 Input      1 Bit        Muxes := 3     

6
%s*synth2'
%Module vc707_pcie_x8_gen2_rxeq_scan 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     22 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      1 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               22 Bit    Registers := 1     

?
%s*synth20
.	               18 Bit    Registers := 3     

?
%s*synth20
.	                6 Bit    Registers := 4     

?
%s*synth20
.	                4 Bit    Registers := 2     

?
%s*synth20
.	                3 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 9     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   5 Input     22 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input     18 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     18 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	   6 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 7     

?
%s*synth20
.	   6 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input      1 Bit        Muxes := 8     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

9
%s*synth2*
(Module vc707_pcie_x8_gen2_pcie_bram_7x 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module vc707_pcie_x8_gen2_pcie_brams_7x 

0
%s*synth2!
Detailed RTL Component Info : 

4
%s*synth2%
#Module vc707_pcie_x8_gen2_pipe_eq 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      3 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               19 Bit    Registers := 2     

?
%s*synth20
.	               18 Bit    Registers := 4     

?
%s*synth20
.	                6 Bit    Registers := 6     

?
%s*synth20
.	                4 Bit    Registers := 5     

?
%s*synth20
.	                3 Bit    Registers := 4     

?
%s*synth20
.	                2 Bit    Registers := 5     

?
%s*synth20
.	                1 Bit    Registers := 14    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   7 Input     19 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     19 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     18 Bit        Muxes := 3     

?
%s*synth20
.	   7 Input     18 Bit        Muxes := 2     

?
%s*synth20
.	   8 Input      7 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 7     

?
%s*synth20
.	   7 Input      6 Bit        Muxes := 4     

?
%s*synth20
.	   8 Input      6 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   7 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   4 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   7 Input      3 Bit        Muxes := 2     

?
%s*synth20
.	   7 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 9     

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 15    

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 2     

6
%s*synth2'
%Module vc707_pcie_x8_gen2_pipe_rate 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      4 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 3     

?
%s*synth20
.	                1 Bit    Registers := 43    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 10    

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 9     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	  32 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	  32 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	  32 Input      1 Bit        Muxes := 19    

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 6     

B
%s*synth23
1Module vc707_pcie_x8_gen2_axi_basic_tx_pipeline 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              128 Bit    Registers := 1     

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 6     

7
%s*synth2(
&Module vc707_pcie_x8_gen2_gt_wrapper 

0
%s*synth2!
Detailed RTL Component Info : 

6
%s*synth2'
%Module vc707_pcie_x8_gen2_pipe_user 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      4 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 32    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

/
%s*synth2 
Module pcie_7x_v2_1_core_top 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

B
%s*synth23
1Module vc707_pcie_x8_gen2_axi_basic_rx_null_gen 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     12 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               12 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   3 Input     12 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     12 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

9
%s*synth2*
(Module vc707_pcie_x8_gen2_axi_basic_rx 

0
%s*synth2!
Detailed RTL Component Info : 

B
%s*synth23
1Module vc707_pcie_x8_gen2_axi_basic_rx_pipeline 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              128 Bit    Registers := 2     

?
%s*synth20
.	               22 Bit    Registers := 1     

?
%s*synth20
.	                7 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 13    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     22 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 8     

3
%s*synth2$
"Module vc707_pcie_x8_gen2_gt_top 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                6 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     

(
%s*synth2
Module BRAM_SDP_MACRO 

0
%s*synth2!
Detailed RTL Component Info : 

=
%s*synth2.
,Module vc707_pcie_x8_gen2_pcie_bram_top_7x 

0
%s*synth2!
Detailed RTL Component Info : 

5
%s*synth2&
$Module vc707_pcie_x8_gen2_pcie_top 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 1     

7
%s*synth2(
&Module vc707_pcie_x8_gen2_pipe_reset 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      6 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 16    

?
%s*synth20
.	                6 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 15    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	  18 Input      1 Bit        Muxes := 7     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

;
%s*synth2,
*Module vc707_pcie_x8_gen2_pcie_pipe_lane 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 3     

?
%s*synth20
.	                1 Bit    Registers := 7     

4
%s*synth2%
#Module vc707_pcie_x8_gen2_pcie_7x 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module vc707_pcie_x8_gen2_axi_basic_top 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module vc707_pcie_x8_gen2_qpll_wrapper 

0
%s*synth2!
Detailed RTL Component Info : 

5
%s*synth2&
$Module vc707_pcie_x8_gen2_pipe_drp 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 3     

?
%s*synth20
.	                9 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 3     

?
%s*synth20
.	                1 Bit    Registers := 12    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     16 Bit        Muxes := 4     

?
%s*synth20
.	   2 Input     15 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     14 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     13 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     12 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 4     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 3     

?
%s*synth20
.	   8 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 3     

?
%s*synth20
.	   8 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 2     

?
%s*synth20
.	   8 Input      1 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

*
%s*synth2
Module pcie_7x_v2_1_top 

0
%s*synth2!
Detailed RTL Component Info : 

?
%s*synth20
.Module vc707_pcie_x8_gen2_pcie_pipe_pipeline 

0
%s*synth2!
Detailed RTL Component Info : 

6
%s*synth2'
%Module vc707_pcie_x8_gen2_pipe_sync 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                7 Bit    Registers := 1     

?
%s*synth20
.	                6 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 40    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 3     

?
%s*synth20
.	   7 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 3     

5
%s*synth2&
$Module vc707_pcie_x8_gen2_qpll_drp 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      6 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      3 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 3     

?
%s*synth20
.	                9 Bit    Registers := 1     

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                6 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 12    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      9 Bit        Muxes := 5     

?
%s*synth20
.	  10 Input      9 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      7 Bit        Muxes := 1     

?
%s*synth20
.	   8 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	  10 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 2     

?
%s*synth20
.	   8 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	  10 Input      1 Bit        Muxes := 3     

Ž
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\resetovrd_disble.reset_reg[7] 2
	reg__1669Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\resetovrd_disble.reset_reg[7] 2!
vc707_pcie_x8_gen2_pipe_user__1Z8-3332
Ž
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\resetovrd_disble.reset_reg[7] 2
	reg__1706Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\resetovrd_disble.reset_reg[7] 2!
vc707_pcie_x8_gen2_pipe_user__2Z8-3332
Ž
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\resetovrd_disble.reset_reg[7] 2
	reg__1743Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\resetovrd_disble.reset_reg[7] 2!
vc707_pcie_x8_gen2_pipe_user__3Z8-3332
Ž
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\resetovrd_disble.reset_reg[7] 2
	reg__1780Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\resetovrd_disble.reset_reg[7] 2!
vc707_pcie_x8_gen2_pipe_user__4Z8-3332
Ž
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\resetovrd_disble.reset_reg[7] 2
	reg__1817Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\resetovrd_disble.reset_reg[7] 2!
vc707_pcie_x8_gen2_pipe_user__5Z8-3332
Ž
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\resetovrd_disble.reset_reg[7] 2
	reg__1854Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\resetovrd_disble.reset_reg[7] 2!
vc707_pcie_x8_gen2_pipe_user__6Z8-3332
Ž
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\resetovrd_disble.reset_reg[7] 2
	reg__1891Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\resetovrd_disble.reset_reg[7] 2!
vc707_pcie_x8_gen2_pipe_user__7Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\resetovrd_disble.reset_reg[7] 2

reg__128Z8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\resetovrd_disble.reset_reg[7] 2
vc707_pcie_x8_gen2_pipe_userZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
`\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[14] 2	
reg__28Z8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
`\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[13] 2	
reg__28Z8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
`\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[12] 2	
reg__28Z8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
`\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[10] 2	
reg__28Z8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
_\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[9] 2	
reg__28Z8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
_\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[8] 2	
reg__28Z8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
_\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[6] 2	
reg__28Z8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
_\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[5] 2	
reg__28Z8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
_\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[4] 2	
reg__28Z8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
_\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[3] 2	
reg__28Z8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
_\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[2] 2	
reg__28Z8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
_\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[1] 2	
reg__28Z8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
_\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[0] 2	
reg__28Z8-3332
Á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
T\inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_reset_q_reg 2	
reg__51Z8-3332
Á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
T\inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_swing_q_reg 2	
reg__55Z8-3332
Ö
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
`\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[14] 2
pcie_7x_v2_1_topZ8-3332
Ö
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
`\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[13] 2
pcie_7x_v2_1_topZ8-3332
Ö
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
`\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[12] 2
pcie_7x_v2_1_topZ8-3332
Ö
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
`\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[10] 2
pcie_7x_v2_1_topZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
_\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[9] 2
pcie_7x_v2_1_topZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
_\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[8] 2
pcie_7x_v2_1_topZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
_\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[6] 2
pcie_7x_v2_1_topZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
_\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[5] 2
pcie_7x_v2_1_topZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
_\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[4] 2
pcie_7x_v2_1_topZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
_\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[3] 2
pcie_7x_v2_1_topZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
_\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[2] 2
pcie_7x_v2_1_topZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
_\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[1] 2
pcie_7x_v2_1_topZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
_\inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[0] 2
pcie_7x_v2_1_topZ8-3332
˜
%s*synth2ˆ
…Finished Cross Boundary Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1033.023 ; gain = 916.547


%s*synth2€
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting

c
%s*synth2T
R---------------------------------------------------------------------------------

”
%s*synth2„
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting

c
%s*synth2T
R---------------------------------------------------------------------------------


ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rxeq_scan_i/lffs_sel_reg 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
txeq_done_reg2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
!\rxeq_scan_i/new_txcoeff_reg[17] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
!\rxeq_scan_i/new_txcoeff_reg[16] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
!\rxeq_scan_i/new_txcoeff_reg[15] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
!\rxeq_scan_i/new_txcoeff_reg[14] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
!\rxeq_scan_i/new_txcoeff_reg[13] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
!\rxeq_scan_i/new_txcoeff_reg[12] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
!\rxeq_scan_i/new_txcoeff_reg[11] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
!\rxeq_scan_i/new_txcoeff_reg[10] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \rxeq_scan_i/new_txcoeff_reg[9] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \rxeq_scan_i/new_txcoeff_reg[8] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \rxeq_scan_i/new_txcoeff_reg[7] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \rxeq_scan_i/new_txcoeff_reg[6] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \rxeq_scan_i/new_txcoeff_reg[5] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \rxeq_scan_i/new_txcoeff_reg[4] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \rxeq_scan_i/new_txcoeff_reg[3] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \rxeq_scan_i/new_txcoeff_reg[2] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \rxeq_scan_i/new_txcoeff_reg[1] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \rxeq_scan_i/new_txcoeff_reg[0] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rxeq_new_txcoeff_reg[17] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rxeq_new_txcoeff_reg[16] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rxeq_new_txcoeff_reg[15] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rxeq_new_txcoeff_reg[14] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rxeq_new_txcoeff_reg[13] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rxeq_new_txcoeff_reg[12] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rxeq_new_txcoeff_reg[11] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rxeq_new_txcoeff_reg[10] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rxeq_new_txcoeff_reg[9] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rxeq_new_txcoeff_reg[8] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rxeq_new_txcoeff_reg[7] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rxeq_new_txcoeff_reg[6] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rxeq_new_txcoeff_reg[5] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rxeq_new_txcoeff_reg[4] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rxeq_new_txcoeff_reg[3] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rxeq_new_txcoeff_reg[2] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rxeq_new_txcoeff_reg[1] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rxeq_new_txcoeff_reg[0] 2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332
”
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
rxeq_lffs_sel_reg2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
rxeq_done_reg2
vc707_pcie_x8_gen2_pipe_eq__1Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rxeq_scan_i/lffs_sel_reg 2
vc707_pcie_x8_gen2_pipe_eq__2Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
txeq_done_reg2
vc707_pcie_x8_gen2_pipe_eq__2Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
!\rxeq_scan_i/new_txcoeff_reg[17] 2
vc707_pcie_x8_gen2_pipe_eq__2Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
!\rxeq_scan_i/new_txcoeff_reg[16] 2
vc707_pcie_x8_gen2_pipe_eq__2Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
!\rxeq_scan_i/new_txcoeff_reg[15] 2
vc707_pcie_x8_gen2_pipe_eq__2Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
!\rxeq_scan_i/new_txcoeff_reg[14] 2
vc707_pcie_x8_gen2_pipe_eq__2Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
!\rxeq_scan_i/new_txcoeff_reg[13] 2
vc707_pcie_x8_gen2_pipe_eq__2Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
!\rxeq_scan_i/new_txcoeff_reg[12] 2
vc707_pcie_x8_gen2_pipe_eq__2Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
!\rxeq_scan_i/new_txcoeff_reg[11] 2
vc707_pcie_x8_gen2_pipe_eq__2Z8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
!\rxeq_scan_i/new_txcoeff_reg[10] 2
vc707_pcie_x8_gen2_pipe_eq__2Z8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \rxeq_scan_i/new_txcoeff_reg[9] 2
vc707_pcie_x8_gen2_pipe_eq__2Z8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \rxeq_scan_i/new_txcoeff_reg[8] 2
vc707_pcie_x8_gen2_pipe_eq__2Z8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \rxeq_scan_i/new_txcoeff_reg[7] 2
vc707_pcie_x8_gen2_pipe_eq__2Z8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \rxeq_scan_i/new_txcoeff_reg[6] 2
vc707_pcie_x8_gen2_pipe_eq__2Z8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \rxeq_scan_i/new_txcoeff_reg[5] 2
vc707_pcie_x8_gen2_pipe_eq__2Z8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \rxeq_scan_i/new_txcoeff_reg[4] 2
vc707_pcie_x8_gen2_pipe_eq__2Z8-3332
°
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-33322
100Z17-14
Œ
%s*synth2}
{Finished Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1033.023 ; gain = 916.547

œ
%s*synth2Œ
‰Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1033.023 ; gain = 916.547

?
%s*synth20
.info: start optimizing sub-critical range ...

;
%s*synth2,
*info: done optimizing sub-critical range.

Ž
%s*synth2
}Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1033.023 ; gain = 916.547

1
%s*synth2"
 Start control sets optimization

¤
„Reached the limit for maximum flops that can be modified (%s). You can increase this by setting the parameter controlSetsOptMaxFlops3584*oasys2
80Z8-4428
w
%s*synth2h
fFinished control sets optimization. Modified 80 flops. Number of control sets: before: 234 after: 157


%s*synth2~
|Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 1033.023 ; gain = 916.547

Y
%s*synth2J
Hdesign pcie_7x_v2_1_top has 4 max_fanout violations cannot be satisfied

Ž
'tying undriven pin %s:%s to constant 0
3295*oasys2G
E\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/gen3_reg1_reg 2
DZ8-3295
Ž
'tying undriven pin %s:%s to constant 0
3295*oasys2G
E\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/gen3_reg2_reg 2
DZ8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2M
K\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txsyncdone_reg1_reg 2
DZ8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2M
K\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txsyncdone_reg2_reg 2
DZ8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2M
K\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txsyncdone_reg3_reg 2
DZ8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2M
K\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsyncdone_reg1_reg 2
DZ8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2M
K\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsyncdone_reg2_reg 2
DZ8-3295
¥
'tying undriven pin %s:%s to constant 0
3295*oasys2^
\\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_reg1_reg[2] 2
DZ8-3295
¥
'tying undriven pin %s:%s to constant 0
3295*oasys2^
\\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_reg1_reg[1] 2
DZ8-3295
¥
'tying undriven pin %s:%s to constant 0
3295*oasys2^
\\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_reg1_reg[0] 2
DZ8-3295
§
'tying undriven pin %s:%s to constant 0
3295*oasys2`
^\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txpreset_reg1_reg[3] 2
DZ8-3295
§
'tying undriven pin %s:%s to constant 0
3295*oasys2`
^\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txpreset_reg1_reg[2] 2
DZ8-3295
§
'tying undriven pin %s:%s to constant 0
3295*oasys2`
^\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txpreset_reg1_reg[1] 2
DZ8-3295
§
'tying undriven pin %s:%s to constant 0
3295*oasys2`
^\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txpreset_reg1_reg[0] 2
DZ8-3295
§
'tying undriven pin %s:%s to constant 0
3295*oasys2`
^\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txcoeff_reg1_reg[17] 2
DZ8-3295
§
'tying undriven pin %s:%s to constant 0
3295*oasys2`
^\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txcoeff_reg1_reg[16] 2
DZ8-3295
§
'tying undriven pin %s:%s to constant 0
3295*oasys2`
^\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txcoeff_reg1_reg[15] 2
DZ8-3295
§
'tying undriven pin %s:%s to constant 0
3295*oasys2`
^\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txcoeff_reg1_reg[14] 2
DZ8-3295
§
'tying undriven pin %s:%s to constant 0
3295*oasys2`
^\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txcoeff_reg1_reg[13] 2
DZ8-3295
§
'tying undriven pin %s:%s to constant 0
3295*oasys2`
^\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txcoeff_reg1_reg[11] 2
DZ8-3295
§
'tying undriven pin %s:%s to constant 0
3295*oasys2`
^\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txcoeff_reg1_reg[10] 2
DZ8-3295
¦
'tying undriven pin %s:%s to constant 0
3295*oasys2_
]\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txcoeff_reg1_reg[9] 2
DZ8-3295
¦
'tying undriven pin %s:%s to constant 0
3295*oasys2_
]\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txcoeff_reg1_reg[8] 2
DZ8-3295
¦
'tying undriven pin %s:%s to constant 0
3295*oasys2_
]\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txcoeff_reg1_reg[7] 2
DZ8-3295
¦
'tying undriven pin %s:%s to constant 0
3295*oasys2_
]\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txcoeff_reg1_reg[5] 2
DZ8-3295
¦
'tying undriven pin %s:%s to constant 0
3295*oasys2_
]\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txcoeff_reg1_reg[4] 2
DZ8-3295
¦
'tying undriven pin %s:%s to constant 0
3295*oasys2_
]\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txcoeff_reg1_reg[3] 2
DZ8-3295
¦
'tying undriven pin %s:%s to constant 0
3295*oasys2_
]\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txcoeff_reg1_reg[2] 2
DZ8-3295
¦
'tying undriven pin %s:%s to constant 0
3295*oasys2_
]\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txcoeff_reg1_reg[1] 2
DZ8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2Z
X\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/fs_reg1_reg[5] 2
DZ8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2Z
X\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/fs_reg1_reg[4] 2
DZ8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2Z
X\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/fs_reg1_reg[3] 2
DZ8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2Z
X\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/fs_reg1_reg[2] 2
DZ8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2Z
X\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/fs_reg1_reg[1] 2
DZ8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2Z
X\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/fs_reg1_reg[0] 2
DZ8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2Z
X\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/lf_reg1_reg[5] 2
DZ8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2Z
X\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/lf_reg1_reg[4] 2
DZ8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2Z
X\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/lf_reg1_reg[3] 2
DZ8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2Z
X\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/lf_reg1_reg[2] 2
DZ8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2Z
X\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/lf_reg1_reg[1] 2
DZ8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2Z
X\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/lf_reg1_reg[0] 2
DZ8-3295
¥
'tying undriven pin %s:%s to constant 0
3295*oasys2^
\\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_reg2_reg[2] 2
DZ8-3295
¥
'tying undriven pin %s:%s to constant 0
3295*oasys2^
\\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_reg2_reg[1] 2
DZ8-3295
¥
'tying undriven pin %s:%s to constant 0
3295*oasys2^
\\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_reg2_reg[0] 2
DZ8-3295
§
'tying undriven pin %s:%s to constant 0
3295*oasys2`
^\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txpreset_reg2_reg[3] 2
DZ8-3295
§
'tying undriven pin %s:%s to constant 0
3295*oasys2`
^\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txpreset_reg2_reg[2] 2
DZ8-3295
§
'tying undriven pin %s:%s to constant 0
3295*oasys2`
^\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/txpreset_reg2_reg[1] 2
DZ8-3295
°
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-32952
100Z17-14
‡
%s*synth2x
vFinished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 1033.023 ; gain = 916.547

(
%s*synth2
Report Check Netlist: 

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

R
%s*synth2C
A     |Item             |Errors|Warnings|Status|Description      

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

R
%s*synth2C
A1    |multi_driven_nets|     0|       0|Passed|Multi driven nets

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

™
%s*synth2‰
†Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 1033.023 ; gain = 916.547

–
%s*synth2†
ƒFinished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1033.023 ; gain = 916.547


%s*synth2€
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting

c
%s*synth2T
R---------------------------------------------------------------------------------

”
%s*synth2„
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting

c
%s*synth2T
R---------------------------------------------------------------------------------

%
%s*synth2
Report BlackBoxes: 

/
%s*synth2 
-----+-------------+---------

/
%s*synth2 
     |BlackBox name|Instances

/
%s*synth2 
-----+-------------+---------

/
%s*synth2 
-----+-------------+---------

%
%s*synth2
Report Cell Usage: 

-
%s*synth2
-----+---------------+-----

-
%s*synth2
     |Cell           |Count

-
%s*synth2
-----+---------------+-----

-
%s*synth2
1    |BUFG           |    6

-
%s*synth2
2    |CARRY4         |   54

-
%s*synth2
3    |GTXE2_CHANNEL_1|    8

-
%s*synth2
4    |GTXE2_COMMON   |    2

-
%s*synth2
5    |LUT1           | 1765

-
%s*synth2
6    |LUT2           |  175

-
%s*synth2
7    |LUT3           |  347

-
%s*synth2
8    |LUT4           |  222

-
%s*synth2
9    |LUT5           |  630

-
%s*synth2
10   |LUT6           | 1011

-
%s*synth2
11   |MUXF7          |  106

-
%s*synth2
12   |PCIE_2_1       |    1

-
%s*synth2
13   |RAMB36E1_1     |    4

-
%s*synth2
14   |FDCE           |    9

-
%s*synth2
15   |FDPE           |    2

-
%s*synth2
16   |FDRE           | 3952

-
%s*synth2
17   |FDSE           |   65

-
%s*synth2
18   |IBUF           |  624

-
%s*synth2
19   |OBUF           |  593

-
%s*synth2
-----+---------------+-----

)
%s*synth2
Report Instance Areas: 

†
%s*synth2w
u-----+-------------------------------------------------------------+------------------------------------------+-----

†
%s*synth2w
u     |Instance                                                     |Module                                    |Cells

†
%s*synth2w
u-----+-------------------------------------------------------------+------------------------------------------+-----

†
%s*synth2w
u1    |top                                                          |                                          | 9576

†
%s*synth2w
u2    |  inst                                                       |pcie_7x_v2_1_top                          | 8353

†
%s*synth2w
u3    |    inst                                                     |pcie_7x_v2_1_core_top                     | 8352

†
%s*synth2w
u4    |      pcie_top_i                                             |vc707_pcie_x8_gen2_pcie_top               | 1214

†
%s*synth2w
u5    |        pcie_7x_i                                            |vc707_pcie_x8_gen2_pcie_7x                |   55

†
%s*synth2w
u6    |          pcie_bram_top                                      |vc707_pcie_x8_gen2_pcie_bram_top_7x       |    4

†
%s*synth2w
u7    |            pcie_brams_tx                                    |vc707_pcie_x8_gen2_pcie_brams_7x          |    2

†
%s*synth2w
u8    |              \brams[1].ram                                  |vc707_pcie_x8_gen2_pcie_bram_7x_68        |    1

†
%s*synth2w
u9    |                \use_sdp.ramb36sdp                           |BRAM_SDP_MACRO_71                         |    1

†
%s*synth2w
u10   |              \brams[0].ram                                  |vc707_pcie_x8_gen2_pcie_bram_7x_69        |    1

†
%s*synth2w
u11   |                \use_sdp.ramb36sdp                           |BRAM_SDP_MACRO_70                         |    1

†
%s*synth2w
u12   |            pcie_brams_rx                                    |vc707_pcie_x8_gen2_pcie_brams_7x_65       |    2

†
%s*synth2w
u13   |              \brams[1].ram                                  |vc707_pcie_x8_gen2_pcie_bram_7x           |    1

†
%s*synth2w
u14   |                \use_sdp.ramb36sdp                           |BRAM_SDP_MACRO_67                         |    1

†
%s*synth2w
u15   |              \brams[0].ram                                  |vc707_pcie_x8_gen2_pcie_bram_7x_66        |    1

†
%s*synth2w
u16   |                \use_sdp.ramb36sdp                           |BRAM_SDP_MACRO                            |    1

†
%s*synth2w
u17   |        axi_basic_top                                        |vc707_pcie_x8_gen2_axi_basic_top          |  737

†
%s*synth2w
u18   |          rx_inst                                            |vc707_pcie_x8_gen2_axi_basic_rx           |  528

†
%s*synth2w
u19   |            rx_null_gen_inst                                 |vc707_pcie_x8_gen2_axi_basic_rx_null_gen  |   31

†
%s*synth2w
u20   |            rx_pipeline_inst                                 |vc707_pcie_x8_gen2_axi_basic_rx_pipeline  |  497

†
%s*synth2w
u21   |          tx_inst                                            |vc707_pcie_x8_gen2_axi_basic_tx           |  209

†
%s*synth2w
u22   |            \thrtl_ctl_enabled.tx_thrl_ctl_inst              |vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl |   61

†
%s*synth2w
u23   |            tx_pipeline_inst                                 |vc707_pcie_x8_gen2_axi_basic_tx_pipeline  |  148

†
%s*synth2w
u24   |        pcie_pipe_pipeline_i                                 |vc707_pcie_x8_gen2_pcie_pipe_pipeline     |  405

†
%s*synth2w
u25   |          \pipe_2_lane.pipe_lane_1_i                         |vc707_pcie_x8_gen2_pcie_pipe_lane         |   48

†
%s*synth2w
u26   |          \pipe_8_lane.pipe_lane_7_i                         |vc707_pcie_x8_gen2_pcie_pipe_lane_58      |   48

†
%s*synth2w
u27   |          \pipe_8_lane.pipe_lane_5_i                         |vc707_pcie_x8_gen2_pcie_pipe_lane_59      |   48

†
%s*synth2w
u28   |          \pipe_4_lane.pipe_lane_2_i                         |vc707_pcie_x8_gen2_pcie_pipe_lane_60      |   48

†
%s*synth2w
u29   |          pipe_misc_i                                        |vc707_pcie_x8_gen2_pcie_pipe_misc         |   21

†
%s*synth2w
u30   |          pipe_lane_0_i                                      |vc707_pcie_x8_gen2_pcie_pipe_lane_61      |   48

†
%s*synth2w
u31   |          \pipe_8_lane.pipe_lane_6_i                         |vc707_pcie_x8_gen2_pcie_pipe_lane_62      |   48

†
%s*synth2w
u32   |          \pipe_4_lane.pipe_lane_3_i                         |vc707_pcie_x8_gen2_pcie_pipe_lane_63      |   48

†
%s*synth2w
u33   |          \pipe_8_lane.pipe_lane_4_i                         |vc707_pcie_x8_gen2_pcie_pipe_lane_64      |   48

†
%s*synth2w
u34   |      gt_top_i                                               |vc707_pcie_x8_gen2_gt_top                 | 7128

†
%s*synth2w
u35   |        \gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst    |vc707_pcie_x8_gen2_gt_rx_valid_filter_7x  |   55

†
%s*synth2w
u36   |        \gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst    |vc707_pcie_x8_gen2_gt_rx_valid_filter_7x_0|   55

†
%s*synth2w
u37   |        \gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst    |vc707_pcie_x8_gen2_gt_rx_valid_filter_7x_1|   56

†
%s*synth2w
u38   |        \gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst    |vc707_pcie_x8_gen2_gt_rx_valid_filter_7x_2|   53

†
%s*synth2w
u39   |        \gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst    |vc707_pcie_x8_gen2_gt_rx_valid_filter_7x_3|   55

†
%s*synth2w
u40   |        \gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst    |vc707_pcie_x8_gen2_gt_rx_valid_filter_7x_4|   53

†
%s*synth2w
u41   |        pipe_wrapper_i                                       |vc707_pcie_x8_gen2_pipe_wrapper           | 6684

†
%s*synth2w
u42   |          \pipe_lane[3].pipe_user_i                          |vc707_pcie_x8_gen2_pipe_user              |  120

†
%s*synth2w
u43   |          \pipe_lane[3].pipe_eq.pipe_eq_i                    |vc707_pcie_x8_gen2_pipe_eq                |  265

†
%s*synth2w
u44   |            rxeq_scan_i                                      |vc707_pcie_x8_gen2_rxeq_scan_57           |  146

†
%s*synth2w
u45   |          \pipe_lane[0].pipe_rate.pipe_rate_i                |vc707_pcie_x8_gen2_pipe_rate              |  116

†
%s*synth2w
u46   |          \pipe_lane[1].pipe_rate.pipe_rate_i                |vc707_pcie_x8_gen2_pipe_rate_7            |  116

†
%s*synth2w
u47   |          \pipe_lane[7].pipe_eq.pipe_eq_i                    |vc707_pcie_x8_gen2_pipe_eq_8              |  265

†
%s*synth2w
u48   |            rxeq_scan_i                                      |vc707_pcie_x8_gen2_rxeq_scan_56           |  146

†
%s*synth2w
u49   |          \pipe_lane[0].pipe_drp.pipe_drp_i                  |vc707_pcie_x8_gen2_pipe_drp               |  172

†
%s*synth2w
u50   |          \pipe_lane[5].gt_wrapper_i                         |vc707_pcie_x8_gen2_gt_wrapper             |    6

†
%s*synth2w
u51   |          \pipe_lane[1].gt_wrapper_i                         |vc707_pcie_x8_gen2_gt_wrapper_9           |    4

†
%s*synth2w
u52   |          \pipe_lane[4].pipe_drp.pipe_drp_i                  |vc707_pcie_x8_gen2_pipe_drp_10            |  172

†
%s*synth2w
u53   |          \pipe_lane[7].pipe_sync_i                          |vc707_pcie_x8_gen2_pipe_sync              |   73

†
%s*synth2w
u54   |          \pipe_lane[2].pipe_sync_i                          |vc707_pcie_x8_gen2_pipe_sync_11           |   73

†
%s*synth2w
u55   |          \pipe_reset.pipe_reset_i                           |vc707_pcie_x8_gen2_pipe_reset             |  251

†
%s*synth2w
u56   |          \qpll_reset.qpll_reset_i                           |vc707_pcie_x8_gen2_qpll_reset             |  102

†
%s*synth2w
u57   |          \pipe_lane[6].pipe_user_i                          |vc707_pcie_x8_gen2_pipe_user_12           |  127

†
%s*synth2w
u58   |          \pipe_lane[1].pipe_user_i                          |vc707_pcie_x8_gen2_pipe_user_13           |  121

†
%s*synth2w
u59   |          \pipe_lane[5].pipe_user_i                          |vc707_pcie_x8_gen2_pipe_user_14           |  123

†
%s*synth2w
u60   |          \pipe_lane[0].pipe_user_i                          |vc707_pcie_x8_gen2_pipe_user_15           |  121

†
%s*synth2w
u61   |          \pipe_lane[6].gt_wrapper_i                         |vc707_pcie_x8_gen2_gt_wrapper_16          |    8

†
%s*synth2w
u62   |          \pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i |vc707_pcie_x8_gen2_qpll_wrapper           |    1

†
%s*synth2w
u63   |          \pipe_lane[7].pipe_drp.pipe_drp_i                  |vc707_pcie_x8_gen2_pipe_drp_17            |  172

†
%s*synth2w
u64   |          \pipe_lane[5].pipe_rate.pipe_rate_i                |vc707_pcie_x8_gen2_pipe_rate_18           |  116

†
%s*synth2w
u65   |          \pipe_lane[6].pipe_rate.pipe_rate_i                |vc707_pcie_x8_gen2_pipe_rate_19           |  116

†
%s*synth2w
u66   |          \pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i     |vc707_pcie_x8_gen2_qpll_drp               |  149

†
%s*synth2w
u67   |          \pipe_lane[7].pipe_rate.pipe_rate_i                |vc707_pcie_x8_gen2_pipe_rate_20           |  116

†
%s*synth2w
u68   |          \pipe_lane[4].pipe_sync_i                          |vc707_pcie_x8_gen2_pipe_sync_21           |   73

†
%s*synth2w
u69   |          \pipe_lane[1].pipe_drp.pipe_drp_i                  |vc707_pcie_x8_gen2_pipe_drp_22            |  172

†
%s*synth2w
u70   |          \pipe_lane[4].gt_wrapper_i                         |vc707_pcie_x8_gen2_gt_wrapper_23          |    4

†
%s*synth2w
u71   |          \pipe_lane[0].gt_wrapper_i                         |vc707_pcie_x8_gen2_gt_wrapper_24          |    4

†
%s*synth2w
u72   |          \pipe_lane[3].pipe_sync_i                          |vc707_pcie_x8_gen2_pipe_sync_25           |   73

†
%s*synth2w
u73   |          \pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i     |vc707_pcie_x8_gen2_qpll_drp_26            |  149

†
%s*synth2w
u74   |          \pipe_lane[5].pipe_drp.pipe_drp_i                  |vc707_pcie_x8_gen2_pipe_drp_27            |  172

†
%s*synth2w
u75   |          \pipe_lane[7].pipe_user_i                          |vc707_pcie_x8_gen2_pipe_user_28           |  120

†
%s*synth2w
u76   |          \pipe_lane[0].pipe_eq.pipe_eq_i                    |vc707_pcie_x8_gen2_pipe_eq_29             |  266

†
%s*synth2w
u77   |            rxeq_scan_i                                      |vc707_pcie_x8_gen2_rxeq_scan_55           |  146

†
%s*synth2w
u78   |          \pipe_lane[2].pipe_user_i                          |vc707_pcie_x8_gen2_pipe_user_30           |  122

†
%s*synth2w
u79   |          \pipe_lane[2].pipe_rate.pipe_rate_i                |vc707_pcie_x8_gen2_pipe_rate_31           |  116

†
%s*synth2w
u80   |          \pipe_lane[2].gt_wrapper_i                         |vc707_pcie_x8_gen2_gt_wrapper_32          |    4

†
%s*synth2w
u81   |          \pipe_lane[3].pipe_drp.pipe_drp_i                  |vc707_pcie_x8_gen2_pipe_drp_33            |  172

†
%s*synth2w
u82   |          \pipe_lane[3].pipe_rate.pipe_rate_i                |vc707_pcie_x8_gen2_pipe_rate_34           |  116

†
%s*synth2w
u83   |          \pipe_lane[4].pipe_eq.pipe_eq_i                    |vc707_pcie_x8_gen2_pipe_eq_35             |  265

†
%s*synth2w
u84   |            rxeq_scan_i                                      |vc707_pcie_x8_gen2_rxeq_scan_54           |  146

†
%s*synth2w
u85   |          \pipe_lane[1].pipe_eq.pipe_eq_i                    |vc707_pcie_x8_gen2_pipe_eq_36             |  266

†
%s*synth2w
u86   |            rxeq_scan_i                                      |vc707_pcie_x8_gen2_rxeq_scan_53           |  146

†
%s*synth2w
u87   |          \pipe_lane[4].pipe_rate.pipe_rate_i                |vc707_pcie_x8_gen2_pipe_rate_37           |  116

†
%s*synth2w
u88   |          \pipe_lane[6].pipe_sync_i                          |vc707_pcie_x8_gen2_pipe_sync_38           |   73

†
%s*synth2w
u89   |          \pipe_lane[1].pipe_sync_i                          |vc707_pcie_x8_gen2_pipe_sync_39           |   73

†
%s*synth2w
u90   |          \pipe_lane[5].pipe_sync_i                          |vc707_pcie_x8_gen2_pipe_sync_40           |   73

†
%s*synth2w
u91   |          \pipe_lane[5].pipe_eq.pipe_eq_i                    |vc707_pcie_x8_gen2_pipe_eq_41             |  265

†
%s*synth2w
u92   |            rxeq_scan_i                                      |vc707_pcie_x8_gen2_rxeq_scan_52           |  146

†
%s*synth2w
u93   |          \pipe_lane[0].pipe_sync_i                          |vc707_pcie_x8_gen2_pipe_sync_42           |   77

†
%s*synth2w
u94   |          \pipe_lane[2].pipe_eq.pipe_eq_i                    |vc707_pcie_x8_gen2_pipe_eq_43             |  265

†
%s*synth2w
u95   |            rxeq_scan_i                                      |vc707_pcie_x8_gen2_rxeq_scan_51           |  146

†
%s*synth2w
u96   |          \pipe_lane[7].gt_wrapper_i                         |vc707_pcie_x8_gen2_gt_wrapper_44          |    4

†
%s*synth2w
u97   |          \pipe_lane[2].pipe_drp.pipe_drp_i                  |vc707_pcie_x8_gen2_pipe_drp_45            |  172

†
%s*synth2w
u98   |          \pipe_lane[3].gt_wrapper_i                         |vc707_pcie_x8_gen2_gt_wrapper_46          |    4

†
%s*synth2w
u99   |          \pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i |vc707_pcie_x8_gen2_qpll_wrapper_47        |    1

†
%s*synth2w
u100  |          \pipe_lane[6].pipe_eq.pipe_eq_i                    |vc707_pcie_x8_gen2_pipe_eq_48             |  265

†
%s*synth2w
u101  |            rxeq_scan_i                                      |vc707_pcie_x8_gen2_rxeq_scan              |  146

†
%s*synth2w
u102  |          \pipe_lane[4].pipe_user_i                          |vc707_pcie_x8_gen2_pipe_user_49           |  122

†
%s*synth2w
u103  |          \pipe_lane[6].pipe_drp.pipe_drp_i                  |vc707_pcie_x8_gen2_pipe_drp_50            |  172

†
%s*synth2w
u104  |        \gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst    |vc707_pcie_x8_gen2_gt_rx_valid_filter_7x_5|   52

†
%s*synth2w
u105  |        \gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst    |vc707_pcie_x8_gen2_gt_rx_valid_filter_7x_6|   55

†
%s*synth2w
u-----+-------------------------------------------------------------+------------------------------------------+-----

•
%s*synth2…
‚Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:33 . Memory (MB): peak = 1033.023 ; gain = 916.547

Z
%s*synth2K
ISynthesis finished with 0 errors, 0 critical warnings and 3168 warnings.

“
%s*synth2ƒ
€Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:01:33 . Memory (MB): peak = 1033.023 ; gain = 916.547

L
-Analyzing %s Unisim elements for replacement
17*netlist2
628Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
1
Pushed %s inverter(s).
98*opt2
0Z31-138
c
!Unisim Transformation Summary:
%s111*project2'
%No Unisim elements were transformed.
Z1-111
1
%Phase 0 | Netlist Checksum: c4d2d21e
*common
x
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
1092
2542
02
0Z4-41
C
%s completed successfully
29*	vivadotcl2
synth_designZ4-42
¤
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
synth_design: 2

00:01:332

00:01:372

1295.7502

1127.891Z17-268
‚
vreport_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1295.750 ; gain = 0.000
*common
S
Exiting %s at %s...
206*common2
Vivado2
Sat Oct  5 15:58:51 2013Z17-206