{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717619777931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717619777931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 17:36:17 2024 " "Processing started: Wed Jun 05 17:36:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717619777931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717619777931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SistemaDeIrrigacao -c SistemaDeIrrigacao " "Command: quartus_map --read_settings_files=on --write_settings_files=off SistemaDeIrrigacao -c SistemaDeIrrigacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717619777931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717619778430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717619778430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717619786913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717619786913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemanivel.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemanivel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistemaNivel " "Found entity 1: sistemaNivel" {  } { { "sistemaNivel.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/sistemaNivel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717619786916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717619786916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemairrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemairrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistemaIrrigacao " "Found entity 1: sistemaIrrigacao" {  } { { "sistemaIrrigacao.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/sistemaIrrigacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717619786918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717619786918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decod7seg.v(2) " "Verilog HDL Declaration information at decod7seg.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decod7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717619786920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decod7seg.v(2) " "Verilog HDL Declaration information at decod7seg.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "decod7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717619786920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decod7seg.v(2) " "Verilog HDL Declaration information at decod7seg.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "decod7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717619786921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decod7seg.v(2) " "Verilog HDL Declaration information at decod7seg.v(2): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "decod7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717619786921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod7seg " "Found entity 1: decod7seg" {  } { { "decod7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717619786921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717619786921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717619786923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717619786923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717619786925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717619786925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_count.v 1 1 " "Found 1 design units, including 1 entities, in source file down_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_count " "Found entity 1: down_count" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717619786928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717619786928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file jk_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_ff " "Found entity 1: jk_ff" {  } { { "jk_ff.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/jk_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717619786930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717619786930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/top_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717619786933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717619786933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gatilho.v 1 1 " "Found 1 design units, including 1 entities, in source file gatilho.v" { { "Info" "ISGN_ENTITY_NAME" "1 gatilho " "Found entity 1: gatilho" {  } { { "gatilho.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/gatilho.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717619786935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717619786935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.v 1 1 " "Found 1 design units, including 1 entities, in source file ff_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff_d " "Found entity 1: ff_d" {  } { { "ff_d.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/ff_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717619786937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717619786937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_1.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_1 " "Found entity 1: freq_1" {  } { { "freq_1.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/freq_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717619786940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717619786940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n0 down_count.v(14) " "Verilog HDL Implicit Net warning at down_count.v(14): created implicit net for \"n0\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 down_count.v(15) " "Verilog HDL Implicit Net warning at down_count.v(15): created implicit net for \"n1\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 down_count.v(16) " "Verilog HDL Implicit Net warning at down_count.v(16): created implicit net for \"n2\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n3 down_count.v(17) " "Verilog HDL Implicit Net warning at down_count.v(17): created implicit net for \"n3\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n4 down_count.v(18) " "Verilog HDL Implicit Net warning at down_count.v(18): created implicit net for \"n4\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0 down_count.v(20) " "Verilog HDL Implicit Net warning at down_count.v(20): created implicit net for \"a0\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 down_count.v(21) " "Verilog HDL Implicit Net warning at down_count.v(21): created implicit net for \"a1\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2 down_count.v(22) " "Verilog HDL Implicit Net warning at down_count.v(22): created implicit net for \"a2\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3 down_count.v(23) " "Verilog HDL Implicit Net warning at down_count.v(23): created implicit net for \"a3\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a4 down_count.v(24) " "Verilog HDL Implicit Net warning at down_count.v(24): created implicit net for \"a4\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a5 down_count.v(25) " "Verilog HDL Implicit Net warning at down_count.v(25): created implicit net for \"a5\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a6 down_count.v(26) " "Verilog HDL Implicit Net warning at down_count.v(26): created implicit net for \"a6\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a7 down_count.v(27) " "Verilog HDL Implicit Net warning at down_count.v(27): created implicit net for \"a7\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a8 down_count.v(28) " "Verilog HDL Implicit Net warning at down_count.v(28): created implicit net for \"a8\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a9 down_count.v(29) " "Verilog HDL Implicit Net warning at down_count.v(29): created implicit net for \"a9\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na0 down_count.v(31) " "Verilog HDL Implicit Net warning at down_count.v(31): created implicit net for \"na0\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na1 down_count.v(32) " "Verilog HDL Implicit Net warning at down_count.v(32): created implicit net for \"na1\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na2 down_count.v(33) " "Verilog HDL Implicit Net warning at down_count.v(33): created implicit net for \"na2\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na3 down_count.v(34) " "Verilog HDL Implicit Net warning at down_count.v(34): created implicit net for \"na3\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na4 down_count.v(35) " "Verilog HDL Implicit Net warning at down_count.v(35): created implicit net for \"na4\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na5 down_count.v(36) " "Verilog HDL Implicit Net warning at down_count.v(36): created implicit net for \"na5\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na6 down_count.v(37) " "Verilog HDL Implicit Net warning at down_count.v(37): created implicit net for \"na6\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na7 down_count.v(38) " "Verilog HDL Implicit Net warning at down_count.v(38): created implicit net for \"na7\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na8 down_count.v(39) " "Verilog HDL Implicit Net warning at down_count.v(39): created implicit net for \"na8\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o0 down_count.v(39) " "Verilog HDL Implicit Net warning at down_count.v(39): created implicit net for \"o0\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o1 down_count.v(42) " "Verilog HDL Implicit Net warning at down_count.v(42): created implicit net for \"o1\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786942 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o2 down_count.v(43) " "Verilog HDL Implicit Net warning at down_count.v(43): created implicit net for \"o2\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786942 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o3 down_count.v(44) " "Verilog HDL Implicit Net warning at down_count.v(44): created implicit net for \"o3\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717619786942 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "l top_module.v(47) " "Verilog HDL Continuous Assignment error at top_module.v(47): object \"l\" on left-hand side of assignment must have a net type" {  } { { "top_module.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/top_module.v" 47 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1717619786943 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Dev/Verilog/SistemadeIrrigacao/output_files/SistemaDeIrrigacao.map.smsg " "Generated suppressed messages file D:/Dev/Verilog/SistemadeIrrigacao/output_files/SistemaDeIrrigacao.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717619786971 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 29 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717619786986 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 05 17:36:26 2024 " "Processing ended: Wed Jun 05 17:36:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717619786986 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717619786986 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717619786986 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717619786986 ""}
