#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Dec 28 17:04:42 2015
# Process ID: 3929
# Current directory: /home/robert/vhdl_cpu/rtl_model/vivado_project/cpu_rtl.runs/synth_1
# Command line: vivado -log CPU_CONFIG.vds -mode batch -messageDb vivado.pb -notrace -source CPU_CONFIG.tcl
# Log file: /home/robert/vhdl_cpu/rtl_model/vivado_project/cpu_rtl.runs/synth_1/CPU_CONFIG.vds
# Journal file: /home/robert/vhdl_cpu/rtl_model/vivado_project/cpu_rtl.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source CPU_CONFIG.tcl -notrace
Command: synth_design -top CPU_CONFIG -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3940 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 965.535 ; gain = 134.918 ; free physical = 4610 ; free virtual = 13352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_CONFIG' [/home/robert/vhdl_cpu/rtl_model/cpu.vhd:74]
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/robert/vhdl_cpu/rtl_model/datapath.vhd:24]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/robert/vhdl_cpu/rtl_model/alu.vhd:11]
INFO: [Synth 8-638] synthesizing module 'logic_unit' [/home/robert/vhdl_cpu/rtl_model/logic_unit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'logic_unit' (1#1) [/home/robert/vhdl_cpu/rtl_model/logic_unit.vhd:14]
INFO: [Synth 8-638] synthesizing module 'ADDER_UNIT' [/home/robert/vhdl_cpu/rtl_model/adder_unit.vhd:12]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [/home/robert/vhdl_cpu/rtl_model/adder_subcomponents.vhd:56]
	Parameter N bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FULLADDER_rtl' [/home/robert/vhdl_cpu/rtl_model/adder_subcomponents.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'FULLADDER_rtl' (2#1) [/home/robert/vhdl_cpu/rtl_model/adder_subcomponents.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (3#1) [/home/robert/vhdl_cpu/rtl_model/adder_subcomponents.vhd:56]
INFO: [Synth 8-638] synthesizing module 'HALFADDER' [/home/robert/vhdl_cpu/rtl_model/adder_subcomponents.vhd:6]
INFO: [Synth 8-256] done synthesizing module 'HALFADDER' (4#1) [/home/robert/vhdl_cpu/rtl_model/adder_subcomponents.vhd:6]
INFO: [Synth 8-256] done synthesizing module 'ADDER_UNIT' (5#1) [/home/robert/vhdl_cpu/rtl_model/adder_unit.vhd:12]
INFO: [Synth 8-638] synthesizing module 'SHIFTER_UNIT' [/home/robert/vhdl_cpu/rtl_model/shifter_unit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'SHIFTER_UNIT' (6#1) [/home/robert/vhdl_cpu/rtl_model/shifter_unit.vhd:12]
WARNING: [Synth 8-614] signal 'FLAGS_SU' is read in the process but is not in the sensitivity list [/home/robert/vhdl_cpu/rtl_model/alu.vhd:33]
WARNING: [Synth 8-614] signal 'RES_SU' is read in the process but is not in the sensitivity list [/home/robert/vhdl_cpu/rtl_model/alu.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'alu' (7#1) [/home/robert/vhdl_cpu/rtl_model/alu.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'datapath' (8#1) [/home/robert/vhdl_cpu/rtl_model/datapath.vhd:24]
INFO: [Synth 8-638] synthesizing module 'CONTROLLER' [/home/robert/vhdl_cpu/rtl_model/controller.vhd:29]
INFO: [Synth 8-638] synthesizing module 'instruction_decoder' [/home/robert/vhdl_cpu/rtl_model/instruction_decoder.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'instruction_decoder' (9#1) [/home/robert/vhdl_cpu/rtl_model/instruction_decoder.vhd:29]
INFO: [Synth 8-638] synthesizing module 'FSM' [/home/robert/vhdl_cpu/rtl_model/fsm.vhd:31]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/robert/vhdl_cpu/rtl_model/fsm.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'FSM' (10#1) [/home/robert/vhdl_cpu/rtl_model/fsm.vhd:31]
INFO: [Synth 8-638] synthesizing module 'D_REG12RE' [/home/robert/vhdl_cpu/rtl_model/register.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'D_REG12RE' (11#1) [/home/robert/vhdl_cpu/rtl_model/register.vhd:11]
INFO: [Synth 8-638] synthesizing module 'INC' [/home/robert/vhdl_cpu/rtl_model/inc.vhd:7]
INFO: [Synth 8-256] done synthesizing module 'INC' (12#1) [/home/robert/vhdl_cpu/rtl_model/inc.vhd:7]
INFO: [Synth 8-638] synthesizing module 'mux12_2x1' [/home/robert/vhdl_cpu/rtl_model/multiplexer.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'mux12_2x1' (13#1) [/home/robert/vhdl_cpu/rtl_model/multiplexer.vhd:10]
INFO: [Synth 8-638] synthesizing module 'mux12_4x1' [/home/robert/vhdl_cpu/rtl_model/multiplexer.vhd:34]
WARNING: [Synth 8-614] signal 'select_input' is read in the process but is not in the sensitivity list [/home/robert/vhdl_cpu/rtl_model/multiplexer.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'mux12_4x1' (14#1) [/home/robert/vhdl_cpu/rtl_model/multiplexer.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'CONTROLLER' (15#1) [/home/robert/vhdl_cpu/rtl_model/controller.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'CPU_CONFIG' (16#1) [/home/robert/vhdl_cpu/rtl_model/cpu.vhd:74]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1005.918 ; gain = 175.301 ; free physical = 4567 ; free virtual = 13309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1005.918 ; gain = 175.301 ; free physical = 4567 ; free virtual = 13309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1013.918 ; gain = 183.301 ; free physical = 4567 ; free virtual = 13309
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5544] ROM "REG_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "STORE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CMD_CALC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CMD_CONST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CMD_DIR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CMD_REG" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CMD_IO" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CMD_PC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "CMD_JMP" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "CMD_STOP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 's_STATE_reg' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1038.945 ; gain = 208.328 ; free physical = 4547 ; free virtual = 13289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 11    
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               12 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 7     
	   4 Input     12 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	  21 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module logic_unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module FULLADDER_rtl 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module HALFADDER 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module ADDER_UNIT 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
Module SHIFTER_UNIT 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
Module datapath 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module instruction_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  21 Input      1 Bit        Muxes := 9     
Module FSM 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module D_REG12RE 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module INC 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module mux12_2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module mux12_4x1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
