Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Jun 01 17:29:56 2020
| Host         : LAPTOP-3I35GVHS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx
| Design       : Top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: DivisorFrecuencia/Salida_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.258        0.000                      0                   27        0.108        0.000                      0                   27        3.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.258        0.000                      0                   27        0.108        0.000                      0                   27        3.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 DivisorFrecuencia/Contador_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DivisorFrecuencia/Contador_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 2.034ns (79.035%)  route 0.540ns (20.965%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.758     5.426    DivisorFrecuencia/clk
    SLICE_X40Y47         FDRE                                         r  DivisorFrecuencia/Contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  DivisorFrecuencia/Contador_reg[1]/Q
                         net (fo=1, routed)           0.539     6.421    DivisorFrecuencia/Contador_reg_n_0_[1]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.095 r  DivisorFrecuencia/Contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    DivisorFrecuencia/Contador_reg[0]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  DivisorFrecuencia/Contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    DivisorFrecuencia/Contador_reg[4]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  DivisorFrecuencia/Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.324    DivisorFrecuencia/Contador_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  DivisorFrecuencia/Contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    DivisorFrecuencia/Contador_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.552 r  DivisorFrecuencia/Contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.552    DivisorFrecuencia/Contador_reg[16]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.666 r  DivisorFrecuencia/Contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.666    DivisorFrecuencia/Contador_reg[20]_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.000 r  DivisorFrecuencia/Contador_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.000    DivisorFrecuencia/Contador_reg[24]_i_1_n_6
    SLICE_X40Y53         FDRE                                         r  DivisorFrecuencia/Contador_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.563    12.954    DivisorFrecuencia/clk
    SLICE_X40Y53         FDRE                                         r  DivisorFrecuencia/Contador_reg[25]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.062    13.258    DivisorFrecuencia/Contador_reg[25]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 DivisorFrecuencia/Contador_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DivisorFrecuencia/Contador_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 1.923ns (78.090%)  route 0.540ns (21.910%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.758     5.426    DivisorFrecuencia/clk
    SLICE_X40Y47         FDRE                                         r  DivisorFrecuencia/Contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  DivisorFrecuencia/Contador_reg[1]/Q
                         net (fo=1, routed)           0.539     6.421    DivisorFrecuencia/Contador_reg_n_0_[1]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.095 r  DivisorFrecuencia/Contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    DivisorFrecuencia/Contador_reg[0]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  DivisorFrecuencia/Contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    DivisorFrecuencia/Contador_reg[4]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  DivisorFrecuencia/Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.324    DivisorFrecuencia/Contador_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  DivisorFrecuencia/Contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    DivisorFrecuencia/Contador_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.552 r  DivisorFrecuencia/Contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.552    DivisorFrecuencia/Contador_reg[16]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.666 r  DivisorFrecuencia/Contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.666    DivisorFrecuencia/Contador_reg[20]_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.889 r  DivisorFrecuencia/Contador_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.889    DivisorFrecuencia/Contador_reg[24]_i_1_n_7
    SLICE_X40Y53         FDRE                                         r  DivisorFrecuencia/Contador_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.563    12.954    DivisorFrecuencia/clk
    SLICE_X40Y53         FDRE                                         r  DivisorFrecuencia/Contador_reg[24]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.062    13.258    DivisorFrecuencia/Contador_reg[24]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 DivisorFrecuencia/Contador_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DivisorFrecuencia/Contador_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 1.920ns (78.063%)  route 0.540ns (21.937%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.758     5.426    DivisorFrecuencia/clk
    SLICE_X40Y47         FDRE                                         r  DivisorFrecuencia/Contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  DivisorFrecuencia/Contador_reg[1]/Q
                         net (fo=1, routed)           0.539     6.421    DivisorFrecuencia/Contador_reg_n_0_[1]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.095 r  DivisorFrecuencia/Contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    DivisorFrecuencia/Contador_reg[0]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  DivisorFrecuencia/Contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    DivisorFrecuencia/Contador_reg[4]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  DivisorFrecuencia/Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.324    DivisorFrecuencia/Contador_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  DivisorFrecuencia/Contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    DivisorFrecuencia/Contador_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.552 r  DivisorFrecuencia/Contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.552    DivisorFrecuencia/Contador_reg[16]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.886 r  DivisorFrecuencia/Contador_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.886    DivisorFrecuencia/Contador_reg[20]_i_1_n_6
    SLICE_X40Y52         FDRE                                         r  DivisorFrecuencia/Contador_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.564    12.955    DivisorFrecuencia/clk
    SLICE_X40Y52         FDRE                                         r  DivisorFrecuencia/Contador_reg[21]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.062    13.259    DivisorFrecuencia/Contador_reg[21]
  -------------------------------------------------------------------
                         required time                         13.259    
                         arrival time                          -7.886    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 DivisorFrecuencia/Contador_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DivisorFrecuencia/Contador_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 1.899ns (77.874%)  route 0.540ns (22.126%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.758     5.426    DivisorFrecuencia/clk
    SLICE_X40Y47         FDRE                                         r  DivisorFrecuencia/Contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  DivisorFrecuencia/Contador_reg[1]/Q
                         net (fo=1, routed)           0.539     6.421    DivisorFrecuencia/Contador_reg_n_0_[1]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.095 r  DivisorFrecuencia/Contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    DivisorFrecuencia/Contador_reg[0]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  DivisorFrecuencia/Contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    DivisorFrecuencia/Contador_reg[4]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  DivisorFrecuencia/Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.324    DivisorFrecuencia/Contador_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  DivisorFrecuencia/Contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    DivisorFrecuencia/Contador_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.552 r  DivisorFrecuencia/Contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.552    DivisorFrecuencia/Contador_reg[16]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.865 r  DivisorFrecuencia/Contador_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.865    DivisorFrecuencia/Contador_reg[20]_i_1_n_4
    SLICE_X40Y52         FDRE                                         r  DivisorFrecuencia/Contador_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.564    12.955    DivisorFrecuencia/clk
    SLICE_X40Y52         FDRE                                         r  DivisorFrecuencia/Contador_reg[23]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.062    13.259    DivisorFrecuencia/Contador_reg[23]
  -------------------------------------------------------------------
                         required time                         13.259    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 DivisorFrecuencia/Contador_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DivisorFrecuencia/Contador_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 1.825ns (77.182%)  route 0.540ns (22.818%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.758     5.426    DivisorFrecuencia/clk
    SLICE_X40Y47         FDRE                                         r  DivisorFrecuencia/Contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  DivisorFrecuencia/Contador_reg[1]/Q
                         net (fo=1, routed)           0.539     6.421    DivisorFrecuencia/Contador_reg_n_0_[1]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.095 r  DivisorFrecuencia/Contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    DivisorFrecuencia/Contador_reg[0]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  DivisorFrecuencia/Contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    DivisorFrecuencia/Contador_reg[4]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  DivisorFrecuencia/Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.324    DivisorFrecuencia/Contador_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  DivisorFrecuencia/Contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    DivisorFrecuencia/Contador_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.552 r  DivisorFrecuencia/Contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.552    DivisorFrecuencia/Contador_reg[16]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.791 r  DivisorFrecuencia/Contador_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.791    DivisorFrecuencia/Contador_reg[20]_i_1_n_5
    SLICE_X40Y52         FDRE                                         r  DivisorFrecuencia/Contador_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.564    12.955    DivisorFrecuencia/clk
    SLICE_X40Y52         FDRE                                         r  DivisorFrecuencia/Contador_reg[22]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.062    13.259    DivisorFrecuencia/Contador_reg[22]
  -------------------------------------------------------------------
                         required time                         13.259    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.484ns  (required time - arrival time)
  Source:                 DivisorFrecuencia/Contador_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DivisorFrecuencia/Contador_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 1.809ns (77.026%)  route 0.540ns (22.974%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.758     5.426    DivisorFrecuencia/clk
    SLICE_X40Y47         FDRE                                         r  DivisorFrecuencia/Contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  DivisorFrecuencia/Contador_reg[1]/Q
                         net (fo=1, routed)           0.539     6.421    DivisorFrecuencia/Contador_reg_n_0_[1]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.095 r  DivisorFrecuencia/Contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    DivisorFrecuencia/Contador_reg[0]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  DivisorFrecuencia/Contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    DivisorFrecuencia/Contador_reg[4]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  DivisorFrecuencia/Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.324    DivisorFrecuencia/Contador_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  DivisorFrecuencia/Contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    DivisorFrecuencia/Contador_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.552 r  DivisorFrecuencia/Contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.552    DivisorFrecuencia/Contador_reg[16]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.775 r  DivisorFrecuencia/Contador_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.775    DivisorFrecuencia/Contador_reg[20]_i_1_n_7
    SLICE_X40Y52         FDRE                                         r  DivisorFrecuencia/Contador_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.564    12.955    DivisorFrecuencia/clk
    SLICE_X40Y52         FDRE                                         r  DivisorFrecuencia/Contador_reg[20]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.062    13.259    DivisorFrecuencia/Contador_reg[20]
  -------------------------------------------------------------------
                         required time                         13.259    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  5.484    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 DivisorFrecuencia/Contador_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DivisorFrecuencia/Contador_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 1.806ns (76.997%)  route 0.540ns (23.003%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.758     5.426    DivisorFrecuencia/clk
    SLICE_X40Y47         FDRE                                         r  DivisorFrecuencia/Contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  DivisorFrecuencia/Contador_reg[1]/Q
                         net (fo=1, routed)           0.539     6.421    DivisorFrecuencia/Contador_reg_n_0_[1]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.095 r  DivisorFrecuencia/Contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    DivisorFrecuencia/Contador_reg[0]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  DivisorFrecuencia/Contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    DivisorFrecuencia/Contador_reg[4]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  DivisorFrecuencia/Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.324    DivisorFrecuencia/Contador_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  DivisorFrecuencia/Contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    DivisorFrecuencia/Contador_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.772 r  DivisorFrecuencia/Contador_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.772    DivisorFrecuencia/Contador_reg[16]_i_1_n_6
    SLICE_X40Y51         FDRE                                         r  DivisorFrecuencia/Contador_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.564    12.955    DivisorFrecuencia/clk
    SLICE_X40Y51         FDRE                                         r  DivisorFrecuencia/Contador_reg[17]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y51         FDRE (Setup_fdre_C_D)        0.062    13.259    DivisorFrecuencia/Contador_reg[17]
  -------------------------------------------------------------------
                         required time                         13.259    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 DivisorFrecuencia/Contador_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DivisorFrecuencia/Contador_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 1.785ns (76.789%)  route 0.540ns (23.211%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.758     5.426    DivisorFrecuencia/clk
    SLICE_X40Y47         FDRE                                         r  DivisorFrecuencia/Contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  DivisorFrecuencia/Contador_reg[1]/Q
                         net (fo=1, routed)           0.539     6.421    DivisorFrecuencia/Contador_reg_n_0_[1]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.095 r  DivisorFrecuencia/Contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    DivisorFrecuencia/Contador_reg[0]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  DivisorFrecuencia/Contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    DivisorFrecuencia/Contador_reg[4]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  DivisorFrecuencia/Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.324    DivisorFrecuencia/Contador_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  DivisorFrecuencia/Contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    DivisorFrecuencia/Contador_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.751 r  DivisorFrecuencia/Contador_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.751    DivisorFrecuencia/Contador_reg[16]_i_1_n_4
    SLICE_X40Y51         FDRE                                         r  DivisorFrecuencia/Contador_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.564    12.955    DivisorFrecuencia/clk
    SLICE_X40Y51         FDRE                                         r  DivisorFrecuencia/Contador_reg[19]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y51         FDRE (Setup_fdre_C_D)        0.062    13.259    DivisorFrecuencia/Contador_reg[19]
  -------------------------------------------------------------------
                         required time                         13.259    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 DivisorFrecuencia/Contador_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DivisorFrecuencia/Contador_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 1.711ns (76.026%)  route 0.540ns (23.974%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.758     5.426    DivisorFrecuencia/clk
    SLICE_X40Y47         FDRE                                         r  DivisorFrecuencia/Contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  DivisorFrecuencia/Contador_reg[1]/Q
                         net (fo=1, routed)           0.539     6.421    DivisorFrecuencia/Contador_reg_n_0_[1]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.095 r  DivisorFrecuencia/Contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    DivisorFrecuencia/Contador_reg[0]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  DivisorFrecuencia/Contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    DivisorFrecuencia/Contador_reg[4]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  DivisorFrecuencia/Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.324    DivisorFrecuencia/Contador_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  DivisorFrecuencia/Contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    DivisorFrecuencia/Contador_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.677 r  DivisorFrecuencia/Contador_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.677    DivisorFrecuencia/Contador_reg[16]_i_1_n_5
    SLICE_X40Y51         FDRE                                         r  DivisorFrecuencia/Contador_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.564    12.955    DivisorFrecuencia/clk
    SLICE_X40Y51         FDRE                                         r  DivisorFrecuencia/Contador_reg[18]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y51         FDRE (Setup_fdre_C_D)        0.062    13.259    DivisorFrecuencia/Contador_reg[18]
  -------------------------------------------------------------------
                         required time                         13.259    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 DivisorFrecuencia/Contador_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DivisorFrecuencia/Contador_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 1.695ns (75.854%)  route 0.540ns (24.146%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.758     5.426    DivisorFrecuencia/clk
    SLICE_X40Y47         FDRE                                         r  DivisorFrecuencia/Contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  DivisorFrecuencia/Contador_reg[1]/Q
                         net (fo=1, routed)           0.539     6.421    DivisorFrecuencia/Contador_reg_n_0_[1]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.095 r  DivisorFrecuencia/Contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    DivisorFrecuencia/Contador_reg[0]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  DivisorFrecuencia/Contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    DivisorFrecuencia/Contador_reg[4]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  DivisorFrecuencia/Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.324    DivisorFrecuencia/Contador_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  DivisorFrecuencia/Contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    DivisorFrecuencia/Contador_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.661 r  DivisorFrecuencia/Contador_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.661    DivisorFrecuencia/Contador_reg[16]_i_1_n_7
    SLICE_X40Y51         FDRE                                         r  DivisorFrecuencia/Contador_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.564    12.955    DivisorFrecuencia/clk
    SLICE_X40Y51         FDRE                                         r  DivisorFrecuencia/Contador_reg[16]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y51         FDRE (Setup_fdre_C_D)        0.062    13.259    DivisorFrecuencia/Contador_reg[16]
  -------------------------------------------------------------------
                         required time                         13.259    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                  5.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DivisorFrecuencia/Contador_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DivisorFrecuencia/Contador_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.507    DivisorFrecuencia/clk
    SLICE_X40Y49         FDRE                                         r  DivisorFrecuencia/Contador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DivisorFrecuencia/Contador_reg[10]/Q
                         net (fo=1, routed)           0.121     1.769    DivisorFrecuencia/Contador_reg_n_0_[10]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.929 r  DivisorFrecuencia/Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    DivisorFrecuencia/Contador_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  DivisorFrecuencia/Contador_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.984    DivisorFrecuencia/Contador_reg[12]_i_1_n_7
    SLICE_X40Y50         FDRE                                         r  DivisorFrecuencia/Contador_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     2.018    DivisorFrecuencia/clk
    SLICE_X40Y50         FDRE                                         r  DivisorFrecuencia/Contador_reg[12]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    DivisorFrecuencia/Contador_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 DivisorFrecuencia/Contador_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DivisorFrecuencia/Contador_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.507    DivisorFrecuencia/clk
    SLICE_X40Y49         FDRE                                         r  DivisorFrecuencia/Contador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DivisorFrecuencia/Contador_reg[10]/Q
                         net (fo=1, routed)           0.121     1.769    DivisorFrecuencia/Contador_reg_n_0_[10]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.929 r  DivisorFrecuencia/Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    DivisorFrecuencia/Contador_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.995 r  DivisorFrecuencia/Contador_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.995    DivisorFrecuencia/Contador_reg[12]_i_1_n_5
    SLICE_X40Y50         FDRE                                         r  DivisorFrecuencia/Contador_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     2.018    DivisorFrecuencia/clk
    SLICE_X40Y50         FDRE                                         r  DivisorFrecuencia/Contador_reg[14]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    DivisorFrecuencia/Contador_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 DivisorFrecuencia/Contador_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DivisorFrecuencia/Contador_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.507    DivisorFrecuencia/clk
    SLICE_X40Y49         FDRE                                         r  DivisorFrecuencia/Contador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DivisorFrecuencia/Contador_reg[10]/Q
                         net (fo=1, routed)           0.121     1.769    DivisorFrecuencia/Contador_reg_n_0_[10]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.929 r  DivisorFrecuencia/Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    DivisorFrecuencia/Contador_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.020 r  DivisorFrecuencia/Contador_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.020    DivisorFrecuencia/Contador_reg[12]_i_1_n_6
    SLICE_X40Y50         FDRE                                         r  DivisorFrecuencia/Contador_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     2.018    DivisorFrecuencia/clk
    SLICE_X40Y50         FDRE                                         r  DivisorFrecuencia/Contador_reg[13]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    DivisorFrecuencia/Contador_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 DivisorFrecuencia/Contador_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DivisorFrecuencia/Contador_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.507    DivisorFrecuencia/clk
    SLICE_X40Y49         FDRE                                         r  DivisorFrecuencia/Contador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DivisorFrecuencia/Contador_reg[10]/Q
                         net (fo=1, routed)           0.121     1.769    DivisorFrecuencia/Contador_reg_n_0_[10]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.929 r  DivisorFrecuencia/Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    DivisorFrecuencia/Contador_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.020 r  DivisorFrecuencia/Contador_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.020    DivisorFrecuencia/Contador_reg[12]_i_1_n_4
    SLICE_X40Y50         FDRE                                         r  DivisorFrecuencia/Contador_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     2.018    DivisorFrecuencia/clk
    SLICE_X40Y50         FDRE                                         r  DivisorFrecuencia/Contador_reg[15]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    DivisorFrecuencia/Contador_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DivisorFrecuencia/Contador_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DivisorFrecuencia/Contador_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.507    DivisorFrecuencia/clk
    SLICE_X40Y49         FDRE                                         r  DivisorFrecuencia/Contador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DivisorFrecuencia/Contador_reg[10]/Q
                         net (fo=1, routed)           0.121     1.769    DivisorFrecuencia/Contador_reg_n_0_[10]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.929 r  DivisorFrecuencia/Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    DivisorFrecuencia/Contador_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.969 r  DivisorFrecuencia/Contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.969    DivisorFrecuencia/Contador_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.023 r  DivisorFrecuencia/Contador_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.023    DivisorFrecuencia/Contador_reg[16]_i_1_n_7
    SLICE_X40Y51         FDRE                                         r  DivisorFrecuencia/Contador_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     2.018    DivisorFrecuencia/clk
    SLICE_X40Y51         FDRE                                         r  DivisorFrecuencia/Contador_reg[16]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.876    DivisorFrecuencia/Contador_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 DivisorFrecuencia/Contador_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DivisorFrecuencia/Contador_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.507    DivisorFrecuencia/clk
    SLICE_X40Y49         FDRE                                         r  DivisorFrecuencia/Contador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DivisorFrecuencia/Contador_reg[10]/Q
                         net (fo=1, routed)           0.121     1.769    DivisorFrecuencia/Contador_reg_n_0_[10]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.929 r  DivisorFrecuencia/Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    DivisorFrecuencia/Contador_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.969 r  DivisorFrecuencia/Contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.969    DivisorFrecuencia/Contador_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.034 r  DivisorFrecuencia/Contador_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.034    DivisorFrecuencia/Contador_reg[16]_i_1_n_5
    SLICE_X40Y51         FDRE                                         r  DivisorFrecuencia/Contador_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     2.018    DivisorFrecuencia/clk
    SLICE_X40Y51         FDRE                                         r  DivisorFrecuencia/Contador_reg[18]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.876    DivisorFrecuencia/Contador_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 DivisorFrecuencia/Contador_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DivisorFrecuencia/Contador_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.507    DivisorFrecuencia/clk
    SLICE_X40Y49         FDRE                                         r  DivisorFrecuencia/Contador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DivisorFrecuencia/Contador_reg[10]/Q
                         net (fo=1, routed)           0.121     1.769    DivisorFrecuencia/Contador_reg_n_0_[10]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.929 r  DivisorFrecuencia/Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    DivisorFrecuencia/Contador_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.969 r  DivisorFrecuencia/Contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.969    DivisorFrecuencia/Contador_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.059 r  DivisorFrecuencia/Contador_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.059    DivisorFrecuencia/Contador_reg[16]_i_1_n_6
    SLICE_X40Y51         FDRE                                         r  DivisorFrecuencia/Contador_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     2.018    DivisorFrecuencia/clk
    SLICE_X40Y51         FDRE                                         r  DivisorFrecuencia/Contador_reg[17]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.876    DivisorFrecuencia/Contador_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 DivisorFrecuencia/Contador_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DivisorFrecuencia/Contador_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.507    DivisorFrecuencia/clk
    SLICE_X40Y49         FDRE                                         r  DivisorFrecuencia/Contador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DivisorFrecuencia/Contador_reg[10]/Q
                         net (fo=1, routed)           0.121     1.769    DivisorFrecuencia/Contador_reg_n_0_[10]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.929 r  DivisorFrecuencia/Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    DivisorFrecuencia/Contador_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.969 r  DivisorFrecuencia/Contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.969    DivisorFrecuencia/Contador_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.059 r  DivisorFrecuencia/Contador_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.059    DivisorFrecuencia/Contador_reg[16]_i_1_n_4
    SLICE_X40Y51         FDRE                                         r  DivisorFrecuencia/Contador_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     2.018    DivisorFrecuencia/clk
    SLICE_X40Y51         FDRE                                         r  DivisorFrecuencia/Contador_reg[19]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.876    DivisorFrecuencia/Contador_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 DivisorFrecuencia/Contador_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DivisorFrecuencia/Contador_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.997%)  route 0.122ns (22.003%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.507    DivisorFrecuencia/clk
    SLICE_X40Y49         FDRE                                         r  DivisorFrecuencia/Contador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DivisorFrecuencia/Contador_reg[10]/Q
                         net (fo=1, routed)           0.121     1.769    DivisorFrecuencia/Contador_reg_n_0_[10]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.929 r  DivisorFrecuencia/Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    DivisorFrecuencia/Contador_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.969 r  DivisorFrecuencia/Contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.969    DivisorFrecuencia/Contador_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.008 r  DivisorFrecuencia/Contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.008    DivisorFrecuencia/Contador_reg[16]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.062 r  DivisorFrecuencia/Contador_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.062    DivisorFrecuencia/Contador_reg[20]_i_1_n_7
    SLICE_X40Y52         FDRE                                         r  DivisorFrecuencia/Contador_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     2.018    DivisorFrecuencia/clk
    SLICE_X40Y52         FDRE                                         r  DivisorFrecuencia/Contador_reg[20]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.105     1.876    DivisorFrecuencia/Contador_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 DivisorFrecuencia/Contador_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DivisorFrecuencia/Contador_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.444ns (78.424%)  route 0.122ns (21.576%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.507    DivisorFrecuencia/clk
    SLICE_X40Y49         FDRE                                         r  DivisorFrecuencia/Contador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DivisorFrecuencia/Contador_reg[10]/Q
                         net (fo=1, routed)           0.121     1.769    DivisorFrecuencia/Contador_reg_n_0_[10]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.929 r  DivisorFrecuencia/Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    DivisorFrecuencia/Contador_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.969 r  DivisorFrecuencia/Contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.969    DivisorFrecuencia/Contador_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.008 r  DivisorFrecuencia/Contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.008    DivisorFrecuencia/Contador_reg[16]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.073 r  DivisorFrecuencia/Contador_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.073    DivisorFrecuencia/Contador_reg[20]_i_1_n_5
    SLICE_X40Y52         FDRE                                         r  DivisorFrecuencia/Contador_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     2.018    DivisorFrecuencia/clk
    SLICE_X40Y52         FDRE                                         r  DivisorFrecuencia/Contador_reg[22]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.105     1.876    DivisorFrecuencia/Contador_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y47    DivisorFrecuencia/Contador_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y49    DivisorFrecuencia/Contador_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y49    DivisorFrecuencia/Contador_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y50    DivisorFrecuencia/Contador_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y50    DivisorFrecuencia/Contador_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y50    DivisorFrecuencia/Contador_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y50    DivisorFrecuencia/Contador_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y51    DivisorFrecuencia/Contador_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y51    DivisorFrecuencia/Contador_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    DivisorFrecuencia/Contador_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    DivisorFrecuencia/Contador_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    DivisorFrecuencia/Contador_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    DivisorFrecuencia/Contador_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    DivisorFrecuencia/Contador_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    DivisorFrecuencia/Contador_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    DivisorFrecuencia/Contador_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    DivisorFrecuencia/Contador_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    DivisorFrecuencia/Contador_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    DivisorFrecuencia/Contador_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y47    DivisorFrecuencia/Contador_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y49    DivisorFrecuencia/Contador_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y49    DivisorFrecuencia/Contador_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    DivisorFrecuencia/Contador_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    DivisorFrecuencia/Contador_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    DivisorFrecuencia/Contador_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    DivisorFrecuencia/Contador_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    DivisorFrecuencia/Contador_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    DivisorFrecuencia/Contador_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    DivisorFrecuencia/Contador_reg[18]/C



