
*** Running vivado
    with args -log FIR_Test_filt_0_7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIR_Test_filt_0_7.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source FIR_Test_filt_0_7.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 567.691 ; gain = 184.262
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_7_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: FIR_Test_filt_0_7
Command: synth_design -top FIR_Test_filt_0_7 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11860
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1442.031 ; gain = 441.547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIR_Test_filt_0_7' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_filt_0_7/synth/FIR_Test_filt_0_7.v:53]
INFO: [Synth 8-6157] synthesizing module 'filt' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6677/hdl/verilog/filt.v:9]
INFO: [Synth 8-6157] synthesizing module 'filt_control_s_axi' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6677/hdl/verilog/filt_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6677/hdl/verilog/filt_control_s_axi.v:169]
INFO: [Synth 8-6155] done synthesizing module 'filt_control_s_axi' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6677/hdl/verilog/filt_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'filt_flow_control_loop_pipe_no_ap_cont' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6677/hdl/verilog/filt_flow_control_loop_pipe_no_ap_cont.v:11]
INFO: [Synth 8-6155] done synthesizing module 'filt_flow_control_loop_pipe_no_ap_cont' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6677/hdl/verilog/filt_flow_control_loop_pipe_no_ap_cont.v:11]
INFO: [Synth 8-6157] synthesizing module 'filt_regslice_both' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6677/hdl/verilog/filt_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'filt_regslice_both' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6677/hdl/verilog/filt_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'filt_regslice_both__parameterized0' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6677/hdl/verilog/filt_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'filt_regslice_both__parameterized0' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6677/hdl/verilog/filt_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'filt_regslice_both__parameterized1' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6677/hdl/verilog/filt_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'filt_regslice_both__parameterized1' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6677/hdl/verilog/filt_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'filt' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6677/hdl/verilog/filt.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Test_filt_0_7' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_filt_0_7/synth/FIR_Test_filt_0_7.v:53]
WARNING: [Synth 8-7129] Port ap_loop_exit_done in module filt_flow_control_loop_pipe_no_ap_cont is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_AWREADY in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_WREADY in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_ARREADY in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RVALID in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[31] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[30] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[29] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[28] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[27] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[26] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[25] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[24] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[23] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[22] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[21] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[20] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[19] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[18] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[17] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[16] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[15] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[14] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[13] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[12] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[11] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[10] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[9] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[8] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[7] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[6] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[5] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[4] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[3] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[2] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[1] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[0] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BVALID in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module filt is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1556.898 ; gain = 556.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1556.898 ; gain = 556.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1556.898 ; gain = 556.414
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1556.898 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_filt_0_7/constraints/filt_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_filt_0_7/constraints/filt_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_7_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_7_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1655.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1655.449 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1655.449 ; gain = 654.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1655.449 ; gain = 654.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_7_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1655.449 ; gain = 654.965
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'filt_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'filt_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'filt_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'filt_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1655.449 ; gain = 654.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 3     
	   4 Input   16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 19    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 18    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port m_axi_gmem_AWREADY in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_WREADY in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_ARREADY in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RVALID in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[31] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[30] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[29] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[28] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[27] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[26] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[25] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[24] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[23] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[22] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[21] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[20] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[19] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[18] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[17] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[16] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[15] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[14] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[13] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[12] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[11] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[10] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[9] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[8] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[7] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[6] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[5] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[4] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[3] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[2] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[1] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[0] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BVALID in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module filt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module filt is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module filt.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:59 . Memory (MB): peak = 1655.449 ; gain = 654.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:01:11 . Memory (MB): peak = 1655.449 ; gain = 654.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:11 . Memory (MB): peak = 1655.449 ; gain = 654.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:01:12 . Memory (MB): peak = 1655.449 ; gain = 654.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:01:22 . Memory (MB): peak = 1655.449 ; gain = 654.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:01:22 . Memory (MB): peak = 1655.449 ; gain = 654.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:01:22 . Memory (MB): peak = 1655.449 ; gain = 654.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:01:22 . Memory (MB): peak = 1655.449 ; gain = 654.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:01:22 . Memory (MB): peak = 1655.449 ; gain = 654.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:01:22 . Memory (MB): peak = 1655.449 ; gain = 654.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    20|
|2     |LUT1   |     1|
|3     |LUT2   |    21|
|4     |LUT3   |   198|
|5     |LUT4   |    65|
|6     |LUT5   |    91|
|7     |LUT6   |    29|
|8     |FDRE   |   517|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:01:22 . Memory (MB): peak = 1655.449 ; gain = 654.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:01:15 . Memory (MB): peak = 1655.449 ; gain = 556.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:01:22 . Memory (MB): peak = 1655.449 ; gain = 654.965
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1655.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1655.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 9b61bdaa
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:01:39 . Memory (MB): peak = 1655.449 ; gain = 1071.594
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1655.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_7_synth_1/FIR_Test_filt_0_7.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP FIR_Test_filt_0_7, cache-ID = 9425d55bddbc4b87
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1655.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_7_synth_1/FIR_Test_filt_0_7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIR_Test_filt_0_7_utilization_synth.rpt -pb FIR_Test_filt_0_7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 16:18:43 2024...
