strict digraph "compose( ,  )" {
	node [label="\N"];
	"10:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7ff4a2f634d0>",
		clk_sens=True,
		fillcolor=gold,
		label="10:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'reset', 'amount', 'data', 'out']"];
	"11:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff4a2f63610>",
		fillcolor=turquoise,
		label="11:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"10:AL" -> "11:BL"	[cond="[]",
		lineno=None];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff4a2f66e90>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff4a477f450>",
		fillcolor=turquoise,
		label="17:BL
out <= { data[6:0], data[15:7] };
out <= out << 7 - amount;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff4a2f66550>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7ff4a2fe0810>]",
		style=filled,
		typ=Block];
	"17:IF" -> "17:BL"	[cond="['amount']",
		label="(amount != 0)",
		lineno=17];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff4a2f71550>",
		fillcolor=turquoise,
		label="14:BL
out <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff4a2f71050>]",
		style=filled,
		typ=Block];
	"Leaf_10:AL"	[def_var="['out']",
		label="Leaf_10:AL"];
	"14:BL" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"12:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff4a2f0ee90>",
		fillcolor=springgreen,
		label="12:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff4a2f71250>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:IF" -> "14:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=12];
	"13:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff4a2f0e290>",
		fillcolor=firebrick,
		label="13:NS
out <= 8'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff4a2f0e290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"12:IF" -> "13:NS"	[cond="['reset']",
		label=reset,
		lineno=12];
	"17:BL" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"11:BL" -> "12:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "17:IF"	[cond="['load']",
		label="!(load)",
		lineno=14];
	"14:IF" -> "14:BL"	[cond="['load']",
		label=load,
		lineno=14];
	"13:NS" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"Leaf_10:AL" -> "10:AL";
}
