// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2018-2020 TQ Systems GmbH
 */

#include <dt-bindings/net/ti-dp83867.h>
#include <dt-bindings/input/input.h>

/ {
	model = "TQ Systems i.MX8QXP TQMa8XQP on MBa8Xx";
	compatible = "tq,tqma8xqp-mba8xx", "tq,tqma8xqp", "fsl,imx8qxp";

	aliases {
		rtc1 = &rtc;
		rtc0 = &pcf85063;
	};

	chosen {
		bootargs = "console=ttyLP1,115200 earlycon";
		stdout-path = &lpuart1;
	};

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpiobuttons>;
		autorepeat;

		switcha {
			label = "switcha";
			linux,code = <BTN_0>;
			gpios = <&lsio_gpio1 13 GPIO_ACTIVE_LOW>;
			wakeup-source;
		};

		switchb {
			label = "switchb";
			linux,code = <BTN_1>;
			gpios = <&lsio_gpio1 14 GPIO_ACTIVE_LOW>;
			wakeup-source;
		};
	};

	gpio-leds {
		compatible = "gpio-leds";
		status = "okay";

		led1 {
			label = "leda";
			gpios = <&pca9538 1 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "default-on";
		};

		led2 {
			label = "ledb";
			gpios = <&pca9538 2 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "heartbeat";
		};
	};

	reg_usdhc2_vmmc: regulator-usdhc2-vmmc {
		compatible = "regulator-fixed";
		regulator-name = "SD1_PWR";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};

	reg_1v8: regulator-1v8 {
		compatible = "regulator-fixed";
		regulator-name = "V_1V8";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
	};

	reg_usbotg1_vbus: regulator-usbotg1-vbus {
		compatible = "regulator-fixed";
		regulator-name = "USBOTG1_VBUS";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_usbotg1_vbus>;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&lsio_gpio4 3 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	reg_3v3: regulator-3v3 {
		compatible = "regulator-fixed";
		regulator-name = "V_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};

	reg_12v0: regulator-12v0 {
		compatible = "regulator-fixed";
		regulator-name = "V_12V";
		regulator-min-microvolt = <12000000>;
		regulator-max-microvolt = <12000000>;
		gpio = <&pca9538 6 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	reg_pcie_1v5: regulator-pcie-1v5 {
		compatible = "regulator-fixed";
		regulator-name = "MBA8QX_PCIE_1V5";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_pcie_1v5>;
		regulator-min-microvolt = <1500000>;
		regulator-max-microvolt = <1500000>;
		gpio = <&lsio_gpio0 30 GPIO_ACTIVE_HIGH>;
		startup-delay-us = <1000>;
		enable-active-high;
		status = "okay";
	};

	reg_pcie_3v3: regulator-pcie-3v3 {
		compatible = "regulator-fixed";
		regulator-name = "MBA8QX_PCIE_3V3";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_pcie_3v3>;
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&lsio_gpio0 31 GPIO_ACTIVE_HIGH>;
		startup-delay-us = <1000>;
		enable-active-high;
		status = "okay";
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&lsio_gpio3 2 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <500>;
	fsl,magic-packet;
	mac-address = [ 00 00 00 00 00 00 ];
	local-mac-address = [ 00 00 00 00 00 00 ];
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
			ti,dp83867-rxctrl-strap-quirk;
			ti,clk-output-sel = <DP83867_CLK_O_SEL_OFF>;
			enet-phy-lane-no-swap;
			/* LED0: Link, LED2: activity */
			ti,led-function = <0x0100>;
			/* LED0/2: active High, driven by phy function */
			ti,led-ctrl = <0x1414>;
		};

		ethphy3: ethernet-phy@3 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <3>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
			ti,dp83867-rxctrl-strap-quirk;
			ti,clk-output-sel = <DP83867_CLK_O_SEL_OFF>;
			enet-phy-lane-no-swap;
			/* LED0: Link, LED2: activity */
			ti,led-function = <0x0100>;
			/* LED0/2: active High, driven by phy function */
			ti,led-ctrl = <0x1414>;
		};
	};
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec2>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy3>;
	fsl,magic-packet;
	phy-reset-gpios = <&lsio_gpio3 3 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <500>;
	mac-address = [ 00 00 00 00 00 00 ];
	local-mac-address = [ 00 00 00 00 00 00 ];

	status = "okay";
};

/* CPU device tree mixes up counting from 0 and counting from 1 */
&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_can0>;
	xceiver-supply = <&reg_3v3>;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_can1>;
	xceiver-supply = <&reg_3v3>;
	status = "okay";
};

&lsio_gpio1 {
	/* enable wakeup for gpio-key for gpio1 line 13 + 14 (SWITCH_A/B)*/
	pad-wakeup-num = <2>;
	pad-wakeup = <IMX8QXP_ADC_IN5 4 13 IMX8QXP_ADC_IN4 4 14>;
};

&i2c1 {
	/* NXP SE97BTP with temperature sensor + eeprom */
	se97b_1c: temperature-sensor-eeprom@1c {
		compatible = "nxp,se97", "jedec,jc-42.4-temp";
		reg = <0x1c>;
		status = "okay";
	};

	at24c02_54: eeprom@54 {
		compatible = "nxp,se97b", "atmel,24c02";
		reg = <0x54>;
		pagesize = <16>;
		status = "okay";
	};

	pca9538: expander@70 {
		compatible = "nxp,pca9538";
		reg = <0x70>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pca9538>;
		gpio-controller;
		#gpio-cells = <2>;
/* TODO: spurious IRQ? */
/*
 *		interrupt-parent = <&lsio_gpio3>;
 *		interrupts = <8 IRQ_TYPE_LEVEL_LOW>;
*/
		vcc-supply = <&reg_1v8>;
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	pinctrl_can0: can0grp {
		fsl,pins = <
			IMX8QXP_UART0_RX_ADMA_FLEXCAN0_RX		0x00000020
			IMX8QXP_UART0_TX_ADMA_FLEXCAN0_TX		0x00000020
		>;
	};

	pinctrl_can1: can1grp {
		fsl,pins = <
			IMX8QXP_UART2_RX_ADMA_FLEXCAN1_RX		0x00000020
			IMX8QXP_UART2_TX_ADMA_FLEXCAN1_TX		0x00000020
		>;
	};

	pinctrl_fec1: fec1grp {
		fsl,pins = <
			IMX8QXP_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB0_PAD	0x000014a0

			IMX8QXP_ENET0_MDC_CONN_ENET0_MDC		0x06000041
			IMX8QXP_ENET0_MDIO_CONN_ENET0_MDIO		0x06000041
			IMX8QXP_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL	0x00000040
			IMX8QXP_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC	0x00000040
			IMX8QXP_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0	0x00000040
			IMX8QXP_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1	0x00000040
			IMX8QXP_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2	0x00000040
			IMX8QXP_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3	0x00000040
			IMX8QXP_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC	0x00000040
			IMX8QXP_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL	0x00000040
			IMX8QXP_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0	0x00000040
			IMX8QXP_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1	0x00000040
			IMX8QXP_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2	0x00000040
			IMX8QXP_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3	0x00000040
			/* PHY Reset */
			IMX8QXP_CSI_EN_LSIO_GPIO3_IO02			0x00000040
			/* PHY IRQ / PWDN */
			IMX8QXP_CSI_PCLK_LSIO_GPIO3_IO00		0x00000040
		>;
	};

	pinctrl_fec2: fec2grp {
		fsl,pins = <
			IMX8QXP_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB1_PAD	0x000014a0
			
			IMX8QXP_ESAI0_SCKR_CONN_ENET1_RGMII_TX_CTL	0x00000040
			IMX8QXP_ESAI0_FSR_CONN_ENET1_RGMII_TXC		0x00000040
			IMX8QXP_ESAI0_TX4_RX1_CONN_ENET1_RGMII_TXD0	0x00000040
			IMX8QXP_ESAI0_TX5_RX0_CONN_ENET1_RGMII_TXD1	0x00000040
			IMX8QXP_ESAI0_FST_CONN_ENET1_RGMII_TXD2		0x00000040
			IMX8QXP_ESAI0_SCKT_CONN_ENET1_RGMII_TXD3	0x00000040
			IMX8QXP_ESAI0_TX0_CONN_ENET1_RGMII_RXC		0x00000040
			IMX8QXP_SPDIF0_TX_CONN_ENET1_RGMII_RX_CTL	0x00000040
			IMX8QXP_SPDIF0_RX_CONN_ENET1_RGMII_RXD0		0x00000040
			IMX8QXP_ESAI0_TX3_RX2_CONN_ENET1_RGMII_RXD1	0x00000040
			IMX8QXP_ESAI0_TX2_RX3_CONN_ENET1_RGMII_RXD2	0x00000040
			IMX8QXP_ESAI0_TX1_CONN_ENET1_RGMII_RXD3		0x00000040
			/* PHY Reset */
			IMX8QXP_CSI_RESET_LSIO_GPIO3_IO03		0x00000040
			/* PHY IRQ / PWDN */
			IMX8QXP_CSI_MCLK_LSIO_GPIO3_IO01		0x00000040
		>;
	};

	pinctrl_gpiobuttons: gpiobuttonsgrp {
		fsl,pins = <
			/* gpio keys */
			IMX8QXP_ADC_IN5_LSIO_GPIO1_IO13			0x00000020
			IMX8QXP_ADC_IN4_LSIO_GPIO1_IO14			0x00000020
		>;
	};

	pinctrl_hog: mba8xxhoggrp {
		fsl,pins = <
			/* GPIO */
			IMX8QXP_MIPI_DSI0_I2C0_SDA_LSIO_GPIO1_IO26	0x00000040
			IMX8QXP_USDHC1_RESET_B_LSIO_GPIO4_IO19		0x00000020
		>;
	};

	pinctrl_lpuart1: lpuart1grp {
		fsl,pins = <
			IMX8QXP_UART1_RX_ADMA_UART1_RX			0x06000020
			IMX8QXP_UART1_TX_ADMA_UART1_TX			0x06000020
		>;
	};

	pinctrl_lpuart3: lpuart3grp {
		fsl,pins = <
			IMX8QXP_FLEXCAN2_RX_ADMA_UART3_RX		0x06000020
			IMX8QXP_FLEXCAN2_TX_ADMA_UART3_TX		0x06000020
		>;
	};

	pinctrl_pca9538: pca9538grp {
		fsl,pins = <
			IMX8QXP_MIPI_CSI0_GPIO0_00_LSIO_GPIO3_IO08	0x00000020
		>;
	};

	pinctrl_pcieb: pcieagrp{
		fsl,pins = <
			IMX8QXP_PCIE_CTRL0_PERST_B_LSIO_GPIO4_IO00	0x06000041
			IMX8QXP_PCIE_CTRL0_CLKREQ_B_LSIO_GPIO4_IO01	0x06000041
			IMX8QXP_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO02	0x04000041
		>;
	};

	pinctrl_reg_pcie_1v5: regpcie1v5grp {
		fsl,pins = <
			IMX8QXP_SAI1_RXC_LSIO_GPIO0_IO30		0x00000021
		>;
	};

	pinctrl_reg_pcie_3v3: regpcie3v3grp {
		fsl,pins = <
			IMX8QXP_SAI1_RXFS_LSIO_GPIO0_IO31		0x00000021
		>;
	};

	pinctrl_reg_usbotg1_vbus: regusbotg1vbusgrp {
		fsl,pins = <
			IMX8QXP_USB_SS3_TC0_LSIO_GPIO4_IO03		0x00000021
		>;
	};

	pinctrl_spi1: spi1grp {
		fsl,pins = <
			/* PU + PDRV Low + INOUT - MEK has 0x0600004c */
			IMX8QXP_SAI0_RXD_ADMA_SPI1_CS0			0x06000041
			IMX8QXP_SAI1_RXD_ADMA_SPI1_CS1			0x06000041
			IMX8QXP_SAI0_TXC_ADMA_SPI1_SDI			0x06000041
			IMX8QXP_SAI0_TXD_ADMA_SPI1_SDO			0x06000041
			IMX8QXP_SAI0_TXFS_ADMA_SPI1_SCK			0x06000041
		>;
	};

	pinctrl_spi2: spi2grp {
		fsl,pins = <
			/* PU + PDRV Low + INOUT - MEK has 0x0600004c */
			IMX8QXP_SPI2_CS0_ADMA_SPI2_CS0			0x06000041
			IMX8QXP_SPI2_SCK_ADMA_SPI2_SCK			0x06000041
			IMX8QXP_SPI2_SDI_ADMA_SPI2_SDI			0x06000041
			IMX8QXP_SPI2_SDO_ADMA_SPI2_SDO			0x06000041
		>;
	};

	pinctrl_spi3: spi3grp {
		fsl,pins = <
			/* PU + PDRV Low + INOUT - MEK has 0x0600004c */
			IMX8QXP_SPI3_CS0_ADMA_SPI3_CS0			0x06000041
			IMX8QXP_SPI3_CS1_ADMA_SPI3_CS1			0x06000041
			IMX8QXP_SPI3_SCK_ADMA_SPI3_SCK			0x06000041
			IMX8QXP_SPI3_SDI_ADMA_SPI3_SDI			0x06000041
			IMX8QXP_SPI3_SDO_ADMA_SPI3_SDO			0x06000041
		>;
	};

	pinctrl_usbotg1: usbotg1grp {
		fsl,pins = <
			IMX8QXP_USB_SS3_TC2_CONN_USB_OTG1_OC		0x00000021
		>;
	};

	pinctrl_usdhc2_gpio: usdhc2gpiogrp {
		fsl,pins = <
			IMX8QXP_USDHC1_WP_LSIO_GPIO4_IO21		0x00000021
			IMX8QXP_USDHC1_CD_B_LSIO_GPIO4_IO22		0x00000021
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			IMX8QXP_USDHC1_CLK_CONN_USDHC1_CLK		0x06000041
			IMX8QXP_USDHC1_CMD_CONN_USDHC1_CMD		0x00000021
			IMX8QXP_USDHC1_DATA0_CONN_USDHC1_DATA0		0x00000021
			IMX8QXP_USDHC1_DATA1_CONN_USDHC1_DATA1		0x00000021
			IMX8QXP_USDHC1_DATA2_CONN_USDHC1_DATA2		0x00000021
			IMX8QXP_USDHC1_DATA3_CONN_USDHC1_DATA3		0x00000021
			IMX8QXP_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000021
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
		fsl,pins = <
			IMX8QXP_USDHC1_CLK_CONN_USDHC1_CLK		0x06000040
			IMX8QXP_USDHC1_CMD_CONN_USDHC1_CMD		0x00000020
			IMX8QXP_USDHC1_DATA0_CONN_USDHC1_DATA0		0x00000020
			IMX8QXP_USDHC1_DATA1_CONN_USDHC1_DATA1		0x00000020
			IMX8QXP_USDHC1_DATA2_CONN_USDHC1_DATA2		0x00000020
			IMX8QXP_USDHC1_DATA3_CONN_USDHC1_DATA3		0x00000020
			IMX8QXP_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000020
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
		fsl,pins = <
			IMX8QXP_USDHC1_CLK_CONN_USDHC1_CLK		0x06000040
			IMX8QXP_USDHC1_CMD_CONN_USDHC1_CMD		0x00000020
			IMX8QXP_USDHC1_DATA0_CONN_USDHC1_DATA0		0x00000020
			IMX8QXP_USDHC1_DATA1_CONN_USDHC1_DATA1		0x00000020
			IMX8QXP_USDHC1_DATA2_CONN_USDHC1_DATA2		0x00000020
			IMX8QXP_USDHC1_DATA3_CONN_USDHC1_DATA3		0x00000020
			IMX8QXP_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000020
		>;
	};
};

&lpspi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_spi1>;
	#address-cells = <1>;
	#size-cells = <0>;
	fsl,spi-num-chipselects = <2>;
	status = "okay";

	spidev1_0: spidev0@0 {
		reg = <0>;
		compatible = "tq,testdev";
		spi-max-frequency = <5000000>;
		status = "okay";
	};

	spidev1_1: spidev1@1 {
		reg = <1>;
		compatible = "tq,testdev";
		spi-max-frequency = <5000000>;
		status = "okay";
	};
};

&lpspi2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_spi2>;
	#address-cells = <1>;
	#size-cells = <0>;
	fsl,spi-num-chipselects = <1>;
	status = "okay";

	spidev2_0: spidev0@0 {
		reg = <0>;
		compatible = "tq,testdev";
		spi-max-frequency = <5000000>;
		status = "okay";
	};
};

&lpspi3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_spi3>;
	#address-cells = <1>;
	#size-cells = <0>;
	fsl,spi-num-chipselects = <2>;
	status = "okay";

	spidev3_0: spidev0@0 {
		reg = <0>;
		compatible = "tq,testdev";
		spi-max-frequency = <5000000>;
		status = "okay";
	};

	spidev3_1: spidev1@1 {
		reg = <1>;
		compatible = "tq,testdev";
		spi-max-frequency = <5000000>;
		status = "okay";
	};
};

&lpuart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart1>;
	status = "okay";
};

&lpuart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart3>;
	status = "okay";
};

&pcieb{
	compatible = "fsl,imx8qxp-pcie","snps,dw-pcie";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcieb>;
	disable-gpio = <&pca9538 7 GPIO_ACTIVE_LOW>;
	reset-gpio = <&lsio_gpio4 0 GPIO_ACTIVE_LOW>;
	ext_osc = <1>;
	epdev_on-supply = <&reg_pcie_3v3>;
	vpcie-supply = <&reg_pcie_1v5>;
	status = "okay";
};

&usbotg1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg1>;
	vbus-supply = <&reg_usbotg1_vbus>;
	srp-disable;
	hnp-disable;
	adp-disable;
	power-active-high;
	over-current-active-low;
	dr_mode = "otg";
	status = "okay";
};

&usbotg3 {
	dr_mode = "host";
	status = "okay";
};

&usb3phynop1 {
	status = "okay";
};

&usbphy1 {
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	bus-width = <4>;
	cd-gpios = <&lsio_gpio4 22 GPIO_ACTIVE_LOW>;
	wp-gpios = <&lsio_gpio4 21 GPIO_ACTIVE_HIGH>;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	status = "okay";
};
