{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729370423458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729370423458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 17:40:23 2024 " "Processing started: Sat Oct 19 17:40:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729370423458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729370423458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIC1 -c MIC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIC1 -c MIC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729370423458 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1729370423887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_1bit " "Found entity 1: ula_1bit" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/decoder2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/decoder3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "full_adder_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/full_adder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_8bit " "Found entity 1: full_adder_8bit" {  } { { "full_adder_8bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/full_adder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "logic_unit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/logic_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit_ula " "Found entity 1: full_adder_1bit_ula" {  } { { "full_adder_1bit_ula.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/full_adder_1bit_ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_8bit " "Found entity 1: ula_8bit" {  } { { "ula_8bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_32bit " "Found entity 1: ula_32bit" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_4bit " "Found entity 1: register_4bit" {  } { { "register_4bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr_extensor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr_extensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_EXTENSOR " "Found entity 1: MBR_EXTENSOR" {  } { { "MBR_EXTENSOR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/MBR_EXTENSOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_initial_address " "Found entity 1: LV_initial_address" {  } { { "LV_initial_address.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/LV_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_initial_address " "Found entity 1: CPP_initial_address" {  } { { "CPP_initial_address.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/CPP_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h.bdf 1 1 " "Found 1 design units, including 1 entities, in source file h.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_regs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bank_regs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BANK_REGS " "Found entity 1: BANK_REGS" {  } { { "BANK_REGS.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.bdf 1 1 " "Found 1 design units, including 1 entities, in source file data_path.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_PATH " "Found entity 1: DATA_PATH" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729370423988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729370423988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATA_PATH " "Elaborating entity \"DATA_PATH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1729370424015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_32bit ula_32bit:inst2 " "Elaborating entity \"ula_32bit\" for hierarchy \"ula_32bit:inst2\"" {  } { { "DATA_PATH.bdf" "inst2" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 208 928 1080 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_8bit ula_32bit:inst2\|ula_8bit:inst4 " "Elaborating entity \"ula_8bit\" for hierarchy \"ula_32bit:inst2\|ula_8bit:inst4\"" {  } { { "ula_32bit.bdf" "inst4" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_32bit.bdf" { { 128 792 920 320 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_1bit ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3 " "Elaborating entity \"ula_1bit\" for hierarchy \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\"" {  } { { "ula_8bit.bdf" "inst3" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_8bit.bdf" { { -120 1560 1680 72 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1bit_ula ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|full_adder_1bit_ula:inst10 " "Elaborating entity \"full_adder_1bit_ula\" for hierarchy \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|full_adder_1bit_ula:inst10\"" {  } { { "ula_1bit.bdf" "inst10" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 360 608 728 488 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_4 ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|decoder2_4:inst6 " "Elaborating entity \"decoder2_4\" for hierarchy \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|decoder2_4:inst6\"" {  } { { "ula_1bit.bdf" "inst6" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 408 280 376 536 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|logic_unit:inst1 " "Elaborating entity \"logic_unit\" for hierarchy \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|logic_unit:inst1\"" {  } { { "ula_1bit.bdf" "inst1" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 192 408 528 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter ula_32bit:inst2\|shifter:inst1 " "Elaborating entity \"shifter\" for hierarchy \"ula_32bit:inst2\|shifter:inst1\"" {  } { { "ula_32bit.bdf" "inst1" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_32bit.bdf" { { 352 1072 1224 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANK_REGS BANK_REGS:inst " "Elaborating entity \"BANK_REGS\" for hierarchy \"BANK_REGS:inst\"" {  } { { "DATA_PATH.bdf" "inst" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 128 512 736 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR BANK_REGS:inst\|MAR:inst " "Elaborating entity \"MAR\" for hierarchy \"BANK_REGS:inst\|MAR:inst\"" {  } { { "BANK_REGS.bdf" "inst" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { { -1232 448 696 -1104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bit BANK_REGS:inst\|MAR:inst\|register_32bit:inst " "Elaborating entity \"register_32bit\" for hierarchy \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\"" {  } { { "MAR.bdf" "inst" { Schematic "D:/Backup/AULAS/AOC/MIC-1/MAR.bdf" { { 272 512 776 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4bit BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|register_4bit:inst4 " "Elaborating entity \"register_4bit\" for hierarchy \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|register_4bit:inst4\"" {  } { { "register_32bit.bdf" "inst4" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 296 736 920 424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR BANK_REGS:inst\|MBR:inst4 " "Elaborating entity \"MBR\" for hierarchy \"BANK_REGS:inst\|MBR:inst4\"" {  } { { "BANK_REGS.bdf" "inst4" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { { -760 424 696 -632 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR_EXTENSOR BANK_REGS:inst\|MBR:inst4\|MBR_EXTENSOR:inst44 " "Elaborating entity \"MBR_EXTENSOR\" for hierarchy \"BANK_REGS:inst\|MBR:inst4\|MBR_EXTENSOR:inst44\"" {  } { { "MBR.bdf" "inst44" { Schematic "D:/Backup/AULAS/AOC/MIC-1/MBR.bdf" { { 184 464 704 280 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR BANK_REGS:inst\|MDR:inst2 " "Elaborating entity \"MDR\" for hierarchy \"BANK_REGS:inst\|MDR:inst2\"" {  } { { "BANK_REGS.bdf" "inst2" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { { -1064 424 696 -936 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H BANK_REGS:inst\|H:inst10 " "Elaborating entity \"H\" for hierarchy \"BANK_REGS:inst\|H:inst10\"" {  } { { "BANK_REGS.bdf" "inst10" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { { 184 504 696 312 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPC BANK_REGS:inst\|OPC:inst9 " "Elaborating entity \"OPC\" for hierarchy \"BANK_REGS:inst\|OPC:inst9\"" {  } { { "BANK_REGS.bdf" "inst9" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { { 24 504 696 152 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOS BANK_REGS:inst\|TOS:inst8 " "Elaborating entity \"TOS\" for hierarchy \"BANK_REGS:inst\|TOS:inst8\"" {  } { { "BANK_REGS.bdf" "inst8" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { { -144 504 696 -16 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP BANK_REGS:inst\|CPP:inst7 " "Elaborating entity \"CPP\" for hierarchy \"BANK_REGS:inst\|CPP:inst7\"" {  } { { "BANK_REGS.bdf" "inst7" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { { -288 504 696 -160 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP_initial_address BANK_REGS:inst\|CPP:inst7\|CPP_initial_address:inst5 " "Elaborating entity \"CPP_initial_address\" for hierarchy \"BANK_REGS:inst\|CPP:inst7\|CPP_initial_address:inst5\"" {  } { { "CPP.bdf" "inst5" { Schematic "D:/Backup/AULAS/AOC/MIC-1/CPP.bdf" { { 96 592 728 192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV BANK_REGS:inst\|LV:inst6 " "Elaborating entity \"LV\" for hierarchy \"BANK_REGS:inst\|LV:inst6\"" {  } { { "BANK_REGS.bdf" "inst6" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { { -440 504 696 -312 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV_initial_address BANK_REGS:inst\|LV:inst6\|LV_initial_address:inst5 " "Elaborating entity \"LV_initial_address\" for hierarchy \"BANK_REGS:inst\|LV:inst6\|LV_initial_address:inst5\"" {  } { { "LV.bdf" "inst5" { Schematic "D:/Backup/AULAS/AOC/MIC-1/LV.bdf" { { 248 544 680 344 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP BANK_REGS:inst\|SP:inst5 " "Elaborating entity \"SP\" for hierarchy \"BANK_REGS:inst\|SP:inst5\"" {  } { { "BANK_REGS.bdf" "inst5" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { { -608 504 696 -480 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC BANK_REGS:inst\|PC:inst3 " "Elaborating entity \"PC\" for hierarchy \"BANK_REGS:inst\|PC:inst3\"" {  } { { "BANK_REGS.bdf" "inst3" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { { -904 424 696 -776 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729370424284 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[31\] MAR\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[31\]\" to the node \"MAR\[31\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[30\] MAR\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[30\]\" to the node \"MAR\[30\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[29\] MAR\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[29\]\" to the node \"MAR\[29\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[28\] MAR\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[28\]\" to the node \"MAR\[28\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[27\] MAR\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[27\]\" to the node \"MAR\[27\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[26\] MAR\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[26\]\" to the node \"MAR\[26\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[25\] MAR\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[25\]\" to the node \"MAR\[25\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[24\] MAR\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[24\]\" to the node \"MAR\[24\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[23\] MAR\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[23\]\" to the node \"MAR\[23\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[22\] MAR\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[22\]\" to the node \"MAR\[22\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[21\] MAR\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[21\]\" to the node \"MAR\[21\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[20\] MAR\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[20\]\" to the node \"MAR\[20\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[19\] MAR\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[19\]\" to the node \"MAR\[19\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[18\] MAR\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[18\]\" to the node \"MAR\[18\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[17\] MAR\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[17\]\" to the node \"MAR\[17\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[16\] MAR\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[16\]\" to the node \"MAR\[16\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[15\] MAR\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[15\]\" to the node \"MAR\[15\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[14\] MAR\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[14\]\" to the node \"MAR\[14\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[13\] MAR\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[13\]\" to the node \"MAR\[13\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[12\] MAR\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[12\]\" to the node \"MAR\[12\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[11\] MAR\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[11\]\" to the node \"MAR\[11\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[10\] MAR\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[10\]\" to the node \"MAR\[10\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[9\] MAR\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[9\]\" to the node \"MAR\[9\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[8\] MAR\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[8\]\" to the node \"MAR\[8\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[7\] MAR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[7\]\" to the node \"MAR\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[6\] MAR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[6\]\" to the node \"MAR\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[5\] MAR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[5\]\" to the node \"MAR\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[4\] MAR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[4\]\" to the node \"MAR\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[3\] MAR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[3\]\" to the node \"MAR\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[2\] MAR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[2\]\" to the node \"MAR\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[1\] MAR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[1\]\" to the node \"MAR\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[0\] MAR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[0\]\" to the node \"MAR\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[7\] MBR_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[7\]\" to the node \"MBR_OUT\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[6\] MBR_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[6\]\" to the node \"MBR_OUT\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[5\] MBR_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[5\]\" to the node \"MBR_OUT\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[4\] MBR_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[4\]\" to the node \"MBR_OUT\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[3\] MBR_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[3\]\" to the node \"MBR_OUT\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[2\] MBR_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[2\]\" to the node \"MBR_OUT\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[1\] MBR_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[1\]\" to the node \"MBR_OUT\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[0\] MBR_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[0\]\" to the node \"MBR_OUT\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[31\] PC\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[31\]\" to the node \"PC\[31\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[30\] PC\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[30\]\" to the node \"PC\[30\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[29\] PC\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[29\]\" to the node \"PC\[29\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[28\] PC\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[28\]\" to the node \"PC\[28\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[27\] PC\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[27\]\" to the node \"PC\[27\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[26\] PC\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[26\]\" to the node \"PC\[26\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[25\] PC\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[25\]\" to the node \"PC\[25\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[24\] PC\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[24\]\" to the node \"PC\[24\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[23\] PC\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[23\]\" to the node \"PC\[23\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[22\] PC\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[22\]\" to the node \"PC\[22\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[21\] PC\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[21\]\" to the node \"PC\[21\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[20\] PC\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[20\]\" to the node \"PC\[20\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[19\] PC\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[19\]\" to the node \"PC\[19\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[18\] PC\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[18\]\" to the node \"PC\[18\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[17\] PC\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[17\]\" to the node \"PC\[17\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[16\] PC\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[16\]\" to the node \"PC\[16\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[15\] PC\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[15\]\" to the node \"PC\[15\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[14\] PC\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[14\]\" to the node \"PC\[14\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[13\] PC\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[13\]\" to the node \"PC\[13\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[12\] PC\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[12\]\" to the node \"PC\[12\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[11\] PC\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[11\]\" to the node \"PC\[11\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[10\] PC\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[10\]\" to the node \"PC\[10\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[9\] PC\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[9\]\" to the node \"PC\[9\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[8\] PC\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[8\]\" to the node \"PC\[8\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[7\] PC\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[7\]\" to the node \"PC\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[6\] PC\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[6\]\" to the node \"PC\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[5\] PC\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[5\]\" to the node \"PC\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[4\] PC\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[4\]\" to the node \"PC\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[3\] PC\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[3\]\" to the node \"PC\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[2\] PC\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[2\]\" to the node \"PC\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[1\] PC\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[1\]\" to the node \"PC\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[0\] PC\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[0\]\" to the node \"PC\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[31\] A\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[31\]\" to the node \"A\[31\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[30\] A\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[30\]\" to the node \"A\[30\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[29\] A\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[29\]\" to the node \"A\[29\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[28\] A\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[28\]\" to the node \"A\[28\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[27\] A\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[27\]\" to the node \"A\[27\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[26\] A\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[26\]\" to the node \"A\[26\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[25\] A\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[25\]\" to the node \"A\[25\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[24\] A\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[24\]\" to the node \"A\[24\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[23\] A\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[23\]\" to the node \"A\[23\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[22\] A\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[22\]\" to the node \"A\[22\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[21\] A\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[21\]\" to the node \"A\[21\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[20\] A\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[20\]\" to the node \"A\[20\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[19\] A\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[19\]\" to the node \"A\[19\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[18\] A\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[18\]\" to the node \"A\[18\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[17\] A\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[17\]\" to the node \"A\[17\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[16\] A\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[16\]\" to the node \"A\[16\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[15\] A\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[15\]\" to the node \"A\[15\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[14\] A\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[14\]\" to the node \"A\[14\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[13\] A\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[13\]\" to the node \"A\[13\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[12\] A\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[12\]\" to the node \"A\[12\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[11\] A\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[11\]\" to the node \"A\[11\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[10\] A\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[10\]\" to the node \"A\[10\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[9\] A\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[9\]\" to the node \"A\[9\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[8\] A\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[8\]\" to the node \"A\[8\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[7\] A\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[7\]\" to the node \"A\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[6\] A\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[6\]\" to the node \"A\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[5\] A\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[5\]\" to the node \"A\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[4\] A\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[4\]\" to the node \"A\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[3\] A\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[3\]\" to the node \"A\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[2\] A\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[2\]\" to the node \"A\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[1\] A\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[1\]\" to the node \"A\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[0\] A\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[0\]\" to the node \"A\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[31\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[31\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[30\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst4\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[30\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst4\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[29\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst2\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[29\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst2\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[28\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[28\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[27\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst7\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[27\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst7\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[26\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst8\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[26\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst8\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[25\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst5\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[25\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst5\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[24\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst6\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[24\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst6\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[23\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst3\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[23\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst3\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[22\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst4\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[22\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst4\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[21\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst2\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[21\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst2\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[20\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[20\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[19\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst7\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[19\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst7\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[18\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst8\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[18\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst8\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[17\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst5\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[17\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst5\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[16\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst6\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[16\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst6\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[15\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst3\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[15\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst3\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[14\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst4\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[14\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst4\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[13\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst2\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[13\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst2\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[12\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[12\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[11\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst7\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[11\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst7\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[10\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst8\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[10\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst8\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[9\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst5\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[9\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst5\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[8\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst6\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[8\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst6\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[7\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst3\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[7\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst3\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[6\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst4\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[6\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst4\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[5\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst2\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[5\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst2\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[4\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[4\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[3\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst7\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[3\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst7\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[2\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst8\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[2\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst8\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[1\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst5\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[1\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst5\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[0\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst6\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[0\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst6\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729370424884 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1729370424884 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[31\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[31\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[30\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst4\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[30\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst4\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[29\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst2\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[29\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst2\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[28\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[28\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[27\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst7\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[27\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst7\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[26\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst8\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[26\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst8\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[25\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst5\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[25\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst5\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[24\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst6\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[24\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst6\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[23\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst3\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[23\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst3\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[22\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst4\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[22\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst4\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[21\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst2\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[21\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst2\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[20\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[20\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[19\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst7\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[19\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst7\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[18\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst8\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[18\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst8\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[17\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst5\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[17\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst5\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[16\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst6\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[16\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst6\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[15\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst3\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[15\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst3\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[14\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst4\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[14\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst4\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[13\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst2\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[13\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst2\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[12\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[12\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[11\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst7\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[11\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst7\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[10\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst8\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[10\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst8\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[9\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst5\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[9\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst5\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[8\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst6\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[8\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst6\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[7\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst3\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[7\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst3\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[6\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst4\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[6\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst4\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[5\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst2\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[5\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst2\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[4\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[4\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[3\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst7\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[3\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst7\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[2\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst8\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[2\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst8\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[1\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst5\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[1\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst5\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[0\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst6\|inst " "Converted the fan-out from the tri-state buffer \"BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[0\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst6\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729370424898 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1729370424898 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "register_4bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_4bit.bdf" { { 200 304 368 280 "inst" "" } } } } { "register_4bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_4bit.bdf" { { 200 616 680 280 "inst3" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1729370424907 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1729370424907 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1729370425846 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729370425846 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[35\] " "No output dependent on input pin \"MIR\[35\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729370425920 "|DATA_PATH|MIR[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[34\] " "No output dependent on input pin \"MIR\[34\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729370425920 "|DATA_PATH|MIR[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[33\] " "No output dependent on input pin \"MIR\[33\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729370425920 "|DATA_PATH|MIR[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[32\] " "No output dependent on input pin \"MIR\[32\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729370425920 "|DATA_PATH|MIR[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[31\] " "No output dependent on input pin \"MIR\[31\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729370425920 "|DATA_PATH|MIR[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[30\] " "No output dependent on input pin \"MIR\[30\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729370425920 "|DATA_PATH|MIR[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[29\] " "No output dependent on input pin \"MIR\[29\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729370425920 "|DATA_PATH|MIR[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[28\] " "No output dependent on input pin \"MIR\[28\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729370425920 "|DATA_PATH|MIR[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[27\] " "No output dependent on input pin \"MIR\[27\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729370425920 "|DATA_PATH|MIR[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[26\] " "No output dependent on input pin \"MIR\[26\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729370425920 "|DATA_PATH|MIR[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[25\] " "No output dependent on input pin \"MIR\[25\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729370425920 "|DATA_PATH|MIR[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[24\] " "No output dependent on input pin \"MIR\[24\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729370425920 "|DATA_PATH|MIR[24]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1729370425920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1069 " "Implemented 1069 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "78 " "Implemented 78 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1729370425920 ""} { "Info" "ICUT_CUT_TM_OPINS" "202 " "Implemented 202 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1729370425920 ""} { "Info" "ICUT_CUT_TM_LCELLS" "789 " "Implemented 789 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1729370425920 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1729370425920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 184 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 184 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729370425950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 19 17:40:25 2024 " "Processing ended: Sat Oct 19 17:40:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729370425950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729370425950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729370425950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729370425950 ""}
