//! **************************************************************************
// Written by: Map P.68d on Mon Dec 01 22:43:19 2014
//! **************************************************************************

SCHEMATIC START;
COMP "processing_system7_0_DDR_DM<0>" LOCATE = SITE "B1" LEVEL 1;
COMP "processing_system7_0_DDR_DM<3>" LOCATE = SITE "AA2" LEVEL 1;
COMP "processing_system7_0_DDR_DM<2>" LOCATE = SITE "P1" LEVEL 1;
COMP "processing_system7_0_DDR_DM<1>" LOCATE = SITE "H3" LEVEL 1;
COMP "processing_system7_0_MIO<6>" LOCATE = SITE "A4" LEVEL 1;
COMP "processing_system7_0_MIO<5>" LOCATE = SITE "A3" LEVEL 1;
COMP "processing_system7_0_MIO<8>" LOCATE = SITE "E5" LEVEL 1;
COMP "processing_system7_0_MIO<7>" LOCATE = SITE "D5" LEVEL 1;
COMP "processing_system7_0_MIO<9>" LOCATE = SITE "C4" LEVEL 1;
COMP "processing_system7_0_MIO<0>" LOCATE = SITE "G6" LEVEL 1;
COMP "processing_system7_0_MIO<2>" LOCATE = SITE "A2" LEVEL 1;
COMP "processing_system7_0_MIO<1>" LOCATE = SITE "A1" LEVEL 1;
COMP "processing_system7_0_MIO<4>" LOCATE = SITE "E4" LEVEL 1;
COMP "processing_system7_0_MIO<3>" LOCATE = SITE "F6" LEVEL 1;
COMP "processing_system7_0_DDR_ODT" LOCATE = SITE "P5" LEVEL 1;
COMP "processing_system7_0_DDR_DQS_n<0>" LOCATE = SITE "D2" LEVEL 1;
COMP "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<9>" LOCATE = SITE "D22" LEVEL
        1;
COMP "processing_system7_0_DDR_DQS_n<1>" LOCATE = SITE "J2" LEVEL 1;
COMP "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<8>" LOCATE = SITE "C22" LEVEL
        1;
COMP "processing_system7_0_DDR_DQS_n<2>" LOCATE = SITE "P2" LEVEL 1;
COMP "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<7>" LOCATE = SITE "G20" LEVEL
        1;
COMP "processing_system7_0_DDR_DQS_n<3>" LOCATE = SITE "W2" LEVEL 1;
COMP "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<6>" LOCATE = SITE "B19" LEVEL
        1;
COMP "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<5>" LOCATE = SITE "G21" LEVEL
        1;
COMP "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<4>" LOCATE = SITE "G15" LEVEL
        1;
COMP "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<3>" LOCATE = SITE "B20" LEVEL
        1;
COMP "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<2>" LOCATE = SITE "D20" LEVEL
        1;
COMP "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<1>" LOCATE = SITE "G16" LEVEL
        1;
COMP "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<0>" LOCATE = SITE "G19" LEVEL
        1;
COMP "fmc_imageon_hdmi_out_0_io_hdmio_spdif_pin" LOCATE = SITE "A18" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<9>" LOCATE = SITE "H5" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<8>" LOCATE = SITE "J5" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<7>" LOCATE = SITE "J6" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<6>" LOCATE = SITE "J7" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<5>" LOCATE = SITE "K5" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<4>" LOCATE = SITE "K6" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<3>" LOCATE = SITE "L4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<2>" LOCATE = SITE "K4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<1>" LOCATE = SITE "M5" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<0>" LOCATE = SITE "M4" LEVEL 1;
COMP "processing_system7_0_DDR_WEB_pin" LOCATE = SITE "R4" LEVEL 1;
COMP "BTNs_5Bits_TRI_IO<3>" LOCATE = SITE "R18" LEVEL 1;
COMP "BTNs_5Bits_TRI_IO<4>" LOCATE = SITE "T18" LEVEL 1;
COMP "BTNs_5Bits_TRI_IO<1>" LOCATE = SITE "R16" LEVEL 1;
COMP "BTNs_5Bits_TRI_IO<2>" LOCATE = SITE "N15" LEVEL 1;
COMP "processing_system7_0_DDR_DQS<0>" LOCATE = SITE "C2" LEVEL 1;
COMP "BTNs_5Bits_TRI_IO<0>" LOCATE = SITE "P16" LEVEL 1;
COMP "processing_system7_0_DDR_CAS_n" LOCATE = SITE "P3" LEVEL 1;
COMP "SWs_8Bits_TRI_IO<5>" LOCATE = SITE "H18" LEVEL 1;
COMP "SWs_8Bits_TRI_IO<6>" LOCATE = SITE "H17" LEVEL 1;
COMP "processing_system7_0_DDR_DQS<3>" LOCATE = SITE "V2" LEVEL 1;
COMP "SWs_8Bits_TRI_IO<7>" LOCATE = SITE "M15" LEVEL 1;
COMP "processing_system7_0_DDR_DQS<2>" LOCATE = SITE "N2" LEVEL 1;
COMP "processing_system7_0_DDR_DQS<1>" LOCATE = SITE "H2" LEVEL 1;
COMP "SWs_8Bits_TRI_IO<0>" LOCATE = SITE "F22" LEVEL 1;
COMP "SWs_8Bits_TRI_IO<1>" LOCATE = SITE "G22" LEVEL 1;
COMP "SWs_8Bits_TRI_IO<2>" LOCATE = SITE "H22" LEVEL 1;
COMP "SWs_8Bits_TRI_IO<3>" LOCATE = SITE "F21" LEVEL 1;
COMP "SWs_8Bits_TRI_IO<4>" LOCATE = SITE "H19" LEVEL 1;
COMP "fmc_imageon_hdmi_out_0_io_hdmio_clk_pin" LOCATE = SITE "C19" LEVEL 1;
COMP "fmc_imageon_iic_0_Reset_pin" LOCATE = SITE "N20" LEVEL 1;
COMP "led10" LOCATE = SITE "V10" LEVEL 1;
COMP "led11" LOCATE = SITE "W8" LEVEL 1;
COMP "led12" LOCATE = SITE "V12" LEVEL 1;
COMP "led13" LOCATE = SITE "W10" LEVEL 1;
COMP "led14" LOCATE = SITE "V9" LEVEL 1;
COMP "led15" LOCATE = SITE "V8" LEVEL 1;
COMP "led16" LOCATE = SITE "AB7" LEVEL 1;
COMP "led17" LOCATE = SITE "AB6" LEVEL 1;
COMP "led18" LOCATE = SITE "Y4" LEVEL 1;
COMP "led19" LOCATE = SITE "AA4" LEVEL 1;
COMP "led20" LOCATE = SITE "R6" LEVEL 1;
COMP "led21" LOCATE = SITE "T6" LEVEL 1;
COMP "led22" LOCATE = SITE "T4" LEVEL 1;
COMP "led23" LOCATE = SITE "U4" LEVEL 1;
COMP "led24" LOCATE = SITE "V7" LEVEL 1;
COMP "led25" LOCATE = SITE "W7" LEVEL 1;
COMP "led26" LOCATE = SITE "V5" LEVEL 1;
COMP "led27" LOCATE = SITE "V4" LEVEL 1;
COMP "led28" LOCATE = SITE "W6" LEVEL 1;
COMP "led29" LOCATE = SITE "W5" LEVEL 1;
COMP "processing_system7_0_DDR_RAS_n" LOCATE = SITE "R5" LEVEL 1;
COMP "fmc_imageon_hdmi_in_0_clk_pin" LOCATE = SITE "D18" LEVEL 1;
COMP "fmc_imageon_iic_0_Sda_pin" LOCATE = SITE "K21" LEVEL 1;
COMP "fmc_imageon_iic_0_Scl_pin" LOCATE = SITE "J20" LEVEL 1;
COMP "processing_system7_0_DDR_BankAddr<1>" LOCATE = SITE "L6" LEVEL 1;
COMP "processing_system7_0_DDR_BankAddr<2>" LOCATE = SITE "M6" LEVEL 1;
COMP "processing_system7_0_DDR_BankAddr<0>" LOCATE = SITE "L7" LEVEL 1;
COMP "processing_system7_0_DDR_Clk" LOCATE = SITE "N4" LEVEL 1;
COMP "fmc_imageon_video_clk1_pin" LOCATE = SITE "L18" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<0>" LOCATE = SITE "D1" LEVEL 1;
COMP "LEDs_8Bits_TRI_IO<7>" LOCATE = SITE "U14" LEVEL 1;
COMP "LEDs_8Bits_TRI_IO<6>" LOCATE = SITE "U19" LEVEL 1;
COMP "LEDs_8Bits_TRI_IO<5>" LOCATE = SITE "W22" LEVEL 1;
COMP "LEDs_8Bits_TRI_IO<4>" LOCATE = SITE "V22" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<4>" LOCATE = SITE "E3" LEVEL 1;
COMP "LEDs_8Bits_TRI_IO<3>" LOCATE = SITE "U21" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<3>" LOCATE = SITE "D3" LEVEL 1;
COMP "LEDs_8Bits_TRI_IO<2>" LOCATE = SITE "U22" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<2>" LOCATE = SITE "B2" LEVEL 1;
COMP "LEDs_8Bits_TRI_IO<1>" LOCATE = SITE "T21" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<1>" LOCATE = SITE "C3" LEVEL 1;
COMP "LEDs_8Bits_TRI_IO<0>" LOCATE = SITE "T22" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<8>" LOCATE = SITE "G2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<7>" LOCATE = SITE "F1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<6>" LOCATE = SITE "F2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<5>" LOCATE = SITE "E1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<9>" LOCATE = SITE "G1" LEVEL 1;
COMP "processing_system7_0_MIO<50>" LOCATE = SITE "D13" LEVEL 1;
COMP "processing_system7_0_MIO<52>" LOCATE = SITE "D10" LEVEL 1;
COMP "processing_system7_0_MIO<51>" LOCATE = SITE "C10" LEVEL 1;
COMP "processing_system7_0_MIO<53>" LOCATE = SITE "C12" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<30>" LOCATE = SITE "W3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<31>" LOCATE = SITE "Y1" LEVEL 1;
COMP "processing_system7_0_DDR_VRN" LOCATE = SITE "M7" LEVEL 1;
COMP "processing_system7_0_DDR_VRP" LOCATE = SITE "N7" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<20>" LOCATE = SITE "R3" LEVEL 1;
COMP "processing_system7_0_DDR_Clk_n" LOCATE = SITE "N5" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<24>" LOCATE = SITE "AA3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<23>" LOCATE = SITE "R1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<22>" LOCATE = SITE "M2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<21>" LOCATE = SITE "T2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<28>" LOCATE = SITE "W1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<27>" LOCATE = SITE "U2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<26>" LOCATE = SITE "AA1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<25>" LOCATE = SITE "U1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<29>" LOCATE = SITE "Y3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<10>" LOCATE = SITE "L1" LEVEL 1;
COMP "processing_system7_0_DDR_CS_n" LOCATE = SITE "P6" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<14>" LOCATE = SITE "J1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<13>" LOCATE = SITE "K1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<12>" LOCATE = SITE "L3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<11>" LOCATE = SITE "L2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<18>" LOCATE = SITE "N3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<17>" LOCATE = SITE "T3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<16>" LOCATE = SITE "M1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<15>" LOCATE = SITE "K3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<19>" LOCATE = SITE "T1" LEVEL 1;
COMP "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<15>" LOCATE = SITE "E15" LEVEL
        1;
COMP "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<6>" LOCATE = SITE "B17" LEVEL
        1;
COMP "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<10>" LOCATE = SITE "E20" LEVEL
        1;
COMP "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<5>" LOCATE = SITE "C15" LEVEL
        1;
COMP "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<11>" LOCATE = SITE "D15" LEVEL
        1;
COMP "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<8>" LOCATE = SITE "A17" LEVEL
        1;
COMP "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<12>" LOCATE = SITE "E19" LEVEL
        1;
COMP "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<7>" LOCATE = SITE "B16" LEVEL
        1;
COMP "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<13>" LOCATE = SITE "F19" LEVEL
        1;
COMP "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<14>" LOCATE = SITE "C20" LEVEL
        1;
COMP "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<9>" LOCATE = SITE "A16" LEVEL
        1;
COMP "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<0>" LOCATE = SITE "A22" LEVEL
        1;
COMP "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<2>" LOCATE = SITE "B22" LEVEL
        1;
COMP "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<1>" LOCATE = SITE "A21" LEVEL
        1;
COMP "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<4>" LOCATE = SITE "B15" LEVEL
        1;
COMP "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<3>" LOCATE = SITE "B21" LEVEL
        1;
COMP "processing_system7_0_DDR_Addr<13>" LOCATE = SITE "F4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<14>" LOCATE = SITE "G4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<11>" LOCATE = SITE "G5" LEVEL 1;
COMP "processing_system7_0_DDR_CKE" LOCATE = SITE "V3" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<12>" LOCATE = SITE "H4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<10>" LOCATE = SITE "J3" LEVEL 1;
COMP "processing_system7_0_MIO<26>" LOCATE = SITE "A13" LEVEL 1;
COMP "processing_system7_0_MIO<25>" LOCATE = SITE "F12" LEVEL 1;
COMP "processing_system7_0_MIO<28>" LOCATE = SITE "A12" LEVEL 1;
COMP "processing_system7_0_MIO<27>" LOCATE = SITE "D7" LEVEL 1;
COMP "processing_system7_0_MIO<29>" LOCATE = SITE "E8" LEVEL 1;
COMP "processing_system7_0_MIO<20>" LOCATE = SITE "A8" LEVEL 1;
COMP "processing_system7_0_MIO<22>" LOCATE = SITE "A14" LEVEL 1;
COMP "processing_system7_0_MIO<21>" LOCATE = SITE "F11" LEVEL 1;
COMP "processing_system7_0_MIO<24>" LOCATE = SITE "B7" LEVEL 1;
COMP "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<15>" LOCATE = SITE "F18" LEVEL
        1;
COMP "processing_system7_0_MIO<23>" LOCATE = SITE "E11" LEVEL 1;
COMP "processing_system7_0_MIO<16>" LOCATE = SITE "D6" LEVEL 1;
COMP "processing_system7_0_MIO<15>" LOCATE = SITE "E6" LEVEL 1;
COMP "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<12>" LOCATE = SITE "E18" LEVEL
        1;
COMP "processing_system7_0_MIO<18>" LOCATE = SITE "A7" LEVEL 1;
COMP "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<11>" LOCATE = SITE "D21" LEVEL
        1;
COMP "processing_system7_0_MIO<17>" LOCATE = SITE "E9" LEVEL 1;
COMP "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<14>" LOCATE = SITE "E21" LEVEL
        1;
COMP "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<13>" LOCATE = SITE "C17" LEVEL
        1;
COMP "processing_system7_0_MIO<19>" LOCATE = SITE "E10" LEVEL 1;
COMP "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<10>" LOCATE = SITE "C18" LEVEL
        1;
COMP "processing_system7_0_MIO<10>" LOCATE = SITE "G7" LEVEL 1;
COMP "processing_system7_0_MIO<12>" LOCATE = SITE "C5" LEVEL 1;
COMP "processing_system7_0_MIO<11>" LOCATE = SITE "B4" LEVEL 1;
COMP "processing_system7_0_MIO<14>" LOCATE = SITE "B6" LEVEL 1;
COMP "processing_system7_0_MIO<13>" LOCATE = SITE "A6" LEVEL 1;
COMP "processing_system7_0_DDR_DRSTB" LOCATE = SITE "F3" LEVEL 1;
COMP "processing_system7_0_MIO<46>" LOCATE = SITE "D12" LEVEL 1;
COMP "processing_system7_0_MIO<45>" LOCATE = SITE "B9" LEVEL 1;
COMP "processing_system7_0_MIO<48>" LOCATE = SITE "D11" LEVEL 1;
COMP "processing_system7_0_MIO<47>" LOCATE = SITE "B10" LEVEL 1;
COMP "processing_system7_0_MIO<49>" LOCATE = SITE "C14" LEVEL 1;
COMP "processing_system7_0_MIO<40>" LOCATE = SITE "E14" LEVEL 1;
COMP "processing_system7_0_MIO<42>" LOCATE = SITE "D8" LEVEL 1;
COMP "processing_system7_0_MIO<41>" LOCATE = SITE "C8" LEVEL 1;
COMP "processing_system7_0_MIO<44>" LOCATE = SITE "E13" LEVEL 1;
COMP "processing_system7_0_MIO<43>" LOCATE = SITE "B11" LEVEL 1;
COMP "processing_system7_0_MIO<36>" LOCATE = SITE "A9" LEVEL 1;
COMP "processing_system7_0_MIO<35>" LOCATE = SITE "F14" LEVEL 1;
COMP "processing_system7_0_MIO<38>" LOCATE = SITE "F13" LEVEL 1;
COMP "led0" LOCATE = SITE "Y11" LEVEL 1;
COMP "led1" LOCATE = SITE "AA11" LEVEL 1;
COMP "led2" LOCATE = SITE "Y10" LEVEL 1;
COMP "led3" LOCATE = SITE "AA9" LEVEL 1;
COMP "led4" LOCATE = SITE "AB11" LEVEL 1;
COMP "led5" LOCATE = SITE "AB10" LEVEL 1;
COMP "led6" LOCATE = SITE "AB9" LEVEL 1;
COMP "led7" LOCATE = SITE "AA8" LEVEL 1;
COMP "led8" LOCATE = SITE "W12" LEVEL 1;
COMP "led9" LOCATE = SITE "W11" LEVEL 1;
COMP "processing_system7_0_MIO<37>" LOCATE = SITE "B14" LEVEL 1;
COMP "processing_system7_0_MIO<39>" LOCATE = SITE "C13" LEVEL 1;
COMP "processing_system7_0_MIO<30>" LOCATE = SITE "A11" LEVEL 1;
COMP "processing_system7_0_MIO<32>" LOCATE = SITE "C7" LEVEL 1;
COMP "processing_system7_0_MIO<31>" LOCATE = SITE "F9" LEVEL 1;
COMP "processing_system7_0_MIO<34>" LOCATE = SITE "B12" LEVEL 1;
COMP "processing_system7_0_MIO<33>" LOCATE = SITE "G13" LEVEL 1;
PIN
        v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/Mram_fifo_ram_pins<33>
        = BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/Mram_fifo_ram"
        PINNAME CLKBWRCLK;
TIMEGRP vout_clk = BEL "fmc_imageon_video_clk1_pin_BUFGP/BUFG" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/V6_GEN.ODDR_hdmio_clk_t"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/V6_GEN.ODDR_hdmio_clk_o"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/hdmio_video_o_15"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/hdmio_video_o_14"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/hdmio_video_o_13"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/hdmio_video_o_12"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/hdmio_video_o_11"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/hdmio_video_o_10"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/hdmio_video_o_9"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/hdmio_video_o_8"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/hdmio_video_o_7"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/hdmio_video_o_6"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/hdmio_video_o_5"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/hdmio_video_o_4"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/hdmio_video_o_3"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/hdmio_video_o_2"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/hdmio_video_o_1"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/hdmio_video_o_0"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/video_r_15" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/video_r_14" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/video_r_13" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/video_r_12" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/video_r_11" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/video_r_10" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/video_r_9" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/video_r_8" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/video_r_7" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/video_r_6" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/video_r_5" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/video_r_4" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/video_r_3" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/video_r_2" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/video_r_1" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/video_r_0" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_df_15"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_df_14"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_df_13"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_df_12"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_df_11"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_df_10"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_df_9"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_df_8"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_df_7"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_df_6"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_df_5"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_df_4"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_df_3"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_df_2"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_df_1"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_df_0"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d2_15"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d2_14"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d2_13"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d2_12"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d2_11"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d2_10"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d2_9"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d2_8"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d2_7"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d2_6"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d2_5"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d2_4"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d2_3"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d2_2"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d2_1"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d2_0"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/vblank_d_1"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/hblank_d_6"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/hblank_d_5"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/hblank_d_4"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/hblank_d_3"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/hblank_d_2"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/hblank_d_2_1"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/hblank_d_5_1"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/hblank_d_4_1"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/Mshreg_debug_o_38"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/debug_o_38" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/Mshreg_debug_o_37" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/debug_o_37" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/Mshreg_debug_o_35" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/debug_o_35" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/Mshreg_debug_o_34" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/debug_o_34" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/Mshreg_debug_o_33" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/debug_o_33" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/Mshreg_debug_o_32" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/debug_o_32" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/Mshreg_debug_o_31" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/debug_o_31" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/Mshreg_debug_o_30" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/debug_o_30" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/Mshreg_debug_o_27" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/debug_o_27" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/Mshreg_debug_o_29" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/debug_o_29" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/Mshreg_debug_o_28" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/debug_o_28" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/Mshreg_debug_o_26" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/debug_o_26" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/Mshreg_debug_o_25" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/debug_o_25" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/Mshreg_debug_o_24" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/debug_o_24" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/Mshreg_debug_o_23" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/debug_o_23" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/Mshreg_debug_o_22" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/debug_o_22" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/Mshreg_debug_o_21" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/debug_o_21" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/Mshreg_video_data_d6_14"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d6_14"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/Mshreg_debug_o_20"
        BEL "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/debug_o_20" BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/Mshreg_video_data_d6_15"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d6_15"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/Mshreg_video_data_d6_13"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d6_13"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/Mshreg_video_data_d6_12"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d6_12"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/Mshreg_video_data_d6_11"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d6_11"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/Mshreg_video_data_d6_10"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d6_10"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/Mshreg_video_data_d6_9"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d6_9"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/Mshreg_video_data_d6_8"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d6_8"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/Mshreg_video_data_d6_7"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d6_7"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/Mshreg_video_data_d6_6"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d6_6"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/Mshreg_video_data_d6_5"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d6_5"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/Mshreg_video_data_d6_4"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d6_4"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/Mshreg_video_data_d6_3"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d6_3"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/Mshreg_video_data_d6_2"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d6_2"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/Mshreg_video_data_d6_1"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d6_1"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/Mshreg_video_data_d6_0"
        BEL
        "fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/embed_syncs_l/video_data_d6_0"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_11"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_10"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_9"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_8"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_7"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_6"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_5"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_4"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_3"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_0"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_9"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_8"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_7"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_6"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_5"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_4"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_3"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_11"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_10"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_9"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_8"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_7"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_6"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_5"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_4"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_3"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_0"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_10"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_9"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_8"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_7"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_6"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_5"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_4"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_3"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_0"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_3"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/req_rd_dom_3"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/req_rd_dom_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/req_rd_dom_1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rst_rd_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rst_rd_1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/state_FSM_FFd1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/state_FSM_FFd2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/state_FSM_FFd4"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/state_FSM_FFd3"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/locked"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/force_read"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/fifo_rst"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/read_ok"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/fifo_eol_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/fifo_eol_1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/vsync_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/de_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/read_en"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/de_1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/vsync_1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/fifo_eol_2_rising"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/in_hblank_mux"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/in_vblank_mux"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/vblank_rising"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/in_data_mux_15"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/in_data_mux_14"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/in_data_mux_13"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/in_data_mux_12"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/in_data_mux_11"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/in_data_mux_10"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/in_data_mux_9"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/in_data_mux_8"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/in_data_mux_7"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/in_data_mux_6"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/in_data_mux_5"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/in_data_mux_4"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/in_data_mux_3"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/in_data_mux_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/in_data_mux_1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/in_data_mux_0"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/odf_vblank_1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ram_out_rd_error"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_error"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/vtg_sof_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/de_rising_1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/vtg_eol_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/vert_bp"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/vid_out_formatter_i/first_full_frame"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/Mshreg_fifo_sof_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_sync_i/fifo_sof_2"
        BEL "v_tc_vid_out_0/v_tc_vid_out_0/gen_v0chroma_start_0" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_31" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_30" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_29" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_28" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_27" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_26" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_25" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_24" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_23" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_22" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_21" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_20" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_19" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_18" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_17" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_16" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_15" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_14" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_13" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_12" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_11" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_10" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_9" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_8" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_7" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_6" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_5" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_4" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_3" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_2" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_1" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdData_0" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_25_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_24_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_23_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_21_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_21_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_21_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_21_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_21_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_21_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_21_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_21_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_21_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_21_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_21_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_21_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_20_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_20_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_20_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_20_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_20_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_20_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_20_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_20_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_20_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_20_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_20_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_20_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_19_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_19_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_19_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_19_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_16_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs2_int_0_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs2_int_18_8"
        BEL "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/intr_stat_clr_d_16"
        BEL "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/intr_stat_clr_d_13"
        BEL "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/intr_stat_clr_d_12"
        BEL "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/intr_stat_clr_d_9" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_1_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_1_13"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_1_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_1_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_28"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_25_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_28"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_24_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_28"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_23_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_28"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_21_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_28"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_20_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_28"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_22_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_19_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_19_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_19_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_19_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_19_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_19_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_28"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_16_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_31"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_30"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_15"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_14"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_13"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_15_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_14_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_13_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_12_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_10_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_9_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_11_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_8_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_7_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_6_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_5_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_4_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_3_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_2_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_1_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/core_control_regs_int_0_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_28"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_28_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_28"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_27_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_28"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_26_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_18_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_18_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_18_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_18_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_18_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_18_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/time_control_regs_int_18_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_31"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_30"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_29"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_28"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_13"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_3_8"
        BEL "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/intr_stat_16" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/intr_stat_13" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/intr_stat_12" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/intr_stat_9" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/intr_stat_set_d_16" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/intr_stat_set_d_13" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/intr_stat_set_d_12" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/intr_stat_set_d_9" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/write_ack" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/soft_resetn" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_44"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_43"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_42"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_41"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_39"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_38"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_37"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_36"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_35"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_34"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_31"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_30"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_29"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_28"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_15"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_14"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_13"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_44"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_43"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_42"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_41"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_39"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_38"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_37"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_36"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_35"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_34"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_31"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_30"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_29"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_28"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_15"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_14"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_13"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_44"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_43"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_42"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_41"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_39"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_38"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_37"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_36"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_35"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_34"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_31"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_30"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_29"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_28"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_15"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_14"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_13"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_0"
        BEL "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/intr_status_int_16" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/intr_status_int_13" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/intr_status_int_12" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/intr_status_int_9" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/gen_active_video_d" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/gen_vblank_d" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/detect_en_d_3" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/detect_en_d_2" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/detect_en_d_1" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/detect_en_d_0" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/generate_en_d_3" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/generate_en_d_2" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/generate_en_d_1" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/generate_en_d_0" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hblank"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_hori_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_hori_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_hori_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_hori_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_hori_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_hori_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_hori_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_hori_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_hori_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_hori_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_hori_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_hori_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_111"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hblank_int"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v"
        BEL "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/read_ack" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/genr_control_regs_int_0_1_1"
        PIN
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/Mram_fifo_ram_pins<33>";
PIN
        v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/Mram_fifo_ram_pins<32>
        = BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/Mram_fifo_ram"
        PINNAME CLKARDCLK;
TIMEGRP hdmii_clk = BEL "fmc_imageon_hdmi_in_0_clk_pin_BUFGP/BUFG" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/debug_o_21" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/debug_o_20" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_de" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d3_15" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d3_14" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d3_13" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d3_12" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d3_11" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d3_10" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d3_9" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d3_8" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d3_7" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d3_6" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d3_5" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d3_4" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d3_3" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d3_2" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d3_1" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d3_0" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d2_15" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d2_14" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d2_13" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d2_12" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d2_11" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d2_10" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d2_9" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d2_8" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d2_7" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d2_6" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d2_5" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d2_4" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d2_3" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d2_2" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d2_1" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d2_0" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_hblank" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_vblank" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d1_15" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d1_14" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d1_13" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d1_12" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d1_11" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d1_10" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d1_9" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d1_8" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d1_7" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d1_6" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d1_5" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d1_4" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d1_3" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d1_2" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d1_1" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_d1_0" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_r_15" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_r_14" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_r_13" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_r_12" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_r_11" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_r_10" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_r_9" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_r_8" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_r_7" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_r_6" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_r_5" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_r_4" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_r_3" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_r_2" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_r_1" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_r_0" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/de" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/vblank" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/hblank" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/Mshreg_video_data_13" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_data_13" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/Mshreg_video_data_15" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_data_15" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/Mshreg_video_data_14" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_data_14" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/Mshreg_video_data_12" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_data_12" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/Mshreg_video_data_11" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_data_11" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/Mshreg_video_data_10" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_data_10" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/Mshreg_video_data_9" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_data_9" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/Mshreg_video_data_8" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_data_8" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/Mshreg_video_data_7" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_data_7" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/Mshreg_video_data_4" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_data_4" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/Mshreg_video_data_6" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_data_6" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/Mshreg_video_data_5" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_data_5" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/Mshreg_video_data_3" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_data_3" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/Mshreg_video_data_2" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_data_2" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/Mshreg_video_data_1" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_data_1" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/Mshreg_video_data_0" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/video_data_0" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/Mshreg_sav_vb_d4" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/sav_vb_d4" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/Mshreg_sav_va_d4" BEL
        "fmc_imageon_hdmi_in_0/fmc_imageon_hdmi_in_0/sav_va_d4" BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/de_3"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/sof_1"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/de_2"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/de_1"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/sof"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/v_blank_sync_2"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/hblank_1"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/vblank_1"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_0"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_11"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_10"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_9"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_8"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_7"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_6"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_5"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_4"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_3"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_2"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_1"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_wr_dom_10"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_wr_dom_9"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_wr_dom_8"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_wr_dom_7"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_wr_dom_6"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_wr_dom_5"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_wr_dom_4"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_wr_dom_3"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_wr_dom_2"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_wr_dom_1"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_wr_dom_0"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_sample_11"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_sample_10"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_sample_9"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_sample_8"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_sample_7"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_sample_6"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_sample_5"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_sample_4"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_sample_3"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_sample_2"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_sample_1"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_sample_0"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/ack_wr_dom_3"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/ack_wr_dom_2"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/ack_wr_dom_1"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/req_wr_dom_3"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/req_wr_dom_2"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/req_wr_dom_1"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/eol"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/full"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/vert_blanking_intvl"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/Mshreg_data_3_15"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/data_3_15"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/Mshreg_data_3_14"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/data_3_14"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/Mshreg_data_3_13"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/data_3_13"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/Mshreg_data_3_12"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/data_3_12"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/Mshreg_data_3_11"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/data_3_11"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/Mshreg_data_3_10"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/data_3_10"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/Mshreg_data_3_9"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/data_3_9"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/Mshreg_data_3_8"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/data_3_8"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/Mshreg_data_3_7"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/data_3_7"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/Mshreg_data_3_6"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/data_3_6"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/Mshreg_data_3_5"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/data_3_5"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/Mshreg_data_3_4"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/data_3_4"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/Mshreg_data_3_3"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/data_3_3"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/Mshreg_data_3_2"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/data_3_2"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/Mshreg_data_3_1"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/data_3_1"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/Mshreg_data_3_0"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/data_3_0"
        BEL "v_tc_vid_in_0/v_tc_vid_in_0/gen_v0chroma_start_0" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_31" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_30" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_29" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_28" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_27" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_26" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_25" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_24" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_23" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_22" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_21" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_20" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_19" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_18" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_17" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_16" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_15" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_14" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_13" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_12" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_11" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_10" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_9" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_8" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_7" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_6" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_5" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_4" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_3" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_2" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_1" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdData_0" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs2_int_19_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs2_int_18_8"
        BEL "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_err_clr_d_21" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_err_clr_d_20" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_err_clr_d_19" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_err_clr_d_18" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_err_clr_d_17" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_err_clr_d_16" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_stat_clr_d_12" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_stat_clr_d_11" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_stat_clr_d_10" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_stat_clr_d_9" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_stat_clr_d_8" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_2_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_2_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_2_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_2_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_2_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_2_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_1_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_1_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_1_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_1_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_1_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_28"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_25_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_28"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_24_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_28"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_23_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_28"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_21_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_28"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_20_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_28"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_22_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_19_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_19_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_19_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_19_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_19_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_19_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_28"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_16_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_15_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_14_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_13_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_12_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_11_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_9_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_8_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_10_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_7_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_6_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_5_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_4_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_3_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_2_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_1_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/core_control_regs_int_0_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_28"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_28_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_28"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_27_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_28"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_26_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_18_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_18_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_18_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_18_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_18_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_18_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/time_control_regs_int_18_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_31"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_30"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_29"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_28"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_13"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_3_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_31"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_30"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_15"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_14"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_13"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/genr_control_regs_int_0_0"
        BEL "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_err_22" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_err_21" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_err_20" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_err_19" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_err_18" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_err_17" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_err_16" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_stat_12" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_stat_11" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_stat_10" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_stat_9" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_stat_8" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_err_set_d_22" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_err_set_d_20" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_err_set_d_17" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_err_set_d_16" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_stat_set_d_12" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_stat_set_d_11" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_stat_set_d_10" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_stat_set_d_9" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/intr_stat_set_d_8" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/write_ack" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/soft_resetn" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_44"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_43"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_42"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_41"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_39"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_38"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_37"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_36"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_35"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_34"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_31"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_30"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_29"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_28"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_15"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_14"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_13"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_2_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_44"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_43"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_42"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_41"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_39"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_38"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_37"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_36"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_35"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_34"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_31"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_30"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_29"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_28"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_15"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_14"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_13"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_44"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_43"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_42"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_41"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_39"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_38"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_37"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_36"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_35"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_34"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_31"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_30"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_29"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_28"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_15"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_14"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_13"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_0"
        BEL "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/intr_status_int_12" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/intr_status_int_11" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/intr_status_int_10" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/intr_status_int_9" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/intr_status_int_8" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/intr_error_int_6" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/intr_error_int_4" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/intr_error_int_1" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/intr_error_int_0" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/all_lock_d" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/all_lock" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/detect_en_d_3" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/detect_en_d_2" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/detect_en_d_1" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/detect_en_d_0" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/det_active_video_d" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/det_vblank_d" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int2_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int2_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int2_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int2_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int2_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int2_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int2_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int2_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int2_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int2_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int2_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int2_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int2_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int2_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int2_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int2_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int2_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int2_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int2_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int2_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int2_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int2_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int2_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int2_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int2_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int2_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int2_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int2_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int2_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int2_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int2_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int2_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int2_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int2_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int2_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int2_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int2_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int2_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int2_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int2_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int2_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int2_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int2_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int2_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int2_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int2_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int2_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int2_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int2_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int2_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int2_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int2_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int2_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int2_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int2_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int2_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int2_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int2_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int2_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int2_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_last_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_last_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_last_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_last_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_last_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_last_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_last_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_last_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_last_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_last_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_last_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_last_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_last_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_last_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_last_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_last_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_last_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_last_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_last_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_last_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_last_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_last_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_last_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_last_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int2_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int2_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int2_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int2_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int2_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int2_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int2_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int2_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int2_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int2_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int2_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int2_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hblank_lock"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_last_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_last_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_last_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_last_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_last_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_last_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_last_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_last_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_last_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_last_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_last_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_last_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_last_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_last_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_last_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_last_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_last_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_last_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_last_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_last_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_last_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_last_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_last_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_last_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_last_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_last_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_last_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_last_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_last_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_last_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_last_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_last_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_last_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_last_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_last_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_last_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_active_video_lock_int"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int2_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int2_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int2_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int2_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int2_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int2_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int2_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int2_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int2_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int2_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int2_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int2_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_vblank_lock"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_active_video_pol_change"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hblank_pol_change"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/line_end_d"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_last_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_last_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_last_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_last_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_last_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_last_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_last_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_last_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_last_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_last_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_last_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_last_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_last_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_last_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_last_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_last_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_last_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_last_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_last_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_last_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_last_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_last_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_last_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_last_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0_vblank_lock"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_d2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_d2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_d2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_last_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_last_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_last_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_last_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_last_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_last_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_last_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_last_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_last_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_last_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_last_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_count_last_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_line_d"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_d"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_d"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_d"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_line"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_rose"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_rose"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_rose"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_toggled"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_toggled"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_toggled"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_vblank_pol_int"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_active_video_pol_int"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hblank_pol_int"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/frame_end_d"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/top_of_frame"
        BEL "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/read_ack" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/lost_lock" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_vblank_pol_change"
        BEL "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/Mshreg_generate_en_d_3" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/generate_en_d_31" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/Reset_OR_DriverANDClockEnable_shift1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/Reset_OR_DriverANDClockEnable_shift2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/Reset_OR_DriverANDClockEnable_shift3"
        BEL "v_tc_vid_in_0/v_tc_vid_in_0/U_TC_TOP/generate_en_d_3" PIN
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/Mram_fifo_ram_pins<32>";
PIN processing_system7_0/processing_system7_0/PS7_i_pins<1211> = BEL
        "processing_system7_0/processing_system7_0/PS7_i" PINNAME SAXIHP0ACLK;
PIN
        axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<32>
        = BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKARDCLK;
PIN
        axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<33>
        = BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKBWRCLK;
PIN
        axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<32>
        = BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKARDCLK;
PIN
        axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<33>
        = BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKBWRCLK;
PIN
        v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/Mram_fifo_ram_pins<32>
        = BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/Mram_fifo_ram"
        PINNAME CLKARDCLK;
PIN
        v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/Mram_fifo_ram_pins<33>
        = BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/Mram_fifo_ram"
        PINNAME CLKBWRCLK;
PIN
        axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_pins<32>
        = BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram"
        PINNAME CLKARDCLK;
PIN
        axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_pins<33>
        = BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram"
        PINNAME CLKBWRCLK;
PIN
        axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_pins<32>
        = BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram"
        PINNAME CLKARDCLK;
PIN
        axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_pins<33>
        = BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram"
        PINNAME CLKBWRCLK;
PIN
        axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<63>
        = BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<62>
        = BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<65>
        = BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<64>
        = BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<63>
        = BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<62>
        = BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<65>
        = BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<64>
        = BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
TIMEGRP clk_fpga_1 = BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/locked_2"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/locked_1"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_11"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_10"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_9"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_8"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_7"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_6"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_5"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_4"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_3"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_2"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_1"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_0"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/ptr_diff_rd_dom_9"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/ptr_diff_rd_dom_8"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/ptr_diff_rd_dom_7"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/ptr_diff_rd_dom_6"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/ptr_diff_rd_dom_5"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/ptr_diff_rd_dom_4"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/ptr_diff_rd_dom_3"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/ptr_diff_rd_dom_2"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_rd_dom_11"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_rd_dom_10"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_rd_dom_9"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_rd_dom_8"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_rd_dom_7"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_rd_dom_6"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_rd_dom_5"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_rd_dom_4"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_rd_dom_3"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_rd_dom_2"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_rd_dom_1"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_rd_dom_0"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_sample_10"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_sample_9"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_sample_8"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_sample_7"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_sample_6"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_sample_5"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_sample_4"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_sample_3"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_sample_2"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_sample_1"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_ptr_sample_0"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/ack_rd_dom_3"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/ack_rd_dom_2"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/ack_rd_dom_1"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/req_rd_dom_3"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/req_rd_dom_2"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/req_rd_dom_1"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/empty"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/rd_error"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/first_sof_reg"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/valid"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/ram_out_rd_error"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/rd_data_17"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/rd_data_16"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/rd_data_15"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/rd_data_14"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/rd_data_13"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/rd_data_12"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/rd_data_11"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/rd_data_10"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/rd_data_9"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/rd_data_8"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/rd_data_7"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/rd_data_6"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/rd_data_5"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/rd_data_4"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/rd_data_3"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/rd_data_2"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/rd_data_1"
        BEL
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/rd_data_0"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/fifo_wr_data_17"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/fifo_wr_data_16"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/fifo_wr_data_15"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/fifo_wr_data_14"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/fifo_wr_data_13"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/fifo_wr_data_12"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/fifo_wr_data_11"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/fifo_wr_data_10"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/fifo_wr_data_9"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/fifo_wr_data_8"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/fifo_wr_data_7"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/fifo_wr_data_6"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/fifo_wr_data_5"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/fifo_wr_data_4"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/fifo_wr_data_3"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/fifo_wr_data_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/fifo_wr_data_1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/fifo_wr_data_0"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_0"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_11"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_10"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_9"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_8"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_7"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_6"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_5"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_4"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_3"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_wr_dom_9"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_wr_dom_8"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_wr_dom_7"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_wr_dom_6"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_wr_dom_5"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_wr_dom_4"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_wr_dom_3"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_wr_dom_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_wr_dom_1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_wr_dom_0"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/full"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_10"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_9"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_8"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_7"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_6"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_5"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_4"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_3"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_0"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_11"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_10"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_9"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_8"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_7"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_6"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_5"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_4"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_3"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_0"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ack_wr_dom_3"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ack_wr_dom_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/ack_wr_dom_1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/req_wr_dom_3"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/req_wr_dom_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/req_wr_dom_1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rst_wr_2"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/rst_wr_1"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/ready"
        BEL
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/wr_en"
        BEL
        "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_depth_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_depth_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_depth_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_depth_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_depth_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_depth_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_31"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_30"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_29"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_28"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_27"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_26"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_25"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_24"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_23"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_22"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_21"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_20"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_19"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_18"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_17"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_16"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_15"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_14"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_13"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_12"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_23"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_22"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_21"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_20"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_19"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_18"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_17"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ACACHE_Q_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ACACHE_Q_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ABURST_Q_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ABURST_Q_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_31"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_30"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_29"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_28"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_27"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_26"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_25"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_24"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_23"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_22"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_21"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_20"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_19"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_18"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_17"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_16"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_15"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_14"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_13"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_12"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/areset_d_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/first_mi_word"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/pushed_commands_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/pushed_commands_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/pushed_commands_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/pushed_commands_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_31"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_30"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_29"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_28"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_27"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_26"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_25"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_24"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_23"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_22"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_21"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_20"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_19"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_18"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_17"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_16"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_15"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_14"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_13"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_12"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/next_mi_addr_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/size_mask_q_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/size_mask_q_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/size_mask_q_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/size_mask_q_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/size_mask_q_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/size_mask_q_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/size_mask_q_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/addr_step_q_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/addr_step_q_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/addr_step_q_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/addr_step_q_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/addr_step_q_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/addr_step_q_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/addr_step_q_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/addr_step_q_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/num_transactions_q_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/num_transactions_q_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/num_transactions_q_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/num_transactions_q_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_ACACHE_Q_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_ACACHE_Q_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_ABURST_Q_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_ABURST_Q_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_ASIZE_Q_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_ASIZE_Q_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_31"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_30"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_29"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_28"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_27"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_26"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_25"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_24"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_23"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_22"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_21"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_20"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_19"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_18"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_17"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_16"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_15"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_14"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_13"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_12"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_ALEN_Q_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_ALEN_Q_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_ALEN_Q_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_ALEN_Q_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT.write_resp_inst/S_AXI_BRESP_ACC_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT.write_resp_inst/S_AXI_BRESP_ACC_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/r_issuing_cnt_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/r_issuing_cnt_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/r_issuing_cnt_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/r_issuing_cnt_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/w_issuing_cnt_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/w_issuing_cnt_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/w_issuing_cnt_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/w_issuing_cnt_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/storage_data1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/storage_data1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/storage_data1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/areset_d_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/areset_d_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_67"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_66"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_65"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_64"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_63"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_62"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_61"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_60"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_59"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_58"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_57"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_56"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_55"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_54"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_53"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_52"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_51"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_50"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_49"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_48"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_47"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_46"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_45"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_44"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_43"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_42"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_41"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_40"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_39"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_38"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_37"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_36"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_35"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_34"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_33"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_32"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_31"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_30"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_29"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_28"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_27"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_26"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_25"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_24"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_23"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_22"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_21"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_20"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_19"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_18"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_17"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_16"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_15"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_14"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_13"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_12"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_67"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_66"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_65"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_64"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_63"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_62"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_61"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_60"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_59"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_58"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_57"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_56"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_55"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_54"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_53"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_52"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_51"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_50"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_49"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_48"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_47"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_46"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_45"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_44"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_43"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_42"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_41"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_40"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_39"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_38"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_37"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_36"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_35"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_34"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_33"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_32"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_31"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_30"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_29"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_28"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_27"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_26"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_25"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_24"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_23"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_22"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_21"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_20"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_19"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_18"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_17"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_16"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_15"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_14"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_13"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_12"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/state_FSM_FFd1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/state_FSM_FFd2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/state_FSM_FFd1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/state_FSM_FFd2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/fifoaddr_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/fifoaddr_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/fifoaddr_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_56"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_55"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_54"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_53"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_43"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_42"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_41"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_40"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_39"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_38"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_37"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_36"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_35"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_34"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_33"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_32"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_31"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_30"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_29"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_28"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_27"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_26"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_25"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_24"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_23"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_22"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_21"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_20"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_19"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_18"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_17"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_16"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_15"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_14"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_13"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_12"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/qual_reg_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_56"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_55"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_54"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_53"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_43"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_42"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_41"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_40"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_39"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_38"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_37"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_36"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_35"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_34"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_33"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_32"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_31"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_30"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_29"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_28"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_27"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_26"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_25"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_24"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_23"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_22"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_21"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_20"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_19"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_18"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_17"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_16"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_15"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_14"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_13"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_12"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/qual_reg_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/multiple_id_non_split"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/split_in_progress"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/command_ongoing"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/cmd_push_block"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/command_ongoing"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AREADY_I"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/queue_id_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/s_ready_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/s_ready_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_target_hot"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/grant_hot_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/grant_hot_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.splitter_aw_mi/m_ready_d_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_empty"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_empty"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/incr_need_to_split_q"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/access_is_incr_q"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/split_ongoing"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/incr_need_to_split_q"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/access_is_incr_q"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/split_ongoing"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/command_ongoing_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid_d1"
        BEL "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_SOF_I/s_valid_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsync_src_select_s_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsync_src_select_s_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clrd_sel_00_01"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_s2mm_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_s2mm_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_s2mm_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_s2mm_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_s2mm_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_s2mm_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_mm2s_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_mm2s_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_mm2s_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_mm2s_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_mm2s_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_mm2s_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_s2mm_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_s2mm_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_s2mm_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_s2mm_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_s2mm_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_s2mm_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_s2mm_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_s2mm_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/cdc2top_frame_ptr_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/cdc2top_frame_ptr_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/cdc2top_frame_ptr_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/frame_ptr_out_d1_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/frame_ptr_out_d1_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/frame_ptr_out_d1_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/cdc2othrchnl_frame_ptr_in_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/cdc2othrchnl_frame_ptr_in_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/cdc2othrchnl_frame_ptr_in_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/othrchnl_frame_ptr_in_d1_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/othrchnl_frame_ptr_in_d1_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/othrchnl_frame_ptr_in_d1_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_dly3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_dly2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_first_dbeat"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_sequential_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_eof_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_dly1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_slverr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_decerr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_interr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_slverr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_pcc_sm_state_FSM_FFd1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_pcc_sm_state_FSM_FFd2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_pcc_sm_state_FSM_FFd3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_31"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_30"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_29"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_28"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_27"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_finish_addr_offset_ireg2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_finish_addr_offset_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_finish_addr_offset_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_zero_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_no_btt_residue_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_eq_0_ireg3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_halt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_pop_input_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_calc_err_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_31"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_30"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_29"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_28"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_27"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_dsa_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_type_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_cmd_cmplt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_is_seq_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_drr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_dsa_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_eof_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_burst_type_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_calc_error_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_size_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_size_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_size_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_31"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_30"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_29"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_28"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_27"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_UNPACKING.lsig_0ffset_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_UNPACKING.lsig_0ffset_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.sig_dre_src_align_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_output_data_reg_0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_output_data_reg_0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_output_data_reg_0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_output_data_reg_0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_output_data_reg_0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_output_data_reg_0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_output_data_reg_0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_output_data_reg_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_output_data_reg_0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_output_data_reg_1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_output_data_reg_1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_output_data_reg_1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_output_data_reg_1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_output_data_reg_1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_output_data_reg_1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_output_data_reg_1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_output_data_reg_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_output_data_reg_1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_delay_data_reg_0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_delay_data_reg_0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_delay_data_reg_0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_delay_data_reg_0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_delay_data_reg_0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_delay_data_reg_0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_delay_data_reg_0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_delay_data_reg_0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_delay_data_reg_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_delay_data_reg_0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_tlast_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_data_reg_0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_data_reg_0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_data_reg_0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_data_reg_0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_data_reg_0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_data_reg_0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_data_reg_0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_data_reg_0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_data_reg_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_data_reg_0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_data_reg_1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_data_reg_1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_data_reg_1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_data_reg_1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_data_reg_1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_data_reg_1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_data_reg_1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_data_reg_1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_data_reg_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_data_reg_1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_enable_input_rdy"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_wdc_statcnt_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_wdc_statcnt_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_wdc_statcnt_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_wdc_statcnt_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_wdc_status_going_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_reg_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_eop"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_slverr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_decerr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_interr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_state_FSM_FFd1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_state_FSM_FFd2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_state_FSM_FFd3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state_FSM_FFd1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state_FSM_FFd2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state_FSM_FFd3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_31"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_30"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_29"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_28"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_27"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_type_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_calc_err_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_error_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_burst_type"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_strt_offset_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_strt_offset_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_dest_align_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_calc_err_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_eof_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_is_seq_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cmd_cmplt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_error_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_needed_2_realign_cmds"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_burst_type_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_31"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_30"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_29"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_28"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_27"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_calc1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_sf_fifo"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_eof_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_burst_type_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_31"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_30"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_29"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_28"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_27"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_cmdcntl_sm_state_FSM_FFd1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_cmdcntl_sm_state_FSM_FFd2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_cmdcntl_sm_state_FSM_FFd5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_cmdcntl_sm_state_FSM_FFd6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_pop_cmd_fifo"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_data_reg_0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_data_reg_0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_data_reg_0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_data_reg_0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_data_reg_0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_data_reg_0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_data_reg_0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_data_reg_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_data_reg_0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_data_reg_1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_data_reg_1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_data_reg_1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_data_reg_1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_data_reg_1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_data_reg_1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_data_reg_1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_data_reg_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_data_reg_1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_delay_data_reg_0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_delay_data_reg_0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_delay_data_reg_0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_delay_data_reg_0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_delay_data_reg_0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_delay_data_reg_0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_delay_data_reg_0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_delay_data_reg_0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_delay_data_reg_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_delay_data_reg_0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_tlast_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_input_data_reg_1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_input_data_reg_1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_input_data_reg_1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_input_data_reg_1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_input_data_reg_1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_input_data_reg_1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_input_data_reg_1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_input_data_reg_1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_input_data_reg_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_input_data_reg_1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_input_data_reg_0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_input_data_reg_0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_input_data_reg_0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_input_data_reg_0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_input_data_reg_0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_input_data_reg_0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_input_data_reg_0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_input_data_reg_0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_input_data_reg_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_input_data_reg_0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_next_strt_offset_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_eof_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_skid_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_reg_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/sig_init_reg2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/sig_init_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/Mshreg_Data_Out_5_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/Mshreg_Data_Out_4_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/Mshreg_Data_Out_3_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/Mshreg_Data_Out_2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/Mshreg_Data_Out_1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/Mshreg_Data_Out_0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_0ffset_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_0ffset_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_flag_slice_reg_3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_flag_slice_reg_3_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_strb_slice_reg_3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_strb_slice_reg_3_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_flag_slice_reg_2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_flag_slice_reg_2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_strb_slice_reg_2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_strb_slice_reg_2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_3_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_3_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_3_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_3_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_3_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_3_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_3_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_3_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_3_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_3_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_3_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_3_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_3_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_3_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_flag_slice_reg_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_flag_slice_reg_1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_flag_slice_reg_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_flag_slice_reg_0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_strb_slice_reg_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_strb_slice_reg_1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_strb_slice_reg_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_strb_slice_reg_0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_data_slice_reg_0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_tlast_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_clr_dbc_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_eop_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_last_reg_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_reg_out_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_reg_out_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_reg_out_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_reg_out_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_reg_out_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_reg_out_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_reg_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_reg_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_67"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_66"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_65"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_64"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_63"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_62"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_61"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_60"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_59"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_58"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_57"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_56"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_55"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_54"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_53"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_52"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_51"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_50"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_49"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_48"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_47"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_46"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_45"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_44"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_43"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_42"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_41"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_40"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_39"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_38"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_37"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_36"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_35"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_34"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_33"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_32"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_31"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_30"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_29"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_28"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_27"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_last_skid_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_skid_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_skid_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_skid_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_skid_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_skid_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_skid_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_skid_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_skid_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_67"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_66"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_65"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_64"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_63"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_62"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_61"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_60"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_59"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_58"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_57"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_56"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_55"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_54"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_53"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_52"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_51"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_50"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_49"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_48"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_47"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_46"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_45"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_44"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_43"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_42"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_41"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_40"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_39"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_38"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_37"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_36"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_35"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_34"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_33"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_32"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_31"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_30"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_29"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_28"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_27"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_calc_error_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_size_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_size_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_size_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_31"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_30"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_29"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_28"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_27"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_calc_err"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_single_dbeat"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_first_dbeat"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_sequential_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_reg_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_63"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_62"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_61"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_60"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_59"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_58"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_57"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_56"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_55"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_54"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_53"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_52"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_51"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_50"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_49"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_48"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_47"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_46"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_45"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_44"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_43"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_42"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_41"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_40"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_39"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_38"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_37"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_36"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_35"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_34"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_33"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_32"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_31"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_30"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_29"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_28"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_27"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_skid_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_63"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_62"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_61"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_60"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_59"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_58"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_57"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_56"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_55"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_54"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_53"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_52"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_51"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_50"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_49"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_48"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_47"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_46"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_45"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_44"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_43"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_42"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_41"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_40"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_39"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_38"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_37"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_36"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_35"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_34"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_33"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_32"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_31"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_30"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_29"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_28"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_27"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_out"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_strb_skid_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_strb_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_last_skid_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_user_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_out"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_m_valid_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_m_valid_out"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_reset_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/assert_sftrst_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/assert_sftrst_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_0" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_delay_count_0" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_dly_fast_cnt_6" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_dly_fast_cnt_5" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_dly_fast_cnt_3" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_dly_fast_cnt_2" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_dly_fast_cnt_4" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_dly_fast_cnt_1" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_dly_fast_cnt_0" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_6" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_5" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_7" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_4" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_3" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_1" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_2" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_delay_count_7" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_delay_count_6" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_delay_count_4" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_delay_count_3" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_delay_count_5" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_delay_count_2" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_delay_count_1" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_6" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_5" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_4" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_2" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_1" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_3" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_0" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_thresh_count_7" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_thresh_count_6" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_thresh_count_5" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_thresh_count_4" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_thresh_count_3" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_thresh_count_2" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_thresh_count_1" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_thresh_count_0" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_7" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_6" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_5" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_4" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_3" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_2" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_1" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_0" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_dly_irq_set_i" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_dly_fast_incr" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_irq_set_i" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_incr" BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/err_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/irqdelay_wren_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/irqthresh_wren_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/run_stop_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/chnl_current_frame_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/chnl_current_frame_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/chnl_current_frame_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/chnl_current_frame_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/chnl_current_frame_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.reg_frame_number_grtr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.reg_frame_number_grtr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.reg_frame_number_grtr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.reg_frame_number_grtr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.reg_frame_number_grtr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.reg_frame_number_lesr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.reg_frame_number_lesr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.reg_frame_number_lesr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.reg_frame_number_lesr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.reg_frame_number_lesr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/genlock_pair_frame_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/genlock_pair_frame_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/genlock_pair_frame_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/genlock_pair_frame_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/genlock_pair_frame_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/slv_frame_ref_out_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/slv_frame_ref_out_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/slv_frame_ref_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/slv_frame_ref_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/slv_frame_ref_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/mstr_reverse_order_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/binary_frame_ptr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/binary_frame_ptr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/binary_frame_ptr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/binary_frame_ptr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/binary_frame_ptr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/valid_frame_sync"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/valid_frame_sync_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_0"
        BEL "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/stop" BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/frmdly_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/frmdly_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/frmdly_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/frmdly_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/frmdly_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_SLAVE.GENLOCK_MUX_I/frame_ptr_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_SLAVE.GENLOCK_MUX_I/frame_ptr_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_SLAVE.GENLOCK_MUX_I/frame_ptr_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_65"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_63"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_62"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_61"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_60"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_59"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_58"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_57"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_56"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_55"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_54"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_53"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_52"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_51"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_50"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_49"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_48"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_47"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_46"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_45"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_44"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_43"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_42"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_41"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_40"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_39"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_38"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_37"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_36"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_35"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_34"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_33"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_32"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/interr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/decerr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/slverr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/sts_tready"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_63"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_62"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_61"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_60"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_59"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_58"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_57"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_56"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_55"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_54"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_53"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_52"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_51"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_50"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_49"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_48"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_47"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_46"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_45"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_44"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_43"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_42"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_41"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_40"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_39"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_38"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_37"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_36"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_35"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_34"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_33"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_32"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_wr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/all_lines_xfred_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/zero_vsize_err"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/zero_hsize_err"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_STS_MNGR/all_idle"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_set_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.all_idle_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.all_idle_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/frame_sync_out"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_reset_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_m_valid_out"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_m_valid_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_out"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_user_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_last_skid_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_last_reg_out"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_user_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_tvalid_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_tlast_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_almost_empty_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_almost_empty_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_tready_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/dm_vsize_counter_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/dm_vsize_counter_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/dm_vsize_counter_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/dm_vsize_counter_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/dm_vsize_counter_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/dm_vsize_counter_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/dm_vsize_counter_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/dm_vsize_counter_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/dm_vsize_counter_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/dm_vsize_counter_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/dm_vsize_counter_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/dm_vsize_counter_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/dm_vsize_counter_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/GENERATE_LEVEL_P_S_CDC.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/GENERATE_LEVEL_P_S_CDC.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/capture_dm_done_vsize_counter_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/capture_dm_done_vsize_counter_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/capture_dm_done_vsize_counter_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/capture_dm_done_vsize_counter_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/capture_dm_done_vsize_counter_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/capture_dm_done_vsize_counter_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/capture_dm_done_vsize_counter_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/capture_dm_done_vsize_counter_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/capture_dm_done_vsize_counter_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/capture_dm_done_vsize_counter_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/capture_dm_done_vsize_counter_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/capture_dm_done_vsize_counter_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/capture_dm_done_vsize_counter_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/done_vsize_counter_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/done_vsize_counter_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/done_vsize_counter_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/done_vsize_counter_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/done_vsize_counter_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/done_vsize_counter_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/done_vsize_counter_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/done_vsize_counter_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/done_vsize_counter_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/done_vsize_counter_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/done_vsize_counter_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/done_vsize_counter_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/done_vsize_counter_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/s2mm_dmasr_fsize_less_err_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.fsync_src_select_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.fsync_src_select_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/err_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/irqthresh_wren_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/irqdelay_wren_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_STS_MNGR/halted_set_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_2_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/binary_frame_ptr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/binary_frame_ptr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/binary_frame_ptr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/reg_raw_frame_ptr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/reg_raw_frame_ptr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/reg_raw_frame_ptr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/chnl_current_frame_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/chnl_current_frame_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/chnl_current_frame_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/chnl_current_frame_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/chnl_current_frame_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/frame_number_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/frame_number_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/frame_number_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/frame_number_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/frame_number_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/mstrfrm_tstsync_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/mstr_reverse_order_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/repeat_frame_nmbr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/repeat_frame_nmbr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/repeat_frame_nmbr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/repeat_frame_nmbr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/repeat_frame_nmbr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/mstr_reverse_order_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/tstvect_fsync_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/valid_frame_sync_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/num_fstore_minus1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/num_fstore_minus1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/num_fstore_minus1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/num_fstore_minus1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/num_fstore_minus1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/frame_ptr_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/frame_ptr_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/frame_ptr_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/s_h_frame_number_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/s_h_frame_number_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/s_h_frame_number_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/s_h_frame_number_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/s_h_frame_number_0"
        BEL "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/stop" BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/tstvect_fsync_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_65"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_63"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_62"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_61"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_60"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_59"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_58"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_57"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_56"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_55"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_54"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_53"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_52"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_51"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_50"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_49"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_48"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_47"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_46"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_45"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_44"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_43"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_42"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_41"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_40"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_39"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_38"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_37"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_36"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_35"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_34"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_33"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_32"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/decerr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/slverr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/interr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/capture_hsize_at_uf_err_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/capture_hsize_at_uf_err_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/capture_hsize_at_uf_err_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/capture_hsize_at_uf_err_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/capture_hsize_at_uf_err_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/capture_hsize_at_uf_err_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/capture_hsize_at_uf_err_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/capture_hsize_at_uf_err_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/capture_hsize_at_uf_err_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/capture_hsize_at_uf_err_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/capture_hsize_at_uf_err_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/capture_hsize_at_uf_err_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/capture_hsize_at_uf_err_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/capture_hsize_at_uf_err_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/capture_hsize_at_uf_err_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/capture_hsize_at_uf_err_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/ovrflo_err"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/s2mm_dmasr_lsize_less_err_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/undrflo_err"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/sts_tready"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dm_address_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/vert_count_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/vert_count_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/vert_count_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/vert_count_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/vert_count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/vert_count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/vert_count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/vert_count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/vert_count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/vert_count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/vert_count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/vert_count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/vert_count_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnds_queued_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnds_queued_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnds_queued_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnds_queued_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnds_queued_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnds_queued_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnds_queued_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnds_queued_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/frame_sync_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_63"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_62"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_61"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_60"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_59"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_58"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_57"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_56"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_55"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_54"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_53"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_52"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_51"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_50"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_49"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_48"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_47"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_46"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_45"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_44"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_43"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_42"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_41"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_40"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_39"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_38"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_37"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_36"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_35"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_34"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_33"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_32"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_data_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnd_wr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/frame_sync_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/zero_hsize_err"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/zero_vsize_err"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/frame_sync_out"
        BEL "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_SOF_I/hold_sof" BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_sel_00_01"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_inhibit_rdy_n"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_halt_cmplt"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_dbeat"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_ld_xfer_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_first_xfer_im0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_reg_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.sig_dre_align_valid_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_UNPACKING.lsig_cmd_loaded"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_inhibit_rdy_n"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.lsig_pushreg_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_cmd_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_cmd_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/sig_inhibit_rdy_n"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_packer_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_reg_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_dbeat"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/err_irq"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dly_irq"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ioc_irq"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dma_decerr"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dma_slverr"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dma_interr"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/reset_counts"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/initial_frame"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_reg_updated"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_prmtrs_valid_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/cmnd_pending"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/err_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_STS_MNGR/datamover_idle"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.mask_fsync_out_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/sf_threshold_met"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dly_irq"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ioc_irq"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/err_irq"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/lsize_err"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s2mm_fsize_more_or_sof_late_bit"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/lsize_more_err"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/fsize_err"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dma_interr"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dma_decerr"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dma_slverr"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/reset_counts"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_STS_MNGR/datamover_idle"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/video_prmtrs_valid_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/video_reg_updated"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/initial_frame"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/cmnd_pending"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/err_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_pushed"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_MUXFARM_16.sig_shift_case_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_calc_error_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_MUXFARM_16.sig_shift_case_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_eop_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/mstr_reverse_order"
        BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_irqthresh_decr_mask_sig"
        BEL "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid" BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_SOF_I/s_valid" BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.all_vount_rcvd_no_dwidth"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_ok_to_post_rd_addr"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/hold_ff_q"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_lsh_rollover_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/hold_ff_q"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/hold_ff_q"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_ld_new_cmd_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/run_stop_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_ioc_irq_set_i" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_ioc_irq_set_i" BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/frame_sync_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/tstvect_fsync"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.valid_frame_sync_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1"
        BEL "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/hold_sof" BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_00_01"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.after_vcount_flag_sel_00_01"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_after_fsize_less_err_flag_00_01"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_sel_00_01"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_ld_new_cmd_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_cmd2addr_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_cmd2data_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_cmd2dre_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_reg_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_cmd2data_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_cmd_reg_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_cmd2addr_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_first_realigner_cmd"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.lsig_pullreg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_need_cmd_flush"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.lsig_eop_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_halted"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/GEN_INDET_BTT.lsig_absorb2tlast"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/sig_init_done"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_first_dbeat"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_err2wsc"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_reset"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_reset"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch2_delay_cnt_en" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_cnt_en" BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/xfred_started"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/all_lines_xfred"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_skid_reset"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/dm_xfred_all_lines"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/sof_flag"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/flag_to_repeat_after_fsize_less_err"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/repeat_frame"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/fsize_mismatch_err_flag_int"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_lt_b2mbaa_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_eq_b2mbaa_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_parent_done"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_eof_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_drr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_strt_offset_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_end_of_cmd_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_user_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_strb_reg_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_strb_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_SKID_FLUSH_SOF/sig_last_reg_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/axis_min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/axis_min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_min_assert_sftrst"
        BEL "axi_vdma_0/axi_vdma_0/I_RST_MODULE/Mshreg_mm2s_hrd_resetn" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/mm2s_hrd_resetn" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/Mshreg_s2mm_hrd_resetn" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/s2mm_hrd_resetn" BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM/SP"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM/DP"
        PIN "processing_system7_0/processing_system7_0/PS7_i_pins<1211>" BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_srls[0].srl_inst"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_srls[0].srl_inst"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<32>"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<33>"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<32>"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<33>"
        PIN
        "v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/Mram_fifo_ram_pins<32>"
        PIN
        "v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/Mram_fifo_ram_pins<33>"
        PIN
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_pins<32>"
        PIN
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_pins<33>"
        PIN
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_pins<32>"
        PIN
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_pins<33>"
        PIN
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<63>"
        PIN
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<62>"
        PIN
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<65>"
        PIN
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<64>"
        PIN
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<63>"
        PIN
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<62>"
        PIN
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<65>"
        PIN
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<64>"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/SP"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/SP"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/SP"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD";
PIN processing_system7_0/processing_system7_0/PS7_i_pins<358> = BEL
        "processing_system7_0/processing_system7_0/PS7_i" PINNAME MAXIGP0ACLK;
TIMEGRP clk_fpga_0 = BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_44" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_43" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_42" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_41" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_39" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_38" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_37" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_36" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_35" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_34" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_31" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_30" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_29" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_28" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_27" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_26" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_25" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_24" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_23" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_22" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_21" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_20" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_19" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_18" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_17" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_16" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_15" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_14" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_13" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_12" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_11" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_10" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_9" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_8" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_7" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_6" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_5" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_4" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_3" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_2" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_1" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_0" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/write_ack_d1" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/read_ack_d1" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_Error" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_33"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_32"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_31"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_30"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_29"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_28"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_15"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_14"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_13"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_33"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_32"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_31"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_30"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_29"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_28"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_15"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_14"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_13"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_33"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_32"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_31"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_30"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_29"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_28"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_15"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_14"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_13"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_0"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_WrAck" BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/ipif_RdAck" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_44" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_43" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_42" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_41" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_39" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_38" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_37" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_36" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_35" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_34" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_31" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_30" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_29" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_28" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_27" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_26" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_25" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_24" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_23" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_22" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_21" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_20" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_19" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_18" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_17" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_16" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_15" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_14" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_13" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_12" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_11" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_10" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_9" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_8" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_7" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_6" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_5" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_4" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_3" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_2" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_1" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_0" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/write_ack_d1" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/read_ack_d1" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_Error" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_33"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_32"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_31"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_30"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_29"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_28"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_15"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_14"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_13"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_2_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_33"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_32"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_31"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_30"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_29"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_28"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_15"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_14"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_13"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_1_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_33"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_32"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_31"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_30"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_29"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_28"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_15"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_14"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_13"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_0"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_WrAck" BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/ipif_RdAck" BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_2"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_8"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_7"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_6"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_5"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_4"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_awvalid_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_53"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_52"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_47"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_46"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_45"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_44"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_43"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_42"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_41"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_40"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_39"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_38"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_37"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_36"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_35"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_34"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_33"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_32"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_31"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_30"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_29"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_28"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_20"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_19"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_18"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_17"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_16"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_15"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_14"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_13"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_12"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_11"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_10"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_9"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_8"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_7"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_6"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_5"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_4"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_rlast_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_arready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cs_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0"
        BEL "axi_vdma_0/axi_vdma_0/I_RST_MODULE/hrd_resetn_i" BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_chnl_current_frame_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_chnl_current_frame_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_chnl_current_frame_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_chnl_current_frame_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_chnl_current_frame_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_chnl_current_frame_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_chnl_current_frame_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_chnl_current_frame_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_chnl_current_frame_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_chnl_current_frame_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_genlock_pair_frame_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_genlock_pair_frame_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_genlock_pair_frame_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_genlock_pair_frame_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_genlock_pair_frame_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_ip2axi_frame_store_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_ip2axi_frame_store_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_ip2axi_frame_store_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_ip2axi_frame_store_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_ip2axi_frame_store_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_ip2axi_frame_ptr_ref_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_ip2axi_frame_ptr_ref_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_ip2axi_frame_ptr_ref_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_ip2axi_frame_ptr_ref_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_ip2axi_frame_ptr_ref_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_ip2axi_frame_ptr_ref_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_ip2axi_frame_ptr_ref_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_ip2axi_frame_ptr_ref_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_ip2axi_frame_ptr_ref_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_ip2axi_frame_ptr_ref_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_ip2axi_frame_store_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_ip2axi_frame_store_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_ip2axi_frame_store_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_ip2axi_frame_store_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_ip2axi_frame_store_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_out_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wready_out_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awready_out_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wvalid"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/prepare_wrce_pulse_lite_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid_out_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/bvalid_out_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_arrived_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_arrived_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/prepare_wrce_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/lite_wr_addr_phase_finished_data_phase_started"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/write_has_started"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/read_has_started_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/lite_min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/lite_min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Mshreg_sig_arvalid_arrived_d4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Mshreg_prepare_wrce_pulse_lite_d4"
        BEL "SWs_8Bits/SWs_8Bits/ip2bus_data_i_D1_24" BEL
        "SWs_8Bits/SWs_8Bits/ip2bus_data_i_D1_25" BEL
        "SWs_8Bits/SWs_8Bits/ip2bus_data_i_D1_26" BEL
        "SWs_8Bits/SWs_8Bits/ip2bus_data_i_D1_27" BEL
        "SWs_8Bits/SWs_8Bits/ip2bus_data_i_D1_28" BEL
        "SWs_8Bits/SWs_8Bits/ip2bus_data_i_D1_29" BEL
        "SWs_8Bits/SWs_8Bits/ip2bus_data_i_D1_30" BEL
        "SWs_8Bits/SWs_8Bits/ip2bus_data_i_D1_31" BEL
        "SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_xferAck_Reg" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/iGPIO_xferAck" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_0" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_1" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_2" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_3" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_4" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_5" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_6" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_7" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_0" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_1" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_2" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_3" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_4" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_5" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_6" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_7" BEL
        "SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL "SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1" BEL
        "SWs_8Bits/SWs_8Bits/ip2bus_rdack_i_D1" BEL
        "SWs_8Bits/SWs_8Bits/bus2ip_reset" BEL
        "SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL "SWs_8Bits/SWs_8Bits/gpio_core_1/GPIO_DBus_i_31" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/GPIO_DBus_i_29" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/GPIO_DBus_i_28" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/GPIO_DBus_i_30" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/GPIO_DBus_i_27" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/GPIO_DBus_i_26" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/GPIO_DBus_i_24" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/GPIO_DBus_i_25" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_0" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_In_0" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_1" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_In_1" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_2" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_In_2" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_3" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_In_3" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_4" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_In_4" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_5" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_In_5" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_6" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_In_6" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_7" BEL
        "SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_In_7" BEL
        "LEDs_8Bits/LEDs_8Bits/ip2bus_data_i_D1_24" BEL
        "LEDs_8Bits/LEDs_8Bits/ip2bus_data_i_D1_25" BEL
        "LEDs_8Bits/LEDs_8Bits/ip2bus_data_i_D1_26" BEL
        "LEDs_8Bits/LEDs_8Bits/ip2bus_data_i_D1_27" BEL
        "LEDs_8Bits/LEDs_8Bits/ip2bus_data_i_D1_28" BEL
        "LEDs_8Bits/LEDs_8Bits/ip2bus_data_i_D1_29" BEL
        "LEDs_8Bits/LEDs_8Bits/ip2bus_data_i_D1_30" BEL
        "LEDs_8Bits/LEDs_8Bits/ip2bus_data_i_D1_31" BEL
        "LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_xferAck_Reg" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/iGPIO_xferAck" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_0" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_1" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_2" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_3" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_4" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_5" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_6" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_7" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_0" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_1" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_2" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_3" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_4" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_5" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_6" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_7" BEL
        "LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL "LEDs_8Bits/LEDs_8Bits/ip2bus_wrack_i_D1" BEL
        "LEDs_8Bits/LEDs_8Bits/ip2bus_rdack_i_D1" BEL
        "LEDs_8Bits/LEDs_8Bits/bus2ip_reset" BEL
        "LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL "LEDs_8Bits/LEDs_8Bits/gpio_core_1/GPIO_DBus_i_31" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/GPIO_DBus_i_29" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/GPIO_DBus_i_28" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/GPIO_DBus_i_30" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/GPIO_DBus_i_27" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/GPIO_DBus_i_26" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/GPIO_DBus_i_24" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/GPIO_DBus_i_25" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_0" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In_0" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_1" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In_1" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_2" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In_2" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_3" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In_3" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_4" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In_4" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_5" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In_5" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_6" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In_6" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_7" BEL
        "LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In_7" BEL
        "BTNs_5Bits/BTNs_5Bits/ip2bus_data_i_D1_27" BEL
        "BTNs_5Bits/BTNs_5Bits/ip2bus_data_i_D1_28" BEL
        "BTNs_5Bits/BTNs_5Bits/ip2bus_data_i_D1_29" BEL
        "BTNs_5Bits/BTNs_5Bits/ip2bus_data_i_D1_30" BEL
        "BTNs_5Bits/BTNs_5Bits/ip2bus_data_i_D1_31" BEL
        "BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL "BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_xferAck_Reg" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/iGPIO_xferAck" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_OE_0" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_OE_1" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_OE_2" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_OE_3" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_OE_4" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_Data_Out_0" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_Data_Out_1" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_Data_Out_2" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_Data_Out_3" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_Data_Out_4" BEL
        "BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL "BTNs_5Bits/BTNs_5Bits/ip2bus_wrack_i_D1" BEL
        "BTNs_5Bits/BTNs_5Bits/ip2bus_rdack_i_D1" BEL
        "BTNs_5Bits/BTNs_5Bits/bus2ip_reset" BEL
        "BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL "BTNs_5Bits/BTNs_5Bits/gpio_core_1/GPIO_DBus_i_31" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/GPIO_DBus_i_30" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/GPIO_DBus_i_29" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/GPIO_DBus_i_28" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/GPIO_DBus_i_27" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/Mshreg_gpio_Data_In_2" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_Data_In_2" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/Mshreg_gpio_Data_In_0" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_Data_In_0" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/Mshreg_gpio_Data_In_1" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_Data_In_1" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/Mshreg_gpio_Data_In_3" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_Data_In_3" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/Mshreg_gpio_Data_In_4" BEL
        "BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_Data_In_4" BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/Rc_fifo_rd_d" BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/Rc_fifo_wr_d" BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/Tx_fifo_wr_d" BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/Tx_fifo_rd_d" BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_6"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_5"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_0"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_6"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_5"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_0"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/irpt_wrack_d1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_34"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_33"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_32"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_31"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_30"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_29"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_28"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_27"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_25"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_24"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_21"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_0"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_6"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/ro_prev_i"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/msms_d1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_9"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_8"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_6"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_5"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_0"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_9"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_8"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_6"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_5"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_0"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_9"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_8"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_6"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_5"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_0"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_9"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_8"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_6"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_5"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_0"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_9"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_8"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_6"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_5"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_0"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_9"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_8"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_6"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_5"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_0"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_9"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_8"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_6"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_5"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_0"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_9"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_8"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_6"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_5"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_0"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/cr_i_0"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/cr_i_1"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/cr_i_2"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/cr_i_3"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/cr_i_4"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/cr_i_5"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/cr_i_6"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/cr_i_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/adr_i_0"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/adr_i_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/adr_i_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/adr_i_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/adr_i_4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/adr_i_5"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/adr_i_6"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_5"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_6"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/new_rcv_dta_d1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/Rc_fifo_rd"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/sr_i_0"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/sr_i_1"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/sr_i_2"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/sr_i_3"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/sr_i_4"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/sr_i_5"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/sr_i_6"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/sr_i_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/Tx_fifo_wr"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/state_FSM_FFd1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/state_FSM_FFd2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_0"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_5"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_6"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_8"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_9"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/state_FSM_FFd3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_0"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_5"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_6"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_8"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_9"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/BITCNT/q_int_0"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/BITCNT/q_int_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/BITCNT/q_int_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/BITCNT/q_int_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/master_sda"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/slave_sda"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/al_i" BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/AckDataState"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/dtc_i_d2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/scl_f_edg_d3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/bus_busy_d1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/gen_stop_d1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_6"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_5"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_0"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/dtc_i_d1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/scl_f_edg_d2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/shift_reg_ld_d1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/scl_f_edg_d1"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/msms_d2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/tx_under_prev_d1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/scl_cout_reg"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/rsta_d1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/bit_cnt_en"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/shift_reg_ld"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/new_rcv_dta_i"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/shift_reg_en"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/EarlyAckDataState"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/msms_d1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/ro_prev_d1"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/dtre_d1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/scl_rin_d1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/sda_rin_d1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_6"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_5"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_0"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_6"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_5"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_0"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/READ_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/READ_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/READ_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/READ_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/READ_FIFO_I/Data_Exists_DFF"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/WRITE_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/WRITE_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/WRITE_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/WRITE_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/WRITE_FIFO_I/Data_Exists_DFF"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_0"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_3"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_4"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_5"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_6"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_7"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/DYN_MASTER_I/callingReadAccess"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/DYN_MASTER_I/ackDataState_d1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/DYN_MASTER_I/rxCntDone"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[2].RST_FLOPS"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[1].RST_FLOPS"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[0].RST_FLOPS"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/Tx_fifo_rd"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/msms_set_i"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/gen_stop"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/bus_busy"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/al_prevent"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/gen_start"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/abgc_i"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/sda_setup"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/tx_under_prev_i"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/DYN_MASTER_I/firstDynStartSeen"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/gpo_i_31"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/sda_cout_reg"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/srw_i"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/master_slave"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/txer_edge"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/txer_i"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/stop_scl_reg"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/msms_rst_i"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/sda_sample"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/aas_i"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/dtc_i"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/arb_lost"
        BEL "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/sm_stop"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/REG_INTERFACE_I/Rc_fifo_wr"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/i2c_header_en"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/EarlyAckHdr"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/scl_rising_edge"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/scl_falling_edge"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/detect_stop"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/rdy_new_xmt_i"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/IIC_CONTROL_I/detect_start"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/FILTER_I/SCL_DEBOUNCE/Mshreg_Noisy_d2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/FILTER_I/SCL_DEBOUNCE/Noisy_d2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/Mshreg_Noisy_d2"
        BEL
        "fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/Noisy_d2"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_32"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_31"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_30"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_29"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_28"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_27"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_25"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_24"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_21"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_14"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_13"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_1"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/clk_count_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/prescaler/out_clk" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/control_reg_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_29_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_28_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_27_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_26_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_25_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_24_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_23_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_22_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_21_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_20_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_19_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_18_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_16_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_15_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_17_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_14_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_13_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_12_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_11_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_10_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_9_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_8_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_7_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_6_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_5_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_4_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_3_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_2_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_1_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/top_reg_0" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_31" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_30" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_29" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_28" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_27" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_26" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_25" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_24" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_23" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_22" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_21" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_20" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_19" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_18" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_17" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_16" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_15" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_14" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_13" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_12" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_11" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_10" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_9" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_8" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_7" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_6" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_5" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_4" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_3" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_2" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_1" BEL
        "led_pwm_0/led_pwm_0/USER_LOGIC_I/duty_cycle_reg_0_0" BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL "led_pwm_0/led_pwm_0/SOFT_RESET_I/FF_WRACK" BEL
        "led_pwm_0/led_pwm_0/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS" BEL
        "led_pwm_0/led_pwm_0/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS" BEL
        "led_pwm_0/led_pwm_0/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS" BEL
        "led_pwm_0/led_pwm_0/SOFT_RESET_I/RESET_FLOPS[4].RST_FLOPS" BEL
        "led_pwm_0/led_pwm_0/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS" BEL
        "led_pwm_0/led_pwm_0/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS" BEL
        "led_pwm_0/led_pwm_0/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS" BEL
        "led_pwm_0/led_pwm_0/SOFT_RESET_I/RESET_FLOPS[0].RST_FLOPS" BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1"
        BEL "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst" BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "led_pwm_0/led_pwm_0/SOFT_RESET_I/sw_rst_cond_d1" BEL
        "led_pwm_0/led_pwm_0/SOFT_RESET_I/reset_trig" BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_29_1"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_32_1"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11_1"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15_1"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_31_1"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_30_1"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16_1"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3"
        BEL
        "led_pwm_0/led_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22_1"
        PIN "processing_system7_0/processing_system7_0/PS7_i_pins<358>";
TIMEGRP v_tc_vid_in_0_async_clock_conv_FFDEST = BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_33"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_32"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_31"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_30"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_29"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_28"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_15"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_14"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_13"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_0";
TIMEGRP v_tc_vid_in_0_vid_async_clock_conv_FFDEST = BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_44"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_43"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_42"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_41"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_39"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_38"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_37"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_36"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_35"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_34"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_31"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_30"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_29"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_28"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_27"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_26"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_25"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_24"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_23"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_22"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_21"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_20"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_19"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_18"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_17"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_16"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_15"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_14"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_13"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_12"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_11"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_10"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_9"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_8"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_7"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_6"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_5"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_4"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_3"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_2"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_1"
        BEL
        "v_tc_vid_in_0/v_tc_vid_in_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_0";
TIMEGRP v_tc_vid_out_0_async_clock_conv_FFDEST = BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_33"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_32"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_31"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_30"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_29"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_28"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_15"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_14"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_13"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_0_0";
TIMEGRP v_tc_vid_out_0_vid_async_clock_conv_FFDEST = BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_44"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_43"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_42"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_41"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_39"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_38"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_37"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_36"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_35"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_34"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_31"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_30"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_29"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_28"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_27"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_26"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_25"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_24"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_23"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_22"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_21"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_20"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_19"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_18"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_17"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_16"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_15"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_14"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_13"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_12"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_11"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_10"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_9"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_8"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_7"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_6"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_5"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_4"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_3"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_2"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_1"
        BEL
        "v_tc_vid_out_0/v_tc_vid_out_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_0";
TIMEGRP axi4lite_0_reset_resync = BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0";
TIMEGRP axi_interconnect_1_reset_resync = BEL
        "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0";
TIMEGRP TNM_axi_vdma_0_cdc_from = BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from";
TIMEGRP TNM_axi_vdma_0_cdc_to = BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to";
TIMEGRP TNM_axi_vdma_0_cdc_tig_v = BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_chnl_current_frame_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_chnl_current_frame_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_chnl_current_frame_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_chnl_current_frame_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_chnl_current_frame_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_chnl_current_frame_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_chnl_current_frame_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_chnl_current_frame_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_chnl_current_frame_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_chnl_current_frame_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_hsize_at_uf_err_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_genlock_pair_frame_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_genlock_pair_frame_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_genlock_pair_frame_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_genlock_pair_frame_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_genlock_pair_frame_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_ip2axi_frame_store_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_ip2axi_frame_store_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_ip2axi_frame_store_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_ip2axi_frame_store_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_ip2axi_frame_store_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_ip2axi_frame_ptr_ref_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_ip2axi_frame_ptr_ref_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_ip2axi_frame_ptr_ref_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_ip2axi_frame_ptr_ref_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_ip2axi_frame_ptr_ref_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s2mm_capture_dm_done_vsize_counter_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_ip2axi_frame_ptr_ref_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_ip2axi_frame_ptr_ref_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_ip2axi_frame_ptr_ref_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_ip2axi_frame_ptr_ref_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_ip2axi_frame_ptr_ref_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_ip2axi_frame_store_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_ip2axi_frame_store_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_ip2axi_frame_store_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_ip2axi_frame_store_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/mm2s_ip2axi_frame_store_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_s2mm_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_s2mm_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_s2mm_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_s2mm_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_s2mm_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_s2mm_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_mm2s_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_mm2s_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_mm2s_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_mm2s_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_mm2s_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_mm2s_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_s2mm_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_s2mm_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_s2mm_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_s2mm_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_s2mm_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_s2mm_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_s2mm_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_s2mm_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/frame_ptr_out_d1_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/frame_ptr_out_d1_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/frame_ptr_out_d1_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/othrchnl_frame_ptr_in_d1_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/othrchnl_frame_ptr_in_d1_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/othrchnl_frame_ptr_in_d1_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/data_count_ae_threshold_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.fsync_src_select_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.fsync_src_select_cdc_tig_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/crnt_vsize_cdc_tig_0";
TIMEGRP axi4lite_0_reset_source = FFS(*) PADS(*);
TIMEGRP axi_interconnect_1_reset_source = FFS(*) PADS(*);
PATH TS_axi_vdma_0_cdc_tig_v_path = TO TIMEGRP "TNM_axi_vdma_0_cdc_tig_v";
PATH "TS_axi_vdma_0_cdc_tig_v_path" TIG;
PATH TS_axi_vdma_0_cdc_from_2_cdc_to_path = FROM TIMEGRP
        "TNM_axi_vdma_0_cdc_from" TO TIMEGRP "TNM_axi_vdma_0_cdc_to";
PATH "TS_axi_vdma_0_cdc_from_2_cdc_to_path" TIG;
PATH TS_axi_interconnect_1_reset_resync_path = FROM TIMEGRP
        "axi_interconnect_1_reset_source" TO TIMEGRP
        "axi_interconnect_1_reset_resync";
PATH "TS_axi_interconnect_1_reset_resync_path" TIG;
PATH TS_axi4lite_0_reset_resync_path = FROM TIMEGRP "axi4lite_0_reset_source"
        TO TIMEGRP "axi4lite_0_reset_resync";
PATH "TS_axi4lite_0_reset_resync_path" TIG;
TIMEGRP "FFS" = FFS(*);
TS_v_tc_vid_out_0_async_clock_conv = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP
        "v_tc_vid_out_0_async_clock_conv_FFDEST" 10 ns DATAPATHONLY;
TS_v_tc_vid_out_0_vid_async_clock_conv = MAXDELAY FROM TIMEGRP "FFS" TO
        TIMEGRP "v_tc_vid_out_0_vid_async_clock_conv_FFDEST" 6.734 ns
        DATAPATHONLY;
TS_v_tc_vid_in_0_async_clock_conv = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP
        "v_tc_vid_in_0_async_clock_conv_FFDEST" 10 ns DATAPATHONLY;
TS_v_tc_vid_in_0_vid_async_clock_conv = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP
        "v_tc_vid_in_0_vid_async_clock_conv_FFDEST" 2 ns DATAPATHONLY;
TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 142.857 MHz HIGH 50%;
TS_vout_clk = PERIOD TIMEGRP "vout_clk" 148.5 MHz HIGH 50%;
TS_hdmii_clk = PERIOD TIMEGRP "hdmii_clk" 148.5 MHz HIGH 50%;
SCHEMATIC END;

