// Jagadeesh Vasudevamurthy dist_mem_gen_sin_X99.v
// Please do not remove the header
// Char array passed is as follows
//--------------------------------------
//0:00000 0000000000
//1:00001 0000011011
//2:00010 0000110110
//3:00011 0001010000
//4:00100 0001101010
//5:00101 0010000101
//6:00110 0010011110
//7:00111 0010110111
//8:01000 0011010000
//9:01001 0011101000
//10:01010 0100000000
//11:01011 0100010111
//12:01100 0100101101
//13:01101 0101000010
//14:01110 0101010111
//15:01111 0101101010
//16:10000 0101111100
//17:10001 0110001110
//18:10010 0110011110
//19:10011 0110101101
//20:10100 0110111011
//21:10101 0111001000
//22:10110 0111010100
//23:10111 0111011110
//24:11000 0111100111
//25:11001 0111101111
//26:11010 0111110101
//27:11011 0111111010
//28:11100 0111111101
//29:11101 0111111111
//30:11110 1000000000
//31:11111 0111111111
// default NOT given
// Parallel mux
//--------------------------------------
// PLA starts now
module dist_mem_gen_sin_X99(a,o);
	input[4:0]  a;
	output reg[9:0]  o;
	always @(a)
	begin
		case(a)
			5'b00000: o = 10'b0000000000;
			5'b00001: o = 10'b0000011011;
			5'b00010: o = 10'b0000110110;
			5'b00011: o = 10'b0001010000;
			5'b00100: o = 10'b0001101010;
			5'b00101: o = 10'b0010000101;
			5'b00110: o = 10'b0010011110;
			5'b00111: o = 10'b0010110111;
			5'b01000: o = 10'b0011010000;
			5'b01001: o = 10'b0011101000;
			5'b01010: o = 10'b0100000000;
			5'b01011: o = 10'b0100010111;
			5'b01100: o = 10'b0100101101;
			5'b01101: o = 10'b0101000010;
			5'b01110: o = 10'b0101010111;
			5'b01111: o = 10'b0101101010;
			5'b10000: o = 10'b0101111100;
			5'b10001: o = 10'b0110001110;
			5'b10010: o = 10'b0110011110;
			5'b10011: o = 10'b0110101101;
			5'b10100: o = 10'b0110111011;
			5'b10101: o = 10'b0111001000;
			5'b10110: o = 10'b0111010100;
			5'b10111: o = 10'b0111011110;
			5'b11000: o = 10'b0111100111;
			5'b11001: o = 10'b0111101111;
			5'b11010: o = 10'b0111110101;
			5'b11011: o = 10'b0111111010;
			5'b11100: o = 10'b0111111101;
			5'b11101: o = 10'b0111111111;
			5'b11110: o = 10'b1000000000;
			5'b11111: o = 10'b0111111111;
// defaults of ALL_0 and ALL_X are never routine to input pla. ALL_X,ALL_1 are expanded by me. Output never has default
//			 Parallel mux
		endcase
	end
endmodule
