FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* iommu.h: Definitions for the sun5 IOMMU.
 *
 * Copyright (C) 1996, 1999, 2007 David S. Miller (davem@davemloft.net)
 */
#ifndef _SPARC64_IOMMU_H
#define _SPARC64_IOMMU_H

/* The format of an iopte in the page tables. */
#define IOPTE_VALID   0x8000000000000000UL
#define IOPTE_64K     0x2000000000000000UL
#define IOPTE_STBUF   0x1000000000000000UL
#define IOPTE_INTRA   0x0800000000000000UL
#define IOPTE_CONTEXT 0x07ff800000000000UL
#define IOPTE_PAGE    0x00007fffffffe000UL
#define IOPTE_CACHE   0x0000000000000010UL
#define IOPTE_WRITE   0x0000000000000002UL

#define IOMMU_NUM_CTXS	4096
#include <asm/iommu-common.h>

struct iommu_arena {
	unsigned long	*map;
	unsigned int	hint;
	unsigned int	limit;
};

#define ATU_64_SPACE_SIZE 0x800000000 /* 32G */

/* Data structures for SPARC ATU architecture */
struct atu_iotsb {
	void	*table;		/* IOTSB table base virtual addr*/
	u64	ra;		/* IOTSB table real addr */
	u64	dvma_size;	/* ranges[3].size or OS slected 32G size */
	u64	dvma_base;	/* ranges[3].base */
	u64	table_size;	/* IOTSB table size */
	u64	page_size;	/* IO PAGE size for IOTSB */
	u32	iotsb_num;	/* tsbnum is same as iotsb_handle */
};

struct atu_ranges {
	u64	base;
	u64	size;
};

struct atu {
	struct	atu_ranges	*ranges;
	struct	atu_iotsb	*iotsb;
	struct	iommu_map_table	tbl;
	u64			base;
	u64			size;
	u64			dma_addr_mask;
};
/* bench 19832.1.0 6c082504df27 */
/* bench 19832.1.1 6dfe5b2faa31 */
/* bench 19832.1.2 eb75b1bcfcee */
/* bench 19832.1.3 686f66897c12 */
/* bench 19832.1.4 6f7ccabccd01 */
/* bench 19832.1.5 79dbf3d43141 */
/* bench 19832.1.6 fd082baab20c */
/* bench 19832.1.7 1d3276b873ca */
struct iommu {
	struct iommu_map_table	tbl;
	struct atu		*atu;
	spinlock_t		lock;
	u32			dma_addr_mask;
	iopte_t			*page_table;
	unsigned long		iommu_control;
	unsigned long		iommu_tsbbase;
	unsigned long		iommu_flush;
	unsigned long		iommu_flushinv;
	unsigned long		iommu_tags;
	unsigned long		iommu_ctxflush;
	unsigned long		write_complete_reg;
	unsigned long		dummy_page;
	unsigned long		dummy_page_pa;
	unsigned long		ctx_lowest_free;
	DECLARE_BITMAP(ctx_bitmap, IOMMU_NUM_CTXS);
};

struct strbuf {
	int			strbuf_enabled;
	unsigned long		strbuf_control;
	unsigned long		strbuf_pflush;
	unsigned long		strbuf_fsync;
	unsigned long		strbuf_err_stat;
/* bench 9464.0.0 9ac9610c013b */
/* bench 9464.0.1 e60e9c96b050 */
/* bench 9464.0.2 35bb85b18a84 */
/* bench 9464.0.3 9d5081655352 */
/* bench 9464.0.4 4f24606e0602 */
/* bench 9464.0.5 e1a553b779f8 */
/* bench 9464.0.6 e81de8872011 */
/* bench 9464.0.7 474114694046 */
/* bench 9464.0.8 b91d5f98b491 */
/* bench 9464.0.9 c5dc31d9c55b */
	unsigned long		strbuf_line_diag;
	unsigned long		strbuf_ctxflush;
	unsigned long		strbuf_ctxmatch_base;
	unsigned long		strbuf_flushflag_pa;
	volatile unsigned long *strbuf_flushflag;
	volatile unsigned long	__flushflag_buf[(64+(64-1)) / sizeof(long)];
};

int iommu_table_init(struct iommu *iommu, int tsbsize,
		     u32 dma_offset, u32 dma_addr_mask,
		     int numa_node);
/* bench 3111.1.0 d5dd1bfb541a */
/* bench 3111.1.1 e22c3170b754 */
/* bench 3111.1.2 7dd8164047af */
/* bench 3111.1.3 e8155960da50 */
/* bench 3111.1.4 53eb7adc4b07 */
/* bench 3111.1.5 ce554eddda7c */
/* bench 3111.1.6 f492fdbebd77 */
/* bench 3111.1.7 35cfcf464ec7 */
/* bench 3111.1.8 0867c29a6ccb */
/* bench 3111.1.9 cf52975dee07 */
/* bench 3111.1.10 d625297d8cdc */

#endif /* !(_SPARC64_IOMMU_H) */
