// Seed: 3672712286
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    input wire id_3,
    output supply1 id_4
    , id_11,
    input wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    input supply1 id_8
    , id_12,
    input wire id_9
);
  logic [7:0] id_13 = id_13;
  uwire id_14 = 1'b0;
  assign id_12 = id_9;
  wire id_15, id_16;
  assign id_14 = id_13[1];
  uwire id_17 = 1;
endmodule
module module_1 (
    output logic id_0,
    output tri1  id_1,
    output wire  id_2,
    input  uwire id_3,
    input  tri1  id_4
);
  module_0(
      id_3, id_3, id_2, id_3, id_2, id_3, id_3, id_4, id_3, id_4
  );
  supply0 id_6;
  wire id_7;
  final begin
    id_0 <= 1 != id_6;
  end
endmodule
