TimeQuest Timing Analyzer report for L11P2
Mon Nov 21 18:04:05 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'y.s3'
 12. Slow Model Setup: 'Clock'
 13. Slow Model Setup: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'
 14. Slow Model Hold: 'Clock'
 15. Slow Model Hold: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'
 16. Slow Model Hold: 'y.s3'
 17. Slow Model Minimum Pulse Width: 'Clock'
 18. Slow Model Minimum Pulse Width: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'
 19. Slow Model Minimum Pulse Width: 'y.s3'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'y.s3'
 30. Fast Model Setup: 'Clock'
 31. Fast Model Setup: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'
 32. Fast Model Hold: 'Clock'
 33. Fast Model Hold: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'
 34. Fast Model Hold: 'y.s3'
 35. Fast Model Minimum Pulse Width: 'Clock'
 36. Fast Model Minimum Pulse Width: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'
 37. Fast Model Minimum Pulse Width: 'y.s3'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; L11P2                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------+
; Clock Name                                                                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                        ;
+--------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------+
; Clock                                                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock }                                                                                      ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] } ;
; y.s3                                                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { y.s3 }                                                                                       ;
+--------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 258.93 MHz ; 195.01 MHz      ; Clock      ; limit due to high minimum pulse width violation (tch) ;
; 456.2 MHz  ; 456.2 MHz       ; y.s3       ;                                                       ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                            ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; y.s3                                                                                       ; -7.228 ; -37.765       ;
; Clock                                                                                      ; -6.305 ; -71.340       ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.544 ; -1.956        ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                             ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; -1.726 ; -2.657        ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -1.241 ; -11.224       ;
; y.s3                                                                                       ; 0.325  ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                              ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; -2.064 ; -160.313      ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500  ; 0.000         ;
; y.s3                                                                                       ; 0.500  ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'y.s3'                                                                                                                                                          ;
+--------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -7.228 ; min[3]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -3.573     ; 3.001      ;
; -7.148 ; min[3]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -3.570     ; 2.924      ;
; -7.140 ; min[0]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -3.729     ; 2.899      ;
; -7.122 ; min[0]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -3.569     ; 2.899      ;
; -7.076 ; min[4]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -3.254     ; 3.168      ;
; -7.042 ; min[0]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -3.566     ; 2.822      ;
; -6.953 ; min[2]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -3.417     ; 3.024      ;
; -6.935 ; min[2]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -3.257     ; 3.024      ;
; -6.893 ; min[3]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -3.733     ; 2.648      ;
; -6.855 ; min[2]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -3.254     ; 2.947      ;
; -6.644 ; min[4]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -3.251     ; 2.739      ;
; -6.616 ; min[5]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -3.574     ; 2.388      ;
; -6.582 ; max[4]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -3.567     ; 2.861      ;
; -6.464 ; min[1]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -3.377     ; 2.575      ;
; -6.451 ; max[2]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -3.755     ; 2.684      ;
; -6.446 ; min[1]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -3.217     ; 2.575      ;
; -6.433 ; max[2]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -3.595     ; 2.684      ;
; -6.366 ; min[1]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -3.214     ; 2.498      ;
; -6.353 ; max[2]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -3.592     ; 2.607      ;
; -6.333 ; max[3]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -3.566     ; 2.613      ;
; -6.310 ; min[0]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -3.565     ; 2.444      ;
; -6.276 ; max[1]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -3.713     ; 2.551      ;
; -6.258 ; max[1]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -3.553     ; 2.551      ;
; -6.253 ; max[3]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -3.563     ; 2.536      ;
; -6.236 ; min[0]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -3.569     ; 2.017      ;
; -6.178 ; max[1]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -3.550     ; 2.474      ;
; -6.151 ; max[4]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -3.564     ; 2.433      ;
; -6.030 ; max[0]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -3.398     ; 2.620      ;
; -6.012 ; max[0]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -3.238     ; 2.620      ;
; -5.994 ; max[3]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -3.726     ; 2.256      ;
; -5.932 ; max[0]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -3.235     ; 2.543      ;
; -5.771 ; min[2]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -3.253     ; 2.217      ;
; -5.660 ; max[5]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -3.389     ; 2.117      ;
; -5.634 ; min[1]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -3.213     ; 2.120      ;
; -5.446 ; max[1]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -3.549     ; 2.096      ;
; -5.270 ; max[2]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -3.591     ; 1.878      ;
; -5.207 ; min[1]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -3.217     ; 1.340      ;
; -5.200 ; max[0]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -3.234     ; 2.165      ;
; -5.126 ; max[0]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -3.238     ; 1.738      ;
; -5.015 ; max[1]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -3.553     ; 1.312      ;
; -1.192 ; sum[1]    ; guess[0] ; y.s3                                                                                       ; y.s3        ; 1.000        ; -0.002     ; 1.032      ;
; -0.684 ; sum[5]    ; guess[4] ; y.s3                                                                                       ; y.s3        ; 1.000        ; 0.005      ; 0.489      ;
; -0.671 ; sum[2]    ; guess[1] ; y.s3                                                                                       ; y.s3        ; 1.000        ; -0.002     ; 0.480      ;
; -0.640 ; sum[4]    ; guess[3] ; y.s3                                                                                       ; y.s3        ; 1.000        ; 0.002      ; 0.489      ;
; -0.516 ; sum[3]    ; guess[2] ; y.s3                                                                                       ; y.s3        ; 1.000        ; 0.165      ; 0.490      ;
+--------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                            ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -6.305 ; max[1]                                                                                                              ; y.s3                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -4.214     ; 2.629      ;
; -6.304 ; max[1]                                                                                                              ; y.s6                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -4.214     ; 2.628      ;
; -6.210 ; max[2]                                                                                                              ; y.s3                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -4.256     ; 2.492      ;
; -6.209 ; max[2]                                                                                                              ; y.s6                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -4.256     ; 2.491      ;
; -5.961 ; max[0]                                                                                                              ; y.s3                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -3.899     ; 2.600      ;
; -5.960 ; max[0]                                                                                                              ; y.s6                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -3.899     ; 2.599      ;
; -5.904 ; min[0]                                                                                                              ; y.s3                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -4.230     ; 2.712      ;
; -5.903 ; min[0]                                                                                                              ; y.s6                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -4.230     ; 2.711      ;
; -5.888 ; min[3]                                                                                                              ; y.s3                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -4.234     ; 2.692      ;
; -5.887 ; min[3]                                                                                                              ; y.s6                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -4.234     ; 2.691      ;
; -5.819 ; max[3]                                                                                                              ; y.s3                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -4.227     ; 2.130      ;
; -5.818 ; max[3]                                                                                                              ; y.s6                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -4.227     ; 2.129      ;
; -5.735 ; max[4]                                                                                                              ; y.s3                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -4.228     ; 2.045      ;
; -5.734 ; max[4]                                                                                                              ; y.s6                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -4.228     ; 2.044      ;
; -5.725 ; min[2]                                                                                                              ; y.s3                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -3.918     ; 2.845      ;
; -5.724 ; min[2]                                                                                                              ; y.s6                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -3.918     ; 2.844      ;
; -5.686 ; min[5]                                                                                                              ; y.s3                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -4.235     ; 2.489      ;
; -5.685 ; min[5]                                                                                                              ; y.s6                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -4.235     ; 2.488      ;
; -5.652 ; max[5]                                                                                                              ; y.s3                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -4.050     ; 2.140      ;
; -5.651 ; max[5]                                                                                                              ; y.s6                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -4.050     ; 2.139      ;
; -5.521 ; min[4]                                                                                                              ; y.s3                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -3.915     ; 2.644      ;
; -5.520 ; min[4]                                                                                                              ; y.s6                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -3.915     ; 2.643      ;
; -5.411 ; min[1]                                                                                                              ; y.s3                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -3.878     ; 2.571      ;
; -5.410 ; min[1]                                                                                                              ; y.s6                                                                                                               ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -3.878     ; 2.570      ;
; -2.862 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; y.s4                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.961     ; 2.939      ;
; -2.764 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; y.s4                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.961     ; 2.841      ;
; -2.625 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; y.s4                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.961     ; 2.702      ;
; -2.571 ; regne:loaddata|Q[6]                                                                                                 ; y.s4                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.553     ; 3.056      ;
; -2.570 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; y.s4                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.961     ; 2.647      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.472 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; y.s4                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.961     ; 2.549      ;
; -2.470 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; y.s4                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.961     ; 2.547      ;
; -2.425 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; y.s4                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.961     ; 2.502      ;
; -2.367 ; regne:loaddata|Q[7]                                                                                                 ; y.s4                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.553     ; 2.852      ;
; -2.336 ; regne:loaddata|Q[3]                                                                                                 ; y.s4                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.553     ; 2.821      ;
; -2.076 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg0  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock                                                                                      ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg1  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock                                                                                      ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg2  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock                                                                                      ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg3  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock                                                                                      ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg4  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock                                                                                      ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg5  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock                                                                                      ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg6  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock                                                                                      ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock                                                                                      ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.067 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; y.s5                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.169     ; 2.936      ;
; -1.970 ; y.s5                                                                                                                ; y.s3                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.804     ; 2.204      ;
; -1.969 ; y.s5                                                                                                                ; y.s6                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.804     ; 2.203      ;
; -1.969 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; y.s5                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.169     ; 2.838      ;
; -1.953 ; regne:loaddata|Q[1]                                                                                                 ; y.s4                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.553     ; 2.438      ;
; -1.948 ; regne:loaddata|Q[2]                                                                                                 ; y.s4                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.553     ; 2.433      ;
; -1.934 ; regne:loaddata|Q[0]                                                                                                 ; y.s4                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.553     ; 2.419      ;
; -1.916 ; regne:loaddata|Q[4]                                                                                                 ; y.s4                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.553     ; 2.401      ;
; -1.830 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; y.s5                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.169     ; 2.699      ;
; -1.776 ; regne:loaddata|Q[6]                                                                                                 ; y.s5                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; 0.239      ; 3.053      ;
; -1.775 ; regne:loaddata|Q[5]                                                                                                 ; y.s4                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.553     ; 2.260      ;
; -1.775 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; y.s5                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.169     ; 2.644      ;
; -1.768 ; y.s6                                                                                                                ; y.s6                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; 0.000      ; 2.806      ;
; -1.679 ; y.s2                                                                                                                ; y.s3                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.804     ; 1.913      ;
; -1.677 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; y.s5                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.169     ; 2.546      ;
; -1.675 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; y.s5                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.169     ; 2.544      ;
; -1.630 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; y.s5                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; -0.169     ; 2.499      ;
; -1.572 ; regne:loaddata|Q[7]                                                                                                 ; y.s5                                                                                                               ; Clock                                                                                      ; Clock       ; 1.000        ; 0.239      ; 2.849      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'                                                                    ;
+--------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.544 ; guess[0]  ; min[0]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.571      ; 3.277      ;
; -0.521 ; guess[1]  ; min[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.252      ; 3.259      ;
; -0.428 ; guess[0]  ; min[1]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.219      ; 3.101      ;
; -0.333 ; guess[1]  ; min[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.572      ; 3.044      ;
; -0.322 ; guess[1]  ; min[1]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.215      ; 2.991      ;
; -0.275 ; guess[0]  ; min[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.256      ; 3.017      ;
; -0.220 ; guess[2]  ; min[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.249      ; 2.955      ;
; -0.105 ; guess[1]  ; min[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.255      ; 2.856      ;
; -0.104 ; guess[3]  ; min[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.249      ; 2.839      ;
; -0.087 ; guess[0]  ; min[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.576      ; 2.802      ;
; -0.032 ; guess[2]  ; min[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.569      ; 2.740      ;
; -0.025 ; y.s5      ; max[4]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.424      ; 2.583      ;
; 0.014  ; guess[1]  ; min[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.571      ; 2.930      ;
; 0.057  ; guess[1]  ; max[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.565      ; 3.142      ;
; 0.084  ; guess[3]  ; min[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.569      ; 2.624      ;
; 0.122  ; guess[1]  ; max[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.387      ; 3.110      ;
; 0.141  ; guess[0]  ; min[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.259      ; 2.614      ;
; 0.142  ; y.s5      ; max[2]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.452      ; 2.789      ;
; 0.144  ; guess[0]  ; max[1]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.555      ; 3.052      ;
; 0.177  ; guess[1]  ; max[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.564      ; 3.254      ;
; 0.252  ; guess[4]  ; min[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.569      ; 2.456      ;
; 0.259  ; guess[0]  ; max[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.569      ; 2.944      ;
; 0.260  ; guess[0]  ; min[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.575      ; 2.688      ;
; 0.315  ; guess[2]  ; min[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.568      ; 2.626      ;
; 0.324  ; guess[0]  ; max[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.391      ; 2.912      ;
; 0.324  ; guess[1]  ; max[1]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.551      ; 2.868      ;
; 0.352  ; y.s5      ; max[0]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.095      ; 2.431      ;
; 0.361  ; y.s5      ; max[3]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.423      ; 2.429      ;
; 0.361  ; guess[1]  ; max[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.593      ; 3.211      ;
; 0.373  ; guess[2]  ; max[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.562      ; 2.823      ;
; 0.375  ; y.s5      ; max[5]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.246      ; 2.216      ;
; 0.379  ; guess[0]  ; max[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.568      ; 3.056      ;
; 0.416  ; guess[4]  ; min[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.249      ; 2.319      ;
; 0.438  ; guess[2]  ; max[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.384      ; 2.791      ;
; 0.469  ; y.s5      ; max[1]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.410      ; 2.082      ;
; 0.493  ; guess[2]  ; max[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.561      ; 2.935      ;
; 0.494  ; guess[3]  ; max[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.562      ; 2.702      ;
; 0.549  ; guess[2]  ; min[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.252      ; 2.199      ;
; 0.559  ; guess[3]  ; max[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.384      ; 2.670      ;
; 0.563  ; guess[0]  ; max[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.597      ; 3.013      ;
; 0.590  ; guess[4]  ; max[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.384      ; 2.639      ;
; 0.614  ; y.s5      ; min[2]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.114      ; 2.496      ;
; 0.722  ; y.s5      ; min[5]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.431      ; 2.348      ;
; 0.738  ; y.s5      ; min[4]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.111      ; 2.359      ;
; 0.743  ; guess[0]  ; max[0]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.240      ; 2.685      ;
; 0.783  ; y.s5      ; min[1]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.074      ; 2.245      ;
; 0.790  ; guess[3]  ; min[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.568      ; 2.151      ;
; 0.840  ; y.s5      ; min[0]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.426      ; 2.248      ;
; 0.875  ; guess[4]  ; max[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.562      ; 2.321      ;
; 0.996  ; guess[3]  ; max[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.561      ; 2.432      ;
; 1.027  ; guess[2]  ; max[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.590      ; 2.542      ;
; 1.091  ; y.s5      ; min[3]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.430      ; 2.212      ;
+--------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.726 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; y.s5                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.000        ; 3.641      ; 2.435      ;
; -1.593 ; y.s3                                                                                                                ; y.s5                                                                                                                ; y.s3                                                                                       ; Clock       ; 0.000        ; 3.641      ; 2.611      ;
; -1.226 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; y.s5                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; -0.500       ; 3.641      ; 2.435      ;
; -1.093 ; y.s3                                                                                                                ; y.s5                                                                                                                ; y.s3                                                                                       ; Clock       ; -0.500       ; 3.641      ; 2.611      ;
; -0.931 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; y.s4                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.000        ; 2.849      ; 2.438      ;
; -0.802 ; y.s3                                                                                                                ; y.s4                                                                                                                ; y.s3                                                                                       ; Clock       ; 0.000        ; 2.849      ; 2.610      ;
; -0.431 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; y.s4                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; -0.500       ; 2.849      ; 2.438      ;
; -0.302 ; y.s3                                                                                                                ; y.s4                                                                                                                ; y.s3                                                                                       ; Clock       ; -0.500       ; 2.849      ; 2.610      ;
; 0.227  ; y.s1                                                                                                                ; y.s2                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.792      ; 1.305      ;
; 0.445  ; y.s4                                                                                                                ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.939  ; y.start                                                                                                             ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 1.225      ;
; 1.108  ; y.s4                                                                                                                ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 1.394      ;
; 1.128  ; guess[0]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; y.s3                                                                                       ; Clock       ; -0.500       ; 0.337      ; 1.215      ;
; 1.395  ; guess[4]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; y.s3                                                                                       ; Clock       ; -0.500       ; 0.330      ; 1.475      ;
; 1.397  ; guess[3]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; y.s3                                                                                       ; Clock       ; -0.500       ; 0.330      ; 1.477      ;
; 1.407  ; guess[1]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; y.s3                                                                                       ; Clock       ; -0.500       ; 0.333      ; 1.490      ;
; 1.409  ; guess[2]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; y.s3                                                                                       ; Clock       ; -0.500       ; 0.330      ; 1.489      ;
; 1.526  ; y.s1                                                                                                                ; regne:loaddata|Q[0]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.553      ; 2.365      ;
; 1.526  ; y.s1                                                                                                                ; regne:loaddata|Q[1]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.553      ; 2.365      ;
; 1.526  ; y.s1                                                                                                                ; regne:loaddata|Q[5]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.553      ; 2.365      ;
; 1.526  ; y.s1                                                                                                                ; regne:loaddata|Q[4]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.553      ; 2.365      ;
; 1.526  ; y.s1                                                                                                                ; regne:loaddata|Q[2]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.553      ; 2.365      ;
; 1.526  ; y.s1                                                                                                                ; regne:loaddata|Q[3]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.553      ; 2.365      ;
; 1.526  ; y.s1                                                                                                                ; regne:loaddata|Q[7]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.553      ; 2.365      ;
; 1.526  ; y.s1                                                                                                                ; regne:loaddata|Q[6]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.553      ; 2.365      ;
; 1.642  ; guess[0]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; y.s3                                                                                       ; Clock       ; -0.500       ; -0.582     ; 0.810      ;
; 1.692  ; y.s1                                                                                                                ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 1.978      ;
; 1.732  ; regne:loaddata|Q[5]                                                                                                 ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.239      ; 2.257      ;
; 1.873  ; regne:loaddata|Q[4]                                                                                                 ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.239      ; 2.398      ;
; 1.891  ; regne:loaddata|Q[0]                                                                                                 ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.239      ; 2.416      ;
; 1.905  ; regne:loaddata|Q[2]                                                                                                 ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.239      ; 2.430      ;
; 1.910  ; regne:loaddata|Q[1]                                                                                                 ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.239      ; 2.435      ;
; 1.942  ; guess[4]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; y.s3                                                                                       ; Clock       ; -0.500       ; -0.589     ; 1.103      ;
; 1.946  ; guess[1]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; y.s3                                                                                       ; Clock       ; -0.500       ; -0.586     ; 1.110      ;
; 1.958  ; guess[3]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; y.s3                                                                                       ; Clock       ; -0.500       ; -0.589     ; 1.119      ;
; 1.960  ; guess[2]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; y.s3                                                                                       ; Clock       ; -0.500       ; -0.589     ; 1.121      ;
; 2.158  ; y.s6                                                                                                                ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.012      ; 2.456      ;
; 2.293  ; regne:loaddata|Q[3]                                                                                                 ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.239      ; 2.818      ;
; 2.324  ; regne:loaddata|Q[7]                                                                                                 ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.239      ; 2.849      ;
; 2.382  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.169     ; 2.499      ;
; 2.427  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.169     ; 2.544      ;
; 2.429  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.169     ; 2.546      ;
; 2.431  ; y.s2                                                                                                                ; y.s3                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.804     ; 1.913      ;
; 2.520  ; y.s6                                                                                                                ; y.s6                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 2.806      ;
; 2.527  ; regne:loaddata|Q[5]                                                                                                 ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.553     ; 2.260      ;
; 2.527  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.169     ; 2.644      ;
; 2.528  ; regne:loaddata|Q[6]                                                                                                 ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.239      ; 3.053      ;
; 2.582  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.169     ; 2.699      ;
; 2.668  ; regne:loaddata|Q[4]                                                                                                 ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.553     ; 2.401      ;
; 2.686  ; regne:loaddata|Q[0]                                                                                                 ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.553     ; 2.419      ;
; 2.700  ; regne:loaddata|Q[2]                                                                                                 ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.553     ; 2.433      ;
; 2.705  ; regne:loaddata|Q[1]                                                                                                 ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.553     ; 2.438      ;
; 2.721  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.169     ; 2.838      ;
; 2.721  ; y.s5                                                                                                                ; y.s6                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.804     ; 2.203      ;
; 2.722  ; y.s5                                                                                                                ; y.s3                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.804     ; 2.204      ;
; 2.786  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg0  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg1  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg2  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg3  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg4  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg5  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg6  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.819  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.169     ; 2.936      ;
; 3.088  ; regne:loaddata|Q[3]                                                                                                 ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.553     ; 2.821      ;
; 3.119  ; regne:loaddata|Q[7]                                                                                                 ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.553     ; 2.852      ;
; 3.177  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.961     ; 2.502      ;
; 3.222  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.961     ; 2.547      ;
; 3.224  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.961     ; 2.549      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'                                                                     ;
+--------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.241 ; guess[4]  ; max[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.562      ; 2.321      ;
; -1.218 ; y.s5      ; min[3]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.430      ; 2.212      ;
; -1.178 ; y.s5      ; min[0]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.426      ; 2.248      ;
; -1.129 ; guess[3]  ; max[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.561      ; 2.432      ;
; -1.083 ; y.s5      ; min[5]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.431      ; 2.348      ;
; -1.048 ; guess[2]  ; max[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.590      ; 2.542      ;
; -0.917 ; guess[3]  ; min[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.568      ; 2.151      ;
; -0.860 ; guess[3]  ; max[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.562      ; 2.702      ;
; -0.829 ; y.s5      ; min[1]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.074      ; 2.245      ;
; -0.828 ; y.s5      ; max[1]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.410      ; 2.082      ;
; -0.752 ; y.s5      ; min[4]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.111      ; 2.359      ;
; -0.745 ; guess[4]  ; max[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.384      ; 2.639      ;
; -0.739 ; guess[2]  ; max[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.562      ; 2.823      ;
; -0.714 ; guess[3]  ; max[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.384      ; 2.670      ;
; -0.683 ; guess[1]  ; max[1]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.551      ; 2.868      ;
; -0.626 ; guess[2]  ; max[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.561      ; 2.935      ;
; -0.625 ; guess[0]  ; max[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.569      ; 2.944      ;
; -0.618 ; y.s5      ; min[2]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.114      ; 2.496      ;
; -0.613 ; guess[4]  ; min[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.569      ; 2.456      ;
; -0.593 ; guess[2]  ; max[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.384      ; 2.791      ;
; -0.584 ; guess[0]  ; max[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.597      ; 3.013      ;
; -0.555 ; guess[0]  ; max[0]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.240      ; 2.685      ;
; -0.553 ; guess[2]  ; min[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.252      ; 2.199      ;
; -0.530 ; y.s5      ; max[5]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.246      ; 2.216      ;
; -0.512 ; guess[0]  ; max[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.568      ; 3.056      ;
; -0.503 ; guess[0]  ; max[1]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.555      ; 3.052      ;
; -0.494 ; y.s5      ; max[3]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.423      ; 2.429      ;
; -0.479 ; guess[0]  ; max[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.391      ; 2.912      ;
; -0.445 ; guess[3]  ; min[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.569      ; 2.624      ;
; -0.442 ; guess[2]  ; min[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.568      ; 2.626      ;
; -0.430 ; guess[4]  ; min[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.249      ; 2.319      ;
; -0.423 ; guess[1]  ; max[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.565      ; 3.142      ;
; -0.387 ; guess[0]  ; min[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.575      ; 2.688      ;
; -0.382 ; guess[1]  ; max[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.593      ; 3.211      ;
; -0.341 ; y.s5      ; max[4]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.424      ; 2.583      ;
; -0.329 ; guess[2]  ; min[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.569      ; 2.740      ;
; -0.310 ; guess[1]  ; max[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.564      ; 3.254      ;
; -0.277 ; guess[1]  ; max[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.387      ; 3.110      ;
; -0.274 ; guess[0]  ; min[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.576      ; 2.802      ;
; -0.164 ; y.s5      ; max[0]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.095      ; 2.431      ;
; -0.163 ; y.s5      ; max[2]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.452      ; 2.789      ;
; -0.145 ; guess[0]  ; min[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.259      ; 2.614      ;
; -0.141 ; guess[1]  ; min[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.571      ; 2.930      ;
; -0.028 ; guess[1]  ; min[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.572      ; 3.044      ;
; 0.090  ; guess[3]  ; min[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.249      ; 2.839      ;
; 0.101  ; guess[1]  ; min[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.255      ; 2.856      ;
; 0.206  ; guess[0]  ; min[0]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.571      ; 3.277      ;
; 0.206  ; guess[2]  ; min[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.249      ; 2.955      ;
; 0.261  ; guess[0]  ; min[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.256      ; 3.017      ;
; 0.276  ; guess[1]  ; min[1]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.215      ; 2.991      ;
; 0.382  ; guess[0]  ; min[1]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.219      ; 3.101      ;
; 0.507  ; guess[1]  ; min[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.252      ; 3.259      ;
+--------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'y.s3'                                                                                                                                                          ;
+-------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.325 ; sum[3]    ; guess[2] ; y.s3                                                                                       ; y.s3        ; 0.000        ; 0.165      ; 0.490      ;
; 0.482 ; sum[2]    ; guess[1] ; y.s3                                                                                       ; y.s3        ; 0.000        ; -0.002     ; 0.480      ;
; 0.484 ; sum[5]    ; guess[4] ; y.s3                                                                                       ; y.s3        ; 0.000        ; 0.005      ; 0.489      ;
; 0.487 ; sum[4]    ; guess[3] ; y.s3                                                                                       ; y.s3        ; 0.000        ; 0.002      ; 0.489      ;
; 1.034 ; sum[1]    ; guess[0] ; y.s3                                                                                       ; y.s3        ; 0.000        ; -0.002     ; 1.032      ;
; 4.865 ; max[1]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -3.553     ; 1.312      ;
; 4.976 ; max[0]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -3.238     ; 1.738      ;
; 5.057 ; min[1]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -3.217     ; 1.340      ;
; 5.399 ; max[0]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -3.234     ; 2.165      ;
; 5.469 ; max[2]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -3.591     ; 1.878      ;
; 5.506 ; max[5]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -3.389     ; 2.117      ;
; 5.645 ; max[1]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -3.549     ; 2.096      ;
; 5.778 ; max[0]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -3.235     ; 2.543      ;
; 5.833 ; min[1]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -3.213     ; 2.120      ;
; 5.858 ; max[0]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -3.238     ; 2.620      ;
; 5.970 ; min[2]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -3.253     ; 2.217      ;
; 5.982 ; max[3]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -3.726     ; 2.256      ;
; 5.997 ; max[4]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -3.564     ; 2.433      ;
; 6.018 ; max[0]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -3.398     ; 2.620      ;
; 6.024 ; max[1]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -3.550     ; 2.474      ;
; 6.086 ; min[0]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -3.569     ; 2.017      ;
; 6.099 ; max[3]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -3.563     ; 2.536      ;
; 6.104 ; max[1]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -3.553     ; 2.551      ;
; 6.179 ; max[3]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -3.566     ; 2.613      ;
; 6.199 ; max[2]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -3.592     ; 2.607      ;
; 6.212 ; min[1]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -3.214     ; 2.498      ;
; 6.264 ; max[1]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -3.713     ; 2.551      ;
; 6.279 ; max[2]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -3.595     ; 2.684      ;
; 6.292 ; min[1]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -3.217     ; 2.575      ;
; 6.428 ; max[4]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -3.567     ; 2.861      ;
; 6.439 ; max[2]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -3.755     ; 2.684      ;
; 6.452 ; min[1]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -3.377     ; 2.575      ;
; 6.462 ; min[5]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -3.574     ; 2.388      ;
; 6.490 ; min[4]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -3.251     ; 2.739      ;
; 6.509 ; min[0]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -3.565     ; 2.444      ;
; 6.701 ; min[2]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -3.254     ; 2.947      ;
; 6.781 ; min[2]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -3.257     ; 3.024      ;
; 6.881 ; min[3]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -3.733     ; 2.648      ;
; 6.888 ; min[0]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -3.566     ; 2.822      ;
; 6.922 ; min[4]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -3.254     ; 3.168      ;
; 6.941 ; min[2]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -3.417     ; 3.024      ;
; 6.968 ; min[0]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -3.569     ; 2.899      ;
; 6.994 ; min[3]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -3.570     ; 2.924      ;
; 7.074 ; min[3]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -3.573     ; 3.001      ;
; 7.128 ; min[0]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -3.729     ; 2.899      ;
+-------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[0]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[0]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[1]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[1]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[2]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[2]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[3]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[3]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[4]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[4]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[5]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[5]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[6]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[6]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[7]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[7]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; y.s1                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; y.s1                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; y.s2                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; y.s2                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; y.s3                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; y.s3                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; y.s4                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; y.s4                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; y.s5                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; y.s5                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; y.s6                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; y.s6                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; y.start                                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; y.start                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                      ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~11|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~11|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~11|cout                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~11|cout                                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~13|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~13|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~13|cout                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~13|cout                                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~14|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~14|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~14|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~14|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~1|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~1|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~1|datab                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~1|datab                                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~3|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~3|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~3|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~3|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~5|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~5|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~5|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~5|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~7|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~7|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~7|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~7|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~9|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~9|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~9|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~9|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector12~0clkctrl|inclk[0]                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector12~0clkctrl|inclk[0]                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector12~0clkctrl|outclk                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector12~0clkctrl|outclk                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector12~0|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector12~0|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector12~0|datad                                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector12~0|datad                                                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector6~0clkctrl|inclk[0]                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector6~0clkctrl|inclk[0]                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector6~0clkctrl|outclk                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector6~0clkctrl|outclk                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector6~0|combout                                                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector6~0|combout                                                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector6~0|datad                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector6~0|datad                                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[0]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[0]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[0]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[0]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[1]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[1]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[1]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[1]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[2]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[2]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[2]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[2]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[3]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[3]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[3]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[3]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[4]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[4]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[4]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[4]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[5]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[5]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[5]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[5]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; mem_blk|altsyncram_component|auto_generated|ram_block1a0|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; mem_blk|altsyncram_component|auto_generated|ram_block1a0|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[0]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[0]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[0]|dataa                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[0]|dataa                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[1]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[1]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[1]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[1]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[2]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[2]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[2]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[2]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[3]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[3]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[3]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[3]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[4]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[4]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[4]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[4]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[5]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[5]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[5]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[5]|datab                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'y.s3'                                                                ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Fall       ; guess[0]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Fall       ; guess[0]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; guess[0]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; guess[0]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Fall       ; guess[1]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Fall       ; guess[1]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; guess[1]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; guess[1]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Fall       ; guess[2]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Fall       ; guess[2]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; guess[2]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; guess[2]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Fall       ; guess[3]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Fall       ; guess[3]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; guess[3]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; guess[3]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Fall       ; guess[4]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Fall       ; guess[4]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; guess[4]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; guess[4]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Fall       ; sum[1]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Fall       ; sum[1]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; sum[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; sum[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Fall       ; sum[2]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Fall       ; sum[2]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; sum[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; sum[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Fall       ; sum[3]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Fall       ; sum[3]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; sum[3]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; sum[3]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Fall       ; sum[4]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Fall       ; sum[4]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; sum[4]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; sum[4]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Fall       ; sum[5]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Fall       ; sum[5]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; sum[5]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; sum[5]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; y.s3|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; y.s3|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; y.s3~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; y.s3~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; y.s3~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; y.s3~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Data[*]   ; Clock      ; 4.196 ; 4.196 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; 4.168 ; 4.168 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; 3.115 ; 3.115 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; 3.386 ; 3.386 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; 3.391 ; 3.391 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; 3.369 ; 3.369 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; 3.136 ; 3.136 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; 3.107 ; 3.107 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; 4.196 ; 4.196 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; 2.039 ; 2.039 ; Rise       ; Clock           ;
; s         ; Clock      ; 5.476 ; 5.476 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Data[*]   ; Clock      ; -2.859 ; -2.859 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; -3.920 ; -3.920 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; -2.867 ; -2.867 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; -3.138 ; -3.138 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; -3.143 ; -3.143 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; -3.121 ; -3.121 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; -2.888 ; -2.888 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; -2.859 ; -2.859 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; -3.948 ; -3.948 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; -0.295 ; -0.295 ; Rise       ; Clock           ;
; s         ; Clock      ; -3.409 ; -3.409 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Done      ; Clock      ; 8.445 ; 8.445 ; Rise       ; Clock           ;
; Found     ; Clock      ; 7.227 ; 7.227 ; Rise       ; Clock           ;
; Addr[*]   ; y.s3       ; 8.248 ; 8.248 ; Fall       ; y.s3            ;
;  Addr[0]  ; y.s3       ; 8.218 ; 8.218 ; Fall       ; y.s3            ;
;  Addr[1]  ; y.s3       ; 8.248 ; 8.248 ; Fall       ; y.s3            ;
;  Addr[2]  ; y.s3       ; 7.959 ; 7.959 ; Fall       ; y.s3            ;
;  Addr[3]  ; y.s3       ; 7.954 ; 7.954 ; Fall       ; y.s3            ;
;  Addr[4]  ; y.s3       ; 7.940 ; 7.940 ; Fall       ; y.s3            ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Done      ; Clock      ; 7.436 ; 7.436 ; Rise       ; Clock           ;
; Found     ; Clock      ; 7.227 ; 7.227 ; Rise       ; Clock           ;
; Addr[*]   ; y.s3       ; 7.940 ; 7.940 ; Fall       ; y.s3            ;
;  Addr[0]  ; y.s3       ; 8.218 ; 8.218 ; Fall       ; y.s3            ;
;  Addr[1]  ; y.s3       ; 8.248 ; 8.248 ; Fall       ; y.s3            ;
;  Addr[2]  ; y.s3       ; 7.959 ; 7.959 ; Fall       ; y.s3            ;
;  Addr[3]  ; y.s3       ; 7.954 ; 7.954 ; Fall       ; y.s3            ;
;  Addr[4]  ; y.s3       ; 7.940 ; 7.940 ; Fall       ; y.s3            ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                            ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; y.s3                                                                                       ; -2.315 ; -10.751       ;
; Clock                                                                                      ; -1.879 ; -25.247       ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.155  ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                             ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; -1.100 ; -2.141        ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.624 ; -5.515        ;
; y.s3                                                                                       ; 0.114  ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                              ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; -2.000 ; -152.380      ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500  ; 0.000         ;
; y.s3                                                                                       ; 0.500  ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'y.s3'                                                                                                                                                          ;
+--------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.315 ; min[3]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -1.358     ; 1.058      ;
; -2.280 ; min[3]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -1.356     ; 1.025      ;
; -2.274 ; min[0]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -1.400     ; 1.024      ;
; -2.274 ; min[0]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -1.342     ; 1.033      ;
; -2.253 ; min[4]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -1.239     ; 1.115      ;
; -2.239 ; min[0]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -1.340     ; 1.000      ;
; -2.215 ; min[2]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -1.300     ; 1.065      ;
; -2.215 ; min[2]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -1.242     ; 1.074      ;
; -2.210 ; min[3]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -1.416     ; 0.944      ;
; -2.180 ; min[2]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -1.240     ; 1.041      ;
; -2.115 ; min[4]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -1.237     ; 0.979      ;
; -2.106 ; min[5]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -1.359     ; 0.848      ;
; -2.028 ; min[1]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -1.275     ; 0.903      ;
; -2.028 ; min[1]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -1.217     ; 0.912      ;
; -1.993 ; min[1]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -1.215     ; 0.879      ;
; -1.958 ; min[0]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -1.340     ; 0.842      ;
; -1.924 ; min[0]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -1.341     ; 0.689      ;
; -1.796 ; min[2]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -1.240     ; 0.780      ;
; -1.759 ; max[4]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -1.361     ; 0.999      ;
; -1.712 ; min[1]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -1.215     ; 0.721      ;
; -1.711 ; max[2]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -1.415     ; 0.946      ;
; -1.711 ; max[2]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -1.357     ; 0.955      ;
; -1.676 ; max[2]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -1.355     ; 0.922      ;
; -1.672 ; max[3]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -1.358     ; 0.915      ;
; -1.658 ; max[1]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -1.410     ; 0.898      ;
; -1.658 ; max[1]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -1.352     ; 0.907      ;
; -1.637 ; max[3]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -1.356     ; 0.882      ;
; -1.623 ; max[1]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -1.350     ; 0.874      ;
; -1.619 ; max[4]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -1.359     ; 0.861      ;
; -1.573 ; min[1]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.500        ; -1.216     ; 0.463      ;
; -1.571 ; max[0]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -1.292     ; 0.929      ;
; -1.571 ; max[0]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -1.234     ; 0.938      ;
; -1.569 ; max[3]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -1.416     ; 0.803      ;
; -1.536 ; max[0]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -1.232     ; 0.905      ;
; -1.450 ; max[5]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -1.289     ; 0.762      ;
; -1.342 ; max[1]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -1.350     ; 0.716      ;
; -1.290 ; max[2]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -1.355     ; 0.659      ;
; -1.255 ; max[0]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -1.232     ; 0.747      ;
; -1.221 ; max[0]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -1.233     ; 0.594      ;
; -1.205 ; max[1]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 1.000        ; -1.351     ; 0.460      ;
; 0.234  ; sum[1]    ; guess[0] ; y.s3                                                                                       ; y.s3        ; 1.000        ; -0.003     ; 0.367      ;
; 0.420  ; sum[5]    ; guess[4] ; y.s3                                                                                       ; y.s3        ; 1.000        ; 0.004      ; 0.175      ;
; 0.430  ; sum[2]    ; guess[1] ; y.s3                                                                                       ; y.s3        ; 1.000        ; 0.002      ; 0.170      ;
; 0.434  ; sum[4]    ; guess[3] ; y.s3                                                                                       ; y.s3        ; 1.000        ; 0.002      ; 0.175      ;
; 0.481  ; sum[3]    ; guess[2] ; y.s3                                                                                       ; y.s3        ; 1.000        ; 0.062      ; 0.176      ;
+--------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.879 ; max[1]                                                                                                              ; y.s3                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.446     ; 0.965      ;
; -1.879 ; max[1]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.446     ; 0.965      ;
; -1.830 ; max[2]                                                                                                              ; y.s3                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.451     ; 0.911      ;
; -1.830 ; max[2]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.451     ; 0.911      ;
; -1.769 ; max[0]                                                                                                              ; y.s3                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.328     ; 0.973      ;
; -1.769 ; max[0]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.328     ; 0.973      ;
; -1.669 ; max[3]                                                                                                              ; y.s3                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.452     ; 0.749      ;
; -1.669 ; max[3]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.452     ; 0.749      ;
; -1.658 ; max[4]                                                                                                              ; y.s3                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.455     ; 0.735      ;
; -1.658 ; max[4]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.455     ; 0.735      ;
; -1.641 ; max[5]                                                                                                              ; y.s3                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.383     ; 0.790      ;
; -1.641 ; max[5]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.383     ; 0.790      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg0  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg1  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg2  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg3  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg4  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg5  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg6  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.407 ; min[0]                                                                                                              ; y.s3                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.436     ; 1.003      ;
; -1.407 ; min[0]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.436     ; 1.003      ;
; -1.388 ; min[3]                                                                                                              ; y.s3                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.452     ; 0.968      ;
; -1.388 ; min[3]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.452     ; 0.968      ;
; -1.349 ; min[5]                                                                                                              ; y.s3                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.453     ; 0.928      ;
; -1.349 ; min[5]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.453     ; 0.928      ;
; -1.343 ; min[2]                                                                                                              ; y.s3                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.336     ; 1.039      ;
; -1.343 ; min[2]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.336     ; 1.039      ;
; -1.268 ; min[4]                                                                                                              ; y.s3                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.333     ; 0.967      ;
; -1.268 ; min[4]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.333     ; 0.967      ;
; -1.225 ; min[1]                                                                                                              ; y.s3                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.311     ; 0.946      ;
; -1.225 ; min[1]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.311     ; 0.946      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.167 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.063     ; 1.136      ;
; -0.148 ; guess[2]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; y.s3                                                                                       ; Clock       ; 0.500        ; -0.066     ; 0.581      ;
; -0.146 ; guess[1]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; y.s3                                                                                       ; Clock       ; 0.500        ; -0.066     ; 0.579      ;
; -0.142 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.063     ; 1.111      ;
; -0.139 ; guess[4]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; y.s3                                                                                       ; Clock       ; 0.500        ; -0.066     ; 0.572      ;
; -0.138 ; guess[3]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; y.s3                                                                                       ; Clock       ; 0.500        ; -0.066     ; 0.571      ;
; -0.137 ; y.s1                                                                                                                ; regne:loaddata|Q[0]                                                                                                 ; Clock                                                                                      ; Clock       ; 1.000        ; -0.141     ; 1.028      ;
; -0.137 ; y.s1                                                                                                                ; regne:loaddata|Q[1]                                                                                                 ; Clock                                                                                      ; Clock       ; 1.000        ; -0.141     ; 1.028      ;
; -0.137 ; y.s1                                                                                                                ; regne:loaddata|Q[5]                                                                                                 ; Clock                                                                                      ; Clock       ; 1.000        ; -0.141     ; 1.028      ;
; -0.137 ; y.s1                                                                                                                ; regne:loaddata|Q[4]                                                                                                 ; Clock                                                                                      ; Clock       ; 1.000        ; -0.141     ; 1.028      ;
; -0.137 ; y.s1                                                                                                                ; regne:loaddata|Q[2]                                                                                                 ; Clock                                                                                      ; Clock       ; 1.000        ; -0.141     ; 1.028      ;
; -0.137 ; y.s1                                                                                                                ; regne:loaddata|Q[3]                                                                                                 ; Clock                                                                                      ; Clock       ; 1.000        ; -0.141     ; 1.028      ;
; -0.137 ; y.s1                                                                                                                ; regne:loaddata|Q[7]                                                                                                 ; Clock                                                                                      ; Clock       ; 1.000        ; -0.141     ; 1.028      ;
; -0.137 ; y.s1                                                                                                                ; regne:loaddata|Q[6]                                                                                                 ; Clock                                                                                      ; Clock       ; 1.000        ; -0.141     ; 1.028      ;
; -0.108 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.003     ; 1.137      ;
; -0.084 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.063     ; 1.053      ;
; -0.083 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.003     ; 1.112      ;
; -0.060 ; regne:loaddata|Q[6]                                                                                                 ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; 0.081      ; 1.173      ;
; -0.052 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.063     ; 1.021      ;
; -0.038 ; y.s6                                                                                                                ; y.s6                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; 0.000      ; 1.070      ;
; -0.035 ; guess[0]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; y.s3                                                                                       ; Clock       ; 0.500        ; -0.060     ; 0.474      ;
; -0.027 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.063     ; 0.996      ;
; -0.025 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.003     ; 1.054      ;
; -0.020 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.063     ; 0.989      ;
; -0.001 ; regne:loaddata|Q[6]                                                                                                 ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; 0.141      ; 1.174      ;
; 0.007  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.063     ; 0.962      ;
; 0.007  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.003     ; 1.022      ;
; 0.024  ; regne:loaddata|Q[7]                                                                                                 ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; 0.081      ; 1.089      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'                                                                   ;
+-------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.155 ; guess[0]  ; min[0]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.344      ; 1.222      ;
; 0.190 ; guess[1]  ; min[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.235      ; 1.198      ;
; 0.267 ; guess[0]  ; min[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.241      ; 1.127      ;
; 0.273 ; guess[1]  ; min[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.355      ; 1.101      ;
; 0.274 ; guess[0]  ; min[1]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.219      ; 1.091      ;
; 0.300 ; guess[1]  ; min[1]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.213      ; 1.059      ;
; 0.304 ; guess[2]  ; min[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.235      ; 1.084      ;
; 0.350 ; guess[0]  ; min[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.361      ; 1.030      ;
; 0.360 ; guess[3]  ; min[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.235      ; 1.028      ;
; 0.387 ; guess[2]  ; min[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.355      ; 0.987      ;
; 0.405 ; guess[1]  ; min[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.238      ; 0.990      ;
; 0.416 ; guess[1]  ; min[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.354      ; 1.044      ;
; 0.443 ; guess[3]  ; min[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.355      ; 0.931      ;
; 0.482 ; guess[0]  ; min[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.244      ; 0.919      ;
; 0.493 ; guess[0]  ; min[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.360      ; 0.973      ;
; 0.517 ; y.s5      ; max[4]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.504      ; 1.010      ;
; 0.528 ; guess[4]  ; min[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.355      ; 0.846      ;
; 0.530 ; guess[2]  ; min[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.354      ; 0.930      ;
; 0.548 ; guess[4]  ; min[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.235      ; 0.840      ;
; 0.566 ; y.s5      ; max[2]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.500      ; 1.083      ;
; 0.615 ; y.s5      ; max[3]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.501      ; 0.986      ;
; 0.624 ; guess[2]  ; min[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.238      ; 0.771      ;
; 0.647 ; y.s5      ; max[0]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.377      ; 0.953      ;
; 0.658 ; y.s5      ; max[5]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.432      ; 0.879      ;
; 0.684 ; y.s5      ; max[1]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.495      ; 0.831      ;
; 0.685 ; guess[3]  ; min[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.354      ; 0.775      ;
; 0.778 ; guess[1]  ; max[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.357      ; 1.102      ;
; 0.795 ; guess[1]  ; max[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.354      ; 1.159      ;
; 0.795 ; guess[1]  ; max[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.285      ; 1.095      ;
; 0.809 ; guess[0]  ; max[1]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.354      ; 1.065      ;
; 0.844 ; guess[1]  ; max[1]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.348      ; 1.024      ;
; 0.848 ; guess[0]  ; max[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.363      ; 1.038      ;
; 0.865 ; guess[0]  ; max[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.360      ; 1.095      ;
; 0.865 ; guess[0]  ; max[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.291      ; 1.031      ;
; 0.882 ; guess[1]  ; max[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.353      ; 1.120      ;
; 0.896 ; guess[2]  ; max[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.357      ; 0.984      ;
; 0.913 ; guess[2]  ; max[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.354      ; 1.041      ;
; 0.913 ; guess[2]  ; max[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.285      ; 0.977      ;
; 0.948 ; guess[3]  ; max[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.357      ; 0.932      ;
; 0.952 ; guess[0]  ; max[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.359      ; 1.056      ;
; 0.965 ; guess[3]  ; max[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.285      ; 0.925      ;
; 0.982 ; guess[4]  ; max[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.285      ; 0.908      ;
; 1.015 ; guess[0]  ; max[0]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.236      ; 0.944      ;
; 1.037 ; y.s5      ; min[2]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.385      ; 1.005      ;
; 1.068 ; guess[3]  ; max[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.354      ; 0.886      ;
; 1.069 ; y.s5      ; min[5]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.502      ; 0.952      ;
; 1.070 ; guess[4]  ; max[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.357      ; 0.810      ;
; 1.085 ; y.s5      ; min[1]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.360      ; 0.921      ;
; 1.105 ; guess[2]  ; max[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.353      ; 0.897      ;
; 1.106 ; y.s5      ; min[4]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.382      ; 0.929      ;
; 1.138 ; y.s5      ; min[0]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.485      ; 0.880      ;
; 1.230 ; y.s5      ; min[3]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.501      ; 0.877      ;
+-------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.100 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; y.s4                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.000        ; 1.787      ; 0.961      ;
; -1.041 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; y.s5                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.000        ; 1.727      ; 0.960      ;
; -1.017 ; y.s3                                                                                                                ; y.s4                                                                                                                ; y.s3                                                                                       ; Clock       ; 0.000        ; 1.787      ; 1.063      ;
; -0.954 ; y.s3                                                                                                                ; y.s5                                                                                                                ; y.s3                                                                                       ; Clock       ; 0.000        ; 1.727      ; 1.066      ;
; -0.600 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; y.s4                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; -0.500       ; 1.787      ; 0.961      ;
; -0.541 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; y.s5                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; -0.500       ; 1.727      ; 0.960      ;
; -0.517 ; y.s3                                                                                                                ; y.s4                                                                                                                ; y.s3                                                                                       ; Clock       ; -0.500       ; 1.787      ; 1.063      ;
; -0.454 ; y.s3                                                                                                                ; y.s5                                                                                                                ; y.s3                                                                                       ; Clock       ; -0.500       ; 1.727      ; 1.066      ;
; 0.215  ; y.s4                                                                                                                ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.359  ; y.start                                                                                                             ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.414  ; y.s4                                                                                                                ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 0.566      ;
; 0.439  ; y.s1                                                                                                                ; y.s2                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.060     ; 0.531      ;
; 0.571  ; y.s2                                                                                                                ; y.s3                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.049      ; 0.772      ;
; 0.600  ; regne:loaddata|Q[5]                                                                                                 ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.141      ; 0.893      ;
; 0.619  ; y.s1                                                                                                                ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 0.771      ;
; 0.644  ; regne:loaddata|Q[1]                                                                                                 ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.141      ; 0.937      ;
; 0.646  ; regne:loaddata|Q[4]                                                                                                 ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.141      ; 0.939      ;
; 0.646  ; regne:loaddata|Q[0]                                                                                                 ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.141      ; 0.939      ;
; 0.653  ; regne:loaddata|Q[2]                                                                                                 ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.141      ; 0.946      ;
; 0.659  ; regne:loaddata|Q[5]                                                                                                 ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.081      ; 0.892      ;
; 0.688  ; y.s5                                                                                                                ; y.s6                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.049      ; 0.889      ;
; 0.689  ; y.s5                                                                                                                ; y.s3                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.049      ; 0.890      ;
; 0.691  ; guess[0]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; y.s3                                                                                       ; Clock       ; -0.500       ; -0.025     ; 0.304      ;
; 0.703  ; regne:loaddata|Q[1]                                                                                                 ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.081      ; 0.936      ;
; 0.705  ; regne:loaddata|Q[4]                                                                                                 ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.081      ; 0.938      ;
; 0.705  ; regne:loaddata|Q[0]                                                                                                 ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.081      ; 0.938      ;
; 0.712  ; regne:loaddata|Q[2]                                                                                                 ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.081      ; 0.945      ;
; 0.782  ; regne:loaddata|Q[3]                                                                                                 ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.141      ; 1.075      ;
; 0.797  ; regne:loaddata|Q[7]                                                                                                 ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.141      ; 1.090      ;
; 0.810  ; guess[4]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; y.s3                                                                                       ; Clock       ; -0.500       ; -0.031     ; 0.417      ;
; 0.813  ; guess[1]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; y.s3                                                                                       ; Clock       ; -0.500       ; -0.031     ; 0.420      ;
; 0.814  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.003     ; 0.963      ;
; 0.815  ; y.s6                                                                                                                ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.011      ; 0.978      ;
; 0.817  ; guess[3]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; y.s3                                                                                       ; Clock       ; -0.500       ; -0.031     ; 0.424      ;
; 0.823  ; guess[2]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; y.s3                                                                                       ; Clock       ; -0.500       ; -0.031     ; 0.430      ;
; 0.841  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.003     ; 0.990      ;
; 0.841  ; regne:loaddata|Q[3]                                                                                                 ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.081      ; 1.074      ;
; 0.848  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.003     ; 0.997      ;
; 0.856  ; regne:loaddata|Q[7]                                                                                                 ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.081      ; 1.089      ;
; 0.873  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.063     ; 0.962      ;
; 0.873  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.003     ; 1.022      ;
; 0.881  ; regne:loaddata|Q[6]                                                                                                 ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.141      ; 1.174      ;
; 0.896  ; guess[0]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; y.s3                                                                                       ; Clock       ; -0.500       ; -0.060     ; 0.474      ;
; 0.900  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.063     ; 0.989      ;
; 0.905  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.003     ; 1.054      ;
; 0.907  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.063     ; 0.996      ;
; 0.918  ; y.s6                                                                                                                ; y.s6                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 1.070      ;
; 0.932  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.063     ; 1.021      ;
; 0.940  ; regne:loaddata|Q[6]                                                                                                 ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.081      ; 1.173      ;
; 0.963  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.003     ; 1.112      ;
; 0.964  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.063     ; 1.053      ;
; 0.988  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.003     ; 1.137      ;
; 0.999  ; guess[3]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; y.s3                                                                                       ; Clock       ; -0.500       ; -0.066     ; 0.571      ;
; 1.000  ; guess[4]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; y.s3                                                                                       ; Clock       ; -0.500       ; -0.066     ; 0.572      ;
; 1.007  ; guess[1]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; y.s3                                                                                       ; Clock       ; -0.500       ; -0.066     ; 0.579      ;
; 1.009  ; guess[2]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; y.s3                                                                                       ; Clock       ; -0.500       ; -0.066     ; 0.581      ;
; 1.017  ; y.s1                                                                                                                ; regne:loaddata|Q[0]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; -0.141     ; 1.028      ;
; 1.017  ; y.s1                                                                                                                ; regne:loaddata|Q[1]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; -0.141     ; 1.028      ;
; 1.017  ; y.s1                                                                                                                ; regne:loaddata|Q[5]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; -0.141     ; 1.028      ;
; 1.017  ; y.s1                                                                                                                ; regne:loaddata|Q[4]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; -0.141     ; 1.028      ;
; 1.017  ; y.s1                                                                                                                ; regne:loaddata|Q[2]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; -0.141     ; 1.028      ;
; 1.017  ; y.s1                                                                                                                ; regne:loaddata|Q[3]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; -0.141     ; 1.028      ;
; 1.017  ; y.s1                                                                                                                ; regne:loaddata|Q[7]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; -0.141     ; 1.028      ;
; 1.017  ; y.s1                                                                                                                ; regne:loaddata|Q[6]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; -0.141     ; 1.028      ;
; 1.022  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.063     ; 1.111      ;
; 1.047  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.063     ; 1.136      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; Clock                                                                                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'                                                                     ;
+--------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.624 ; y.s5      ; min[3]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.501      ; 0.877      ;
; -0.605 ; y.s5      ; min[0]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.485      ; 0.880      ;
; -0.550 ; y.s5      ; min[5]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.502      ; 0.952      ;
; -0.547 ; guess[4]  ; max[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.357      ; 0.810      ;
; -0.468 ; guess[3]  ; max[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.354      ; 0.886      ;
; -0.456 ; guess[2]  ; max[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.353      ; 0.897      ;
; -0.453 ; y.s5      ; min[4]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.382      ; 0.929      ;
; -0.439 ; y.s5      ; min[1]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.360      ; 0.921      ;
; -0.425 ; guess[3]  ; max[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.357      ; 0.932      ;
; -0.380 ; y.s5      ; min[2]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.385      ; 1.005      ;
; -0.377 ; guess[4]  ; max[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.285      ; 0.908      ;
; -0.373 ; guess[2]  ; max[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.357      ; 0.984      ;
; -0.360 ; guess[3]  ; max[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.285      ; 0.925      ;
; -0.325 ; guess[0]  ; max[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.363      ; 1.038      ;
; -0.324 ; guess[1]  ; max[1]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.348      ; 1.024      ;
; -0.313 ; guess[2]  ; max[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.354      ; 1.041      ;
; -0.308 ; guess[2]  ; max[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.285      ; 0.977      ;
; -0.303 ; guess[0]  ; max[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.359      ; 1.056      ;
; -0.292 ; guess[0]  ; max[0]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.236      ; 0.944      ;
; -0.289 ; guess[0]  ; max[1]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.354      ; 1.065      ;
; -0.265 ; guess[0]  ; max[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.360      ; 1.095      ;
; -0.260 ; guess[0]  ; max[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.291      ; 1.031      ;
; -0.255 ; guess[1]  ; max[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.357      ; 1.102      ;
; -0.233 ; guess[1]  ; max[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.353      ; 1.120      ;
; -0.195 ; guess[1]  ; max[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.354      ; 1.159      ;
; -0.190 ; guess[1]  ; max[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.285      ; 1.095      ;
; -0.164 ; y.s5      ; max[1]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.495      ; 0.831      ;
; -0.079 ; guess[3]  ; min[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.354      ; 0.775      ;
; -0.053 ; y.s5      ; max[5]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.432      ; 0.879      ;
; -0.015 ; y.s5      ; max[3]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.501      ; 0.986      ;
; -0.009 ; guess[4]  ; min[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.355      ; 0.846      ;
; 0.006  ; y.s5      ; max[4]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.504      ; 1.010      ;
; 0.033  ; guess[2]  ; min[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.238      ; 0.771      ;
; 0.076  ; guess[2]  ; min[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.354      ; 0.930      ;
; 0.076  ; guess[3]  ; min[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.355      ; 0.931      ;
; 0.076  ; y.s5      ; max[0]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.377      ; 0.953      ;
; 0.083  ; y.s5      ; max[2]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.500      ; 1.083      ;
; 0.105  ; guess[4]  ; min[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.235      ; 0.840      ;
; 0.113  ; guess[0]  ; min[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.360      ; 0.973      ;
; 0.132  ; guess[2]  ; min[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.355      ; 0.987      ;
; 0.169  ; guess[0]  ; min[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.361      ; 1.030      ;
; 0.175  ; guess[0]  ; min[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.244      ; 0.919      ;
; 0.190  ; guess[1]  ; min[3]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.354      ; 1.044      ;
; 0.246  ; guess[1]  ; min[5]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.355      ; 1.101      ;
; 0.252  ; guess[1]  ; min[2]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.238      ; 0.990      ;
; 0.293  ; guess[3]  ; min[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.235      ; 1.028      ;
; 0.346  ; guess[1]  ; min[1]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.213      ; 1.059      ;
; 0.349  ; guess[2]  ; min[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.235      ; 1.084      ;
; 0.372  ; guess[0]  ; min[1]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.219      ; 1.091      ;
; 0.378  ; guess[0]  ; min[0]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.344      ; 1.222      ;
; 0.386  ; guess[0]  ; min[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.241      ; 1.127      ;
; 0.463  ; guess[1]  ; min[4]  ; y.s3         ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.235      ; 1.198      ;
+--------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'y.s3'                                                                                                                                                          ;
+-------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.114 ; sum[3]    ; guess[2] ; y.s3                                                                                       ; y.s3        ; 0.000        ; 0.062      ; 0.176      ;
; 0.168 ; sum[2]    ; guess[1] ; y.s3                                                                                       ; y.s3        ; 0.000        ; 0.002      ; 0.170      ;
; 0.171 ; sum[5]    ; guess[4] ; y.s3                                                                                       ; y.s3        ; 0.000        ; 0.004      ; 0.175      ;
; 0.173 ; sum[4]    ; guess[3] ; y.s3                                                                                       ; y.s3        ; 0.000        ; 0.002      ; 0.175      ;
; 0.370 ; sum[1]    ; guess[0] ; y.s3                                                                                       ; y.s3        ; 0.000        ; -0.003     ; 0.367      ;
; 1.811 ; max[1]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -1.351     ; 0.460      ;
; 1.827 ; max[0]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -1.233     ; 0.594      ;
; 1.979 ; max[0]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -1.232     ; 0.747      ;
; 2.014 ; max[2]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -1.355     ; 0.659      ;
; 2.051 ; max[5]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -1.289     ; 0.762      ;
; 2.066 ; max[1]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -1.350     ; 0.716      ;
; 2.137 ; max[0]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -1.232     ; 0.905      ;
; 2.172 ; max[0]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -1.234     ; 0.938      ;
; 2.179 ; min[1]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -1.216     ; 0.463      ;
; 2.219 ; max[3]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -1.416     ; 0.803      ;
; 2.220 ; max[4]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -1.359     ; 0.861      ;
; 2.221 ; max[0]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -1.292     ; 0.929      ;
; 2.224 ; max[1]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -1.350     ; 0.874      ;
; 2.238 ; max[3]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -1.356     ; 0.882      ;
; 2.259 ; max[1]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -1.352     ; 0.907      ;
; 2.273 ; max[3]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -1.358     ; 0.915      ;
; 2.277 ; max[2]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -1.355     ; 0.922      ;
; 2.308 ; max[1]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -1.410     ; 0.898      ;
; 2.312 ; max[2]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -1.357     ; 0.955      ;
; 2.360 ; max[4]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -1.361     ; 0.999      ;
; 2.361 ; max[2]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; 0.000        ; -1.415     ; 0.946      ;
; 2.436 ; min[1]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -1.215     ; 0.721      ;
; 2.520 ; min[2]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -1.240     ; 0.780      ;
; 2.530 ; min[0]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -1.341     ; 0.689      ;
; 2.594 ; min[1]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -1.215     ; 0.879      ;
; 2.629 ; min[1]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -1.217     ; 0.912      ;
; 2.678 ; min[1]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -1.275     ; 0.903      ;
; 2.682 ; min[0]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -1.340     ; 0.842      ;
; 2.707 ; min[5]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -1.359     ; 0.848      ;
; 2.716 ; min[4]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -1.237     ; 0.979      ;
; 2.781 ; min[2]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -1.240     ; 1.041      ;
; 2.816 ; min[2]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -1.242     ; 1.074      ;
; 2.840 ; min[0]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -1.340     ; 1.000      ;
; 2.854 ; min[4]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -1.239     ; 1.115      ;
; 2.860 ; min[3]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -1.416     ; 0.944      ;
; 2.865 ; min[2]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -1.300     ; 1.065      ;
; 2.875 ; min[0]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -1.342     ; 1.033      ;
; 2.881 ; min[3]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -1.356     ; 1.025      ;
; 2.916 ; min[3]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -1.358     ; 1.058      ;
; 2.924 ; min[0]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3        ; -0.500       ; -1.400     ; 1.024      ;
+-------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[0]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[0]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[1]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[1]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[2]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[2]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[3]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[3]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[4]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[4]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[5]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[5]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[6]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[6]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[7]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[7]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.s1                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.s1                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.s2                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.s2                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.s3                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.s3                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.s4                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.s4                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.s5                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.s5                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.s6                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.s6                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.start                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.start                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                      ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~11|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~11|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~11|cout                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~11|cout                                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~13|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~13|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~13|cout                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~13|cout                                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~14|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~14|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~14|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~14|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~1|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~1|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~1|datab                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~1|datab                                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~3|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~3|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~3|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~3|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~5|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~5|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~5|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~5|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~7|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~7|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~7|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~7|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~9|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~9|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~9|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~9|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector12~0clkctrl|inclk[0]                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector12~0clkctrl|inclk[0]                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector12~0clkctrl|outclk                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector12~0clkctrl|outclk                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector12~0|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector12~0|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector12~0|datad                                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector12~0|datad                                                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector6~0clkctrl|inclk[0]                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector6~0clkctrl|inclk[0]                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector6~0clkctrl|outclk                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector6~0clkctrl|outclk                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector6~0|combout                                                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector6~0|combout                                                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector6~0|datad                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector6~0|datad                                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[0]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[0]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[0]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[0]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[1]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[1]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[1]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[1]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[2]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[2]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[2]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[2]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[3]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[3]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[3]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[3]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[4]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[4]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[4]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[4]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[5]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[5]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[5]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[5]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; mem_blk|altsyncram_component|auto_generated|ram_block1a0|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; mem_blk|altsyncram_component|auto_generated|ram_block1a0|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[0]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[0]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[0]|dataa                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[0]|dataa                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[1]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[1]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[1]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[1]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[2]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[2]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[2]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[2]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[3]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[3]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[3]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[3]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[4]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[4]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[4]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[4]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[5]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[5]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[5]|datab                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[5]|datab                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'y.s3'                                                                ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Fall       ; guess[0]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Fall       ; guess[0]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; guess[0]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; guess[0]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Fall       ; guess[1]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Fall       ; guess[1]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; guess[1]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; guess[1]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Fall       ; guess[2]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Fall       ; guess[2]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; guess[2]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; guess[2]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Fall       ; guess[3]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Fall       ; guess[3]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; guess[3]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; guess[3]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Fall       ; guess[4]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Fall       ; guess[4]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; guess[4]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; guess[4]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Fall       ; sum[1]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Fall       ; sum[1]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; sum[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; sum[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Fall       ; sum[2]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Fall       ; sum[2]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; sum[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; sum[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Fall       ; sum[3]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Fall       ; sum[3]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; sum[3]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; sum[3]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Fall       ; sum[4]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Fall       ; sum[4]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; sum[4]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; sum[4]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Fall       ; sum[5]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Fall       ; sum[5]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; sum[5]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; sum[5]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; y.s3|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; y.s3|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; y.s3~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; y.s3~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3  ; Rise       ; y.s3~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3  ; Rise       ; y.s3~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Data[*]   ; Clock      ; 2.252 ; 2.252 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; 2.227 ; 2.227 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; 1.829 ; 1.829 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; 1.932 ; 1.932 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; 1.931 ; 1.931 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; 1.913 ; 1.913 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; 1.836 ; 1.836 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; 1.824 ; 1.824 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; 2.252 ; 2.252 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; 0.788 ; 0.788 ; Rise       ; Clock           ;
; s         ; Clock      ; 2.364 ; 2.364 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Data[*]   ; Clock      ; -1.704 ; -1.704 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; -2.107 ; -2.107 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; -1.709 ; -1.709 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; -1.812 ; -1.812 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; -1.811 ; -1.811 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; -1.793 ; -1.793 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; -1.716 ; -1.716 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; -1.704 ; -1.704 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; -2.132 ; -2.132 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; -0.019 ; -0.019 ; Rise       ; Clock           ;
; s         ; Clock      ; -1.938 ; -1.938 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Done      ; Clock      ; 4.382 ; 4.382 ; Rise       ; Clock           ;
; Found     ; Clock      ; 3.904 ; 3.904 ; Rise       ; Clock           ;
; Addr[*]   ; y.s3       ; 4.095 ; 4.095 ; Fall       ; y.s3            ;
;  Addr[0]  ; y.s3       ; 4.065 ; 4.065 ; Fall       ; y.s3            ;
;  Addr[1]  ; y.s3       ; 4.095 ; 4.095 ; Fall       ; y.s3            ;
;  Addr[2]  ; y.s3       ; 3.995 ; 3.995 ; Fall       ; y.s3            ;
;  Addr[3]  ; y.s3       ; 3.985 ; 3.985 ; Fall       ; y.s3            ;
;  Addr[4]  ; y.s3       ; 3.976 ; 3.976 ; Fall       ; y.s3            ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Done      ; Clock      ; 3.977 ; 3.977 ; Rise       ; Clock           ;
; Found     ; Clock      ; 3.904 ; 3.904 ; Rise       ; Clock           ;
; Addr[*]   ; y.s3       ; 3.976 ; 3.976 ; Fall       ; y.s3            ;
;  Addr[0]  ; y.s3       ; 4.065 ; 4.065 ; Fall       ; y.s3            ;
;  Addr[1]  ; y.s3       ; 4.095 ; 4.095 ; Fall       ; y.s3            ;
;  Addr[2]  ; y.s3       ; 3.995 ; 3.995 ; Fall       ; y.s3            ;
;  Addr[3]  ; y.s3       ; 3.985 ; 3.985 ; Fall       ; y.s3            ;
;  Addr[4]  ; y.s3       ; 3.976 ; 3.976 ; Fall       ; y.s3            ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                         ;
+---------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                       ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                            ; -7.228   ; -1.726  ; N/A      ; N/A     ; -2.064              ;
;  Clock                                                                                      ; -6.305   ; -1.726  ; N/A      ; N/A     ; -2.064              ;
;  memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.544   ; -1.241  ; N/A      ; N/A     ; 0.500               ;
;  y.s3                                                                                       ; -7.228   ; 0.114   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                             ; -111.061 ; -13.881 ; 0.0      ; 0.0     ; -160.313            ;
;  Clock                                                                                      ; -71.340  ; -2.657  ; N/A      ; N/A     ; -160.313            ;
;  memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -1.956   ; -11.224 ; N/A      ; N/A     ; 0.000               ;
;  y.s3                                                                                       ; -37.765  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Data[*]   ; Clock      ; 4.196 ; 4.196 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; 4.168 ; 4.168 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; 3.115 ; 3.115 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; 3.386 ; 3.386 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; 3.391 ; 3.391 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; 3.369 ; 3.369 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; 3.136 ; 3.136 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; 3.107 ; 3.107 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; 4.196 ; 4.196 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; 2.039 ; 2.039 ; Rise       ; Clock           ;
; s         ; Clock      ; 5.476 ; 5.476 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Data[*]   ; Clock      ; -1.704 ; -1.704 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; -2.107 ; -2.107 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; -1.709 ; -1.709 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; -1.812 ; -1.812 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; -1.811 ; -1.811 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; -1.793 ; -1.793 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; -1.716 ; -1.716 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; -1.704 ; -1.704 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; -2.132 ; -2.132 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; -0.019 ; -0.019 ; Rise       ; Clock           ;
; s         ; Clock      ; -1.938 ; -1.938 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Done      ; Clock      ; 8.445 ; 8.445 ; Rise       ; Clock           ;
; Found     ; Clock      ; 7.227 ; 7.227 ; Rise       ; Clock           ;
; Addr[*]   ; y.s3       ; 8.248 ; 8.248 ; Fall       ; y.s3            ;
;  Addr[0]  ; y.s3       ; 8.218 ; 8.218 ; Fall       ; y.s3            ;
;  Addr[1]  ; y.s3       ; 8.248 ; 8.248 ; Fall       ; y.s3            ;
;  Addr[2]  ; y.s3       ; 7.959 ; 7.959 ; Fall       ; y.s3            ;
;  Addr[3]  ; y.s3       ; 7.954 ; 7.954 ; Fall       ; y.s3            ;
;  Addr[4]  ; y.s3       ; 7.940 ; 7.940 ; Fall       ; y.s3            ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Done      ; Clock      ; 3.977 ; 3.977 ; Rise       ; Clock           ;
; Found     ; Clock      ; 3.904 ; 3.904 ; Rise       ; Clock           ;
; Addr[*]   ; y.s3       ; 3.976 ; 3.976 ; Fall       ; y.s3            ;
;  Addr[0]  ; y.s3       ; 4.065 ; 4.065 ; Fall       ; y.s3            ;
;  Addr[1]  ; y.s3       ; 4.095 ; 4.095 ; Fall       ; y.s3            ;
;  Addr[2]  ; y.s3       ; 3.995 ; 3.995 ; Fall       ; y.s3            ;
;  Addr[3]  ; y.s3       ; 3.985 ; 3.985 ; Fall       ; y.s3            ;
;  Addr[4]  ; y.s3       ; 3.976 ; 3.976 ; Fall       ; y.s3            ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                 ; To Clock                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Clock                                                                                      ; Clock                                                                                      ; 96       ; 0        ; 0        ; 0        ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock                                                                                      ; 26       ; 26       ; 0        ; 0        ;
; y.s3                                                                                       ; Clock                                                                                      ; 2        ; 12       ; 0        ; 0        ;
; Clock                                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 6        ; 0        ; 6        ; 0        ;
; y.s3                                                                                       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0        ; 20       ; 0        ; 20       ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3                                                                                       ; 0        ; 0        ; 20       ; 20       ;
; y.s3                                                                                       ; y.s3                                                                                       ; 0        ; 0        ; 0        ; 5        ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                 ; To Clock                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Clock                                                                                      ; Clock                                                                                      ; 96       ; 0        ; 0        ; 0        ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock                                                                                      ; 26       ; 26       ; 0        ; 0        ;
; y.s3                                                                                       ; Clock                                                                                      ; 2        ; 12       ; 0        ; 0        ;
; Clock                                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 6        ; 0        ; 6        ; 0        ;
; y.s3                                                                                       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0        ; 20       ; 0        ; 20       ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3                                                                                       ; 0        ; 0        ; 20       ; 20       ;
; y.s3                                                                                       ; y.s3                                                                                       ; 0        ; 0        ; 0        ; 5        ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 27    ; 27   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 21 18:04:04 2022
Info: Command: quartus_sta L11P2 -c L11P2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'L11P2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
    Info (332105): create_clock -period 1.000 -name y.s3 y.s3
    Info (332105): create_clock -period 1.000 -name memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]  to: mem_blk|altsyncram_component|auto_generated|ram_block1a0|portadataout[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.228
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.228       -37.765 y.s3 
    Info (332119):    -6.305       -71.340 Clock 
    Info (332119):    -0.544        -1.956 memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] 
Info (332146): Worst-case hold slack is -1.726
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.726        -2.657 Clock 
    Info (332119):    -1.241       -11.224 memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] 
    Info (332119):     0.325         0.000 y.s3 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -160.313 Clock 
    Info (332119):     0.500         0.000 memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] 
    Info (332119):     0.500         0.000 y.s3 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]  to: mem_blk|altsyncram_component|auto_generated|ram_block1a0|portadataout[0]
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.315
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.315       -10.751 y.s3 
    Info (332119):    -1.879       -25.247 Clock 
    Info (332119):     0.155         0.000 memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] 
Info (332146): Worst-case hold slack is -1.100
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.100        -2.141 Clock 
    Info (332119):    -0.624        -5.515 memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] 
    Info (332119):     0.114         0.000 y.s3 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -152.380 Clock 
    Info (332119):     0.500         0.000 memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] 
    Info (332119):     0.500         0.000 y.s3 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4541 megabytes
    Info: Processing ended: Mon Nov 21 18:04:05 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


