

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Mar  9 20:34:21 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.221 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%train_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %train)" [firmware/myproject.cpp:30]   --->   Operation 6 'read' 'train_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%fc1_input_V_read = call i16 @_ssdm_op_Read.ap_vld.i16P(i16* %fc1_input_V)"   --->   Operation 7 'read' 'fc1_input_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.56ns)   --->   "%layer2_out_0_V = call fastcc i15 @"dense_latency<ap_fixed,ap_fixed,config2>.0.0.0"(i16 %fc1_input_V_read)"   --->   Operation 8 'call' 'layer2_out_0_V' <Predicate = true> <Delay = 0.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 9 [1/1] (0.60ns)   --->   "br i1 %train_read, label %1, label %2" [firmware/myproject.cpp:76]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i15 %layer2_out_0_V to i16" [firmware/myproject.cpp:68]   --->   Operation 10 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%call_ret2 = call fastcc i16 @"linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3>"(i16 %sext_ln68)" [firmware/myproject.cpp:68]   --->   Operation 11 'call' 'call_ret2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [4/4] (0.00ns)   --->   "%call_ret3 = call fastcc i16 @"mse<ap_fixed<16, 6, 0, 0, 0>, mse_config>"(i16 %call_ret2, i1 false, [2 x i16]* %layer3_out_ground_truth_V)" [firmware/myproject.cpp:79]   --->   Operation 12 'call' 'call_ret3' <Predicate = (train_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.22>
ST_3 : Operation 13 [3/4] (4.22ns)   --->   "%call_ret3 = call fastcc i16 @"mse<ap_fixed<16, 6, 0, 0, 0>, mse_config>"(i16 %call_ret2, i1 false, [2 x i16]* %layer3_out_ground_truth_V)" [firmware/myproject.cpp:79]   --->   Operation 13 'call' 'call_ret3' <Predicate = (train_read)> <Delay = 4.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.22>
ST_4 : Operation 14 [2/4] (4.22ns)   --->   "%call_ret3 = call fastcc i16 @"mse<ap_fixed<16, 6, 0, 0, 0>, mse_config>"(i16 %call_ret2, i1 false, [2 x i16]* %layer3_out_ground_truth_V)" [firmware/myproject.cpp:79]   --->   Operation 14 'call' 'call_ret3' <Predicate = (train_read)> <Delay = 4.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.52>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer3_out_1_V), !map !142"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer3_out_0_V), !map !148"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %fc1_input_V), !map !154"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %loss_layer3_out_V), !map !158"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in_1), !map !162"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out_1), !map !166"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i16]* %layer3_out_ground_truth_V), !map !170"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %train), !map !176"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_0_V, i16* %layer3_out_1_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:42]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:43]   --->   Operation 26 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_in_1, i16 1)" [firmware/myproject.cpp:45]   --->   Operation 27 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_out_1, i16 2)" [firmware/myproject.cpp:46]   --->   Operation 28 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer3_out_0_V, i16 %call_ret2)" [firmware/myproject.cpp:68]   --->   Operation 29 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer3_out_1_V, i16 0)" [firmware/myproject.cpp:68]   --->   Operation 30 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/4] (1.91ns)   --->   "%call_ret3 = call fastcc i16 @"mse<ap_fixed<16, 6, 0, 0, 0>, mse_config>"(i16 %call_ret2, i1 false, [2 x i16]* %layer3_out_ground_truth_V)" [firmware/myproject.cpp:79]   --->   Operation 31 'call' 'call_ret3' <Predicate = (train_read)> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 32 [1/1] (0.60ns)   --->   "br label %2" [firmware/myproject.cpp:80]   --->   Operation 32 'br' <Predicate = (train_read)> <Delay = 0.60>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%storemerge = phi i16 [ %call_ret3, %1 ], [ 0, %0 ]" [firmware/myproject.cpp:79]   --->   Operation 33 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %loss_layer3_out_V, i16 %storemerge)" [firmware/myproject.cpp:83]   --->   Operation 34 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:95]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	wire read on port 'train' (firmware/myproject.cpp:30) [18]  (0 ns)
	multiplexor before 'phi' operation ('storemerge', firmware/myproject.cpp:79) with incoming values : ('call_ret3', firmware/myproject.cpp:79) [35]  (0.603 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 4.22ns
The critical path consists of the following:
	'call' operation ('call_ret3', firmware/myproject.cpp:79) to 'mse<ap_fixed<16, 6, 0, 0, 0>, mse_config>' [32]  (4.22 ns)

 <State 4>: 4.22ns
The critical path consists of the following:
	'call' operation ('call_ret3', firmware/myproject.cpp:79) to 'mse<ap_fixed<16, 6, 0, 0, 0>, mse_config>' [32]  (4.22 ns)

 <State 5>: 2.52ns
The critical path consists of the following:
	'call' operation ('call_ret3', firmware/myproject.cpp:79) to 'mse<ap_fixed<16, 6, 0, 0, 0>, mse_config>' [32]  (1.92 ns)
	multiplexor before 'phi' operation ('storemerge', firmware/myproject.cpp:79) with incoming values : ('call_ret3', firmware/myproject.cpp:79) [35]  (0.603 ns)
	'phi' operation ('storemerge', firmware/myproject.cpp:79) with incoming values : ('call_ret3', firmware/myproject.cpp:79) [35]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
