
Usart.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000001ae  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000a  00800060  000001ae  00000222  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  0000022c  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000025c  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000068  00000000  00000000  00000298  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000849  00000000  00000000  00000300  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000006d2  00000000  00000000  00000b49  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000047c  00000000  00000000  0000121b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000000d0  00000000  00000000  00001698  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000038d  00000000  00000000  00001768  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000022a  00000000  00000000  00001af5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000048  00000000  00000000  00001d1f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	24 c0       	rjmp	.+72     	; 0x4c <__bad_interrupt>
   4:	23 c0       	rjmp	.+70     	; 0x4c <__bad_interrupt>
   6:	22 c0       	rjmp	.+68     	; 0x4c <__bad_interrupt>
   8:	21 c0       	rjmp	.+66     	; 0x4c <__bad_interrupt>
   a:	20 c0       	rjmp	.+64     	; 0x4c <__bad_interrupt>
   c:	1f c0       	rjmp	.+62     	; 0x4c <__bad_interrupt>
   e:	1e c0       	rjmp	.+60     	; 0x4c <__bad_interrupt>
  10:	1d c0       	rjmp	.+58     	; 0x4c <__bad_interrupt>
  12:	1c c0       	rjmp	.+56     	; 0x4c <__bad_interrupt>
  14:	1b c0       	rjmp	.+54     	; 0x4c <__bad_interrupt>
  16:	1a c0       	rjmp	.+52     	; 0x4c <__bad_interrupt>
  18:	19 c0       	rjmp	.+50     	; 0x4c <__bad_interrupt>
  1a:	18 c0       	rjmp	.+48     	; 0x4c <__bad_interrupt>
  1c:	17 c0       	rjmp	.+46     	; 0x4c <__bad_interrupt>
  1e:	16 c0       	rjmp	.+44     	; 0x4c <__bad_interrupt>
  20:	15 c0       	rjmp	.+42     	; 0x4c <__bad_interrupt>
  22:	14 c0       	rjmp	.+40     	; 0x4c <__bad_interrupt>
  24:	13 c0       	rjmp	.+38     	; 0x4c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	10 e0       	ldi	r17, 0x00	; 0
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	ee ea       	ldi	r30, 0xAE	; 174
  3a:	f1 e0       	ldi	r31, 0x01	; 1
  3c:	02 c0       	rjmp	.+4      	; 0x42 <__SREG__+0x3>
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0
  42:	aa 36       	cpi	r26, 0x6A	; 106
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <__SP_H__>
  48:	4e d0       	rcall	.+156    	; 0xe6 <main>
  4a:	af c0       	rjmp	.+350    	; 0x1aa <_exit>

0000004c <__bad_interrupt>:
  4c:	d9 cf       	rjmp	.-78     	; 0x0 <__vectors>

0000004e <USART_Init>:
}

unsigned char USART_Receive(void){
	while ((UCSRA & (1 << RXC)) == 0);/* Wait till data is received */
	return(UDR);
}
  4e:	dc 01       	movw	r26, r24
  50:	cb 01       	movw	r24, r22
  52:	88 0f       	add	r24, r24
  54:	99 1f       	adc	r25, r25
  56:	aa 1f       	adc	r26, r26
  58:	bb 1f       	adc	r27, r27
  5a:	88 0f       	add	r24, r24
  5c:	99 1f       	adc	r25, r25
  5e:	aa 1f       	adc	r26, r26
  60:	bb 1f       	adc	r27, r27
  62:	9c 01       	movw	r18, r24
  64:	ad 01       	movw	r20, r26
  66:	22 0f       	add	r18, r18
  68:	33 1f       	adc	r19, r19
  6a:	44 1f       	adc	r20, r20
  6c:	55 1f       	adc	r21, r21
  6e:	22 0f       	add	r18, r18
  70:	33 1f       	adc	r19, r19
  72:	44 1f       	adc	r20, r20
  74:	55 1f       	adc	r21, r21
  76:	60 e0       	ldi	r22, 0x00	; 0
  78:	79 e0       	ldi	r23, 0x09	; 9
  7a:	8d e3       	ldi	r24, 0x3D	; 61
  7c:	90 e0       	ldi	r25, 0x00	; 0
  7e:	73 d0       	rcall	.+230    	; 0x166 <__udivmodsi4>
  80:	8f ef       	ldi	r24, 0xFF	; 255
  82:	82 0f       	add	r24, r18
  84:	89 b9       	out	0x09, r24	; 9
  86:	da 01       	movw	r26, r20
  88:	c9 01       	movw	r24, r18
  8a:	01 97       	sbiw	r24, 0x01	; 1
  8c:	a1 09       	sbc	r26, r1
  8e:	b1 09       	sbc	r27, r1
  90:	89 2f       	mov	r24, r25
  92:	9a 2f       	mov	r25, r26
  94:	ab 2f       	mov	r26, r27
  96:	bb 27       	eor	r27, r27
  98:	80 bd       	out	0x20, r24	; 32
  9a:	8a b1       	in	r24, 0x0a	; 10
  9c:	88 61       	ori	r24, 0x18	; 24
  9e:	8a b9       	out	0x0a, r24	; 10
  a0:	80 b5       	in	r24, 0x20	; 32
  a2:	86 68       	ori	r24, 0x86	; 134
  a4:	80 bd       	out	0x20, r24	; 32
  a6:	08 95       	ret

000000a8 <USART_Transmit>:

void USART_Transmit(char data){
	while(!(UCSRA & (1 << UDRE)));
  a8:	5d 9b       	sbis	0x0b, 5	; 11
  aa:	fe cf       	rjmp	.-4      	; 0xa8 <USART_Transmit>
	UDR = data;
  ac:	8c b9       	out	0x0c, r24	; 12
  ae:	08 95       	ret

000000b0 <USART_Send_str>:
}

void USART_Send_str(char* str){
  b0:	0f 93       	push	r16
  b2:	1f 93       	push	r17
  b4:	cf 93       	push	r28
  b6:	df 93       	push	r29
  b8:	8c 01       	movw	r16, r24
	for(int i=0;str[i] != '\0';i++){
  ba:	c0 e0       	ldi	r28, 0x00	; 0
  bc:	d0 e0       	ldi	r29, 0x00	; 0
  be:	08 c0       	rjmp	.+16     	; 0xd0 <USART_Send_str+0x20>
		USART_Transmit(str[i]);
  c0:	f3 df       	rcall	.-26     	; 0xa8 <USART_Transmit>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  c2:	8f ec       	ldi	r24, 0xCF	; 207
  c4:	97 e0       	ldi	r25, 0x07	; 7
  c6:	01 97       	sbiw	r24, 0x01	; 1
  c8:	f1 f7       	brne	.-4      	; 0xc6 <USART_Send_str+0x16>
  ca:	00 c0       	rjmp	.+0      	; 0xcc <USART_Send_str+0x1c>
  cc:	00 00       	nop
	while(!(UCSRA & (1 << UDRE)));
	UDR = data;
}

void USART_Send_str(char* str){
	for(int i=0;str[i] != '\0';i++){
  ce:	21 96       	adiw	r28, 0x01	; 1
  d0:	f8 01       	movw	r30, r16
  d2:	ec 0f       	add	r30, r28
  d4:	fd 1f       	adc	r31, r29
  d6:	80 81       	ld	r24, Z
  d8:	81 11       	cpse	r24, r1
  da:	f2 cf       	rjmp	.-28     	; 0xc0 <USART_Send_str+0x10>
		USART_Transmit(str[i]);
		_delay_ms(2);
	}
}
  dc:	df 91       	pop	r29
  de:	cf 91       	pop	r28
  e0:	1f 91       	pop	r17
  e2:	0f 91       	pop	r16
  e4:	08 95       	ret

000000e6 <main>:
#include<string.h>
#include<usart_func.h>
#define BAUD_PRESCALE (((F_CPU / (USART_BAUDRATE * 16UL))) - 1)


int main(){
  e6:	cf 93       	push	r28
  e8:	df 93       	push	r29
  ea:	cd b7       	in	r28, 0x3d	; 61
  ec:	de b7       	in	r29, 0x3e	; 62
  ee:	2a 97       	sbiw	r28, 0x0a	; 10
  f0:	0f b6       	in	r0, 0x3f	; 63
  f2:	f8 94       	cli
  f4:	de bf       	out	0x3e, r29	; 62
  f6:	0f be       	out	0x3f, r0	; 63
  f8:	cd bf       	out	0x3d, r28	; 61
	WDTCR &= (0 << WDE);
  fa:	81 b5       	in	r24, 0x21	; 33
  fc:	11 bc       	out	0x21, r1	; 33
	DDRD |= (1 << PORTD1);
  fe:	81 b3       	in	r24, 0x11	; 17
 100:	82 60       	ori	r24, 0x02	; 2
 102:	81 bb       	out	0x11, r24	; 17
	DDRC |= (1 << DDRC5);
 104:	84 b3       	in	r24, 0x14	; 20
 106:	80 62       	ori	r24, 0x20	; 32
 108:	84 bb       	out	0x14, r24	; 20
	int value;
	
	char str[10] = "Hello";
 10a:	86 e0       	ldi	r24, 0x06	; 6
 10c:	e0 e6       	ldi	r30, 0x60	; 96
 10e:	f0 e0       	ldi	r31, 0x00	; 0
 110:	8e 01       	movw	r16, r28
 112:	0f 5f       	subi	r16, 0xFF	; 255
 114:	1f 4f       	sbci	r17, 0xFF	; 255
 116:	d8 01       	movw	r26, r16
 118:	01 90       	ld	r0, Z+
 11a:	0d 92       	st	X+, r0
 11c:	8a 95       	dec	r24
 11e:	e1 f7       	brne	.-8      	; 0x118 <main+0x32>
 120:	fe 01       	movw	r30, r28
 122:	37 96       	adiw	r30, 0x07	; 7
 124:	84 e0       	ldi	r24, 0x04	; 4
 126:	df 01       	movw	r26, r30
 128:	1d 92       	st	X+, r1
 12a:	8a 95       	dec	r24
 12c:	e9 f7       	brne	.-6      	; 0x128 <main+0x42>
	
	
	USART_Init(9600);
 12e:	60 e8       	ldi	r22, 0x80	; 128
 130:	75 e2       	ldi	r23, 0x25	; 37
 132:	80 e0       	ldi	r24, 0x00	; 0
 134:	90 e0       	ldi	r25, 0x00	; 0
 136:	8b df       	rcall	.-234    	; 0x4e <USART_Init>
	
	strcat(str,"\r\n");
 138:	f8 01       	movw	r30, r16
 13a:	01 90       	ld	r0, Z+
 13c:	00 20       	and	r0, r0
 13e:	e9 f7       	brne	.-6      	; 0x13a <main+0x54>
 140:	31 97       	sbiw	r30, 0x01	; 1
 142:	8d e0       	ldi	r24, 0x0D	; 13
 144:	9a e0       	ldi	r25, 0x0A	; 10
 146:	91 83       	std	Z+1, r25	; 0x01
 148:	80 83       	st	Z, r24
 14a:	12 82       	std	Z+2, r1	; 0x02
	while(1){
		USART_Send_str(str);
 14c:	ce 01       	movw	r24, r28
 14e:	01 96       	adiw	r24, 0x01	; 1
 150:	af df       	rcall	.-162    	; 0xb0 <USART_Send_str>
 152:	bf ef       	ldi	r27, 0xFF	; 255
 154:	24 e3       	ldi	r18, 0x34	; 52
 156:	8c e0       	ldi	r24, 0x0C	; 12
 158:	b1 50       	subi	r27, 0x01	; 1
 15a:	20 40       	sbci	r18, 0x00	; 0
 15c:	80 40       	sbci	r24, 0x00	; 0
 15e:	e1 f7       	brne	.-8      	; 0x158 <main+0x72>
 160:	00 c0       	rjmp	.+0      	; 0x162 <main+0x7c>
 162:	00 00       	nop
 164:	f3 cf       	rjmp	.-26     	; 0x14c <main+0x66>

00000166 <__udivmodsi4>:
 166:	a1 e2       	ldi	r26, 0x21	; 33
 168:	1a 2e       	mov	r1, r26
 16a:	aa 1b       	sub	r26, r26
 16c:	bb 1b       	sub	r27, r27
 16e:	fd 01       	movw	r30, r26
 170:	0d c0       	rjmp	.+26     	; 0x18c <__udivmodsi4_ep>

00000172 <__udivmodsi4_loop>:
 172:	aa 1f       	adc	r26, r26
 174:	bb 1f       	adc	r27, r27
 176:	ee 1f       	adc	r30, r30
 178:	ff 1f       	adc	r31, r31
 17a:	a2 17       	cp	r26, r18
 17c:	b3 07       	cpc	r27, r19
 17e:	e4 07       	cpc	r30, r20
 180:	f5 07       	cpc	r31, r21
 182:	20 f0       	brcs	.+8      	; 0x18c <__udivmodsi4_ep>
 184:	a2 1b       	sub	r26, r18
 186:	b3 0b       	sbc	r27, r19
 188:	e4 0b       	sbc	r30, r20
 18a:	f5 0b       	sbc	r31, r21

0000018c <__udivmodsi4_ep>:
 18c:	66 1f       	adc	r22, r22
 18e:	77 1f       	adc	r23, r23
 190:	88 1f       	adc	r24, r24
 192:	99 1f       	adc	r25, r25
 194:	1a 94       	dec	r1
 196:	69 f7       	brne	.-38     	; 0x172 <__udivmodsi4_loop>
 198:	60 95       	com	r22
 19a:	70 95       	com	r23
 19c:	80 95       	com	r24
 19e:	90 95       	com	r25
 1a0:	9b 01       	movw	r18, r22
 1a2:	ac 01       	movw	r20, r24
 1a4:	bd 01       	movw	r22, r26
 1a6:	cf 01       	movw	r24, r30
 1a8:	08 95       	ret

000001aa <_exit>:
 1aa:	f8 94       	cli

000001ac <__stop_program>:
 1ac:	ff cf       	rjmp	.-2      	; 0x1ac <__stop_program>
