Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May 11 12:26:11 2023
| Host         : ZERO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.578        0.000                      0                38515        0.017        0.000                      0                38515        8.750        0.000                       0                 17782  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          7.578        0.000                      0                38515        0.017        0.000                      0                38515        8.750        0.000                       0                 17782  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.578ns  (required time - arrival time)
  Source:                 design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.963ns  (logic 5.238ns (43.783%)  route 6.725ns (56.217%))
  Logic Levels:           29  (CARRY4=28 LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       1.781     3.075    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X91Y53         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y53         FDRE (Prop_fdre_C_Q)         0.456     3.531 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          3.075     6.606    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/A[1]
    SLICE_X89Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.280 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.280    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.394    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.508    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.622    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.736    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.850    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.964    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.078    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.192 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.192    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.306 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.307    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.421    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.535    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.649    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.983 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          3.649    12.632    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q[52]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.303    12.935 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000    12.935    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/a_xor_b_sub[2]
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.336 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.336    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.450    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.564 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.564    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.678    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.792    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.020    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.134    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.248    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.362    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.476    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.590 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.590    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.704 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.704    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.038 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000    15.038    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_0_out
    SLICE_X84Y46         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       1.562    22.741    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X84Y46         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.115    22.856    
                         clock uncertainty           -0.302    22.554    
    SLICE_X84Y46         FDRE (Setup_fdre_C_D)        0.062    22.616    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                         22.616    
                         arrival time                         -15.038    
  -------------------------------------------------------------------
                         slack                                  7.578    

Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.852ns  (logic 5.127ns (43.257%)  route 6.725ns (56.743%))
  Logic Levels:           29  (CARRY4=28 LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       1.781     3.075    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X91Y53         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y53         FDRE (Prop_fdre_C_Q)         0.456     3.531 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          3.075     6.606    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/A[1]
    SLICE_X89Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.280 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.280    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.394    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.508    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.622    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.736    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.850    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.964    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.078    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.192 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.192    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.306 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.307    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.421    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.535    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.649    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.983 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          3.649    12.632    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q[52]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.303    12.935 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000    12.935    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/a_xor_b_sub[2]
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.336 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.336    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.450    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.564 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.564    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.678    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.792    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.020    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.134    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.248    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.362    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.476    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.590 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.590    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.704 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.704    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.927 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000    14.927    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[52].Q_XOR.SUM_XOR__0
    SLICE_X84Y46         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       1.562    22.741    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X84Y46         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/C
                         clock pessimism              0.115    22.856    
                         clock uncertainty           -0.302    22.554    
    SLICE_X84Y46         FDRE (Setup_fdre_C_D)        0.062    22.616    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]
  -------------------------------------------------------------------
                         required time                         22.616    
                         arrival time                         -14.927    
  -------------------------------------------------------------------
                         slack                                  7.689    

Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.849ns  (logic 5.124ns (43.242%)  route 6.725ns (56.758%))
  Logic Levels:           28  (CARRY4=27 LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       1.781     3.075    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X91Y53         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y53         FDRE (Prop_fdre_C_Q)         0.456     3.531 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          3.075     6.606    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/A[1]
    SLICE_X89Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.280 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.280    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.394    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.508    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.622    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.736    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.850    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.964    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.078    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.192 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.192    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.306 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.307    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.421    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.535    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.649    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.983 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          3.649    12.632    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q[52]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.303    12.935 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000    12.935    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/a_xor_b_sub[2]
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.336 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.336    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.450    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.564 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.564    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.678    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.792    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.020    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.134    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.248    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.362    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.476    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.590 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.590    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.924 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000    14.924    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_4_out
    SLICE_X84Y45         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       1.562    22.741    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X84Y45         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/C
                         clock pessimism              0.115    22.856    
                         clock uncertainty           -0.302    22.554    
    SLICE_X84Y45         FDRE (Setup_fdre_C_D)        0.062    22.616    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]
  -------------------------------------------------------------------
                         required time                         22.616    
                         arrival time                         -14.924    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.828ns  (logic 5.103ns (43.142%)  route 6.725ns (56.858%))
  Logic Levels:           28  (CARRY4=27 LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       1.781     3.075    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X91Y53         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y53         FDRE (Prop_fdre_C_Q)         0.456     3.531 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          3.075     6.606    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/A[1]
    SLICE_X89Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.280 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.280    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.394    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.508    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.622    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.736    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.850    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.964    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.078    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.192 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.192    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.306 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.307    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.421    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.535    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.649    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.983 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          3.649    12.632    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q[52]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.303    12.935 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000    12.935    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/a_xor_b_sub[2]
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.336 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.336    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.450    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.564 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.564    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.678    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.792    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.020    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.134    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.248    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.362    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.476    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.590 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.590    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.903 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000    14.903    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_2_out
    SLICE_X84Y45         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       1.562    22.741    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X84Y45         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/C
                         clock pessimism              0.115    22.856    
                         clock uncertainty           -0.302    22.554    
    SLICE_X84Y45         FDRE (Setup_fdre_C_D)        0.062    22.616    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]
  -------------------------------------------------------------------
                         required time                         22.616    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.787ns  (required time - arrival time)
  Source:                 design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 5.029ns (42.784%)  route 6.725ns (57.216%))
  Logic Levels:           28  (CARRY4=27 LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       1.781     3.075    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X91Y53         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y53         FDRE (Prop_fdre_C_Q)         0.456     3.531 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          3.075     6.606    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/A[1]
    SLICE_X89Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.280 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.280    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.394    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.508    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.622    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.736    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.850    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.964    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.078    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.192 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.192    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.306 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.307    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.421    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.535    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.649    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.983 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          3.649    12.632    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q[52]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.303    12.935 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000    12.935    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/a_xor_b_sub[2]
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.336 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.336    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.450    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.564 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.564    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.678    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.792    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.020    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.134    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.248    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.362    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.476    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.590 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.590    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.829 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000    14.829    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_3_out
    SLICE_X84Y45         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       1.562    22.741    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X84Y45         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/C
                         clock pessimism              0.115    22.856    
                         clock uncertainty           -0.302    22.554    
    SLICE_X84Y45         FDRE (Setup_fdre_C_D)        0.062    22.616    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]
  -------------------------------------------------------------------
                         required time                         22.616    
                         arrival time                         -14.829    
  -------------------------------------------------------------------
                         slack                                  7.787    

Slack (MET) :             7.791ns  (required time - arrival time)
  Source:                 design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.836ns  (logic 5.241ns (44.280%)  route 6.595ns (55.720%))
  Logic Levels:           29  (CARRY4=28 LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       1.802     3.096    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X97Y43         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y43         FDRE (Prop_fdre_C_Q)         0.456     3.552 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          3.364     6.916    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]
    SLICE_X82Y24         LUT2 (Prop_lut2_I0_O)        0.124     7.040 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__41/O
                         net (fo=1, routed)           0.000     7.040    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/A[3]
    SLICE_X82Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.416 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     7.425    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_12
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.542    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_12
    SLICE_X82Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.659    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_12
    SLICE_X82Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.776 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.776    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_12
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_12
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.010 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.010    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_12
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.127 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.127    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_12
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.244 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.244    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_12
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.361 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_12
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.478 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.478    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_12
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.595 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.595    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_12
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.712 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.712    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_12
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.829 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.829    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_12
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.152 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          3.213    12.365    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X75Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    13.221 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.221    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_12
    SLICE_X75Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.335 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.335    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_12
    SLICE_X75Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.449 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    13.458    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_12
    SLICE_X75Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.572 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.572    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_12
    SLICE_X75Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.686    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_12
    SLICE_X75Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.800 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.800    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_12
    SLICE_X75Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.914 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.914    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_12
    SLICE_X75Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.028 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.028    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_12
    SLICE_X75Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.142 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.142    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_12
    SLICE_X75Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.256 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.256    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_12
    SLICE_X75Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.370 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.370    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_12
    SLICE_X75Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.484 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.484    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_12
    SLICE_X75Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.598 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.598    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_12
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.932 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000    14.932    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_0_out
    SLICE_X75Y35         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       1.554    22.733    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X75Y35         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.230    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X75Y35         FDRE (Setup_fdre_C_D)        0.062    22.723    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                         22.723    
                         arrival time                         -14.932    
  -------------------------------------------------------------------
                         slack                                  7.791    

Slack (MET) :             7.803ns  (required time - arrival time)
  Source:                 design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.738ns  (logic 5.013ns (42.706%)  route 6.725ns (57.294%))
  Logic Levels:           28  (CARRY4=27 LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       1.781     3.075    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X91Y53         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y53         FDRE (Prop_fdre_C_Q)         0.456     3.531 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          3.075     6.606    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/A[1]
    SLICE_X89Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.280 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.280    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.394    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.508    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.622    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.736    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.850    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.964    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.078    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.192 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.192    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.306 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.307    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.421    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.535    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.649    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.983 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          3.649    12.632    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q[52]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.303    12.935 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000    12.935    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/a_xor_b_sub[2]
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.336 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.336    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.450    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.564 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.564    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.678    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.792    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.020    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.134    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.248    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.362    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.476    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.590 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.590    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.813 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000    14.813    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_5_out
    SLICE_X84Y45         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       1.562    22.741    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X84Y45         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/C
                         clock pessimism              0.115    22.856    
                         clock uncertainty           -0.302    22.554    
    SLICE_X84Y45         FDRE (Setup_fdre_C_D)        0.062    22.616    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]
  -------------------------------------------------------------------
                         required time                         22.616    
                         arrival time                         -14.813    
  -------------------------------------------------------------------
                         slack                                  7.803    

Slack (MET) :             7.806ns  (required time - arrival time)
  Source:                 design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.735ns  (logic 5.010ns (42.691%)  route 6.725ns (57.309%))
  Logic Levels:           27  (CARRY4=26 LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       1.781     3.075    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X91Y53         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y53         FDRE (Prop_fdre_C_Q)         0.456     3.531 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          3.075     6.606    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/A[1]
    SLICE_X89Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.280 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.280    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.394    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.508    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.622    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.736    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.850    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.964    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.078    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.192 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.192    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.306 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.307    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.421    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.535    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.649    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.983 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          3.649    12.632    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q[52]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.303    12.935 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000    12.935    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/a_xor_b_sub[2]
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.336 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.336    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.450    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.564 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.564    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.678    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.792    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.020    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.134    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.248    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.362    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.476    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.810 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000    14.810    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_8_out
    SLICE_X84Y44         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       1.562    22.741    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X84Y44         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/C
                         clock pessimism              0.115    22.856    
                         clock uncertainty           -0.302    22.554    
    SLICE_X84Y44         FDRE (Setup_fdre_C_D)        0.062    22.616    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]
  -------------------------------------------------------------------
                         required time                         22.616    
                         arrival time                         -14.810    
  -------------------------------------------------------------------
                         slack                                  7.806    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.714ns  (logic 4.989ns (42.588%)  route 6.725ns (57.412%))
  Logic Levels:           27  (CARRY4=26 LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       1.781     3.075    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X91Y53         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y53         FDRE (Prop_fdre_C_Q)         0.456     3.531 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          3.075     6.606    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/A[1]
    SLICE_X89Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.280 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.280    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.394    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.508    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.622    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.736    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.850    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.964    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.078    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.192 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.192    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.306 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.307    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.421    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.535    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.649    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.983 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          3.649    12.632    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q[52]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.303    12.935 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000    12.935    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/a_xor_b_sub[2]
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.336 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.336    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.450    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.564 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.564    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.678    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.792    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.020    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.134    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.248    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.362    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.476    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.789 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000    14.789    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_6_out
    SLICE_X84Y44         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       1.562    22.741    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X84Y44         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]/C
                         clock pessimism              0.115    22.856    
                         clock uncertainty           -0.302    22.554    
    SLICE_X84Y44         FDRE (Setup_fdre_C_D)        0.062    22.616    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]
  -------------------------------------------------------------------
                         required time                         22.616    
                         arrival time                         -14.789    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.901ns  (required time - arrival time)
  Source:                 design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.640ns  (logic 4.915ns (42.223%)  route 6.725ns (57.777%))
  Logic Levels:           27  (CARRY4=26 LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       1.781     3.075    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X91Y53         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y53         FDRE (Prop_fdre_C_Q)         0.456     3.531 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          3.075     6.606    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/A[1]
    SLICE_X89Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.280 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.280    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.394    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.508    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.622    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.736    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.850    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.964    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.078    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.192 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.192    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.306 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.307    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.421    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.535    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.649    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_12
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.983 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          3.649    12.632    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q[52]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.303    12.935 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000    12.935    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/a_xor_b_sub[2]
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.336 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.336    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.450    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.564 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.564    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.678    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.792    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.020    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.134    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.248    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.362    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.476    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_12
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.715 r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000    14.715    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_7_out
    SLICE_X84Y44         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       1.562    22.741    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X84Y44         FDRE                                         r  design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/C
                         clock pessimism              0.115    22.856    
                         clock uncertainty           -0.302    22.554    
    SLICE_X84Y44         FDRE (Setup_fdre_C_D)        0.062    22.616    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]
  -------------------------------------------------------------------
                         required time                         22.616    
                         arrival time                         -14.715    
  -------------------------------------------------------------------
                         slack                                  7.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1086]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1086]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.896%)  route 0.202ns (49.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       0.557     0.893    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X46Y50         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1086]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1086]/Q
                         net (fo=1, routed)           0.202     1.258    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg_n_0_[1086]
    SLICE_X46Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.303 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1086]_i_1/O
                         net (fo=1, routed)           0.000     1.303    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1086]_i_1_n_0
    SLICE_X46Y48         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1086]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       0.830     1.196    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X46Y48         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1086]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.120     1.286    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1086]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.601%)  route 0.157ns (51.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       0.557     0.893    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X50Y42         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[3]/Q
                         net (fo=1, routed)           0.157     1.197    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata_n_106
    SLICE_X48Y42         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       0.828     1.194    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/ap_clk
    SLICE_X48Y42         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[3]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y42         FDRE (Hold_fdre_C_D)         0.017     1.176    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1086]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1086]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       0.559     0.895    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X33Y50         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1086]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1086]/Q
                         net (fo=1, routed)           0.200     1.235    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg_n_0_[1086]
    SLICE_X33Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.280 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1086]_i_1/O
                         net (fo=1, routed)           0.000     1.280    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1086]_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1086]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       0.831     1.197    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X33Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1086]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.091     1.258    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1086]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1089]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1089]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.055%)  route 0.201ns (51.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       0.559     0.895    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X33Y50         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1089]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1089]/Q
                         net (fo=1, routed)           0.201     1.237    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg_n_0_[1089]
    SLICE_X33Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.282 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1089]_i_1/O
                         net (fo=1, routed)           0.000     1.282    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1089]_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1089]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       0.831     1.197    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X33Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1089]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.092     1.259    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1089]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.278%)  route 0.159ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       0.558     0.894    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X50Y44         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[15]/Q
                         net (fo=1, routed)           0.159     1.200    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata_n_94
    SLICE_X49Y44         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       0.829     1.195    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/ap_clk
    SLICE_X49Y44         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[15]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y44         FDRE (Hold_fdre_C_D)         0.016     1.176    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.671%)  route 0.162ns (52.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       0.557     0.893    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X50Y41         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[9]/Q
                         net (fo=1, routed)           0.162     1.203    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata_n_100
    SLICE_X48Y42         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       0.828     1.194    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/ap_clk
    SLICE_X48Y42         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[9]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y42         FDRE (Hold_fdre_C_D)         0.019     1.178    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.780%)  route 0.162ns (52.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       0.558     0.894    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X50Y43         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[6]/Q
                         net (fo=1, routed)           0.162     1.203    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata_n_103
    SLICE_X48Y44         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       0.829     1.195    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/ap_clk
    SLICE_X48Y44         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[6]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y44         FDRE (Hold_fdre_C_D)         0.018     1.178    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.366%)  route 0.158ns (51.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       0.558     0.894    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X50Y45         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[17]/Q
                         net (fo=1, routed)           0.158     1.200    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata_n_92
    SLICE_X48Y45         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       0.829     1.195    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/ap_clk
    SLICE_X48Y45         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[17]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.013     1.173    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.366%)  route 0.158ns (51.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       0.557     0.893    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X50Y42         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[31]/Q
                         net (fo=1, routed)           0.158     1.199    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata_n_78
    SLICE_X48Y42         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       0.828     1.194    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/ap_clk
    SLICE_X48Y42         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[31]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y42         FDRE (Hold_fdre_C_D)         0.013     1.172    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.606%)  route 0.163ns (52.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       0.558     0.894    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X50Y44         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/dout_buf_reg[22]/Q
                         net (fo=1, routed)           0.163     1.204    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata_n_87
    SLICE_X48Y44         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17832, routed)       0.829     1.195    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/ap_clk
    SLICE_X48Y44         FDRE                                         r  design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[22]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y44         FDRE (Hold_fdre_C_D)         0.017     1.177    design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            4.275         20.000      15.725     DSP48_X4Y30    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_dmul_64jbC_U31/forw_back_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            4.275         20.000      15.725     DSP48_X1Y13    design_1_i/forw_back_0/inst/grp_backward_fu_635/forw_back_dmul_64jbC_U90/forw_back_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X2Y5     design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X2Y14    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         20.000      16.313     DSP48_X1Y17    design_1_i/forw_back_0/inst/grp_backward_fu_635/forw_back_dmul_64jbC_U90/forw_back_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         20.000      16.313     DSP48_X4Y34    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_dmul_64jbC_U31/forw_back_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.558         20.000      16.442     DSP48_X2Y18    design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y42   design_1_i/forw_back_0/inst/grp_backward_fu_635/pool_grad_1_U/backward_pool_grarcU_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y42   design_1_i/forw_back_0/inst/grp_backward_fu_635/pool_grad_1_U/backward_pool_grarcU_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y31   design_1_i/forw_back_0/inst/grp_backward_fu_635/grad_0_U/backward_grad_0_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y87   design_1_i/forw_back_0/inst/grp_backward_fu_635/kernel_grad_2_overtu_U/backward_kernel_gocq_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y87   design_1_i/forw_back_0/inst/grp_backward_fu_635/kernel_grad_2_overtu_U/backward_kernel_gocq_ram_U/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y87   design_1_i/forw_back_0/inst/grp_backward_fu_635/kernel_grad_2_overtu_U/backward_kernel_gocq_ram_U/ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y87   design_1_i/forw_back_0/inst/grp_backward_fu_635/kernel_grad_2_overtu_U/backward_kernel_gocq_ram_U/ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y36   design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y36   design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y36   design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y36   design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y36   design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y36   design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y105  design_1_i/forw_back_0/inst/grp_backward_fu_635/kernel_grad_1_U/backward_kernel_gocq_ram_U/ram_reg_0_15_20_20/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y105  design_1_i/forw_back_0/inst/grp_backward_fu_635/kernel_grad_1_U/backward_kernel_gocq_ram_U/ram_reg_0_15_21_21/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y105  design_1_i/forw_back_0/inst/grp_backward_fu_635/kernel_grad_1_U/backward_kernel_gocq_ram_U/ram_reg_0_15_22_22/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y105  design_1_i/forw_back_0/inst/grp_backward_fu_635/kernel_grad_1_U/backward_kernel_gocq_ram_U/ram_reg_0_15_23_23/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y104  design_1_i/forw_back_0/inst/grp_backward_fu_635/kernel_grad_1_U/backward_kernel_gocq_ram_U/ram_reg_0_15_24_24/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y104  design_1_i/forw_back_0/inst/grp_backward_fu_635/kernel_grad_1_U/backward_kernel_gocq_ram_U/ram_reg_0_15_25_25/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y104  design_1_i/forw_back_0/inst/grp_backward_fu_635/kernel_grad_1_U/backward_kernel_gocq_ram_U/ram_reg_0_15_26_26/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y104  design_1_i/forw_back_0/inst/grp_backward_fu_635/kernel_grad_1_U/backward_kernel_gocq_ram_U/ram_reg_0_15_27_27/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y106  design_1_i/forw_back_0/inst/grp_backward_fu_635/kernel_grad_1_U/backward_kernel_gocq_ram_U/ram_reg_0_15_28_28/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y106  design_1_i/forw_back_0/inst/grp_backward_fu_635/kernel_grad_1_U/backward_kernel_gocq_ram_U/ram_reg_0_15_29_29/SP/CLK



