$date
	Fri May 26 10:58:46 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! b $end
$var reg 1 " a $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module ex $end
$var wire 1 " a $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 1 ! b $end
$var reg 2 % ns [1:0] $end
$var reg 2 & s [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
1$
0#
0"
0!
$end
#5
1!
b1 %
b0 &
1#
#10
0#
#15
1#
#20
0#
0$
#25
b11 %
0!
b1 &
1#
#30
b0 %
0#
1"
#35
b1 %
1!
b0 &
1#
#40
0#
#45
b0 %
0!
b1 &
1#
#50
0#
#55
b1 %
1!
b0 &
1#
#60
0#
#65
b0 %
0!
b1 &
1#
#70
0#
#75
b1 %
1!
b0 &
1#
#80
b1 %
1!
0#
0"
#85
b11 %
0!
b1 &
1#
#90
0#
#95
b0 %
b11 &
1#
#100
0#
#105
b1 %
1!
b0 &
1#
#110
0#
#115
b11 %
0!
b1 &
1#
#120
0#
#125
b0 %
b11 &
1#
#130
0#
