<!DOCTYPE html>
<html>
	<head>
		<meta charset="utf-8" />
		<title>
		</title>
</head>
	<body>
		<div id="page_0">
			<div>
				<div>
					Pads 104 103 102 101 100 099 098 097 096 095 094 093 092 091 090 089 088 087 086 085 084 083 082 081 080 079
					001
					078
					077
					076
					075
					074
					073
					072
					071
					070
					069
					Pins 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67
					701.01 701.17 705.17 705.05
					705.03 705.01 708.01 708.17 709.ao 709.ai
					713.ai 713.ao 715.17 717.ao 717.ai
					002
					003
					004
					005
					006
					007
					008
					009
					010
					011
					rst-
					+c +i
					+c +a
					a00 a01
					17
					ao ai
					1 d00
					2 d01
					3 d02
					4 +i
					5 +c
					a02 66
					a03 65
					+i 64
					17
					17
					1 17
					17 5 3 1
					1 17
					ao ai
					ai ao
					17
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717
					serdes
					SPI
					async analog
					R
					analog
					analog
					L
					R
					L
					R
					L
					R
					L
					R
					L
					L
					R
					L
					R
					L
					R
					L
					R
					L
					617.ao
					63
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					ao
					ai
					600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617
					analog
					+c 62
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					17
					17
					L
					17
					600.17
					617.ai
					61
					6
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					17
					L
					500.17
					517.17
					60
					7
					500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					417.17
					8 d03
					9 d04
					59
					a04 58
					a05 57
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					068
					067
					066
					065
					064
					063
					062
					061
					060
					059
					058
					17
					L
					400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417
					012 10 d05
					L
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					013
					014
					015
					016
					017
					018
					019
					020
					021
					022
					023
					024
					025
					026
					11 d06
					12 d07
					13 d08
					56
					55
					a06
					a07
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317
					sync
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					a08 54
					17
					1
					17
					300.17
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					14
					53
					52
					51
					50
					a09
					200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217
					1wire
					300.01
					317.17
					15
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					217.17
					117.ao
					16 d09
					17 +c
					17
					17
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					17
					ao
					ai
					100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117
					analog
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					200.17
					18
					+c 49
					17
					117.ai
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					D
					19 +i
					48
					057
					056
					055
					054
					053
					000 001 002 003 004 005 006 007 008 009 010 011 012 013 014 015 016 017
					100.17
					20
					+i 47
					a10 46
					a11 45
					serdes
					data control address
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					R
					L
					21 d10
					22 d11
					17
					9
					7
					17
					1 17
					17 5 3 1
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					U
					d00...d17
					a00...a17
					001.01 001.17
					008.17 008.05 008.03 008.01
					d12 d13 d14
					+i +c d15 d16 d17
					a17 a16 a15 +i +c a14 a13 a12
					23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44
					032 033 034 035 036 037 038 039 040 041 042 043 044 045 046 047 048 049 050 051 052
					027 028 029 030 031
					IO |17 |16 15 |14 |13 |12 11 |10 |09 |08 07 |06 |05 |04 03 |02 |01 |00
					Read | PIN | Rr_ | Rw | Dr_ | Dw | Lr_ | Lw | Ur_ | Uw | | | | PIN | | PIN | | PIN | |
					Write | PIN state | | | | DB | WD | | pin | pin | | PIN state PIN state | PIN state |
					| SR |
					| VCO |
					| | | 9-bit DAC output level (155 xor)
					PIN state 01=WEAK PULLDOWN 00=tristate 10=Vss(0)
					11=Vdd(1)
					-Pin State
					WD
					DB
					SR
					VCO
					0=NORMAL
					1=OUTPUT
					0=RECEIVE
					10=OFF
					1=inverted
					0=tristate
					1=send
					-Wake Direction
					-Data Bus direction
					-Serializer/Deserializer
					00=input 01=Vdd calibrate 11=Vss calibrate -Voltage Controlled Oscillator
					Port Address Description
					-d-u 105 Down, Up
					-d-- 115 Down
					Port Address Description
					rd-u 185 Right, Down, Up
					rd-- 195 Right, Down
					-dlu 125 Down, Left, Up
					-dl- 135 Down, Left
					rdlu 1a5 Right, Down, Left, Up
					rdl- 1b5 Right, Down, Left
					data 141 Up, no handshake
					---u 145 Up
					r--u 1c5 Right, Up
					r--- 1d5 Right
					io 15d 18-bit I/O Control/Status
					--lu 165 Left, Up
					r-lu 1e5 Right, Left, Up
					r-l- 1f5 Right, Left
					--l- 175 Left
					Note: ALWAYS refer to port names, addresses may change
					address 18-bit external address bus
					data 18-bit external data bus
					p 10-bit program register, 7-bit auto-increment
					r 18-bit 1+8 return stack
					a 18-bit general, address, 7-bit auto-increment
					t, s 18-bit 2+8 data stack
					b
					9-bit address (write only)
					io 18-bit I/O Control and Status Register
					Opcode Hex Notes -- ADDRESS opcodes
					; 00 return
					Opcode Hex Notes -- ALU opcodes
					+* 10 . +*
					ex 01 execute via r (swap p and r)
					name ; 02 jump to a red word, name
					name 03 call to a red word, name
					unext 04 jump r≠0 decrement r
					next 05 jump r≠0 decrement r
					if 06 jump t=0
					2* 11 left shift
					2/ 12 right shift (signed)
					- 13 invert (3ffff xor)
					+ 14 . +
					and 15
					or 16 exclusive or (xor)
					drop 17
					-if 07 jump t17=0
					@p 08 literal 7-bit auto-increment
					@+ 09 fetch via a 7-bit auto-increment
					@b 0a fetch via b
					dup 18
					pop 19
					over 1a
					@ 0b fetch via a
					!p 0c
					a 1b fetch from register a
					. 1c nop
					push 1d
					b! 1e store into register b
					a! 1f store into register a
					7-bit auto-increment
					!+ 0d store via a 7-bit auto-increment
					!b 0e store via b
					! 0f store via a
					ga144 poster 20091212
					<div><a href="http://www.GreenArrayChips.com" target="_blank">www.GreenArrayChips.com </a></div>
					© 2009 GreenArrays, Inc.
				</div>
			</div>
		</div>
	</body>
</html>