/*
 * Generated by Digital. Don't modify this file!
 * Any changes will be lost if this file is regenerated.
 */

module Mux_2x1
(
    input [0:0] sel,
    input in_0,
    input in_1,
    output reg out
);
    always @ (*) begin
        case (sel)
            1'h0: out = in_0;
            1'h1: out = in_1;
            default:
                out = 'h0;
        endcase
    end
endmodule

module DIG_D_FF_1bit
#(
    parameter Default = 0
)
(
   input D,
   input C,
   output Q,
   output \~Q
);
    reg state;

    assign Q = state;
    assign \~Q = ~state;

    always @ (posedge C) begin
        state <= D;
    end

    initial begin
        state = Default;
    end
endmodule


module Shift_Register17bit (
  input clk,
  input S_L,
  input [16:0] par_in,
  input shift_in,
  output [16:0] Q
);
  wire s0;
  wire s1;
  wire s2;
  wire s3;
  wire s4;
  wire s5;
  wire s6;
  wire s7;
  wire s8;
  wire s9;
  wire s10;
  wire s11;
  wire s12;
  wire s13;
  wire s14;
  wire s15;
  wire s16;
  wire s17;
  wire s18;
  wire s19;
  wire s20;
  wire s21;
  wire s22;
  wire s23;
  wire s24;
  wire s25;
  wire s26;
  wire s27;
  wire s28;
  wire s29;
  wire s30;
  wire s31;
  wire s32;
  wire s33;
  wire s34;
  wire s35;
  wire s36;
  wire s37;
  wire s38;
  wire s39;
  wire s40;
  wire s41;
  wire s42;
  wire s43;
  wire s44;
  wire s45;
  wire s46;
  wire s47;
  wire s48;
  wire s49;
  wire s50;
  assign s23 = par_in[0];
  assign s22 = par_in[1];
  assign s21 = par_in[2];
  assign s20 = par_in[3];
  assign s19 = par_in[4];
  assign s18 = par_in[5];
  assign s17 = par_in[6];
  assign s16 = par_in[7];
  assign s33 = par_in[8];
  assign s34 = par_in[9];
  assign s35 = par_in[10];
  assign s36 = par_in[11];
  assign s37 = par_in[12];
  assign s38 = par_in[13];
  assign s39 = par_in[14];
  assign s40 = par_in[15];
  assign s41 = par_in[16];
  Mux_2x1 Mux_2x1_i0 (
    .sel( S_L ),
    .in_0( shift_in ),
    .in_1( s23 ),
    .out( s14 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i1 (
    .D( s14 ),
    .C( clk ),
    .Q( s15 )
  );
  Mux_2x1 Mux_2x1_i2 (
    .sel( S_L ),
    .in_0( s15 ),
    .in_1( s22 ),
    .out( s12 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i3 (
    .D( s12 ),
    .C( clk ),
    .Q( s13 )
  );
  Mux_2x1 Mux_2x1_i4 (
    .sel( S_L ),
    .in_0( s13 ),
    .in_1( s21 ),
    .out( s10 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i5 (
    .D( s10 ),
    .C( clk ),
    .Q( s11 )
  );
  Mux_2x1 Mux_2x1_i6 (
    .sel( S_L ),
    .in_0( s11 ),
    .in_1( s20 ),
    .out( s8 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i7 (
    .D( s8 ),
    .C( clk ),
    .Q( s9 )
  );
  Mux_2x1 Mux_2x1_i8 (
    .sel( S_L ),
    .in_0( s9 ),
    .in_1( s19 ),
    .out( s6 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i9 (
    .D( s6 ),
    .C( clk ),
    .Q( s7 )
  );
  Mux_2x1 Mux_2x1_i10 (
    .sel( S_L ),
    .in_0( s7 ),
    .in_1( s18 ),
    .out( s4 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i11 (
    .D( s4 ),
    .C( clk ),
    .Q( s5 )
  );
  Mux_2x1 Mux_2x1_i12 (
    .sel( S_L ),
    .in_0( s5 ),
    .in_1( s17 ),
    .out( s2 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i13 (
    .D( s2 ),
    .C( clk ),
    .Q( s3 )
  );
  Mux_2x1 Mux_2x1_i14 (
    .sel( S_L ),
    .in_0( s3 ),
    .in_1( s16 ),
    .out( s0 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i15 (
    .D( s0 ),
    .C( clk ),
    .Q( s1 )
  );
  Mux_2x1 Mux_2x1_i16 (
    .sel( S_L ),
    .in_0( s1 ),
    .in_1( s33 ),
    .out( s42 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i17 (
    .D( s42 ),
    .C( clk ),
    .Q( s24 )
  );
  Mux_2x1 Mux_2x1_i18 (
    .sel( S_L ),
    .in_0( s24 ),
    .in_1( s34 ),
    .out( s43 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i19 (
    .D( s43 ),
    .C( clk ),
    .Q( s25 )
  );
  Mux_2x1 Mux_2x1_i20 (
    .sel( S_L ),
    .in_0( s25 ),
    .in_1( s35 ),
    .out( s44 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i21 (
    .D( s44 ),
    .C( clk ),
    .Q( s26 )
  );
  Mux_2x1 Mux_2x1_i22 (
    .sel( S_L ),
    .in_0( s26 ),
    .in_1( s36 ),
    .out( s45 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i23 (
    .D( s45 ),
    .C( clk ),
    .Q( s27 )
  );
  Mux_2x1 Mux_2x1_i24 (
    .sel( S_L ),
    .in_0( s27 ),
    .in_1( s37 ),
    .out( s46 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i25 (
    .D( s46 ),
    .C( clk ),
    .Q( s28 )
  );
  Mux_2x1 Mux_2x1_i26 (
    .sel( S_L ),
    .in_0( s28 ),
    .in_1( s38 ),
    .out( s47 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i27 (
    .D( s47 ),
    .C( clk ),
    .Q( s29 )
  );
  Mux_2x1 Mux_2x1_i28 (
    .sel( S_L ),
    .in_0( s29 ),
    .in_1( s39 ),
    .out( s48 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i29 (
    .D( s48 ),
    .C( clk ),
    .Q( s30 )
  );
  Mux_2x1 Mux_2x1_i30 (
    .sel( S_L ),
    .in_0( s30 ),
    .in_1( s40 ),
    .out( s49 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i31 (
    .D( s49 ),
    .C( clk ),
    .Q( s31 )
  );
  Mux_2x1 Mux_2x1_i32 (
    .sel( S_L ),
    .in_0( s31 ),
    .in_1( s41 ),
    .out( s50 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i33 (
    .D( s50 ),
    .C( clk ),
    .Q( s32 )
  );
  assign Q[0] = s15;
  assign Q[1] = s13;
  assign Q[2] = s11;
  assign Q[3] = s9;
  assign Q[4] = s7;
  assign Q[5] = s5;
  assign Q[6] = s3;
  assign Q[7] = s1;
  assign Q[8] = s24;
  assign Q[9] = s25;
  assign Q[10] = s26;
  assign Q[11] = s27;
  assign Q[12] = s28;
  assign Q[13] = s29;
  assign Q[14] = s30;
  assign Q[15] = s31;
  assign Q[16] = s32;
endmodule
