

================================================================
== Vitis HLS Report for 'control_split'
================================================================
* Date:           Mon Aug 28 05:53:55 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        RBM_hls
* Solution:       RBM_512_64_80M (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.50 ns|  3.958 ns|     3.38 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  12.500 ns|  12.500 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     10|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      13|     64|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |tmp_nbreadreq_fu_34_p3            |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  10|           5|           5|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done                        |   9|          2|    1|          2|
    |control_ch173_blk_n            |   9|          2|    1|          2|
    |control_ch274_blk_n            |   9|          2|    1|          2|
    |control_ch375_blk_n            |   9|          2|    1|          2|
    |real_start                     |   9|          2|    1|          2|
    |stream_control_in_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  54|         12|    6|         12|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                      |  1|   0|    1|          0|
    |ap_done_reg                    |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |  1|   0|    1|          0|
    |start_once_reg                 |  1|   0|    1|          0|
    |stream_control_in_read_reg_73  |  8|   0|    8|          0|
    |tmp_reg_69                     |  1|   0|    1|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          | 13|   0|   13|          0|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|      control_split|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|      control_split|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|      control_split|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|      control_split|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|      control_split|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|      control_split|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|      control_split|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|      control_split|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|      control_split|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|      control_split|  return value|
|stream_control_in_TVALID      |   in|    1|        axis|  stream_control_in|       pointer|
|stream_control_in_TDATA       |   in|    8|        axis|  stream_control_in|       pointer|
|stream_control_in_TREADY      |  out|    1|        axis|  stream_control_in|       pointer|
|control_ch173_din             |  out|    8|     ap_fifo|      control_ch173|       pointer|
|control_ch173_num_data_valid  |   in|    8|     ap_fifo|      control_ch173|       pointer|
|control_ch173_fifo_cap        |   in|    8|     ap_fifo|      control_ch173|       pointer|
|control_ch173_full_n          |   in|    1|     ap_fifo|      control_ch173|       pointer|
|control_ch173_write           |  out|    1|     ap_fifo|      control_ch173|       pointer|
|control_ch274_din             |  out|    8|     ap_fifo|      control_ch274|       pointer|
|control_ch274_num_data_valid  |   in|    8|     ap_fifo|      control_ch274|       pointer|
|control_ch274_fifo_cap        |   in|    8|     ap_fifo|      control_ch274|       pointer|
|control_ch274_full_n          |   in|    1|     ap_fifo|      control_ch274|       pointer|
|control_ch274_write           |  out|    1|     ap_fifo|      control_ch274|       pointer|
|control_ch375_din             |  out|    8|     ap_fifo|      control_ch375|       pointer|
|control_ch375_num_data_valid  |   in|    8|     ap_fifo|      control_ch375|       pointer|
|control_ch375_fifo_cap        |   in|    8|     ap_fifo|      control_ch375|       pointer|
|control_ch375_full_n          |   in|    1|     ap_fifo|      control_ch375|       pointer|
|control_ch375_write           |  out|    1|     ap_fifo|      control_ch375|       pointer|
+------------------------------+-----+-----+------------+-------------------+--------------+

