#Build: Synplify Pro (R) U-2023.03L-SP1, Build 153R, Aug 10 2023
#install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
#OS: Windows 10 or later
#Hostname: FREE-FPGA

# Thu Oct 17 20:20:13 2024

#Implementation: syn_results


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FREE-FPGA

Implementation : syn_results
Synopsys HDL Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:42:17, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FREE-FPGA

Implementation : syn_results
Synopsys Verilog Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:42:17, @

@N|Running in 64-bit mode
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v" (library work)
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v" (library work)
@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":25:36:25:48|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":31:40:31:52|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":38:43:38:55|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":46:46:46:58|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":55:37:55:49|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":62:39:62:51|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":69:39:69:51|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":81:17:81:29|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":94:44:94:56|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":102:44:102:56|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":110:48:110:60|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":119:48:119:60|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":128:48:128:60|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":137:48:137:60|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":146:40:146:52|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":153:40:153:52|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":160:44:160:56|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":168:44:168:56|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":176:44:176:56|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":184:44:184:56|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":192:53:192:65|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":202:53:202:65|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":212:57:212:69|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":223:57:223:69|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":234:57:234:69|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":245:57:245:69|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":256:49:256:61|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":265:49:265:61|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":274:31:274:43|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":278:31:278:43|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":283:33:283:45|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":288:33:288:45|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":293:51:293:63|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":302:51:302:63|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":311:51:311:63|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":320:51:320:63|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":329:46:329:58|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":337:46:337:58|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":345:46:345:58|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":353:46:353:58|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":361:38:361:50|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":367:32:367:44|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":372:45:372:57|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":379:42:379:54|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":388:45:388:57|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":398:48:398:60|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":409:51:409:63|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":421:54:421:66|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":434:122:434:134|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":458:43:458:55|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":465:207:465:219|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":506:57:506:69|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":516:78:516:90|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":531:35:531:47|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":537:39:537:51|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":544:42:544:54|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":552:45:552:57|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":561:35:561:47|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":567:38:567:50|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":574:41:574:53|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":582:44:582:56|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":591:31:591:43|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":596:38:596:50|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":602:35:602:47|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":608:37:608:49|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":614:51:614:63|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":623:51:623:63|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":632:51:632:63|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":641:51:641:63|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":650:38:650:50|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":656:35:656:47|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":662:38:662:50|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":669:41:669:53|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":677:44:677:56|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":686:47:686:59|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":693:29:693:41|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":698:72:698:84|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":710:56:710:68|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":719:77:719:89|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":732:61:732:73|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":742:66:742:78|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":753:37:753:49|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":757:29:757:41|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":761:29:761:41|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":765:37:765:49|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":771:40:771:52|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":778:43:778:55|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":786:46:786:58|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":795:64:795:76|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":810:36:810:48|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":816:94:816:106|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":841:39:841:51|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":848:42:848:54|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":856:45:856:57|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":880:78:880:90|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":973:69:973:81|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":1052:42:1052:54|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":1058:42:1058:54|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":1065:26:1065:38|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":1070:37:1070:49|User defined pragma syn_black_box detected


Only the first 100 messages of id 'CG100' are reported. To see all messages use 'report_messages -log D:\FreeWork\df1_demo\phy_develop\src\ip\df1_lidar_ip\eth_pll\syn_results\synlog\eth_pll_compiler.srr -id CG100' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG100} -count unlimited' in the Tcl shell.
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v" (library work)
@I::"D:\FreeWork\df1_demo\phy_develop\src\ip\df1_lidar_ip\eth_pll\eth_pll.v" (library work)
Verilog syntax check successful!
File D:\FreeWork\df1_demo\phy_develop\src\ip\df1_lidar_ip\eth_pll\eth_pll.v changed - recompiling
Selecting top level module eth_pll
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":757:7:757:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":761:7:761:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":1696:7:1696:13|Synthesizing module EHXPLLL in library work.
Running optimization stage 1 on EHXPLLL .......
Finished optimization stage 1 on EHXPLLL (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
@N: CG364 :"D:\FreeWork\df1_demo\phy_develop\src\ip\df1_lidar_ip\eth_pll\eth_pll.v":8:7:8:13|Synthesizing module eth_pll in library work.
Running optimization stage 1 on eth_pll .......
@W: CL168 :"D:\FreeWork\df1_demo\phy_develop\src\ip\df1_lidar_ip\eth_pll\eth_pll.v":20:8:20:21|Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on eth_pll (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
Running optimization stage 2 on eth_pll .......
Finished optimization stage 2 on eth_pll (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
Running optimization stage 2 on EHXPLLL .......
Finished optimization stage 2 on EHXPLLL (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: D:\FreeWork\df1_demo\phy_develop\src\ip\df1_lidar_ip\eth_pll\syn_results\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 112MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 17 20:20:16 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FREE-FPGA

Implementation : syn_results
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:42:17, @

@N|Running in 64-bit mode
File D:\FreeWork\df1_demo\phy_develop\src\ip\df1_lidar_ip\eth_pll\syn_results\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 106MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 17 20:20:16 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: D:\FreeWork\df1_demo\phy_develop\src\ip\df1_lidar_ip\eth_pll\syn_results\synwork\eth_pll_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 39MB peak: 39MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 17 20:20:16 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FREE-FPGA

Implementation : syn_results
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:42:17, @

@N|Running in 64-bit mode
File D:\FreeWork\df1_demo\phy_develop\src\ip\df1_lidar_ip\eth_pll\syn_results\synwork\eth_pll_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 107MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 17 20:20:17 2024

###########################################################]
Premap Report

# Thu Oct 17 20:20:18 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FREE-FPGA

Implementation : syn_results
Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 132R, Built Aug 31 2023 04:16:35, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 139MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 153MB)

Reading constraint file: D:\FreeWork\df1_demo\phy_develop\src\ip\df1_lidar_ip\eth_pll\eth_pll.fdc
@L: D:\FreeWork\df1_demo\phy_develop\src\ip\df1_lidar_ip\eth_pll\syn_results\eth_pll_scck.rpt 
See clock summary report "D:\FreeWork\df1_demo\phy_develop\src\ip\df1_lidar_ip\eth_pll\syn_results\eth_pll_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 153MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 153MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 159MB peak: 159MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 160MB peak: 161MB)

NConnInternalConnection caching is on

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 210MB peak: 211MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 210MB peak: 211MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 210MB peak: 211MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 210MB peak: 211MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 211MB peak: 211MB)


mixed edge conversion for GCC is OFF

Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 212MB peak: 213MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 212MB peak: 213MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 212MB peak: 213MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=32 on top level netlist eth_pll 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 212MB peak: 213MB)



Clock Summary
******************

          Start      Requested     Requested     Clock      Clock               Clock
Level     Clock      Frequency     Period        Type       Group               Load 
-------------------------------------------------------------------------------------
0 -       System     100.0 MHz     10.000        system     system_clkgroup     0    
=====================================================================================



Clock Load Summary
***********************

           Clock     Source     Clock Pin       Non-clock Pin     Non-clock Pin
Clock      Load      Pin        Seq Example     Seq Example       Comb Example 
-------------------------------------------------------------------------------
System     0         -          -               -                 -            
===============================================================================

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 213MB peak: 213MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 213MB peak: 214MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 214MB peak: 214MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 129MB peak: 215MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu Oct 17 20:20:20 2024

###########################################################]
Map & Optimize Report

# Thu Oct 17 20:20:20 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FREE-FPGA

Implementation : syn_results
Synopsys Lattice Technology Mapper, Version map202303lat, Build 132R, Built Aug 31 2023 04:16:35, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 139MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 153MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 153MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 155MB peak: 155MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 156MB peak: 158MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 209MB peak: 209MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 212MB peak: 212MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 212MB peak: 213MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 213MB peak: 214MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 213MB peak: 214MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 213MB peak: 214MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 213MB peak: 214MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 213MB peak: 214MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 213MB peak: 214MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 214MB peak: 215MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    10.00ns		   0 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 214MB peak: 215MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 215MB peak: 215MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 215MB peak: 216MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 215MB peak: 216MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 160MB peak: 216MB)

Writing Analyst data base D:\FreeWork\df1_demo\phy_develop\src\ip\df1_lidar_ip\eth_pll\syn_results\synwork\eth_pll_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 215MB peak: 216MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\FreeWork\df1_demo\phy_develop\src\ip\df1_lidar_ip\eth_pll\syn_results\eth_pll.edn
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 223MB peak: 223MB)

Writing Verilog Simulation files

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 224MB peak: 224MB)

Writing VHDL Simulation files

Finished Writing VHDL Simulation files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 224MB peak: 225MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 224MB peak: 225MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 224MB peak: 225MB)

@W: MT246 :"d:\freework\df1_demo\phy_develop\src\ip\df1_lidar_ip\eth_pll\eth_pll.v":56:12:56:20|Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)


##### START OF TIMING REPORT #####[
# Timing report written on Thu Oct 17 20:20:25 2024
#


Top view:               eth_pll
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\FreeWork\df1_demo\phy_develop\src\ip\df1_lidar_ip\eth_pll\eth_pll.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 10.000

@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
                   Requested     Estimated     Requested     Estimated                Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type       Group          
----------------------------------------------------------------------------------------------------------------
System             100.0 MHz     NA            10.000        0.000         10.000     system     system_clkgroup
================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
System    System  |  10.000      10.000  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

              Starting                                      Arrival           
Instance      Reference     Type        Pin       Net       Time        Slack 
              Clock                                                           
------------------------------------------------------------------------------
PLLInst_0     System        EHXPLLL     CLKOP     CLKOP     0.000       10.000
==============================================================================


Ending Points with Worst Slack
******************************

              Starting                                      Required           
Instance      Reference     Type        Pin       Net       Time         Slack 
              Clock                                                            
-------------------------------------------------------------------------------
PLLInst_0     System        EHXPLLL     CLKFB     CLKOP     10.000       10.000
===============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     10.000

    Number of logic level(s):                0
    Starting point:                          PLLInst_0 / CLKOP
    Ending point:                            PLLInst_0 / CLKFB
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                 Pin       Pin               Arrival     No. of    
Name               Type        Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
PLLInst_0          EHXPLLL     CLKOP     Out     0.000     0.000 r     -         
CLKOP              Net         -         -       -         -           2         
PLLInst_0          EHXPLLL     CLKFB     In      0.000     0.000 r     -         
=================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 224MB peak: 225MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 224MB peak: 226MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_12f-6

Register bits: 0 of 12096 (0%)
PIC Latch:       0
I/O cells:       0


Details:
EHXPLLL:        1
GSR:            1
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 87MB peak: 226MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Thu Oct 17 20:20:25 2024

###########################################################]
