// Seed: 1621562320
module module_0 #(
    parameter id_1 = 32'd29
);
  logic _id_1 = id_1;
  assign id_1 = id_1;
  string [1 : id_1  ==  id_1] id_2, id_3, id_4;
  bit [-1  <  1 : 1] id_5;
  always if (~&-1) id_5 <= -1;
  always $signed(id_1);
  ;
  assign id_3 = "";
endmodule
module module_1 #(
    parameter id_4 = 32'd59
) (
    id_1[-1 : 1],
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8[id_4 :-1'b0]
);
  inout logic [7:0] id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  wire id_9;
  module_0 modCall_1 ();
  wire id_10, id_11;
endmodule
