<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="encodingindex.xsl" name="generator"/><title>A32 - Index by Encoding</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="topleveltable"><a id="top" name="top"></a>Top-level encodings for A32</h1><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">cond</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="20"></td><td class="lr">op1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">cond</th><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
          != 1111
        </td><td class="bitfield">
          00x
        </td><td class="bitfield"></td><td class="iformname"><a href="#dp">Data-processing and miscellaneous instructions</a></td></tr><tr class="instructiontable"><td class="bitfield">
          != 1111
        </td><td class="bitfield">
          010
        </td><td class="bitfield"></td><td class="iformname"><a href="#ldstimm">Load/Store Word, Unsigned Byte (immediate, literal)</a></td></tr><tr class="instructiontable"><td class="bitfield">
          != 1111
        </td><td class="bitfield">
          011
        </td><td class="bitfield">
          0
        </td><td class="iformname"><a href="#ldstreg">Load/Store Word, Unsigned Byte (register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
          != 1111
        </td><td class="bitfield">
          011
        </td><td class="bitfield">
          1
        </td><td class="iformname"><a href="#media">Media instructions</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          10x
        </td><td class="bitfield"></td><td class="iformname"><a href="#brblk">Branch, branch with link, and block data transfer</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          11x
        </td><td class="bitfield"></td><td class="iformname"><a href="#cops_as">System register access, Advanced SIMD, floating-point, and Supervisor call</a></td></tr><tr class="instructiontable"><td class="bitfield">
          1111
        </td><td class="bitfield">
          0xx
        </td><td class="bitfield"></td><td class="iformname"><a href="#uncond_as">Unconditional instructions</a></td></tr></table></div><hr/><h2><a id="dp" name="dp"></a>Data-processing and miscellaneous instructions</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="2">00</td><td class="lr">op0</td><td class="lr" colspan="5">op1</td><td class="lr" colspan="12"></td><td class="lr">op2</td><td class="lr" colspan="2">op3</td><td class="lr">op4</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            != 00
          </td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#xldst">Extra load/store</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#mul_word">Multiply and Accumulate</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#sync">Synchronization primitives and Load-Acquire/Store-Release</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            10xx0
          </td><td class="bitfield">
            0
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#dpmisc">Miscellaneous</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            10xx0
          </td><td class="bitfield">
            1
          </td><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#mul_half">Halfword Multiply and Accumulate</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            != 10xx0
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#dpregis">Data-processing register (immediate shift)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            != 10xx0
          </td><td class="bitfield">
            0
          </td><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#dpregrs">Data-processing register (register shift)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#dpimm">Data-processing immediate</a></td></tr></table></div><hr/><h2><a id="xldst" name="xldst"></a>Extra load/store</h2><div class="decode_navigation"><p>These instructions are under <a href="#dp">Data-processing and miscellaneous instructions</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="3">000</td><td class="lr" colspan="2"></td><td class="lr">op0</td><td class="lr" colspan="14"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="2">!= 00</td><td class="lr" colspan="1">1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#ldstxreg">Load/Store Dual, Half, Signed Byte (register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#ldstximm">Load/Store Dual, Half, Signed Byte (immediate, literal)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-ldstxreg"><a id="ldstxreg" name="ldstxreg"></a><h3 class="iclass">Load/Store Dual, Half, Signed Byte (register)</h3><p>These instructions are under <a href="#xldst">Extra load/store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">0</td><td class="lr">W</td><td class="lr">o1</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rt</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">1</td><td class="lr" colspan="2">!= 00</td><td class="lr">1</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="3"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td></td><td class="droppedname" colspan="2">op2</td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; op2 != 00 &amp;&amp; cond != 1111 &amp;&amp; op2 != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstxreg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">P</th><th class="bitfields" colspan="" rowspan="">W</th><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="strh_r.html">STRH (register)</a>
            —
            <a href="strh_r.html#STRH_r_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrd_r.html">LDRD (register)</a>
            —
            <a href="ldrd_r.html#LDRD_r_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="strd_r.html">STRD (register)</a>
            —
            <a href="strd_r.html#STRD_r_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldrh_r.html">LDRH (register)</a>
            —
            <a href="ldrh_r.html#LDRH_r_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsb_r.html">LDRSB (register)</a>
            —
            <a href="ldrsb_r.html#LDRSB_r_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsh_r.html">LDRSH (register)</a>
            —
            <a href="ldrsh_r.html#LDRSH_r_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="strht.html">STRHT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldrht.html">LDRHT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsbt.html">LDRSBT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsht.html">LDRSHT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="strh_r.html">STRH (register)</a>
            —
            <a href="strh_r.html#STRH_r_A1_pre">pre-indexed</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrd_r.html">LDRD (register)</a>
            —
            <a href="ldrd_r.html#LDRD_r_A1_pre">pre-indexed</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="strd_r.html">STRD (register)</a>
            —
            <a href="strd_r.html#STRD_r_A1_pre">pre-indexed</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldrh_r.html">LDRH (register)</a>
            —
            <a href="ldrh_r.html#LDRH_r_A1_pre">pre-indexed</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsb_r.html">LDRSB (register)</a>
            —
            <a href="ldrsb_r.html#LDRSB_r_A1_pre">pre-indexed</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsh_r.html">LDRSH (register)</a>
            —
            <a href="ldrsh_r.html#LDRSH_r_A1_pre">pre-indexed</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstximm"><a id="ldstximm" name="ldstximm"></a><h3 class="iclass">Load/Store Dual, Half, Signed Byte (immediate, literal)</h3><p>These instructions are under <a href="#xldst">Extra load/store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">1</td><td class="lr">W</td><td class="lr">o1</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">imm4H</td><td class="lr">1</td><td class="lr" colspan="2">!= 00</td><td class="lr">1</td><td class="lr" colspan="4">imm4L</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="3"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td class="droppedname" colspan="2">op2</td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; op2 != 00 &amp;&amp; cond != 1111 &amp;&amp; op2 != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstximm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">P:W</th><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield">10</td><td class="iformname"><a href="ldrd_l.html">LDRD (literal)</a></td></tr><tr><td class="bitfield">!= 01</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">01</td><td class="iformname"><a href="ldrh_l.html">LDRH (literal)</a></td></tr><tr><td class="bitfield">!= 01</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsb_l.html">LDRSB (literal)</a></td></tr><tr><td class="bitfield">!= 01</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsh_l.html">LDRSH (literal)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield">10</td><td class="iformname"><a href="ldrd_i.html">LDRD (immediate)</a>
            —
            <a href="ldrd_i.html#LDRD_i_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname"><a href="strh_i.html">STRH (immediate)</a>
            —
            <a href="strh_i.html#STRH_i_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="iformname"><a href="strd_i.html">STRD (immediate)</a>
            —
            <a href="strd_i.html#STRD_i_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><a href="ldrh_i.html">LDRH (immediate)</a>
            —
            <a href="ldrh_i.html#LDRH_i_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsb_i.html">LDRSB (immediate)</a>
            —
            <a href="ldrsb_i.html#LDRSB_i_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsh_i.html">LDRSH (immediate)</a>
            —
            <a href="ldrsh_i.html#LDRSH_i_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname"><a href="strht.html">STRHT</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname"><a href="ldrht.html">LDRHT</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname"><a href="ldrsbt.html">LDRSBT</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="iformname"><a href="ldrsht.html">LDRSHT</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield">10</td><td class="iformname"><a href="ldrd_i.html">LDRD (immediate)</a>
            —
            <a href="ldrd_i.html#LDRD_i_A1_off">offset</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname"><a href="strh_i.html">STRH (immediate)</a>
            —
            <a href="strh_i.html#STRH_i_A1_off">offset</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="iformname"><a href="strd_i.html">STRD (immediate)</a>
            —
            <a href="strd_i.html#STRD_i_A1_off">offset</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><a href="ldrh_i.html">LDRH (immediate)</a>
            —
            <a href="ldrh_i.html#LDRH_i_A1_off">offset</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsb_i.html">LDRSB (immediate)</a>
            —
            <a href="ldrsb_i.html#LDRSB_i_A1_off">offset</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsh_i.html">LDRSH (immediate)</a>
            —
            <a href="ldrsh_i.html#LDRSH_i_A1_off">offset</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield">10</td><td class="iformname"><a href="ldrd_i.html">LDRD (immediate)</a>
            —
            <a href="ldrd_i.html#LDRD_i_A1_pre">pre-indexed</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname"><a href="strh_i.html">STRH (immediate)</a>
            —
            <a href="strh_i.html#STRH_i_A1_pre">pre-indexed</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="iformname"><a href="strd_i.html">STRD (immediate)</a>
            —
            <a href="strd_i.html#STRD_i_A1_pre">pre-indexed</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><a href="ldrh_i.html">LDRH (immediate)</a>
            —
            <a href="ldrh_i.html#LDRH_i_A1_pre">pre-indexed</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsb_i.html">LDRSB (immediate)</a>
            —
            <a href="ldrsb_i.html#LDRSB_i_A1_pre">pre-indexed</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsh_i.html">LDRSH (immediate)</a>
            —
            <a href="ldrsh_i.html#LDRSH_i_A1_pre">pre-indexed</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mul_word"><a id="mul_word" name="mul_word"></a><h3 class="iclass">Multiply and Accumulate</h3><p>These instructions are under <a href="#dp">Data-processing and miscellaneous instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr">S</td><td class="lr" colspan="4">RdHi</td><td class="lr" colspan="4">RdLo</td><td class="lr" colspan="4">Rm</td><td class="l">1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Rn</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mul_word"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="mul.html">MUL, MULS</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="mla.html">MLA, MLAS</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="iformname"><a href="umaal.html">UMAAL</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield">0</td><td class="iformname"><a href="mls.html">MLS</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="iformname"><a href="umull.html">UMULL, UMULLS</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="iformname"><a href="umlal.html">UMLAL, UMLALS</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="iformname"><a href="smull.html">SMULL, SMULLS</a></td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="iformname"><a href="smlal.html">SMLAL, SMLALS</a></td></tr></tbody></table></div></div><hr/><h2><a id="sync" name="sync"></a>Synchronization primitives and Load-Acquire/Store-Release</h2><div class="decode_navigation"><p>These instructions are under <a href="#dp">Data-processing and miscellaneous instructions</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">0001</td><td class="lr">op0</td><td class="lr" colspan="11"></td><td class="lr" colspan="2">11</td><td class="lr" colspan="2"></td><td class="lr" colspan="4">1001</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#ldst_excl">Load/Store Exclusive and Load-Acquire/Store-Release</a></td></tr></table></div><hr/><div class="iclass" id="iclass-ldst_excl"><a id="ldst_excl" name="ldst_excl"></a><h3 class="iclass">Load/Store Exclusive and Load-Acquire/Store-Release</h3><p>These instructions are under <a href="#sync">Synchronization primitives and Load-Acquire/Store-Release</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">xRd</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">ex</td><td class="lr">ord</td><td class="l">1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">xRt</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_excl"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">ex</th><th class="bitfields" colspan="" rowspan="">ord</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stl.html">STL</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stlex.html">STLEX</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="strex.html">STREX</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="lda.html">LDA</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ldaex.html">LDAEX</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldrex.html">LDREX</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stlexd.html">STLEXD</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="strexd.html">STREXD</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ldaexd.html">LDAEXD</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldrexd.html">LDREXD</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stlb.html">STLB</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stlexb.html">STLEXB</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="strexb.html">STREXB</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ldab.html">LDAB</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ldaexb.html">LDAEXB</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldrexb.html">LDREXB</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stlh.html">STLH</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stlexh.html">STLEXH</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="strexh.html">STREXH</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ldah.html">LDAH</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ldaexh.html">LDAEXH</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldrexh.html">LDREXH</a></td></tr></tbody></table></div></div><hr/><h2><a id="dpmisc" name="dpmisc"></a>Miscellaneous</h2><div class="decode_navigation"><p>These instructions are under <a href="#dp">Data-processing and miscellaneous instructions</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="5">00010</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="1">0</td><td class="lr" colspan="12"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              001
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              010
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              011
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              110
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              001
            </td><td class="iformname"><a href="bx.html">BX</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              010
            </td><td class="iformname"><a href="bxj.html">BXJ</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              011
            </td><td class="iformname"><a href="blx_r.html">BLX (register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              110
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              001
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              010
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              011
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              110
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              001
            </td><td class="iformname"><a href="clz.html">CLZ</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              010
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              011
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              110
            </td><td class="iformname"><a href="eret.html">ERET</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              111
            </td><td class="iformname"><a href="#except">Exception Generation</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="iformname"><a href="#movsr_reg">Move special register (register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="iformname"><a href="#crc32">Cyclic Redundancy Check</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="iformname"><a href="#intsat">Integer Saturating Arithmetic</a></td></tr></table></div><hr/><div class="iclass" id="iclass-except"><a id="except" name="except"></a><h3 class="iclass">Exception Generation</h3><p>These instructions are under <a href="#dpmisc">Miscellaneous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="12">imm12</td><td class="l">0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">imm4</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="12"></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-except"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="hlt.html">HLT</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="bkpt.html">BKPT</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="hvc.html">HVC</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="smc.html">SMC</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-movsr_reg"><a id="movsr_reg" name="movsr_reg"></a><h3 class="iclass">Move special register (register)</h3><p>These instructions are under <a href="#dpmisc">Miscellaneous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="4">mask</td><td class="lr" colspan="4">Rd</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">B</td><td class="lr">m</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Rn</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-movsr_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">x0</td><td class="bitfield">0</td><td class="iformname"><a href="mrs.html">MRS</a></td></tr><tr><td class="bitfield">x0</td><td class="bitfield">1</td><td class="iformname"><a href="mrs_br.html">MRS (Banked register)</a></td></tr><tr><td class="bitfield">x1</td><td class="bitfield">0</td><td class="iformname"><a href="msr_r.html">MSR (register)</a></td></tr><tr><td class="bitfield">x1</td><td class="bitfield">1</td><td class="iformname"><a href="msr_br.html">MSR (Banked register)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-crc32"><a id="crc32" name="crc32"></a><h3 class="iclass">Cyclic Redundancy Check</h3><p>These instructions are under <a href="#dpmisc">Miscellaneous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">sz</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">C</td><td class="lr">(0)</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-crc32"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">C</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="crc32.html">CRC32</a>
            —
            <a href="crc32.html#CRC32B_A1">CRC32B</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="crc32c.html">CRC32C</a>
            —
            <a href="crc32c.html#CRC32CB_A1">CRC32CB</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="crc32.html">CRC32</a>
            —
            <a href="crc32.html#CRC32H_A1">CRC32H</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="crc32c.html">CRC32C</a>
            —
            <a href="crc32c.html#CRC32CH_A1">CRC32CH</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="crc32.html">CRC32</a>
            —
            <a href="crc32.html#CRC32W_A1">CRC32W</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="crc32c.html">CRC32C</a>
            —
            <a href="crc32c.html#CRC32CW_A1">CRC32CW</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr></tbody></table></div><p>The behavior of the CONSTRAINED UNPREDICTABLE encodings in this table is described in <a class="armarm-xref" title="Reference to Armv8 ARM section">CONSTRAINED UNPREDICTABLE behavior for A32 and T32 instruction encodings</a></p></div><hr/><div class="iclass" id="iclass-intsat"><a id="intsat" name="intsat"></a><h3 class="iclass">Integer Saturating Arithmetic</h3><p>These instructions are under <a href="#dpmisc">Miscellaneous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="l">0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-intsat"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="qadd.html">QADD</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="qsub.html">QSUB</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="qdadd.html">QDADD</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="qdsub.html">QDSUB</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mul_half"><a id="mul_half" name="mul_half"></a><h3 class="iclass">Halfword Multiply and Accumulate</h3><p>These instructions are under <a href="#dp">Data-processing and miscellaneous instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="4">Ra</td><td class="lr" colspan="4">Rm</td><td class="lr">1</td><td class="lr">M</td><td class="lr">N</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mul_half"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="smlabb.html">SMLABB, SMLABT, SMLATB, SMLATT</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="smlawb.html">SMLAWB, SMLAWT</a>
            —
            <a href="smlawb.html#SMLAWB_A1">SMLAWB</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="smulwb.html">SMULWB, SMULWT</a>
            —
            <a href="smulwb.html#SMULWB_A1">SMULWB</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="smlawb.html">SMLAWB, SMLAWT</a>
            —
            <a href="smlawb.html#SMLAWT_A1">SMLAWT</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="smulwb.html">SMULWB, SMULWT</a>
            —
            <a href="smulwb.html#SMULWT_A1">SMULWT</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="smlalbb.html">SMLALBB, SMLALBT, SMLALTB, SMLALTT</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="smulbb.html">SMULBB, SMULBT, SMULTB, SMULTT</a></td></tr></tbody></table></div></div><hr/><h2><a id="dpregis" name="dpregis"></a>Data-processing register (immediate shift)</h2><div class="decode_navigation"><p>These instructions are under <a href="#dp">Data-processing and miscellaneous instructions</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="3">000</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2"></td><td class="lr">op1</td><td class="lr" colspan="15"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op0:op1 != 100 </p></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="iformname"><a href="#intdp3reg_immsh">Integer Data Processing (three register, immediate shift)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#intdp2reg_immsh">Integer Test and Compare (two register, immediate shift)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="iformname"><a href="#logic3reg_immsh">Logical Arithmetic (three register, immediate shift)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-intdp3reg_immsh"><a id="intdp3reg_immsh" name="intdp3reg_immsh"></a><h3 class="iclass">Integer Data Processing (three register, immediate shift)</h3><p>These instructions are under <a href="#dpregis">Data-processing register (immediate shift)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr">S</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="2">stype</td><td class="lr">0</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-intdp3reg_immsh"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="and_r.html">AND, ANDS (register)</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="eor_r.html">EOR, EORS (register)</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">!= 1101</td><td class="iformname"><a href="sub_r.html">SUB, SUBS (register)</a>
            —
            <a href="sub_r.html#SUB_r_A1_RRX">SUB</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><a href="sub_sp_r.html">SUB, SUBS (SP minus register)</a>
            —
            <a href="sub_sp_r.html#SUB_SP_r_A1_RRX">SUB</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">!= 1101</td><td class="iformname"><a href="sub_r.html">SUB, SUBS (register)</a>
            —
            <a href="sub_r.html#SUBS_r_A1_RRX">SUBS</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname"><a href="sub_sp_r.html">SUB, SUBS (SP minus register)</a>
            —
            <a href="sub_sp_r.html#SUBS_SP_r_A1_RRX">SUBS</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="rsb_r.html">RSB, RSBS (register)</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">!= 1101</td><td class="iformname"><a href="add_r.html">ADD, ADDS (register)</a>
            —
            <a href="add_r.html#ADD_r_A1_RRX">ADD</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><a href="add_sp_r.html">ADD, ADDS (SP plus register)</a>
            —
            <a href="add_sp_r.html#ADD_SP_r_A1_RRX">ADD</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">!= 1101</td><td class="iformname"><a href="add_r.html">ADD, ADDS (register)</a>
            —
            <a href="add_r.html#ADDS_r_A1_RRX">ADDS</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname"><a href="add_sp_r.html">ADD, ADDS (SP plus register)</a>
            —
            <a href="add_sp_r.html#ADDS_SP_r_A1_RRX">ADDS</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="adc_r.html">ADC, ADCS (register)</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="sbc_r.html">SBC, SBCS (register)</a></td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="rsc_r.html">RSC, RSCS (register)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-intdp2reg_immsh"><a id="intdp2reg_immsh" name="intdp2reg_immsh"></a><h3 class="iclass">Integer Test and Compare (two register, immediate shift)</h3><p>These instructions are under <a href="#dpregis">Data-processing register (immediate shift)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="4">Rn</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="2">stype</td><td class="lr">0</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-intdp2reg_immsh"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="tst_r.html">TST (register)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="teq_r.html">TEQ (register)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="cmp_r.html">CMP (register)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="cmn_r.html">CMN (register)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-logic3reg_immsh"><a id="logic3reg_immsh" name="logic3reg_immsh"></a><h3 class="iclass">Logical Arithmetic (three register, immediate shift)</h3><p>These instructions are under <a href="#dpregis">Data-processing register (immediate shift)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">S</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="2">stype</td><td class="lr">0</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-logic3reg_immsh"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="orr_r.html">ORR, ORRS (register)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="mov_r.html">MOV, MOVS (register)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="bic_r.html">BIC, BICS (register)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="mvn_r.html">MVN, MVNS (register)</a></td></tr></tbody></table></div></div><hr/><h2><a id="dpregrs" name="dpregrs"></a>Data-processing register (register shift)</h2><div class="decode_navigation"><p>These instructions are under <a href="#dp">Data-processing and miscellaneous instructions</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="3">000</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2"></td><td class="lr">op1</td><td class="lr" colspan="12"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op0:op1 != 100 </p></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="iformname"><a href="#intdp3reg_regsh">Integer Data Processing (three register, register shift)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#intdp2reg_regsh">Integer Test and Compare (two register, register shift)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="iformname"><a href="#logic3reg_regsh">Logical Arithmetic (three register, register shift)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-intdp3reg_regsh"><a id="intdp3reg_regsh" name="intdp3reg_regsh"></a><h3 class="iclass">Integer Data Processing (three register, register shift)</h3><p>These instructions are under <a href="#dpregrs">Data-processing register (register shift)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr">S</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="4">Rs</td><td class="lr">0</td><td class="lr" colspan="2">stype</td><td class="lr">1</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-intdp3reg_regsh"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="and_rr.html">AND, ANDS (register-shifted register)</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="eor_rr.html">EOR, EORS (register-shifted register)</a></td></tr><tr><td class="bitfield">010</td><td class="iformname"><a href="sub_rr.html">SUB, SUBS (register-shifted register)</a></td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="rsb_rr.html">RSB, RSBS (register-shifted register)</a></td></tr><tr><td class="bitfield">100</td><td class="iformname"><a href="add_rr.html">ADD, ADDS (register-shifted register)</a></td></tr><tr><td class="bitfield">101</td><td class="iformname"><a href="adc_rr.html">ADC, ADCS (register-shifted register)</a></td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="sbc_rr.html">SBC, SBCS (register-shifted register)</a></td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="rsc_rr.html">RSC, RSCS (register-shifted register)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-intdp2reg_regsh"><a id="intdp2reg_regsh" name="intdp2reg_regsh"></a><h3 class="iclass">Integer Test and Compare (two register, register shift)</h3><p>These instructions are under <a href="#dpregrs">Data-processing register (register shift)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="4">Rn</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr" colspan="4">Rs</td><td class="lr">0</td><td class="lr" colspan="2">stype</td><td class="lr">1</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-intdp2reg_regsh"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="tst_rr.html">TST (register-shifted register)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="teq_rr.html">TEQ (register-shifted register)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="cmp_rr.html">CMP (register-shifted register)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="cmn_rr.html">CMN (register-shifted register)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-logic3reg_regsh"><a id="logic3reg_regsh" name="logic3reg_regsh"></a><h3 class="iclass">Logical Arithmetic (three register, register shift)</h3><p>These instructions are under <a href="#dpregrs">Data-processing register (register shift)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">S</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="4">Rs</td><td class="lr">0</td><td class="lr" colspan="2">stype</td><td class="lr">1</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-logic3reg_regsh"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="orr_rr.html">ORR, ORRS (register-shifted register)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="mov_rr.html">MOV, MOVS (register-shifted register)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="bic_rr.html">BIC, BICS (register-shifted register)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="mvn_rr.html">MVN, MVNS (register-shifted register)</a></td></tr></tbody></table></div></div><hr/><h2><a id="dpimm" name="dpimm"></a>Data-processing immediate</h2><div class="decode_navigation"><p>These instructions are under <a href="#dp">Data-processing and miscellaneous instructions</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="3">001</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="1"></td><td class="lr" colspan="2">op1</td><td class="lr" colspan="20"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="iformname"><a href="#intdp2reg_imm">Integer Data Processing (two register and immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#movw">Move Halfword (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              10
            </td><td class="iformname"><a href="#movsr_hint_imm">Move Special Register and Hints (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              x1
            </td><td class="iformname"><a href="#intdp1reg_imm">Integer Test and Compare (one register and immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="iformname"><a href="#log2reg_imm">Logical Arithmetic  (two register and immediate)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-intdp2reg_imm"><a id="intdp2reg_imm" name="intdp2reg_imm"></a><h3 class="iclass">Integer Data Processing (two register and immediate)</h3><p>These instructions are under <a href="#dpimm">Data-processing immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr">S</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="12">imm12</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="12"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-intdp2reg_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="and_i.html">AND, ANDS (immediate)</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="eor_i.html">EOR, EORS (immediate)</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">!= 11x1</td><td class="iformname"><a href="sub_i.html">SUB, SUBS (immediate)</a>
            —
            <a href="sub_i.html#SUB_i_A1">SUB</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><a href="sub_sp_i.html">SUB, SUBS (SP minus immediate)</a>
            —
            <a href="sub_sp_i.html#SUB_SP_i_A1">SUB</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="iformname"><a href="adr.html">ADR</a>
            —
            <a href="adr.html#a2">A2</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">!= 1101</td><td class="iformname"><a href="sub_i.html">SUB, SUBS (immediate)</a>
            —
            <a href="sub_i.html#SUBS_i_A1">SUBS</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname"><a href="sub_sp_i.html">SUB, SUBS (SP minus immediate)</a>
            —
            <a href="sub_sp_i.html#SUBS_SP_i_A1">SUBS</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="rsb_i.html">RSB, RSBS (immediate)</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">!= 11x1</td><td class="iformname"><a href="add_i.html">ADD, ADDS (immediate)</a>
            —
            <a href="add_i.html#ADD_i_A1">ADD</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><a href="add_sp_i.html">ADD, ADDS (SP plus immediate)</a>
            —
            <a href="add_sp_i.html#ADD_SP_i_A1">ADD</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="iformname"><a href="adr.html">ADR</a>
            —
            <a href="adr.html#a1">A1</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">!= 1101</td><td class="iformname"><a href="add_i.html">ADD, ADDS (immediate)</a>
            —
            <a href="add_i.html#ADDS_i_A1">ADDS</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname"><a href="add_sp_i.html">ADD, ADDS (SP plus immediate)</a>
            —
            <a href="add_sp_i.html#ADDS_SP_i_A1">ADDS</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="adc_i.html">ADC, ADCS (immediate)</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="sbc_i.html">SBC, SBCS (immediate)</a></td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="rsc_i.html">RSC, RSCS (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-movw"><a id="movw" name="movw"></a><h3 class="iclass">Move Halfword (immediate)</h3><p>These instructions are under <a href="#dpimm">Data-processing immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">H</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="12">imm12</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td><td colspan="12"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-movw"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="mov_i.html">MOV, MOVS (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="movt.html">MOVT</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-movsr_hint_imm"><a id="movsr_hint_imm" name="movsr_hint_imm"></a><h3 class="iclass">Move Special Register and Hints (immediate)</h3><p>These instructions are under <a href="#dpimm">Data-processing immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">R</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr" colspan="12">imm12</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td colspan="2"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="12"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-movsr_hint_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan="">R:imm4</th><th class="bitfields" colspan="" rowspan="">imm12</th></tr></thead><tbody><tr><td class="bitfield">!= 00000</td><td class="bitfield"></td><td class="iformname"><a href="msr_i.html">MSR (immediate)</a></td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00000000</td><td class="iformname"><a href="nop.html">NOP</a></td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00000001</td><td class="iformname"><a href="yield.html">YIELD</a></td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00000010</td><td class="iformname"><a href="wfe.html">WFE</a></td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00000011</td><td class="iformname"><a href="wfi.html">WFI</a></td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00000100</td><td class="iformname"><a href="sev.html">SEV</a></td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00000101</td><td class="iformname"><a href="sevl.html">SEVL</a></td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx0000011x</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00001xxx</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00010000</td><td class="iformname"><a href="esb.html">ESB</a></td><td><ins>FEAT_RAS</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00010001</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00010010</td><td class="iformname"><a href="tsb.html">TSB CSYNC</a></td><td><ins>FEAT_TRF</ins><del>Armv8.4</del></td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00010011</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00010100</td><td class="iformname"><a href="csdb.html">CSDB</a></td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00010101</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00011xxx</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx0001111x</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx001xxxxx</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx01xxxxxx</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx10xxxxxx</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx110xxxxx</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx1110xxxx</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx1111xxxx</td><td class="iformname"><a href="dbg.html">DBG</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-intdp1reg_imm"><a id="intdp1reg_imm" name="intdp1reg_imm"></a><h3 class="iclass">Integer Test and Compare (one register and immediate)</h3><p>These instructions are under <a href="#dpimm">Data-processing immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="4">Rn</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr" colspan="12">imm12</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="12"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-intdp1reg_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="tst_i.html">TST (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="teq_i.html">TEQ (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="cmp_i.html">CMP (immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="cmn_i.html">CMN (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-log2reg_imm"><a id="log2reg_imm" name="log2reg_imm"></a><h3 class="iclass">Logical Arithmetic  (two register and immediate)</h3><p>These instructions are under <a href="#dpimm">Data-processing immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">S</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="12">imm12</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="12"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-log2reg_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="orr_i.html">ORR, ORRS (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="mov_i.html">MOV, MOVS (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="bic_i.html">BIC, BICS (immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="mvn_i.html">MVN, MVNS (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstimm"><a id="ldstimm" name="ldstimm"></a><h3 class="iclass">Load/Store Word, Unsigned Byte (immediate, literal)</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">o2</td><td class="lr">W</td><td class="lr">o1</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="12">imm12</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="3"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="12"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">P:W</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield">!= 01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="ldr_l.html">LDR (literal)</a></td></tr><tr><td class="bitfield">!= 01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="ldrb_l.html">LDRB (literal)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="str_i.html">STR (immediate)</a>
            —
            <a href="str_i.html#STR_i_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldr_i.html">LDR (immediate)</a>
            —
            <a href="ldr_i.html#LDR_i_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="strb_i.html">STRB (immediate)</a>
            —
            <a href="strb_i.html#STRB_i_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrb_i.html">LDRB (immediate)</a>
            —
            <a href="ldrb_i.html#LDRB_i_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="strt.html">STRT</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldrt.html">LDRT</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="strbt.html">STRBT</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldrbt.html">LDRBT</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="str_i.html">STR (immediate)</a>
            —
            <a href="str_i.html#STR_i_A1_off">offset</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldr_i.html">LDR (immediate)</a>
            —
            <a href="ldr_i.html#LDR_i_A1_off">offset</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="strb_i.html">STRB (immediate)</a>
            —
            <a href="strb_i.html#STRB_i_A1_off">offset</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrb_i.html">LDRB (immediate)</a>
            —
            <a href="ldrb_i.html#LDRB_i_A1_off">offset</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="str_i.html">STR (immediate)</a>
            —
            <a href="str_i.html#STR_i_A1_pre">pre-indexed</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldr_i.html">LDR (immediate)</a>
            —
            <a href="ldr_i.html#LDR_i_A1_pre">pre-indexed</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="strb_i.html">STRB (immediate)</a>
            —
            <a href="strb_i.html#STRB_i_A1_pre">pre-indexed</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrb_i.html">LDRB (immediate)</a>
            —
            <a href="ldrb_i.html#LDRB_i_A1_pre">pre-indexed</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstreg"><a id="ldstreg" name="ldstreg"></a><h3 class="iclass">Load/Store Word, Unsigned Byte (register)</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">P</td><td class="lr">U</td><td class="lr">o2</td><td class="lr">W</td><td class="lr">o1</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="2">stype</td><td class="lr">0</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="3"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstreg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">P</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">W</th><th class="bitfields" colspan="" rowspan="">o1</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="str_r.html">STR (register)</a>
            —
            <a href="str_r.html#STR_r_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldr_r.html">LDR (register)</a>
            —
            <a href="ldr_r.html#LDR_r_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="strt.html">STRT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldrt.html">LDRT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="strb_r.html">STRB (register)</a>
            —
            <a href="strb_r.html#STRB_r_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldrb_r.html">LDRB (register)</a>
            —
            <a href="ldrb_r.html#LDRB_r_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="strbt.html">STRBT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldrbt.html">LDRBT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="str_r.html">STR (register)</a>
            —
            <a href="str_r.html#STR_r_A1_pre">pre-indexed</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="ldr_r.html">LDR (register)</a>
            —
            <a href="ldr_r.html#LDR_r_A1_pre">pre-indexed</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="strb_r.html">STRB (register)</a>
            —
            <a href="strb_r.html#STRB_r_A1_pre">pre-indexed</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="ldrb_r.html">LDRB (register)</a>
            —
            <a href="ldrb_r.html#LDRB_r_A1_pre">pre-indexed</a></td></tr></tbody></table></div></div><hr/><h2><a id="media" name="media"></a>Media instructions</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="3">011</td><td class="lr" colspan="5">op0</td><td class="lr" colspan="12"></td><td class="lr" colspan="3">op1</td><td class="lr" colspan="1">1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
            00xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#parallel">Parallel Arithmetic</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01000
          </td><td class="bitfield">
            101
          </td><td class="iformname"><a href="sel.html">SEL</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01000
          </td><td class="bitfield">
            001
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            01000
          </td><td class="bitfield">
            xx0
          </td><td class="iformname"><a href="pkh.html">PKHBT, PKHTB</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01001
          </td><td class="bitfield">
            x01
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            01001
          </td><td class="bitfield">
            xx0
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0110x
          </td><td class="bitfield">
            x01
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0110x
          </td><td class="bitfield">
            xx0
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            01x10
          </td><td class="bitfield">
            001
          </td><td class="iformname"><a href="#sat16">Saturate 16-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01x10
          </td><td class="bitfield">
            101
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            01x11
          </td><td class="bitfield">
            x01
          </td><td class="iformname"><a href="#reverse">Reverse Bit/Byte</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01x1x
          </td><td class="bitfield">
            xx0
          </td><td class="iformname"><a href="#sat32">Saturate 32-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01xxx
          </td><td class="bitfield">
            111
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            01xxx
          </td><td class="bitfield">
            011
          </td><td class="iformname"><a href="#extend">Extend and Add</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#smul_div">Signed multiply, Divide</a></td></tr><tr class="instructiontable"><td class="bitfield">
            11000
          </td><td class="bitfield">
            000
          </td><td class="iformname"><a href="#usad">Unsigned Sum of Absolute Differences</a></td></tr><tr class="instructiontable"><td class="bitfield">
            11000
          </td><td class="bitfield">
            100
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            11001
          </td><td class="bitfield">
            x00
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1101x
          </td><td class="bitfield">
            x00
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            110xx
          </td><td class="bitfield">
            111
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1110x
          </td><td class="bitfield">
            111
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1110x
          </td><td class="bitfield">
            x00
          </td><td class="iformname"><a href="#bfi">Bitfield Insert</a></td></tr><tr class="instructiontable"><td class="bitfield">
            11110
          </td><td class="bitfield">
            111
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            11111
          </td><td class="bitfield">
            111
          </td><td class="iformname"><a href="#udf">Permanently UNDEFINED</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1111x
          </td><td class="bitfield">
            x00
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            11x0x
          </td><td class="bitfield">
            x10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            11x1x
          </td><td class="bitfield">
            x10
          </td><td class="iformname"><a href="#bfx">Bitfield Extract</a></td></tr><tr class="instructiontable"><td class="bitfield">
            11xxx
          </td><td class="bitfield">
            011
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            11xxx
          </td><td class="bitfield">
            x01
          </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-parallel"><a id="parallel" name="parallel"></a><h3 class="iclass">Parallel Arithmetic</h3><p>These instructions are under <a href="#media">Media instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">B</td><td class="lr" colspan="2">op2</td><td class="lr">1</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="3"></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-parallel"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">B</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sadd16.html">SADD16</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="sasx.html">SASX</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ssax.html">SSAX</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ssub16.html">SSUB16</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="sadd8.html">SADD8</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="ssub8.html">SSUB8</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="qadd16.html">QADD16</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="qasx.html">QASX</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="qsax.html">QSAX</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="qsub16.html">QSUB16</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="qadd8.html">QADD8</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="qsub8.html">QSUB8</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="shadd16.html">SHADD16</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="shasx.html">SHASX</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="shsax.html">SHSAX</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="shsub16.html">SHSUB16</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="shadd8.html">SHADD8</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="shsub8.html">SHSUB8</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="uadd16.html">UADD16</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="uasx.html">UASX</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="usax.html">USAX</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="usub16.html">USUB16</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="uadd8.html">UADD8</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="usub8.html">USUB8</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="uqadd16.html">UQADD16</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="uqasx.html">UQASX</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="uqsax.html">UQSAX</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="uqsub16.html">UQSUB16</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="uqadd8.html">UQADD8</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="uqsub8.html">UQSUB8</a></td></tr><tr><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="uhadd16.html">UHADD16</a></td></tr><tr><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="uhasx.html">UHASX</a></td></tr><tr><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="uhsax.html">UHSAX</a></td></tr><tr><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="uhsub16.html">UHSUB16</a></td></tr><tr><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="uhadd8.html">UHADD8</a></td></tr><tr><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="uhsub8.html">UHSUB8</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sat16"><a id="sat16" name="sat16"></a><h3 class="iclass">Saturate 16-bit</h3><p>These instructions are under <a href="#media">Media instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">sat_imm</td><td class="lr" colspan="4">Rd</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="l">0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rn</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sat16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="ssat16.html">SSAT16</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="usat16.html">USAT16</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-reverse"><a id="reverse" name="reverse"></a><h3 class="iclass">Reverse Bit/Byte</h3><p>These instructions are under <a href="#media">Media instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">o1</td><td class="l">1</td><td class="r">1</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr" colspan="4">Rd</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">o2</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td colspan="2"></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td></td><td colspan="3"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-reverse"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="rev.html">REV</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="rev16.html">REV16</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="rbit.html">RBIT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="revsh.html">REVSH</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sat32"><a id="sat32" name="sat32"></a><h3 class="iclass">Saturate 32-bit</h3><p>These instructions are under <a href="#media">Media instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="5">sat_imm</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="5">imm5</td><td class="lr">sh</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Rn</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td></td><td colspan="5"></td><td colspan="4"></td><td colspan="5"></td><td></td><td colspan="2"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sat32"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="ssat.html">SSAT</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="usat.html">USAT</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-extend"><a id="extend" name="extend"></a><h3 class="iclass">Extend and Add</h3><p>These instructions are under <a href="#media">Media instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr" colspan="2">op</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="2">rotate</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="l">0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td><td colspan="2"></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-extend"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="sxtab16.html">SXTAB16</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><a href="sxtb16.html">SXTB16</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="sxtab.html">SXTAB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1111</td><td class="iformname"><a href="sxtb.html">SXTB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="sxtah.html">SXTAH</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1111</td><td class="iformname"><a href="sxth.html">SXTH</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="uxtab16.html">UXTAB16</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><a href="uxtb16.html">UXTB16</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="uxtab.html">UXTAB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1111</td><td class="iformname"><a href="uxtb.html">UXTB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="uxtah.html">UXTAH</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1111</td><td class="iformname"><a href="uxth.html">UXTH</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-smul_div"><a id="smul_div" name="smul_div"></a><h3 class="iclass">Signed multiply, Divide</h3><p>These instructions are under <a href="#media">Media instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="4">Ra</td><td class="lr" colspan="4">Rm</td><td class="lr" colspan="3">op2</td><td class="lr">1</td><td class="lr" colspan="4">Rn</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="3"></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-smul_div"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">Ra</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield">!= 1111</td><td class="bitfield">000</td><td class="iformname"><a href="smlad.html">SMLAD, SMLADX</a>
            —
            <a href="smlad.html#SMLAD_A1">SMLAD</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">!= 1111</td><td class="bitfield">001</td><td class="iformname"><a href="smlad.html">SMLAD, SMLADX</a>
            —
            <a href="smlad.html#SMLADX_A1">SMLADX</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">!= 1111</td><td class="bitfield">010</td><td class="iformname"><a href="smlsd.html">SMLSD, SMLSDX</a>
            —
            <a href="smlsd.html#SMLSD_A1">SMLSD</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">!= 1111</td><td class="bitfield">011</td><td class="iformname"><a href="smlsd.html">SMLSD, SMLSDX</a>
            —
            <a href="smlsd.html#SMLSDX_A1">SMLSDX</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">000</td><td class="bitfield">1111</td><td class="bitfield">000</td><td class="iformname"><a href="smuad.html">SMUAD, SMUADX</a>
            —
            <a href="smuad.html#SMUAD_A1">SMUAD</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">1111</td><td class="bitfield">001</td><td class="iformname"><a href="smuad.html">SMUAD, SMUADX</a>
            —
            <a href="smuad.html#SMUADX_A1">SMUADX</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">1111</td><td class="bitfield">010</td><td class="iformname"><a href="smusd.html">SMUSD, SMUSDX</a>
            —
            <a href="smusd.html#SMUSD_A1">SMUSD</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">1111</td><td class="bitfield">011</td><td class="iformname"><a href="smusd.html">SMUSD, SMUSDX</a>
            —
            <a href="smusd.html#SMUSDX_A1">SMUSDX</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">000</td><td class="iformname"><a href="sdiv.html">SDIV</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">!= 000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">000</td><td class="iformname"><a href="udiv.html">UDIV</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">!= 000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">000</td><td class="iformname"><a href="smlald.html">SMLALD, SMLALDX</a>
            —
            <a href="smlald.html#SMLALD_A1">SMLALD</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">001</td><td class="iformname"><a href="smlald.html">SMLALD, SMLALDX</a>
            —
            <a href="smlald.html#SMLALDX_A1">SMLALDX</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">010</td><td class="iformname"><a href="smlsld.html">SMLSLD, SMLSLDX</a>
            —
            <a href="smlsld.html#SMLSLD_A1">SMLSLD</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">011</td><td class="iformname"><a href="smlsld.html">SMLSLD, SMLSLDX</a>
            —
            <a href="smlsld.html#SMLSLDX_A1">SMLSLDX</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">!= 1111</td><td class="bitfield">000</td><td class="iformname"><a href="smmla.html">SMMLA, SMMLAR</a>
            —
            <a href="smmla.html#SMMLA_A1">SMMLA</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">!= 1111</td><td class="bitfield">001</td><td class="iformname"><a href="smmla.html">SMMLA, SMMLAR</a>
            —
            <a href="smmla.html#SMMLAR_A1">SMMLAR</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">110</td><td class="iformname"><a href="smmls.html">SMMLS, SMMLSR</a>
            —
            <a href="smmls.html#SMMLS_A1">SMMLS</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">111</td><td class="iformname"><a href="smmls.html">SMMLS, SMMLSR</a>
            —
            <a href="smmls.html#SMMLSR_A1">SMMLSR</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1111</td><td class="bitfield">000</td><td class="iformname"><a href="smmul.html">SMMUL, SMMULR</a>
            —
            <a href="smmul.html#SMMUL_A1">SMMUL</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1111</td><td class="bitfield">001</td><td class="iformname"><a href="smmul.html">SMMUL, SMMULR</a>
            —
            <a href="smmul.html#SMMULR_A1">SMMULR</a></td></tr><tr><td class="bitfield">11x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-usad"><a id="usad" name="usad"></a><h3 class="iclass">Unsigned Sum of Absolute Differences</h3><p>These instructions are under <a href="#media">Media instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="4">Ra</td><td class="lr" colspan="4">Rm</td><td class="l">0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Rn</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="8"></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-usad"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">Ra</th></tr></thead><tbody><tr><td class="bitfield">!= 1111</td><td class="iformname"><a href="usada8.html">USADA8</a></td></tr><tr><td class="bitfield">1111</td><td class="iformname"><a href="usad8.html">USAD8</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-bfi"><a id="bfi" name="bfi"></a><h3 class="iclass">Bitfield Insert</h3><p>These instructions are under <a href="#media">Media instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">msb</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="5">lsb</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Rn</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="7"></td><td colspan="5"></td><td colspan="4"></td><td colspan="5"></td><td colspan="3"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-bfi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield">!= 1111</td><td class="iformname"><a href="bfi.html">BFI</a></td></tr><tr><td class="bitfield">1111</td><td class="iformname"><a href="bfc.html">BFC</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-udf"><a id="udf" name="udf"></a><h3 class="iclass">Permanently UNDEFINED</h3><p>These instructions are under <a href="#media">Media instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="12">imm12</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">imm4</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="8"></td><td colspan="12"></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-udf"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">cond</th></tr></thead><tbody><tr><td class="bitfield">0xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1110</td><td class="iformname"><a href="udf.html">UDF</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-bfx"><a id="bfx" name="bfx"></a><h3 class="iclass">Bitfield Extract</h3><p>These instructions are under <a href="#media">Media instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="5">widthm1</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="5">lsb</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Rn</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td></td><td colspan="5"></td><td colspan="4"></td><td colspan="5"></td><td colspan="3"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-bfx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sbfx.html">SBFX</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="ubfx.html">UBFX</a></td></tr></tbody></table></div></div><hr/><h2><a id="brblk" name="brblk"></a>Branch, branch with link, and block data transfer</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">cond</td><td class="lr" colspan="2">10</td><td class="lr">op0</td><td class="lr" colspan="25"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">cond</th><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
            1111
          </td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#ldstexcept">Exception Save/Restore</a></td></tr><tr class="instructiontable"><td class="bitfield">
            != 1111
          </td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#ldstm">Load/Store Multiple</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#b_imm">Branch (immediate)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-ldstexcept"><a id="ldstexcept" name="ldstexcept"></a><h3 class="iclass">Exception Save/Restore</h3><p>These instructions are under <a href="#brblk">Branch, branch with link, and block data transfer</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">S</td><td class="lr">W</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="11">op</td><td class="lr" colspan="5">mode</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstexcept"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">P</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="rfe.html">RFE, RFEDA, RFEDB, RFEIA, RFEIB</a>
            —
            <a href="rfe.html#RFEDA_A1_AS">Decrement After</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="srs.html">SRS, SRSDA, SRSDB, SRSIA, SRSIB</a>
            —
            <a href="srs.html#SRSDA_A1_AS">Decrement After</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="rfe.html">RFE, RFEDA, RFEDB, RFEIA, RFEIB</a>
            —
            <a href="rfe.html#RFEIA_A1_AS">Increment After</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="srs.html">SRS, SRSDA, SRSDB, SRSIA, SRSIB</a>
            —
            <a href="srs.html#SRSIA_A1_AS">Increment After</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="rfe.html">RFE, RFEDA, RFEDB, RFEIA, RFEIB</a>
            —
            <a href="rfe.html#RFEDB_A1_AS">Decrement Before</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="srs.html">SRS, SRSDA, SRSDB, SRSIA, SRSIB</a>
            —
            <a href="srs.html#SRSDB_A1_AS">Decrement Before</a></td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="rfe.html">RFE, RFEDA, RFEDB, RFEIA, RFEIB</a>
            —
            <a href="rfe.html#RFEIB_A1_AS">Increment Before</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="srs.html">SRS, SRSDA, SRSDB, SRSIA, SRSIB</a>
            —
            <a href="srs.html#SRSIB_A1_AS">Increment Before</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstm"><a id="ldstm" name="ldstm"></a><h3 class="iclass">Load/Store Multiple</h3><p>These instructions are under <a href="#brblk">Branch, branch with link, and block data transfer</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">op</td><td class="lr">W</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="16">register_list</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="3"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="16"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">P</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">register_list</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stmda.html">STMDA, STMED</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldmda.html">LDMDA, LDMFA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stm.html">STM, STMIA, STMEA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldm.html">LDM, LDMIA, LDMFD</a></td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stm_u.html">STM (User registers)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stmdb.html">STMDB, STMFD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldmdb.html">LDMDB, LDMEA</a></td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0xxxxxxxxxxxxxxx</td><td class="iformname"><a href="ldm_u.html">LDM (User registers)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stmib.html">STMIB, STMFA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldmib.html">LDMIB, LDMED</a></td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1xxxxxxxxxxxxxxx</td><td class="iformname"><a href="ldm_e.html">LDM (exception return)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-b_imm"><a id="b_imm" name="b_imm"></a><h3 class="iclass">Branch (immediate)</h3><p>These instructions are under <a href="#brblk">Branch, branch with link, and block data transfer</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">cond</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">H</td><td class="lr" colspan="24">imm24</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-b_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">cond</th><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">!= 1111</td><td class="bitfield">0</td><td class="iformname"><a href="b.html">B</a></td></tr><tr><td class="bitfield">!= 1111</td><td class="bitfield">1</td><td class="iformname"><a href="bl_i.html">BL, BLX (immediate)</a>
            —
            <a href="bl_i.html#a1">A1</a></td></tr><tr><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><a href="bl_i.html">BL, BLX (immediate)</a>
            —
            <a href="bl_i.html#a2">A2</a></td></tr></tbody></table></div></div><hr/><h2><a id="cops_as" name="cops_as"></a>System register access, Advanced SIMD, floating-point, and Supervisor call</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">cond</td><td class="lr" colspan="2">11</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="12"></td><td class="lr" colspan="2">op1</td><td class="lr" colspan="5"></td><td class="lr">op2</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">cond</th><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0x
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            10
          </td><td class="bitfield">
            0x
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#svcall">Supervisor call</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1111
          </td><td class="bitfield">
            != 11
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="iformname"><a href="#advsimdext">Unconditional Advanced SIMD and floating-point instructions</a></td></tr><tr class="instructiontable"><td class="bitfield">
            != 1111
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="iformname"><a href="#sysldst_mov64">Advanced SIMD and System register load/store and 64-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield">
            != 1111
          </td><td class="bitfield">
            10
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#sys_mov32">Advanced SIMD and System register 32-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield">
            != 1111
          </td><td class="bitfield">
            10
          </td><td class="bitfield">
            10
          </td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#fpdp">Floating-point data-processing</a></td></tr><tr class="instructiontable"><td class="bitfield">
            != 1111
          </td><td class="bitfield">
            10
          </td><td class="bitfield">
            11
          </td><td class="bitfield">
            0
          </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><h2><a id="svcall" name="svcall"></a>Supervisor call</h2><div class="decode_navigation"><p>These instructions are under <a href="#cops_as">System register access, Advanced SIMD, floating-point, and Supervisor call</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">cond</td><td class="lr" colspan="4">1111</td><td class="lr" colspan="24"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">cond</th></tr><tr class="instructiontable"><td class="bitfield">
              1111
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 1111
            </td><td class="iformname"><a href="svc.html">SVC</a></td></tr></table></div><hr/><h2><a id="advsimdext" name="advsimdext"></a>Unconditional Advanced SIMD and floating-point instructions</h2><div class="decode_navigation"><p>These instructions are under <a href="#cops_as">System register access, Advanced SIMD, floating-point, and Supervisor call</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="6">111111</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="1"></td><td class="lr" colspan="6">op1</td><td class="lr" colspan="4"></td><td class="lr" colspan="1">1</td><td class="lr">op2</td><td class="lr" colspan="2">op3</td><td class="lr" colspan="1"></td><td class="lr">op4</td><td class="lr" colspan="1"></td><td class="lr">op5</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op0&lt;2:1> != 11 </p></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="6">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#simd3reg_sameext">Advanced SIMD three registers of the same length extension</a></td></tr><tr class="instructiontable"><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="vsel.html">VSELEQ, VSELGE, VSELGT, VSELVS</a></td></tr><tr class="instructiontable"><td class="bitfield">
              101
            </td><td class="bitfield">
              00xxxx
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#fpminmaxnm">Floating-point minNum/maxNum</a></td></tr><tr class="instructiontable"><td class="bitfield">
              101
            </td><td class="bitfield">
              110000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#fpextins">Floating-point extraction and insertion</a></td></tr><tr class="instructiontable"><td class="bitfield">
              101
            </td><td class="bitfield">
              111xxx
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#fpcvtrnd">Floating-point directed convert to integer</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#floatdpmac">Advanced SIMD and floating-point multiply with accumulate</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#simd_dotprod">Advanced SIMD and floating-point dot product</a></td></tr></table></div><hr/><div class="iclass" id="iclass-simd3reg_sameext"><a id="simd3reg_sameext" name="simd3reg_sameext"></a><h3 class="iclass">Advanced SIMD three registers of the same length extension</h3><p>These instructions are under <a href="#advsimdext">Unconditional Advanced SIMD and floating-point instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">op1</td><td class="lr">D</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr">1</td><td class="lr">op3</td><td class="lr">0</td><td class="lr">op4</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">U</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd3reg_sameext"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">op3</th><th class="bitfields" colspan="" rowspan="">op4</th><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vcadd.html">VCADD</a>
            —
            <a href="vcadd.html#VCADD_A1_D">64-bit SIMD vector</a></td><td><ins>FEAT_FCMA</ins><del>Armv8.3</del></td></tr><tr><td class="bitfield">x1</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x1</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vcadd.html">VCADD</a>
            —
            <a href="vcadd.html#VCADD_A1_Q">128-bit SIMD vector</a></td><td><ins>FEAT_FCMA</ins><del>Armv8.3</del></td></tr><tr><td class="bitfield">x1</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vmmla.html">VMMLA</a></td><td><ins>FEAT_AA32BF16</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vdot.html">VDOT (vector)</a>
            —
            <a href="vdot.html#VDOT_A1_D">64-bit SIMD vector</a></td><td><ins>FEAT_AA32BF16</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vdot.html">VDOT (vector)</a>
            —
            <a href="vdot.html#VDOT_A1_Q">128-bit SIMD vector</a></td><td><ins>FEAT_AA32BF16</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfmal.html">VFMAL (vector)</a></td><td><ins>FEAT_FHM</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vsmmla.html">VSMMLA</a></td><td><ins>FEAT_AA32I8MM</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="vummla.html">VUMMLA</a></td><td><ins>FEAT_AA32I8MM</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vsdot.html">VSDOT (vector)</a>
            —
            <a href="vsdot.html#VSDOT_A1_D">64-bit SIMD vector</a></td><td><ins>FEAT_DotProd</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="vudot.html">VUDOT (vector)</a>
            —
            <a href="vudot.html#VUDOT_A1_D">64-bit SIMD vector</a></td><td><ins>FEAT_DotProd</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vsdot.html">VSDOT (vector)</a>
            —
            <a href="vsdot.html#VSDOT_A1_Q">128-bit SIMD vector</a></td><td><ins>FEAT_DotProd</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="vudot.html">VUDOT (vector)</a>
            —
            <a href="vudot.html#VUDOT_A1_Q">128-bit SIMD vector</a></td><td><ins>FEAT_DotProd</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfma_bf.html">VFMAB, VFMAT (BFloat16, vector)</a></td><td><ins>FEAT_AA32BF16</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfmsl.html">VFMSL (vector)</a></td><td><ins>FEAT_FHM</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vusmmla.html">VUSMMLA</a></td><td><ins>FEAT_AA32I8MM</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vusdot.html">VUSDOT (vector)</a>
            —
            <a href="vusdot.html#VUSDOT_A1_D">64-bit SIMD vector</a></td><td><ins>FEAT_AA32I8MM</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vusdot.html">VUSDOT (vector)</a>
            —
            <a href="vusdot.html#VUSDOT_A1_Q">128-bit SIMD vector</a></td><td><ins>FEAT_AA32I8MM</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcmla.html">VCMLA</a></td><td><ins>FEAT_FCMA</ins><del>Armv8.3</del></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-fpminmaxnm"><a id="fpminmaxnm" name="fpminmaxnm"></a><h3 class="iclass">Floating-point minNum/maxNum</h3><p>These instructions are under <a href="#advsimdext">Unconditional Advanced SIMD and floating-point instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">N</td><td class="lr">op</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td><td colspan="2"></td><td class="droppedname" colspan="2">size</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 00 &amp;&amp; size != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-fpminmaxnm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="vmaxnm.html">VMAXNM</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="vminnm.html">VMINNM</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-fpextins"><a id="fpextins" name="fpextins"></a><h3 class="iclass">Floating-point extraction and insertion</h3><p>These instructions are under <a href="#advsimdext">Unconditional Advanced SIMD and floating-point instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">op</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="6"></td><td colspan="4"></td><td colspan="2"></td><td class="droppedname" colspan="2">size</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 00 &amp;&amp; size != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-fpextins"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="vmovx.html">VMOVX</a></td><td><ins>FEAT_FP16</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="vins.html">VINS</a></td><td><ins>FEAT_FP16</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-fpcvtrnd"><a id="fpcvtrnd" name="fpcvtrnd"></a><h3 class="iclass">Floating-point directed convert to integer</h3><p>These instructions are under <a href="#advsimdext">Unconditional Advanced SIMD and floating-point instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">o1</td><td class="lr" colspan="2">RM</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">op</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="3"></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="2"></td><td class="droppedname" colspan="2">size</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 00 &amp;&amp; size != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-fpcvtrnd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">RM</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vrinta_vfp.html">VRINTA (floating-point)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vrintn_vfp.html">VRINTN (floating-point)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vrintp_vfp.html">VRINTP (floating-point)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vrintm_vfp.html">VRINTM (floating-point)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vcvta_vfp.html">VCVTA (floating-point)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vcvtn_vfp.html">VCVTN (floating-point)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vcvtp_vfp.html">VCVTP (floating-point)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vcvtm_vfp.html">VCVTM (floating-point)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatdpmac"><a id="floatdpmac" name="floatdpmac"></a><h3 class="iclass">Advanced SIMD and floating-point multiply with accumulate</h3><p>These instructions are under <a href="#advsimdext">Unconditional Advanced SIMD and floating-point instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">op1</td><td class="lr">D</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">U</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatdpmac"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcmla_s.html">VCMLA (by element)</a>
            —
            <a href="vcmla_s.html#VCMLA_s_A1_QH">128-bit SIMD vector of half-precision floating-point</a></td><td><ins>FEAT_FCMA</ins><del>Armv8.3</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfmal_s.html">VFMAL (by scalar)</a></td><td><ins>FEAT_FHM</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfmsl_s.html">VFMSL (by scalar)</a></td><td><ins>FEAT_FHM</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfma_bfs.html">VFMAB, VFMAT (BFloat16, by scalar)</a></td><td><ins>FEAT_AA32BF16</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vcmla_s.html">VCMLA (by element)</a>
            —
            <a href="vcmla_s.html#VCMLA_s_A1_DS">64-bit SIMD vector of single-precision floating-point</a></td><td><ins>FEAT_FCMA</ins><del>Armv8.3</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vcmla_s.html">VCMLA (by element)</a>
            —
            <a href="vcmla_s.html#VCMLA_s_A1_QS">128-bit SIMD vector of single-precision floating-point</a></td><td><ins>FEAT_FCMA</ins><del>Armv8.3</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-simd_dotprod"><a id="simd_dotprod" name="simd_dotprod"></a><h3 class="iclass">Advanced SIMD and floating-point dot product</h3><p>These instructions are under <a href="#advsimdext">Unconditional Advanced SIMD and floating-point instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">op1</td><td class="lr">D</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr">op4</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">U</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd_dotprod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">op4</th><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vdot_s.html">VDOT (by element)</a>
            —
            <a href="vdot_s.html#VDOT_s_A1_D">64-bit SIMD vector</a></td><td><ins>FEAT_AA32BF16</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vdot_s.html">VDOT (by element)</a>
            —
            <a href="vdot_s.html#VDOT_s_A1_Q">128-bit SIMD vector</a></td><td><ins>FEAT_AA32BF16</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vsdot_s.html">VSDOT (by element)</a>
            —
            <a href="vsdot_s.html#VSDOT_s_A1_D">64-bit SIMD vector</a></td><td><ins>FEAT_DotProd</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="vudot_s.html">VUDOT (by element)</a>
            —
            <a href="vudot_s.html#VUDOT_s_A1_D">64-bit SIMD vector</a></td><td><ins>FEAT_DotProd</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vsdot_s.html">VSDOT (by element)</a>
            —
            <a href="vsdot_s.html#VSDOT_s_A1_Q">128-bit SIMD vector</a></td><td><ins>FEAT_DotProd</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="vudot_s.html">VUDOT (by element)</a>
            —
            <a href="vudot_s.html#VUDOT_s_A1_Q">128-bit SIMD vector</a></td><td><ins>FEAT_DotProd</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vusdot_s.html">VUSDOT (by element)</a>
            —
            <a href="vusdot_s.html#VUSDOT_s_A1_D">64-bit SIMD vector</a></td><td><ins>FEAT_AA32I8MM</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="vsudot_s.html">VSUDOT (by element)</a>
            —
            <a href="vsudot_s.html#VSUDOT_s_A1_D">64-bit SIMD vector</a></td><td><ins>FEAT_AA32I8MM</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vusdot_s.html">VUSDOT (by element)</a>
            —
            <a href="vusdot_s.html#VUSDOT_s_A1_Q">128-bit SIMD vector</a></td><td><ins>FEAT_AA32I8MM</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="vsudot_s.html">VSUDOT (by element)</a>
            —
            <a href="vsudot_s.html#VSUDOT_s_A1_Q">128-bit SIMD vector</a></td><td><ins>FEAT_AA32I8MM</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sysldst_mov64" name="sysldst_mov64"></a>Advanced SIMD and System register load/store and 64-bit move</h2><div class="decode_navigation"><p>These instructions are under <a href="#cops_as">System register access, Advanced SIMD, floating-point, and Supervisor call</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="3">110</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="9"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="9"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              00x0
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#movsimdfpgp64">Advanced SIMD and floating-point 64-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00x0
            </td><td class="bitfield">
              11
            </td><td class="iformname"><a href="#movcpgp64">System register 64-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00x0
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#ldstsimdfp">Advanced SIMD and floating-point load/store</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00x0
            </td><td class="bitfield">
              11
            </td><td class="iformname"><a href="#ldstcp">System register load/store</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-movsimdfpgp64"><a id="movsimdfpgp64" name="movsimdfpgp64"></a><h3 class="iclass">Advanced SIMD and floating-point 64-bit move</h3><p>These instructions are under <a href="#sysldst_mov64">Advanced SIMD and System register load/store and 64-bit move</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr">0</td><td class="lr">op</td><td class="lr" colspan="4">Rt2</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc2</td><td class="lr">M</td><td class="lr">o3</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td colspan="2"></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-movsimdfpgp64"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="vmov_ss.html">VMOV (between two general-purpose registers and two single-precision registers)</a>
            —
            <a href="vmov_ss.html#VMOV_toss_A1">from general-purpose registers</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="vmov_d.html">VMOV (between two general-purpose registers and a doubleword floating-point register)</a>
            —
            <a href="vmov_d.html#VMOV_tod_A1">from general-purpose registers</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="vmov_ss.html">VMOV (between two general-purpose registers and two single-precision registers)</a>
            —
            <a href="vmov_ss.html#VMOV_ss_A1">to general-purpose registers</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="vmov_d.html">VMOV (between two general-purpose registers and a doubleword floating-point register)</a>
            —
            <a href="vmov_d.html#VMOV_d_A1">to general-purpose registers</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-movcpgp64"><a id="movcpgp64" name="movcpgp64"></a><h3 class="iclass">System register 64-bit move</h3><p>These instructions are under <a href="#sysldst_mov64">Advanced SIMD and System register load/store and 64-bit move</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr">0</td><td class="lr">L</td><td class="lr" colspan="4">Rt2</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">cp15</td><td class="lr" colspan="4">opc1</td><td class="lr" colspan="4">CRm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-movcpgp64"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="mcrr.html">MCRR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="mrrc.html">MRRC</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstsimdfp"><a id="ldstsimdfp" name="ldstsimdfp"></a><h3 class="iclass">Advanced SIMD and floating-point load/store</h3><p>These instructions are under <a href="#sysldst_mov64">Advanced SIMD and System register load/store and 64-bit move</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">D</td><td class="lr">W</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="3"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; P:U:D:W != 00x0 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstsimdfp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="7" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">P</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">W</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">imm8</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="vstm.html">VSTM, VSTMDB, VSTMIA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx0</td><td class="iformname"><a href="vstm.html">VSTM, VSTMDB, VSTMIA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx1</td><td class="iformname"><a href="fstmx.html">FSTMDBX, FSTMIAX</a>
            —
            <a href="fstmx.html#FSTMIAX_A1">Increment After</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="vldm.html">VLDM, VLDMDB, VLDMIA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx0</td><td class="iformname"><a href="vldm.html">VLDM, VLDMDB, VLDMIA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx1</td><td class="iformname"><a href="fldmx.html">FLDM*X (FLDMDBX, FLDMIAX)</a>
            —
            <a href="fldmx.html#FLDMIAX_A1">Increment After</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vstr.html">VSTR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vldr_i.html">VLDR (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="vstm.html">VSTM, VSTMDB, VSTMIA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx0</td><td class="iformname"><a href="vstm.html">VSTM, VSTMDB, VSTMIA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx1</td><td class="iformname"><a href="fstmx.html">FSTMDBX, FSTMIAX</a>
            —
            <a href="fstmx.html#FSTMDBX_A1">Decrement Before</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="vldm.html">VLDM, VLDMDB, VLDMIA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx0</td><td class="iformname"><a href="vldm.html">VLDM, VLDMDB, VLDMIA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx1</td><td class="iformname"><a href="fldmx.html">FLDM*X (FLDMDBX, FLDMIAX)</a>
            —
            <a href="fldmx.html#FLDMDBX_A1">Decrement Before</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vldr_l.html">VLDR (literal)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstcp"><a id="ldstcp" name="ldstcp"></a><h3 class="iclass">System register load/store</h3><p>These instructions are under <a href="#sysldst_mov64">Advanced SIMD and System register load/store and 64-bit move</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">D</td><td class="lr">W</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">CRd</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">cp15</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="3"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; P:U:D:W != 00x0 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstcp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">P:U:W</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">CRd</th><th class="bitfields" colspan="" rowspan="">cp15</th></tr></thead><tbody><tr><td class="bitfield">!= 000</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">!= 0101</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">!= 000</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="ldc_l.html">LDC (literal)</a></td></tr><tr><td class="bitfield">!= 000</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">!= 000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0x1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="stc.html">STC</a>
            —
            <a href="stc.html#STC_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">0x1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="ldc_i.html">LDC (immediate)</a>
            —
            <a href="ldc_i.html#LDC_i_A1_post">post-indexed</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="stc.html">STC</a>
            —
            <a href="stc.html#STC_A1_unind">unindexed</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="ldc_i.html">LDC (immediate)</a>
            —
            <a href="ldc_i.html#LDC_i_A1_unind">unindexed</a></td></tr><tr><td class="bitfield">1x0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="stc.html">STC</a>
            —
            <a href="stc.html#STC_A1_off">offset</a></td></tr><tr><td class="bitfield">1x0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="ldc_i.html">LDC (immediate)</a>
            —
            <a href="ldc_i.html#LDC_i_A1_off">offset</a></td></tr><tr><td class="bitfield">1x1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="stc.html">STC</a>
            —
            <a href="stc.html#STC_A1_pre">pre-indexed</a></td></tr><tr><td class="bitfield">1x1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="ldc_i.html">LDC (immediate)</a>
            —
            <a href="ldc_i.html#LDC_i_A1_pre">pre-indexed</a></td></tr></tbody></table></div></div><hr/><h2><a id="sys_mov32" name="sys_mov32"></a>Advanced SIMD and System register 32-bit move</h2><div class="decode_navigation"><p>These instructions are under <a href="#cops_as">System register access, Advanced SIMD, floating-point, and Supervisor call</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">1110</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="9"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="3"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th><th rowspan="2">
              Architecture version
            </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              000
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              001
            </td><td class="iformname"><a href="vmov_h.html">VMOV (between general-purpose register and half-precision)</a></td><td><ins>FEAT_FP16</ins><del>Armv8.2</del></td></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              010
            </td><td class="iformname"><a href="vmov_s.html">VMOV (between general-purpose register and single-precision)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              001
            </td><td class="bitfield">
              010
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              01x
            </td><td class="bitfield">
              010
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="bitfield">
              010
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield">
              010
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              111
            </td><td class="bitfield">
              010
            </td><td class="iformname"><a href="#movfpsr">Floating-point move special register</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              011
            </td><td class="iformname"><a href="#movsimdgp">Advanced SIMD 8/16/32-bit element move/duplicate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11x
            </td><td class="iformname"><a href="#movcpgp32">System register 32-bit move</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-movfpsr"><a id="movfpsr" name="movfpsr"></a><h3 class="iclass">Floating-point move special register</h3><p>These instructions are under <a href="#sys_mov32">Advanced SIMD and System register 32-bit move</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="4">reg</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">1</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="7"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-movfpsr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="vmsr.html">VMSR</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="vmrs.html">VMRS</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-movsimdgp"><a id="movsimdgp" name="movsimdgp"></a><h3 class="iclass">Advanced SIMD 8/16/32-bit element move/duplicate</h3><p>These instructions are under <a href="#sys_mov32">Advanced SIMD and System register 32-bit move</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc1</td><td class="lr">L</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">N</td><td class="lr" colspan="2">opc2</td><td class="lr">1</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td colspan="2"></td><td></td><td></td><td></td><td></td><td></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-movsimdgp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc1</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0xx</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="vmov_rs.html">VMOV (general-purpose register to scalar)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="vmov_sr.html">VMOV (scalar to general-purpose register)</a></td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">0</td><td class="bitfield">0x</td><td class="iformname"><a href="vdup_r.html">VDUP (general-purpose register)</a></td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">0</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-movcpgp32"><a id="movcpgp32" name="movcpgp32"></a><h3 class="iclass">System register 32-bit move</h3><p>These instructions are under <a href="#sys_mov32">Advanced SIMD and System register 32-bit move</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc1</td><td class="lr">L</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">cp15</td><td class="lr" colspan="3">opc2</td><td class="lr">1</td><td class="lr" colspan="4">CRm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="3"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-movcpgp32"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="mcr.html">MCR</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="mrc.html">MRC</a></td></tr></tbody></table></div></div><hr/><h2><a id="fpdp" name="fpdp"></a>Floating-point data-processing</h2><div class="decode_navigation"><p>These instructions are under <a href="#cops_as">System register access, Advanced SIMD, floating-point, and Supervisor call</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">1110</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="8"></td><td class="lr" colspan="2">10</td><td class="lr" colspan="3"></td><td class="lr">op1</td><td class="lr" colspan="1"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              1x11
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#fpdp2reg">Floating-point data-processing (two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x11
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#fpimm">Floating-point move immediate</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 1x11
            </td><td class="bitfield"></td><td class="iformname"><a href="#fpdp3reg">Floating-point data-processing (three registers)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-fpdp2reg"><a id="fpdp2reg" name="fpdp2reg"></a><h3 class="iclass">Floating-point data-processing (two registers)</h3><p>These instructions are under <a href="#fpdp">Floating-point data-processing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr">o1</td><td class="lr" colspan="3">opc2</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">o3</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td colspan="2"></td><td></td><td colspan="3"></td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-fpdp2reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vabs.html">VABS</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="vmov_r.html">VMOV (register)</a>
            —
            <a href="vmov_r.html#VMOV_r_A2_S">single-precision scalar</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="vmov_r.html">VMOV (register)</a>
            —
            <a href="vmov_r.html#VMOV_r_A2_D">double-precision scalar</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vneg.html">VNEG</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vsqrt.html">VSQRT</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcvtb.html">VCVTB</a>
            —
            <a href="vcvtb.html#VCVTB_A1_DH">half-precision to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vcvtt.html">VCVTT</a>
            —
            <a href="vcvtt.html#VCVTT_A1_DH">half-precision to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="vcvtb_bfs.html">VCVTB (BFloat16)</a></td><td><ins>FEAT_AA32BF16</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="vcvtt_bfs.html">VCVTT (BFloat16)</a></td><td><ins>FEAT_AA32BF16</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="vcvtb.html">VCVTB</a>
            —
            <a href="vcvtb.html#VCVTB_A1_HS">single-precision to half-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="vcvtt.html">VCVTT</a>
            —
            <a href="vcvtt.html#VCVTT_A1_HS">single-precision to half-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="vcvtb.html">VCVTB</a>
            —
            <a href="vcvtb.html#VCVTB_A1_HD">double-precision to half-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="vcvtt.html">VCVTT</a>
            —
            <a href="vcvtt.html#VCVTT_A1_HD">double-precision to half-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcmp.html">VCMP</a>
            —
            <a href="vcmp.html#a1">A1</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vcmpe.html">VCMPE</a>
            —
            <a href="vcmpe.html#a1">A1</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcmp.html">VCMP</a>
            —
            <a href="vcmp.html#a2">A2</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vcmpe.html">VCMPE</a>
            —
            <a href="vcmpe.html#a2">A2</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vrintr_vfp.html">VRINTR</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vrintz_vfp.html">VRINTZ (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vrintx_vfp.html">VRINTX (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="vcvt_ds.html">VCVT (between double-precision and single-precision)</a>
            —
            <a href="vcvt_ds.html#VCVT_ds_A1">single-precision to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="vcvt_ds.html">VCVT (between double-precision and single-precision)</a>
            —
            <a href="vcvt_ds.html#VCVT_sd_A1">double-precision to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vcvt_vi.html">VCVT (integer to floating-point, floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="vjcvt.html">VJCVT</a></td><td><ins>FEAT_JSCVT</ins><del>Armv8.3</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vcvt_xv.html">VCVT (between floating-point and fixed-point, floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcvtr_iv.html">VCVTR</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vcvt_iv.html">VCVT (floating-point to integer, floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcvtr_iv.html">VCVTR</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vcvt_iv.html">VCVT (floating-point to integer, floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vcvt_xv.html">VCVT (between floating-point and fixed-point, floating-point)</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-fpimm"><a id="fpimm" name="fpimm"></a><h3 class="iclass">Floating-point move immediate</h3><p>These instructions are under <a href="#fpdp">Floating-point data-processing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">imm4H</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr" colspan="4">imm4L</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-fpimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="vmov_i.html">VMOV (immediate)</a>
            —
            <a href="vmov_i.html#VMOV_i_A2_H">half-precision scalar</a></td><td><ins>FEAT_FP16</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="vmov_i.html">VMOV (immediate)</a>
            —
            <a href="vmov_i.html#VMOV_i_A2_S">single-precision scalar</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="vmov_i.html">VMOV (immediate)</a>
            —
            <a href="vmov_i.html#VMOV_i_A2_D">double-precision scalar</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-fpdp3reg"><a id="fpdp3reg" name="fpdp3reg"></a><h3 class="iclass">Floating-point data-processing (three registers)</h3><p>These instructions are under <a href="#fpdp">Floating-point data-processing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">o0</td><td class="lr">D</td><td class="lr" colspan="2">o1</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">N</td><td class="lr">o2</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="4"></td><td></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; o0:D:o1 != 1x11 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-fpdp3reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o0:o1</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">!= 111</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vmla_f.html">VMLA (floating-point)</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vmls_f.html">VMLS (floating-point)</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vnmls.html">VNMLS</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vnmla.html">VNMLA</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vmul_f.html">VMUL (floating-point)</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vnmul.html">VNMUL</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vadd_f.html">VADD (floating-point)</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vsub_f.html">VSUB (floating-point)</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vdiv.html">VDIV</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vfnms.html">VFNMS</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfnma.html">VFNMA</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vfma.html">VFMA</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfms.html">VFMS</a></td></tr></tbody></table></div></div><hr/><h2><a id="uncond_as" name="uncond_as"></a>Unconditional instructions</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="5">11110</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="3"></td><td class="lr">op1</td><td class="lr" colspan="20"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
            00x
          </td><td class="bitfield"></td><td class="iformname"><a href="#uncondmisc">Miscellaneous</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01x
          </td><td class="bitfield"></td><td class="iformname"><a href="#advsimddp">Advanced SIMD data-processing</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1xx
          </td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#uncondhints">Memory hints and barriers</a></td></tr><tr class="instructiontable"><td class="bitfield">
            100
          </td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#advsimdls">Advanced SIMD element or structure load/store</a></td></tr><tr class="instructiontable"><td class="bitfield">
            101
          </td><td class="bitfield">
            0
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            11x
          </td><td class="bitfield">
            0
          </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><h2><a id="uncondmisc" name="uncondmisc"></a>Miscellaneous</h2><div class="decode_navigation"><p>These instructions are under <a href="#uncond_as">Unconditional instructions</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1111000</td><td class="lr" colspan="5">op0</td><td class="lr" colspan="12"></td><td class="lr" colspan="4">op1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th><th rowspan="2">
              Architecture version
            </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0xxxx
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10000
            </td><td class="bitfield">
              xx0x
            </td><td class="iformname"><a href="#cps">Change Process State</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10001
            </td><td class="bitfield">
              1000
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10001
            </td><td class="bitfield">
              x100
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10001
            </td><td class="bitfield">
              xx01
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10001
            </td><td class="bitfield">
              0000
            </td><td class="iformname"><a href="setpan.html">SETPAN</a></td><td><ins>FEAT_PAN</ins><del>Armv8.1</del></td></tr><tr class="instructiontable"><td class="bitfield">
              1000x
            </td><td class="bitfield">
              0111
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10010
            </td><td class="bitfield">
              0111
            </td><td class="iformname">CONSTRAINED UNPREDICTABLE</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10011
            </td><td class="bitfield">
              0111
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1001x
            </td><td class="bitfield">
              xx0x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100xx
            </td><td class="bitfield">
              0011
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100xx
            </td><td class="bitfield">
              0x10
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100xx
            </td><td class="bitfield">
              1x1x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              101xx
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11xxx
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><p>The behavior of the CONSTRAINED UNPREDICTABLE encodings in this table is described in <a class="armarm-xref" title="Reference to Armv8 ARM section">CONSTRAINED UNPREDICTABLE behavior for A32 and T32 instruction encodings</a></p><hr/><div class="iclass" id="iclass-cps"><a id="cps" name="cps"></a><h3 class="iclass">Change Process State</h3><p>These instructions are under <a href="#uncondmisc">Miscellaneous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">imod</td><td class="lr">M</td><td class="lr">op</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">E</td><td class="lr">A</td><td class="lr">I</td><td class="lr">F</td><td class="lr">0</td><td class="lr" colspan="5">mode</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cps"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">imod</th><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">I</th><th class="bitfields" colspan="" rowspan="">F</th><th class="bitfields" colspan="" rowspan="">mode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0xxxx</td><td class="iformname"><a href="setend.html">SETEND</a></td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="cps.html">CPS, CPSID, CPSIE</a></td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="advsimddp" name="advsimddp"></a>Advanced SIMD data-processing</h2><div class="decode_navigation"><p>These instructions are under <a href="#uncond_as">Unconditional instructions</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1111001</td><td class="lr" colspan="1"></td><td class="lr">op0</td><td class="lr" colspan="18"></td><td class="lr">op1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#simd3reg_same">Advanced SIMD three registers of the same length</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#a_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#a_simd_12reg">Advanced SIMD shifts and immediate generation</a></td></tr></table></div><hr/><div class="iclass" id="iclass-simd3reg_same"><a id="simd3reg_same" name="simd3reg_same"></a><h3 class="iclass">Advanced SIMD three registers of the same length</h3><p>These instructions are under <a href="#advsimddp">Advanced SIMD data-processing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr">0</td><td class="lr">D</td><td class="lr" colspan="2">size</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">opc</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">o1</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd3reg_same"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">o1</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfma.html">VFMA</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vadd_f.html">VADD (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vmla_f.html">VMLA (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vceq_r.html">VCEQ (register)</a>
            —
            <a href="vceq_r.html#a2">A2</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vmax_f.html">VMAX (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vrecps.html">VRECPS</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0000</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vhadd.html">VHADD</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vand_r.html">VAND (register)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vqadd.html">VQADD</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vrhadd.html">VRHADD</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha1c.html">SHA1C</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0010</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vhsub.html">VHSUB</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vbic_r.html">VBIC (register)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0010</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vqsub.html">VQSUB</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcgt_r.html">VCGT (register)</a>
            —
            <a href="vcgt_r.html#a1">A1</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vcge_r.html">VCGE (register)</a>
            —
            <a href="vcge_r.html#a1">A1</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha1p.html">SHA1P</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfms.html">VFMS</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vsub_f.html">VSUB (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vmls_f.html">VMLS (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vmin_f.html">VMIN (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vrsqrts.html">VRSQRTS</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vshl_r.html">VSHL (register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vadd_i.html">VADD (integer)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vorr_r.html">VORR (register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vtst.html">VTST</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vqshl_r.html">VQSHL (register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vmla_i.html">VMLA (integer)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vrshl.html">VRSHL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vqrshl.html">VQRSHL</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vqdmulh.html">VQDMULH</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha1m.html">SHA1M</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vpadd_i.html">VPADD (integer)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vmax_i.html">VMAX (integer)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vorn_r.html">VORN (register)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vmin_i.html">VMIN (integer)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0111</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vabd_i.html">VABD (integer)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vaba.html">VABA</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha1su0.html">SHA1SU0</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vpadd_f.html">VPADD (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vmul_f.html">VMUL (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcge_r.html">VCGE (register)</a>
            —
            <a href="vcge_r.html#a2">A2</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vacge.html">VACGE</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vpmax_f.html">VPMAX (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vmaxnm.html">VMAXNM</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="veor.html">VEOR</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vmul_i.html">VMUL (integer and polynomial)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha256h.html">SHA256H</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1010</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vpmax_i.html">VPMAX (integer)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vbsl.html">VBSL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1010</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="vpmin_i.html">VPMIN (integer)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1010</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha256h2.html">SHA256H2</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vabd_f.html">VABD (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcgt_r.html">VCGT (register)</a>
            —
            <a href="vcgt_r.html#a2">A2</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vacgt.html">VACGT</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vpmin_f.html">VPMIN (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vminnm.html">VMINNM</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vsub_i.html">VSUB (integer)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vbit.html">VBIT</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vceq_r.html">VCEQ (register)</a>
            —
            <a href="vceq_r.html#a1">A1</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vmls_i.html">VMLS (integer)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vqrdmulh.html">VQRDMULH</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha256su1.html">SHA256SU1</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vqrdmlah.html">VQRDMLAH</a></td><td><ins>FEAT_RDM</ins><del>Armv8.1</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vbif.html">VBIF</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vqrdmlsh.html">VQRDMLSH</a></td><td><ins>FEAT_RDM</ins><del>Armv8.1</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="a_simd_mulreg" name="a_simd_mulreg"></a>Advanced SIMD two registers, or three registers of different lengths</h2><div class="decode_navigation"><p>These instructions are under <a href="#advsimddp">Advanced SIMD data-processing</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1111001</td><td class="lr">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="1"></td><td class="lr" colspan="2">op1</td><td class="lr" colspan="8"></td><td class="lr" colspan="2">op2</td><td class="lr" colspan="3"></td><td class="lr">op3</td><td class="lr" colspan="1"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
                0
              </td><td class="bitfield">
                11
              </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vext.html">VEXT (byte elements)</a></td></tr><tr class="instructiontable"><td class="bitfield">
                1
              </td><td class="bitfield">
                11
              </td><td class="bitfield">
                0x
              </td><td class="bitfield"></td><td class="iformname"><a href="#simd2reg_misc">Advanced SIMD two registers misc</a></td></tr><tr class="instructiontable"><td class="bitfield">
                1
              </td><td class="bitfield">
                11
              </td><td class="bitfield">
                10
              </td><td class="bitfield"></td><td class="iformname"><a href="vtbl.html">VTBL, VTBX</a></td></tr><tr class="instructiontable"><td class="bitfield">
                1
              </td><td class="bitfield">
                11
              </td><td class="bitfield">
                11
              </td><td class="bitfield"></td><td class="iformname"><a href="#simd2reg_dup">Advanced SIMD duplicate (scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
                != 11
              </td><td class="bitfield"></td><td class="bitfield">
                0
              </td><td class="iformname"><a href="#simd3reg_diff">Advanced SIMD three registers of different lengths</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
                != 11
              </td><td class="bitfield"></td><td class="bitfield">
                1
              </td><td class="iformname"><a href="#simd2reg_scalar">Advanced SIMD two registers and a scalar</a></td></tr></table></div><hr/><div class="iclass" id="iclass-simd2reg_misc"><a id="simd2reg_misc" name="simd2reg_misc"></a><h3 class="iclass">Advanced SIMD two registers misc</h3><p>These instructions are under <a href="#a_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc1</td><td class="lr" colspan="4">Vd</td><td class="lr">0</td><td class="lr" colspan="4">opc2</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd2reg_misc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc1</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">Q</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0000</td><td class="bitfield"></td><td class="iformname"><a href="vrev64.html">VREV64</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="iformname"><a href="vrev32.html">VREV32</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0010</td><td class="bitfield"></td><td class="iformname"><a href="vrev16.html">VREV16</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0011</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">010x</td><td class="bitfield"></td><td class="iformname"><a href="vpaddl.html">VPADDL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0110</td><td class="bitfield">0</td><td class="iformname"><a href="aese.html">AESE</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0110</td><td class="bitfield">1</td><td class="iformname"><a href="aesd.html">AESD</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="bitfield">0</td><td class="iformname"><a href="aesmc.html">AESMC</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="bitfield">1</td><td class="iformname"><a href="aesimc.html">AESIMC</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1000</td><td class="bitfield"></td><td class="iformname"><a href="vcls.html">VCLS</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">0000</td><td class="bitfield"></td><td class="iformname"><a href="vswp.html">VSWP</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="bitfield"></td><td class="iformname"><a href="vclz.html">VCLZ</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1010</td><td class="bitfield"></td><td class="iformname"><a href="vcnt.html">VCNT</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1011</td><td class="bitfield"></td><td class="iformname"><a href="vmvn_r.html">VMVN (register)</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">110x</td><td class="bitfield"></td><td class="iformname"><a href="vpadal.html">VPADAL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="iformname"><a href="vqabs.html">VQABS</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><a href="vqneg.html">VQNEG</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x000</td><td class="bitfield"></td><td class="iformname"><a href="vcgt_i.html">VCGT (immediate #0)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x001</td><td class="bitfield"></td><td class="iformname"><a href="vcge_i.html">VCGE (immediate #0)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x010</td><td class="bitfield"></td><td class="iformname"><a href="vceq_i.html">VCEQ (immediate #0)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x011</td><td class="bitfield"></td><td class="iformname"><a href="vcle_i.html">VCLE (immediate #0)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x100</td><td class="bitfield"></td><td class="iformname"><a href="vclt_i.html">VCLT (immediate #0)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x110</td><td class="bitfield"></td><td class="iformname"><a href="vabs.html">VABS</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x111</td><td class="bitfield"></td><td class="iformname"><a href="vneg.html">VNEG</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">0101</td><td class="bitfield">1</td><td class="iformname"><a href="sha1h.html">SHA1H</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield">1</td><td class="iformname"><a href="vcvt_bfs.html">VCVT (from single-precision to BFloat16, Advanced SIMD)</a></td><td><ins>FEAT_AA32BF16</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="iformname"><a href="vtrn.html">VTRN</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0010</td><td class="bitfield"></td><td class="iformname"><a href="vuzp.html">VUZP</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0011</td><td class="bitfield"></td><td class="iformname"><a href="vzip.html">VZIP</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="bitfield">0</td><td class="iformname"><a href="vmovn.html">VMOVN</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="bitfield">1</td><td class="iformname"><a href="vqmovn.html">VQMOVN, VQMOVUN</a>
            —
            <a href="vqmovn.html#VQMOVUN_A1">VQMOVUN</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0101</td><td class="bitfield"></td><td class="iformname"><a href="vqmovn.html">VQMOVN, VQMOVUN</a>
            —
            <a href="vqmovn.html#VQMOVN_A1">VQMOVN</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0110</td><td class="bitfield">0</td><td class="iformname"><a href="vshll.html">VSHLL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0111</td><td class="bitfield">0</td><td class="iformname"><a href="sha1su1.html">SHA1SU1</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0111</td><td class="bitfield">1</td><td class="iformname"><a href="sha256su0.html">SHA256SU0</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1000</td><td class="bitfield"></td><td class="iformname"><a href="vrintn_asimd.html">VRINTN (Advanced SIMD)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1001</td><td class="bitfield"></td><td class="iformname"><a href="vrintx_asimd.html">VRINTX (Advanced SIMD)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1010</td><td class="bitfield"></td><td class="iformname"><a href="vrinta_asimd.html">VRINTA (Advanced SIMD)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1011</td><td class="bitfield"></td><td class="iformname"><a href="vrintz_asimd.html">VRINTZ (Advanced SIMD)</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield">0</td><td class="iformname"><a href="vcvt_hs.html">VCVT (between half-precision and single-precision, Advanced SIMD)</a>
            —
            <a href="vcvt_hs.html#VCVT_hs_A1">single-precision to half-precision</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="iformname"><a href="vrintm_asimd.html">VRINTM (Advanced SIMD)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1110</td><td class="bitfield">0</td><td class="iformname"><a href="vcvt_hs.html">VCVT (between half-precision and single-precision, Advanced SIMD)</a>
            —
            <a href="vcvt_hs.html#VCVT_sh_A1">half-precision to single-precision</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1110</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><a href="vrintp_asimd.html">VRINTP (Advanced SIMD)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">000x</td><td class="bitfield"></td><td class="iformname"><a href="vcvta_asimd.html">VCVTA (Advanced SIMD)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">001x</td><td class="bitfield"></td><td class="iformname"><a href="vcvtn_asimd.html">VCVTN (Advanced SIMD)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">010x</td><td class="bitfield"></td><td class="iformname"><a href="vcvtp_asimd.html">VCVTP (Advanced SIMD)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">011x</td><td class="bitfield"></td><td class="iformname"><a href="vcvtm_asimd.html">VCVTM (Advanced SIMD)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">10x0</td><td class="bitfield"></td><td class="iformname"><a href="vrecpe.html">VRECPE</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">10x1</td><td class="bitfield"></td><td class="iformname"><a href="vrsqrte.html">VRSQRTE</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">11xx</td><td class="bitfield"></td><td class="iformname"><a href="vcvt_is.html">VCVT (between floating-point and integer, Advanced SIMD)</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-simd2reg_dup"><a id="simd2reg_dup" name="simd2reg_dup"></a><h3 class="iclass">Advanced SIMD duplicate (scalar)</h3><p>These instructions are under <a href="#a_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">imm4</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd2reg_dup"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="vdup_s.html">VDUP (scalar)</a></td></tr><tr><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-simd3reg_diff"><a id="simd3reg_diff" name="simd3reg_diff"></a><h3 class="iclass">Advanced SIMD three registers of different lengths</h3><p>These instructions are under <a href="#a_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr">1</td><td class="lr">D</td><td class="lr" colspan="2">!= 11</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">opc</td><td class="lr">N</td><td class="lr">0</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="7"></td><td></td><td></td><td></td><td class="droppedname" colspan="2">size</td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 11 &amp;&amp; size != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd3reg_diff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">0000</td><td class="iformname"><a href="vaddl.html">VADDL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">0001</td><td class="iformname"><a href="vaddw.html">VADDW</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">0010</td><td class="iformname"><a href="vsubl.html">VSUBL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0100</td><td class="iformname"><a href="vaddhn.html">VADDHN</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">0011</td><td class="iformname"><a href="vsubw.html">VSUBW</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0110</td><td class="iformname"><a href="vsubhn.html">VSUBHN</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1001</td><td class="iformname"><a href="vqdmlal.html">VQDMLAL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">0101</td><td class="iformname"><a href="vabal.html">VABAL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname"><a href="vqdmlsl.html">VQDMLSL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><a href="vqdmull.html">VQDMULL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">0111</td><td class="iformname"><a href="vabdl_i.html">VABDL (integer)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">1000</td><td class="iformname"><a href="vmlal_i.html">VMLAL (integer)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">1010</td><td class="iformname"><a href="vmlsl_i.html">VMLSL (integer)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0100</td><td class="iformname"><a href="vraddhn.html">VRADDHN</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0110</td><td class="iformname"><a href="vrsubhn.html">VRSUBHN</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">11x0</td><td class="iformname"><a href="vmull_i.html">VMULL (integer and polynomial)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-simd2reg_scalar"><a id="simd2reg_scalar" name="simd2reg_scalar"></a><h3 class="iclass">Advanced SIMD two registers and a scalar</h3><p>These instructions are under <a href="#a_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">Q</td><td class="lr">1</td><td class="lr">D</td><td class="lr" colspan="2">!= 11</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">opc</td><td class="lr">N</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="7"></td><td></td><td></td><td></td><td class="droppedname" colspan="2">size</td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 11 &amp;&amp; size != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd2reg_scalar"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">000x</td><td class="iformname"><a href="vmla_s.html">VMLA (by scalar)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><a href="vqdmlal.html">VQDMLAL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0010</td><td class="iformname"><a href="vmlal_s.html">VMLAL (by scalar)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0111</td><td class="iformname"><a href="vqdmlsl.html">VQDMLSL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">010x</td><td class="iformname"><a href="vmls_s.html">VMLS (by scalar)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname"><a href="vqdmull.html">VQDMULL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0110</td><td class="iformname"><a href="vmlsl_s.html">VMLSL (by scalar)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">100x</td><td class="iformname"><a href="vmul_s.html">VMUL (by scalar)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1010</td><td class="iformname"><a href="vmull_s.html">VMULL (by scalar)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1100</td><td class="iformname"><a href="vqdmulh.html">VQDMULH</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1101</td><td class="iformname"><a href="vqrdmulh.html">VQRDMULH</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1110</td><td class="iformname"><a href="vqrdmlah.html">VQRDMLAH</a></td><td><ins>FEAT_RDM</ins><del>Armv8.1</del></td></tr><tr><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><a href="vqrdmlsh.html">VQRDMLSH</a></td><td><ins>FEAT_RDM</ins><del>Armv8.1</del></td></tr></tbody></table></div></div><hr/><h2><a id="a_simd_12reg" name="a_simd_12reg"></a>Advanced SIMD shifts and immediate generation</h2><div class="decode_navigation"><p>These instructions are under <a href="#advsimddp">Advanced SIMD data-processing</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1111001</td><td class="lr" colspan="1"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="1"></td><td class="lr" colspan="15">op0</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
                000xxxxxxxxxxx0
              </td><td class="iformname"><a href="#simd1reg_imm">Advanced SIMD one register and modified immediate</a></td></tr><tr class="instructiontable"><td class="bitfield">
                != 000xxxxxxxxxxx0
              </td><td class="iformname"><a href="#simd2reg_shift">Advanced SIMD two registers and shift amount</a></td></tr></table></div><hr/><div class="iclass" id="iclass-simd1reg_imm"><a id="simd1reg_imm" name="simd1reg_imm"></a><h3 class="iclass">Advanced SIMD one register and modified immediate</h3><p>These instructions are under <a href="#a_simd_12reg">Advanced SIMD shifts and immediate generation</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">i</td><td class="lr">1</td><td class="lr">D</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">cmode</td><td class="lr">0</td><td class="lr">Q</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="4">imm4</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd1reg_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">cmode</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0xx0</td><td class="bitfield">0</td><td class="iformname"><a href="vmov_i.html">VMOV (immediate)</a>
            —
            <a href="vmov_i.html#a1">A1</a></td></tr><tr><td class="bitfield">0xx0</td><td class="bitfield">1</td><td class="iformname"><a href="vmvn_i.html">VMVN (immediate)</a>
            —
            <a href="vmvn_i.html#a1">A1</a></td></tr><tr><td class="bitfield">0xx1</td><td class="bitfield">0</td><td class="iformname"><a href="vorr_i.html">VORR (immediate)</a>
            —
            <a href="vorr_i.html#a1">A1</a></td></tr><tr><td class="bitfield">0xx1</td><td class="bitfield">1</td><td class="iformname"><a href="vbic_i.html">VBIC (immediate)</a>
            —
            <a href="vbic_i.html#a1">A1</a></td></tr><tr><td class="bitfield">10x0</td><td class="bitfield">0</td><td class="iformname"><a href="vmov_i.html">VMOV (immediate)</a>
            —
            <a href="vmov_i.html#a3">A3</a></td></tr><tr><td class="bitfield">10x0</td><td class="bitfield">1</td><td class="iformname"><a href="vmvn_i.html">VMVN (immediate)</a>
            —
            <a href="vmvn_i.html#a2">A2</a></td></tr><tr><td class="bitfield">10x1</td><td class="bitfield">0</td><td class="iformname"><a href="vorr_i.html">VORR (immediate)</a>
            —
            <a href="vorr_i.html#a2">A2</a></td></tr><tr><td class="bitfield">10x1</td><td class="bitfield">1</td><td class="iformname"><a href="vbic_i.html">VBIC (immediate)</a>
            —
            <a href="vbic_i.html#a2">A2</a></td></tr><tr><td class="bitfield">11xx</td><td class="bitfield">0</td><td class="iformname"><a href="vmov_i.html">VMOV (immediate)</a>
            —
            <a href="vmov_i.html#a4">A4</a></td></tr><tr><td class="bitfield">110x</td><td class="bitfield">1</td><td class="iformname"><a href="vmvn_i.html">VMVN (immediate)</a>
            —
            <a href="vmvn_i.html#a3">A3</a></td></tr><tr><td class="bitfield">1110</td><td class="bitfield">1</td><td class="iformname"><a href="vmov_i.html">VMOV (immediate)</a>
            —
            <a href="vmov_i.html#a5">A5</a></td></tr><tr><td class="bitfield">1111</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-simd2reg_shift"><a id="simd2reg_shift" name="simd2reg_shift"></a><h3 class="iclass">Advanced SIMD two registers and shift amount</h3><p>These instructions are under <a href="#a_simd_12reg">Advanced SIMD shifts and immediate generation</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr">1</td><td class="lr">D</td><td class="lr" colspan="3">imm3H</td><td class="lr" colspan="3">imm3L</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">opc</td><td class="lr">L</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">1</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        imm3H:imm3L:Vd:opc:L != 000xxxxxxxxxxx0 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd2reg_shift"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">imm3H:L</th><th class="bitfields" colspan="" rowspan="">imm3L</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">Q</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0000</td><td class="bitfield"></td><td class="iformname"><a href="vshr.html">VSHR</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0001</td><td class="bitfield"></td><td class="iformname"><a href="vsra.html">VSRA</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">000</td><td class="bitfield">1010</td><td class="bitfield">0</td><td class="iformname"><a href="vmovl.html">VMOVL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0010</td><td class="bitfield"></td><td class="iformname"><a href="vrshr.html">VRSHR</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0011</td><td class="bitfield"></td><td class="iformname"><a href="vrsra.html">VRSRA</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0111</td><td class="bitfield"></td><td class="iformname"><a href="vqshl_i.html">VQSHL, VQSHLU (immediate)</a>
            —
            <a href="vqshl_i.html#VQSHL_i_A1_Q">VQSHL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield">0</td><td class="iformname"><a href="vqshrn.html">VQSHRN, VQSHRUN</a>
            —
            <a href="vqshrn.html#VQSHRN_A1">VQSHRN</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield">1</td><td class="iformname"><a href="vqrshrn.html">VQRSHRN, VQRSHRUN</a>
            —
            <a href="vqrshrn.html#VQRSHRN_A1">VQRSHRN</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1010</td><td class="bitfield">0</td><td class="iformname"><a href="vshll.html">VSHLL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">11xx</td><td class="bitfield"></td><td class="iformname"><a href="vcvt_xs.html">VCVT (between floating-point and fixed-point, Advanced SIMD)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="iformname"><a href="vshl_i.html">VSHL (immediate)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield">0</td><td class="iformname"><a href="vshrn.html">VSHRN</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield">1</td><td class="iformname"><a href="vrshrn.html">VRSHRN</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0100</td><td class="bitfield"></td><td class="iformname"><a href="vsri.html">VSRI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="iformname"><a href="vsli.html">VSLI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0110</td><td class="bitfield"></td><td class="iformname"><a href="vqshl_i.html">VQSHL, VQSHLU (immediate)</a>
            —
            <a href="vqshl_i.html#VQSHLU_i_A1_Q">VQSHLU</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield">0</td><td class="iformname"><a href="vqshrn.html">VQSHRN, VQSHRUN</a>
            —
            <a href="vqshrn.html#VQSHRUN_A1">VQSHRUN</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield">1</td><td class="iformname"><a href="vqrshrn.html">VQRSHRN, VQRSHRUN</a>
            —
            <a href="vqrshrn.html#VQRSHRUN_A1">VQRSHRUN</a></td></tr></tbody></table></div></div><hr/><h2><a id="uncondhints" name="uncondhints"></a>Memory hints and barriers</h2><div class="decode_navigation"><p>These instructions are under <a href="#uncond_as">Unconditional instructions</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="6">111101</td><td class="lr" colspan="5">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="15"></td><td class="lr">op1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              00xx1
            </td><td class="bitfield"></td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr><tr class="instructiontable"><td class="bitfield">
              01001
            </td><td class="bitfield"></td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr><tr class="instructiontable"><td class="bitfield">
              01011
            </td><td class="bitfield"></td><td class="iformname"><a href="#barriers">Barriers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              011x1
            </td><td class="bitfield"></td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr><tr class="instructiontable"><td class="bitfield">
              0xxx0
            </td><td class="bitfield"></td><td class="iformname"><a href="#preload_imm">Preload (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1xxx0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#preload_reg">Preload (register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1xxx1
            </td><td class="bitfield">
              0
            </td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr><tr class="instructiontable"><td class="bitfield">
              1xxxx
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><p>The behavior of the CONSTRAINED UNPREDICTABLE encodings in this table is described in <a class="armarm-xref" title="Reference to Armv8 ARM section">CONSTRAINED UNPREDICTABLE behavior for A32 and T32 instruction encodings</a></p><hr/><div class="iclass" id="iclass-barriers"><a id="barriers" name="barriers"></a><h3 class="iclass">Barriers</h3><p>These instructions are under <a href="#uncondhints">Memory hints and barriers</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr" colspan="4">opcode</td><td class="lr" colspan="4">option</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-barriers"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opcode</th><th class="bitfields" colspan="" rowspan="">option</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="bitfield"></td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr><tr><td class="bitfield">0001</td><td class="bitfield"></td><td class="iformname"><a href="clrex.html">CLREX</a></td></tr><tr><td class="bitfield">001x</td><td class="bitfield"></td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">!= 0x00</td><td class="iformname"><a href="dsb.html">DSB</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">0000</td><td class="iformname"><a href="ssbb.html">SSBB</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">0100</td><td class="iformname"><a href="pssbb.html">PSSBB</a></td></tr><tr><td class="bitfield">0101</td><td class="bitfield"></td><td class="iformname"><a href="dmb.html">DMB</a></td></tr><tr><td class="bitfield">0110</td><td class="bitfield"></td><td class="iformname"><a href="isb.html">ISB</a></td></tr><tr><td class="bitfield">0111</td><td class="bitfield"></td><td class="iformname"><a href="sb.html">SB</a></td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield"></td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr></tbody></table></div><p>The behavior of the CONSTRAINED UNPREDICTABLE encodings in this table is described in <a class="armarm-xref" title="Reference to Armv8 ARM section">CONSTRAINED UNPREDICTABLE behavior for A32 and T32 instruction encodings</a></p></div><hr/><div class="iclass" id="iclass-preload_imm"><a id="preload_imm" name="preload_imm"></a><h3 class="iclass">Preload (immediate)</h3><p>These instructions are under <a href="#uncondhints">Memory hints and barriers</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">D</td><td class="lr">U</td><td class="lr">R</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Rn</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr" colspan="12">imm12</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-preload_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">Reserved hint, behaves as NOP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="pli_i.html">PLI (immediate, literal)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><a href="pld_l.html">PLD (literal)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="pld_i.html">PLD, PLDW (immediate)</a>
            —
            <a href="pld_i.html#PLDW_i_A1">preload write</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="pld_i.html">PLD, PLDW (immediate)</a>
            —
            <a href="pld_i.html#PLD_i_A1">preload read</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-preload_reg"><a id="preload_reg" name="preload_reg"></a><h3 class="iclass">Preload (register)</h3><p>These instructions are under <a href="#uncondhints">Memory hints and barriers</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr">U</td><td class="lr">o2</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Rn</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="2">stype</td><td class="lr">0</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-preload_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname">Reserved hint, behaves as NOP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="pli_r.html">PLI (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="pld_r.html">PLD, PLDW (register)</a>
            —
            <a href="pld_r.html#PLDW_r_A1_RRX">preload write</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="pld_r.html">PLD, PLDW (register)</a>
            —
            <a href="pld_r.html#PLD_r_A1_RRX">preload read</a></td></tr></tbody></table></div></div><hr/><h2><a id="advsimdls" name="advsimdls"></a>Advanced SIMD element or structure load/store</h2><div class="decode_navigation"><p>These instructions are under <a href="#uncond_as">Unconditional instructions</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11110100</td><td class="lr">op0</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="8"></td><td class="lr" colspan="2">op1</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldstv_ms">Advanced SIMD load/store multiple structures</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              11
            </td><td class="iformname"><a href="#ldv_ssall">Advanced SIMD load single structure to all lanes</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 11
            </td><td class="iformname"><a href="#ldstv_ssone">Advanced SIMD load/store single structure to one lane</a></td></tr></table></div><hr/><div class="iclass" id="iclass-ldstv_ms"><a id="ldstv_ms" name="ldstv_ms"></a><h3 class="iclass">Advanced SIMD load/store multiple structures</h3><p>These instructions are under <a href="#advsimdls">Advanced SIMD element or structure load/store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">itype</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">align</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstv_ms"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">itype</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">000x</td><td class="iformname"><a href="vst4_m.html">VST4 (multiple 4-element structures)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><a href="vst1_m.html">VST1 (multiple single elements)</a>
            —
            <a href="vst1_m.html#a4">A4</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><a href="vst2_m.html">VST2 (multiple 2-element structures)</a>
            —
            <a href="vst2_m.html#a2">A2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">010x</td><td class="iformname"><a href="vst3_m.html">VST3 (multiple 3-element structures)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0110</td><td class="iformname"><a href="vst1_m.html">VST1 (multiple single elements)</a>
            —
            <a href="vst1_m.html#a3">A3</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0111</td><td class="iformname"><a href="vst1_m.html">VST1 (multiple single elements)</a>
            —
            <a href="vst1_m.html#a1">A1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">100x</td><td class="iformname"><a href="vst2_m.html">VST2 (multiple 2-element structures)</a>
            —
            <a href="vst2_m.html#a1">A1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1010</td><td class="iformname"><a href="vst1_m.html">VST1 (multiple single elements)</a>
            —
            <a href="vst1_m.html#a2">A2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">000x</td><td class="iformname"><a href="vld4_m.html">VLD4 (multiple 4-element structures)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0010</td><td class="iformname"><a href="vld1_m.html">VLD1 (multiple single elements)</a>
            —
            <a href="vld1_m.html#a4">A4</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0011</td><td class="iformname"><a href="vld2_m.html">VLD2 (multiple 2-element structures)</a>
            —
            <a href="vld2_m.html#a2">A2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">010x</td><td class="iformname"><a href="vld3_m.html">VLD3 (multiple 3-element structures)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0110</td><td class="iformname"><a href="vld1_m.html">VLD1 (multiple single elements)</a>
            —
            <a href="vld1_m.html#a3">A3</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0111</td><td class="iformname"><a href="vld1_m.html">VLD1 (multiple single elements)</a>
            —
            <a href="vld1_m.html#a1">A1</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100x</td><td class="iformname"><a href="vld2_m.html">VLD2 (multiple 2-element structures)</a>
            —
            <a href="vld2_m.html#a1">A1</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1010</td><td class="iformname"><a href="vld1_m.html">VLD1 (multiple single elements)</a>
            —
            <a href="vld1_m.html#a2">A2</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldv_ssall"><a id="ldv_ssall" name="ldv_ssall"></a><h3 class="iclass">Advanced SIMD load single structure to all lanes</h3><p>These instructions are under <a href="#advsimdls">Advanced SIMD element or structure load/store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="2">N</td><td class="lr" colspan="2">size</td><td class="lr">T</td><td class="lr">a</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldv_ssall"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">a</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="vld1_a.html">VLD1 (single element to all lanes)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><a href="vld2_a.html">VLD2 (single 2-element structure to all lanes)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="vld3_a.html">VLD3 (single 3-element structure to all lanes)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><a href="vld4_a.html">VLD4 (single 4-element structure to all lanes)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstv_ssone"><a id="ldstv_ssone" name="ldstv_ssone"></a><h3 class="iclass">Advanced SIMD load/store single structure to one lane</h3><p>These instructions are under <a href="#advsimdls">Advanced SIMD element or structure load/store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="2">!= 11</td><td class="lr" colspan="2">N</td><td class="lr" colspan="4">index_align</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td class="droppedname" colspan="2">size</td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 11 &amp;&amp; size != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstv_ssone"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><a href="vst1_1.html">VST1 (single element from one lane)</a>
            —
            <a href="vst1_1.html#a1">A1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="vst2_1.html">VST2 (single 2-element structure from one lane)</a>
            —
            <a href="vst2_1.html#a1">A1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="vst3_1.html">VST3 (single 3-element structure from one lane)</a>
            —
            <a href="vst3_1.html#a1">A1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><a href="vst4_1.html">VST4 (single 4-element structure from one lane)</a>
            —
            <a href="vst4_1.html#a1">A1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><a href="vst1_1.html">VST1 (single element from one lane)</a>
            —
            <a href="vst1_1.html#a2">A2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="vst2_1.html">VST2 (single 2-element structure from one lane)</a>
            —
            <a href="vst2_1.html#a2">A2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><a href="vst3_1.html">VST3 (single 3-element structure from one lane)</a>
            —
            <a href="vst3_1.html#a2">A2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><a href="vst4_1.html">VST4 (single 4-element structure from one lane)</a>
            —
            <a href="vst4_1.html#a2">A2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><a href="vst1_1.html">VST1 (single element from one lane)</a>
            —
            <a href="vst1_1.html#a3">A3</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="vst2_1.html">VST2 (single 2-element structure from one lane)</a>
            —
            <a href="vst2_1.html#a3">A3</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="vst3_1.html">VST3 (single 3-element structure from one lane)</a>
            —
            <a href="vst3_1.html#a3">A3</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><a href="vst4_1.html">VST4 (single 4-element structure from one lane)</a>
            —
            <a href="vst4_1.html#a3">A3</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><a href="vld1_1.html">VLD1 (single element to one lane)</a>
            —
            <a href="vld1_1.html#a1">A1</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="vld2_1.html">VLD2 (single 2-element structure to one lane)</a>
            —
            <a href="vld2_1.html#a1">A1</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="vld3_1.html">VLD3 (single 3-element structure to one lane)</a>
            —
            <a href="vld3_1.html#a1">A1</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><a href="vld4_1.html">VLD4 (single 4-element structure to one lane)</a>
            —
            <a href="vld4_1.html#a1">A1</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><a href="vld1_1.html">VLD1 (single element to one lane)</a>
            —
            <a href="vld1_1.html#a2">A2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="vld2_1.html">VLD2 (single 2-element structure to one lane)</a>
            —
            <a href="vld2_1.html#a2">A2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><a href="vld3_1.html">VLD3 (single 3-element structure to one lane)</a>
            —
            <a href="vld3_1.html#a2">A2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><a href="vld4_1.html">VLD4 (single 4-element structure to one lane)</a>
            —
            <a href="vld4_1.html#a2">A2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><a href="vld1_1.html">VLD1 (single element to one lane)</a>
            —
            <a href="vld1_1.html#a3">A3</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="vld2_1.html">VLD2 (single 2-element structure to one lane)</a>
            —
            <a href="vld2_1.html#a3">A3</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="vld3_1.html">VLD3 (single 3-element structure to one lane)</a>
            —
            <a href="vld3_1.html#a3">A3</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><a href="vld4_1.html">VLD4 (single 4-element structure to one lane)</a>
            —
            <a href="vld4_1.html#a3">A3</a></td></tr></tbody></table></div></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
        Internal version only: isa <ins>v01_24</ins><del>v01_19</del>, pseudocode <ins>v2020-12</ins><del>v2020-09_xml</del>, sve <ins>v2020-12-3-g87778bb</ins><del>v2020-09_rc3</del>      
        ; Build timestamp: <ins>2020-12-17T15</ins><del>2020-09-30T21</del>:<ins>20</ins><del>35</del>
    </p><p class="copyconf">
      Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>