
L05_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a2e4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d0  0800a4b8  0800a4b8  0000b4b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a888  0800a888  0000c214  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a888  0800a888  0000b888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a890  0800a890  0000c214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a890  0800a890  0000b890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a894  0800a894  0000b894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000214  20000000  0800a898  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000033c  20000214  0800aaac  0000c214  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000550  0800aaac  0000c550  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c214  2**0
                  CONTENTS, READONLY
 12 .debug_info   000171ba  00000000  00000000  0000c244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003499  00000000  00000000  000233fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001380  00000000  00000000  00026898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f26  00000000  00000000  00027c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028dd3  00000000  00000000  00028b3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a525  00000000  00000000  00051911  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f90d1  00000000  00000000  0006be36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00164f07  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006340  00000000  00000000  00164f4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  0016b28c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000214 	.word	0x20000214
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a49c 	.word	0x0800a49c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000218 	.word	0x20000218
 800020c:	0800a49c 	.word	0x0800a49c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f1a:	463b      	mov	r3, r7
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f26:	4b21      	ldr	r3, [pc, #132]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f28:	4a21      	ldr	r2, [pc, #132]	@ (8000fb0 <MX_ADC1_Init+0x9c>)
 8000f2a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f2c:	4b1f      	ldr	r3, [pc, #124]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f2e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000f32:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f34:	4b1d      	ldr	r3, [pc, #116]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;           // Tryb pojedynczego kanau
 8000f3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;     // Pomiar na danie (w ptli robimy Start/Poll/Stop)
 8000f40:	4b1a      	ldr	r3, [pc, #104]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f46:	4b19      	ldr	r3, [pc, #100]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f4e:	4b17      	ldr	r3, [pc, #92]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f54:	4b15      	ldr	r3, [pc, #84]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f56:	4a17      	ldr	r2, [pc, #92]	@ (8000fb4 <MX_ADC1_Init+0xa0>)
 8000f58:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f5a:	4b14      	ldr	r3, [pc, #80]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f60:	4b12      	ldr	r3, [pc, #72]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f62:	2201      	movs	r2, #1
 8000f64:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f66:	4b11      	ldr	r3, [pc, #68]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f6e:	4b0f      	ldr	r3, [pc, #60]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f70:	2201      	movs	r2, #1
 8000f72:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f74:	480d      	ldr	r0, [pc, #52]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f76:	f000 fe4b 	bl	8001c10 <HAL_ADC_Init>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f80:	f000 fe40 	bl	8001c04 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0; // <--- TUTAJ ZMIE JELI MASZ INNY KANA (np. ADC_CHANNEL_0)
 8000f84:	2300      	movs	r3, #0
 8000f86:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f90:	463b      	mov	r3, r7
 8000f92:	4619      	mov	r1, r3
 8000f94:	4805      	ldr	r0, [pc, #20]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f96:	f001 f819 	bl	8001fcc <HAL_ADC_ConfigChannel>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000fa0:	f000 fe30 	bl	8001c04 <Error_Handler>
  }
}
 8000fa4:	bf00      	nop
 8000fa6:	3710      	adds	r7, #16
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	20000230 	.word	0x20000230
 8000fb0:	40012000 	.word	0x40012000
 8000fb4:	0f000001 	.word	0x0f000001

08000fb8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08a      	sub	sp, #40	@ 0x28
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc0:	f107 0314 	add.w	r3, r7, #20
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	609a      	str	r2, [r3, #8]
 8000fcc:	60da      	str	r2, [r3, #12]
 8000fce:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a15      	ldr	r2, [pc, #84]	@ (800102c <HAL_ADC_MspInit+0x74>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d123      	bne.n	8001022 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fda:	4b15      	ldr	r3, [pc, #84]	@ (8001030 <HAL_ADC_MspInit+0x78>)
 8000fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fde:	4a14      	ldr	r2, [pc, #80]	@ (8001030 <HAL_ADC_MspInit+0x78>)
 8000fe0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fe4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fe6:	4b12      	ldr	r3, [pc, #72]	@ (8001030 <HAL_ADC_MspInit+0x78>)
 8000fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fee:	613b      	str	r3, [r7, #16]
 8000ff0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE(); // <--- UPEWNIJ SI, E WCZASZ ZEGAR ODPOWIEDNIEGO PORTU (tu GPIOA)
 8000ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8001030 <HAL_ADC_MspInit+0x78>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	4a0e      	ldr	r2, [pc, #56]	@ (8001030 <HAL_ADC_MspInit+0x78>)
 8000ff8:	f043 0301 	orr.w	r3, r3, #1
 8000ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffe:	4b0c      	ldr	r3, [pc, #48]	@ (8001030 <HAL_ADC_MspInit+0x78>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001002:	f003 0301 	and.w	r3, r3, #1
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0; // <--- TUTAJ ZMIE PIN JELI POTRZEBA (np. GPIO_PIN_0)
 800100a:	2301      	movs	r3, #1
 800100c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800100e:	2303      	movs	r3, #3
 8001010:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001012:	2300      	movs	r3, #0
 8001014:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); // <--- ZMIE PORT JELI POTRZEBA
 8001016:	f107 0314 	add.w	r3, r7, #20
 800101a:	4619      	mov	r1, r3
 800101c:	4805      	ldr	r0, [pc, #20]	@ (8001034 <HAL_ADC_MspInit+0x7c>)
 800101e:	f001 fef7 	bl	8002e10 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001022:	bf00      	nop
 8001024:	3728      	adds	r7, #40	@ 0x28
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	40012000 	.word	0x40012000
 8001030:	40023800 	.word	0x40023800
 8001034:	40020000 	.word	0x40020000

08001038 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b08c      	sub	sp, #48	@ 0x30
 800103c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800103e:	f107 031c 	add.w	r3, r7, #28
 8001042:	2200      	movs	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
 8001046:	605a      	str	r2, [r3, #4]
 8001048:	609a      	str	r2, [r3, #8]
 800104a:	60da      	str	r2, [r3, #12]
 800104c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800104e:	4b77      	ldr	r3, [pc, #476]	@ (800122c <MX_GPIO_Init+0x1f4>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001052:	4a76      	ldr	r2, [pc, #472]	@ (800122c <MX_GPIO_Init+0x1f4>)
 8001054:	f043 0304 	orr.w	r3, r3, #4
 8001058:	6313      	str	r3, [r2, #48]	@ 0x30
 800105a:	4b74      	ldr	r3, [pc, #464]	@ (800122c <MX_GPIO_Init+0x1f4>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105e:	f003 0304 	and.w	r3, r3, #4
 8001062:	61bb      	str	r3, [r7, #24]
 8001064:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001066:	4b71      	ldr	r3, [pc, #452]	@ (800122c <MX_GPIO_Init+0x1f4>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106a:	4a70      	ldr	r2, [pc, #448]	@ (800122c <MX_GPIO_Init+0x1f4>)
 800106c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001070:	6313      	str	r3, [r2, #48]	@ 0x30
 8001072:	4b6e      	ldr	r3, [pc, #440]	@ (800122c <MX_GPIO_Init+0x1f4>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800107a:	617b      	str	r3, [r7, #20]
 800107c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800107e:	4b6b      	ldr	r3, [pc, #428]	@ (800122c <MX_GPIO_Init+0x1f4>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	4a6a      	ldr	r2, [pc, #424]	@ (800122c <MX_GPIO_Init+0x1f4>)
 8001084:	f043 0301 	orr.w	r3, r3, #1
 8001088:	6313      	str	r3, [r2, #48]	@ 0x30
 800108a:	4b68      	ldr	r3, [pc, #416]	@ (800122c <MX_GPIO_Init+0x1f4>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108e:	f003 0301 	and.w	r3, r3, #1
 8001092:	613b      	str	r3, [r7, #16]
 8001094:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001096:	4b65      	ldr	r3, [pc, #404]	@ (800122c <MX_GPIO_Init+0x1f4>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109a:	4a64      	ldr	r2, [pc, #400]	@ (800122c <MX_GPIO_Init+0x1f4>)
 800109c:	f043 0302 	orr.w	r3, r3, #2
 80010a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a2:	4b62      	ldr	r3, [pc, #392]	@ (800122c <MX_GPIO_Init+0x1f4>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a6:	f003 0302 	and.w	r3, r3, #2
 80010aa:	60fb      	str	r3, [r7, #12]
 80010ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010ae:	4b5f      	ldr	r3, [pc, #380]	@ (800122c <MX_GPIO_Init+0x1f4>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b2:	4a5e      	ldr	r2, [pc, #376]	@ (800122c <MX_GPIO_Init+0x1f4>)
 80010b4:	f043 0308 	orr.w	r3, r3, #8
 80010b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ba:	4b5c      	ldr	r3, [pc, #368]	@ (800122c <MX_GPIO_Init+0x1f4>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010be:	f003 0308 	and.w	r3, r3, #8
 80010c2:	60bb      	str	r3, [r7, #8]
 80010c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80010c6:	4b59      	ldr	r3, [pc, #356]	@ (800122c <MX_GPIO_Init+0x1f4>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ca:	4a58      	ldr	r2, [pc, #352]	@ (800122c <MX_GPIO_Init+0x1f4>)
 80010cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010d2:	4b56      	ldr	r3, [pc, #344]	@ (800122c <MX_GPIO_Init+0x1f4>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80010da:	607b      	str	r3, [r7, #4]
 80010dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80010de:	2200      	movs	r2, #0
 80010e0:	f244 0181 	movw	r1, #16513	@ 0x4081
 80010e4:	4852      	ldr	r0, [pc, #328]	@ (8001230 <MX_GPIO_Init+0x1f8>)
 80010e6:	f002 f83f 	bl	8003168 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80010ea:	2200      	movs	r2, #0
 80010ec:	2140      	movs	r1, #64	@ 0x40
 80010ee:	4851      	ldr	r0, [pc, #324]	@ (8001234 <MX_GPIO_Init+0x1fc>)
 80010f0:	f002 f83a 	bl	8003168 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80010f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010fa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001100:	2300      	movs	r3, #0
 8001102:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001104:	f107 031c 	add.w	r3, r7, #28
 8001108:	4619      	mov	r1, r3
 800110a:	484b      	ldr	r0, [pc, #300]	@ (8001238 <MX_GPIO_Init+0x200>)
 800110c:	f001 fe80 	bl	8002e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001110:	2332      	movs	r3, #50	@ 0x32
 8001112:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001114:	2302      	movs	r3, #2
 8001116:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001118:	2300      	movs	r3, #0
 800111a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800111c:	2303      	movs	r3, #3
 800111e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001120:	230b      	movs	r3, #11
 8001122:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001124:	f107 031c 	add.w	r3, r7, #28
 8001128:	4619      	mov	r1, r3
 800112a:	4843      	ldr	r0, [pc, #268]	@ (8001238 <MX_GPIO_Init+0x200>)
 800112c:	f001 fe70 	bl	8002e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001130:	2386      	movs	r3, #134	@ 0x86
 8001132:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001134:	2302      	movs	r3, #2
 8001136:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001138:	2300      	movs	r3, #0
 800113a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800113c:	2303      	movs	r3, #3
 800113e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001140:	230b      	movs	r3, #11
 8001142:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001144:	f107 031c 	add.w	r3, r7, #28
 8001148:	4619      	mov	r1, r3
 800114a:	483c      	ldr	r0, [pc, #240]	@ (800123c <MX_GPIO_Init+0x204>)
 800114c:	f001 fe60 	bl	8002e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001150:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001154:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001156:	2301      	movs	r3, #1
 8001158:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115a:	2300      	movs	r3, #0
 800115c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115e:	2300      	movs	r3, #0
 8001160:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001162:	f107 031c 	add.w	r3, r7, #28
 8001166:	4619      	mov	r1, r3
 8001168:	4831      	ldr	r0, [pc, #196]	@ (8001230 <MX_GPIO_Init+0x1f8>)
 800116a:	f001 fe51 	bl	8002e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800116e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001172:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001174:	2302      	movs	r3, #2
 8001176:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	2300      	movs	r3, #0
 800117a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800117c:	2303      	movs	r3, #3
 800117e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001180:	230b      	movs	r3, #11
 8001182:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001184:	f107 031c 	add.w	r3, r7, #28
 8001188:	4619      	mov	r1, r3
 800118a:	4829      	ldr	r0, [pc, #164]	@ (8001230 <MX_GPIO_Init+0x1f8>)
 800118c:	f001 fe40 	bl	8002e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001190:	2340      	movs	r3, #64	@ 0x40
 8001192:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001194:	2301      	movs	r3, #1
 8001196:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001198:	2300      	movs	r3, #0
 800119a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119c:	2300      	movs	r3, #0
 800119e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80011a0:	f107 031c 	add.w	r3, r7, #28
 80011a4:	4619      	mov	r1, r3
 80011a6:	4823      	ldr	r0, [pc, #140]	@ (8001234 <MX_GPIO_Init+0x1fc>)
 80011a8:	f001 fe32 	bl	8002e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80011ac:	2380      	movs	r3, #128	@ 0x80
 80011ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011b0:	2300      	movs	r3, #0
 80011b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b4:	2300      	movs	r3, #0
 80011b6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80011b8:	f107 031c 	add.w	r3, r7, #28
 80011bc:	4619      	mov	r1, r3
 80011be:	481d      	ldr	r0, [pc, #116]	@ (8001234 <MX_GPIO_Init+0x1fc>)
 80011c0:	f001 fe26 	bl	8002e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80011c4:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80011c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ca:	2302      	movs	r3, #2
 80011cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ce:	2300      	movs	r3, #0
 80011d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011d2:	2303      	movs	r3, #3
 80011d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80011d6:	230a      	movs	r3, #10
 80011d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011da:	f107 031c 	add.w	r3, r7, #28
 80011de:	4619      	mov	r1, r3
 80011e0:	4816      	ldr	r0, [pc, #88]	@ (800123c <MX_GPIO_Init+0x204>)
 80011e2:	f001 fe15 	bl	8002e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80011e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ec:	2300      	movs	r3, #0
 80011ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f0:	2300      	movs	r3, #0
 80011f2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80011f4:	f107 031c 	add.w	r3, r7, #28
 80011f8:	4619      	mov	r1, r3
 80011fa:	4810      	ldr	r0, [pc, #64]	@ (800123c <MX_GPIO_Init+0x204>)
 80011fc:	f001 fe08 	bl	8002e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001200:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001204:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001206:	2302      	movs	r3, #2
 8001208:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120a:	2300      	movs	r3, #0
 800120c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800120e:	2303      	movs	r3, #3
 8001210:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001212:	230b      	movs	r3, #11
 8001214:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001216:	f107 031c 	add.w	r3, r7, #28
 800121a:	4619      	mov	r1, r3
 800121c:	4805      	ldr	r0, [pc, #20]	@ (8001234 <MX_GPIO_Init+0x1fc>)
 800121e:	f001 fdf7 	bl	8002e10 <HAL_GPIO_Init>

}
 8001222:	bf00      	nop
 8001224:	3730      	adds	r7, #48	@ 0x30
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	40023800 	.word	0x40023800
 8001230:	40020400 	.word	0x40020400
 8001234:	40021800 	.word	0x40021800
 8001238:	40020800 	.word	0x40020800
 800123c:	40020000 	.word	0x40020000

08001240 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;


/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8001244:	4b16      	ldr	r3, [pc, #88]	@ (80012a0 <MX_I2C1_Init+0x60>)
 8001246:	4a17      	ldr	r2, [pc, #92]	@ (80012a4 <MX_I2C1_Init+0x64>)
 8001248:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 800124a:	4b15      	ldr	r3, [pc, #84]	@ (80012a0 <MX_I2C1_Init+0x60>)
 800124c:	4a16      	ldr	r2, [pc, #88]	@ (80012a8 <MX_I2C1_Init+0x68>)
 800124e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001250:	4b13      	ldr	r3, [pc, #76]	@ (80012a0 <MX_I2C1_Init+0x60>)
 8001252:	2200      	movs	r2, #0
 8001254:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001256:	4b12      	ldr	r3, [pc, #72]	@ (80012a0 <MX_I2C1_Init+0x60>)
 8001258:	2201      	movs	r2, #1
 800125a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800125c:	4b10      	ldr	r3, [pc, #64]	@ (80012a0 <MX_I2C1_Init+0x60>)
 800125e:	2200      	movs	r2, #0
 8001260:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001262:	4b0f      	ldr	r3, [pc, #60]	@ (80012a0 <MX_I2C1_Init+0x60>)
 8001264:	2200      	movs	r2, #0
 8001266:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001268:	4b0d      	ldr	r3, [pc, #52]	@ (80012a0 <MX_I2C1_Init+0x60>)
 800126a:	2200      	movs	r2, #0
 800126c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800126e:	4b0c      	ldr	r3, [pc, #48]	@ (80012a0 <MX_I2C1_Init+0x60>)
 8001270:	2200      	movs	r2, #0
 8001272:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001274:	4b0a      	ldr	r3, [pc, #40]	@ (80012a0 <MX_I2C1_Init+0x60>)
 8001276:	2200      	movs	r2, #0
 8001278:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800127a:	4809      	ldr	r0, [pc, #36]	@ (80012a0 <MX_I2C1_Init+0x60>)
 800127c:	f001 ff8e 	bl	800319c <HAL_I2C_Init>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001286:	f000 fcbd 	bl	8001c04 <Error_Handler>
  }
  HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE);
 800128a:	2100      	movs	r1, #0
 800128c:	4804      	ldr	r0, [pc, #16]	@ (80012a0 <MX_I2C1_Init+0x60>)
 800128e:	f002 fcd5 	bl	8003c3c <HAL_I2CEx_ConfigAnalogFilter>
  HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0);
 8001292:	2100      	movs	r1, #0
 8001294:	4802      	ldr	r0, [pc, #8]	@ (80012a0 <MX_I2C1_Init+0x60>)
 8001296:	f002 fd1c 	bl	8003cd2 <HAL_I2CEx_ConfigDigitalFilter>
}
 800129a:	bf00      	nop
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	20000278 	.word	0x20000278
 80012a4:	40005400 	.word	0x40005400
 80012a8:	20404768 	.word	0x20404768

080012ac <HAL_I2C_MspInit>:

/* I2C2 init function - DODAJ T FUNKCJ */


void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b08c      	sub	sp, #48	@ 0x30
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b4:	f107 031c 	add.w	r3, r7, #28
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	605a      	str	r2, [r3, #4]
 80012be:	609a      	str	r2, [r3, #8]
 80012c0:	60da      	str	r2, [r3, #12]
 80012c2:	611a      	str	r2, [r3, #16]

  /* --- TO JEST DLA CZUJNIKA WIATA (I2C1) - ZOSTAW JAK BYO --- */
  if(i2cHandle->Instance==I2C1)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a2e      	ldr	r2, [pc, #184]	@ (8001384 <HAL_I2C_MspInit+0xd8>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d129      	bne.n	8001322 <HAL_I2C_MspInit+0x76>
  {
    /* UWAGA: Tu CubeMX ma swj kod dla PB8/PB9 lub PB6/PB7.
       Nie kasuj go, jeli tam jest! Poniej przykad standardowy: */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ce:	4b2e      	ldr	r3, [pc, #184]	@ (8001388 <HAL_I2C_MspInit+0xdc>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d2:	4a2d      	ldr	r2, [pc, #180]	@ (8001388 <HAL_I2C_MspInit+0xdc>)
 80012d4:	f043 0302 	orr.w	r3, r3, #2
 80012d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012da:	4b2b      	ldr	r3, [pc, #172]	@ (8001388 <HAL_I2C_MspInit+0xdc>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012de:	f003 0302 	and.w	r3, r3, #2
 80012e2:	61bb      	str	r3, [r7, #24]
 80012e4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012e6:	4b28      	ldr	r3, [pc, #160]	@ (8001388 <HAL_I2C_MspInit+0xdc>)
 80012e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ea:	4a27      	ldr	r2, [pc, #156]	@ (8001388 <HAL_I2C_MspInit+0xdc>)
 80012ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80012f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80012f2:	4b25      	ldr	r3, [pc, #148]	@ (8001388 <HAL_I2C_MspInit+0xdc>)
 80012f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012fa:	617b      	str	r3, [r7, #20]
 80012fc:	697b      	ldr	r3, [r7, #20]

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9; // Lub inne piny I2C1
 80012fe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001302:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001304:	2312      	movs	r3, #18
 8001306:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001308:	2301      	movs	r3, #1
 800130a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800130c:	2303      	movs	r3, #3
 800130e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001310:	2304      	movs	r3, #4
 8001312:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001314:	f107 031c 	add.w	r3, r7, #28
 8001318:	4619      	mov	r1, r3
 800131a:	481c      	ldr	r0, [pc, #112]	@ (800138c <HAL_I2C_MspInit+0xe0>)
 800131c:	f001 fd78 	bl	8002e10 <HAL_GPIO_Init>
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;

    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
  }
}
 8001320:	e02c      	b.n	800137c <HAL_I2C_MspInit+0xd0>
  else if(i2cHandle->Instance==I2C2)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a1a      	ldr	r2, [pc, #104]	@ (8001390 <HAL_I2C_MspInit+0xe4>)
 8001328:	4293      	cmp	r3, r2
 800132a:	d127      	bne.n	800137c <HAL_I2C_MspInit+0xd0>
    __HAL_RCC_GPIOF_CLK_ENABLE(); // Wcz zegar Portu F
 800132c:	4b16      	ldr	r3, [pc, #88]	@ (8001388 <HAL_I2C_MspInit+0xdc>)
 800132e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001330:	4a15      	ldr	r2, [pc, #84]	@ (8001388 <HAL_I2C_MspInit+0xdc>)
 8001332:	f043 0320 	orr.w	r3, r3, #32
 8001336:	6313      	str	r3, [r2, #48]	@ 0x30
 8001338:	4b13      	ldr	r3, [pc, #76]	@ (8001388 <HAL_I2C_MspInit+0xdc>)
 800133a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133c:	f003 0320 	and.w	r3, r3, #32
 8001340:	613b      	str	r3, [r7, #16]
 8001342:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();  // Wcz zegar I2C2
 8001344:	4b10      	ldr	r3, [pc, #64]	@ (8001388 <HAL_I2C_MspInit+0xdc>)
 8001346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001348:	4a0f      	ldr	r2, [pc, #60]	@ (8001388 <HAL_I2C_MspInit+0xdc>)
 800134a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800134e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001350:	4b0d      	ldr	r3, [pc, #52]	@ (8001388 <HAL_I2C_MspInit+0xdc>)
 8001352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001354:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001358:	60fb      	str	r3, [r7, #12]
 800135a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1; // PF0 (SDA), PF1 (SCL)
 800135c:	2303      	movs	r3, #3
 800135e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001360:	2312      	movs	r3, #18
 8001362:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001364:	2301      	movs	r3, #1
 8001366:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001368:	2303      	movs	r3, #3
 800136a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800136c:	2304      	movs	r3, #4
 800136e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001370:	f107 031c 	add.w	r3, r7, #28
 8001374:	4619      	mov	r1, r3
 8001376:	4807      	ldr	r0, [pc, #28]	@ (8001394 <HAL_I2C_MspInit+0xe8>)
 8001378:	f001 fd4a 	bl	8002e10 <HAL_GPIO_Init>
}
 800137c:	bf00      	nop
 800137e:	3730      	adds	r7, #48	@ 0x30
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	40005400 	.word	0x40005400
 8001388:	40023800 	.word	0x40023800
 800138c:	40020400 	.word	0x40020400
 8001390:	40005800 	.word	0x40005800
 8001394:	40021400 	.word	0x40021400

08001398 <LCD_Write_CMD>:
#include "lcd_i2c.h"

extern I2C_HandleTypeDef hi2c2; // Odwoanie do uchwytu I2C2 z main.c/i2c.c

void LCD_Write_CMD(uint8_t cmd)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b086      	sub	sp, #24
 800139c:	af02      	add	r7, sp, #8
 800139e:	4603      	mov	r3, r0
 80013a0:	71fb      	strb	r3, [r7, #7]
  uint8_t data_u, data_l;
  uint8_t data_t[4];
  data_u = (cmd & 0xf0);
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	f023 030f 	bic.w	r3, r3, #15
 80013a8:	73fb      	strb	r3, [r7, #15]
  data_l = ((cmd << 4) & 0xf0);
 80013aa:	79fb      	ldrb	r3, [r7, #7]
 80013ac:	011b      	lsls	r3, r3, #4
 80013ae:	73bb      	strb	r3, [r7, #14]
  data_t[0] = data_u | 0x0C;  // en=1, rs=0
 80013b0:	7bfb      	ldrb	r3, [r7, #15]
 80013b2:	f043 030c 	orr.w	r3, r3, #12
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	723b      	strb	r3, [r7, #8]
  data_t[1] = data_u | 0x08;  // en=0, rs=0
 80013ba:	7bfb      	ldrb	r3, [r7, #15]
 80013bc:	f043 0308 	orr.w	r3, r3, #8
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	727b      	strb	r3, [r7, #9]
  data_t[2] = data_l | 0x0C;  // en=1, rs=0
 80013c4:	7bbb      	ldrb	r3, [r7, #14]
 80013c6:	f043 030c 	orr.w	r3, r3, #12
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	72bb      	strb	r3, [r7, #10]
  data_t[3] = data_l | 0x08;  // en=0, rs=0
 80013ce:	7bbb      	ldrb	r3, [r7, #14]
 80013d0:	f043 0308 	orr.w	r3, r3, #8
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	72fb      	strb	r3, [r7, #11]
  HAL_I2C_Master_Transmit(&hi2c2, LCD_ADDR, (uint8_t *)data_t, 4, 100);
 80013d8:	f107 0208 	add.w	r2, r7, #8
 80013dc:	2364      	movs	r3, #100	@ 0x64
 80013de:	9300      	str	r3, [sp, #0]
 80013e0:	2304      	movs	r3, #4
 80013e2:	214e      	movs	r1, #78	@ 0x4e
 80013e4:	4803      	ldr	r0, [pc, #12]	@ (80013f4 <LCD_Write_CMD+0x5c>)
 80013e6:	f001 ff75 	bl	80032d4 <HAL_I2C_Master_Transmit>
}
 80013ea:	bf00      	nop
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	200002cc 	.word	0x200002cc

080013f8 <LCD_Write_DATA>:

void LCD_Write_DATA(uint8_t data)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af02      	add	r7, sp, #8
 80013fe:	4603      	mov	r3, r0
 8001400:	71fb      	strb	r3, [r7, #7]
  uint8_t data_u, data_l;
  uint8_t data_t[4];
  data_u = (data & 0xf0);
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	f023 030f 	bic.w	r3, r3, #15
 8001408:	73fb      	strb	r3, [r7, #15]
  data_l = ((data << 4) & 0xf0);
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	011b      	lsls	r3, r3, #4
 800140e:	73bb      	strb	r3, [r7, #14]
  data_t[0] = data_u | 0x0D;  // en=1, rs=1
 8001410:	7bfb      	ldrb	r3, [r7, #15]
 8001412:	f043 030d 	orr.w	r3, r3, #13
 8001416:	b2db      	uxtb	r3, r3
 8001418:	723b      	strb	r3, [r7, #8]
  data_t[1] = data_u | 0x09;  // en=0, rs=1
 800141a:	7bfb      	ldrb	r3, [r7, #15]
 800141c:	f043 0309 	orr.w	r3, r3, #9
 8001420:	b2db      	uxtb	r3, r3
 8001422:	727b      	strb	r3, [r7, #9]
  data_t[2] = data_l | 0x0D;  // en=1, rs=1
 8001424:	7bbb      	ldrb	r3, [r7, #14]
 8001426:	f043 030d 	orr.w	r3, r3, #13
 800142a:	b2db      	uxtb	r3, r3
 800142c:	72bb      	strb	r3, [r7, #10]
  data_t[3] = data_l | 0x09;  // en=0, rs=1
 800142e:	7bbb      	ldrb	r3, [r7, #14]
 8001430:	f043 0309 	orr.w	r3, r3, #9
 8001434:	b2db      	uxtb	r3, r3
 8001436:	72fb      	strb	r3, [r7, #11]
  HAL_I2C_Master_Transmit(&hi2c2, LCD_ADDR, (uint8_t *)data_t, 4, 100);
 8001438:	f107 0208 	add.w	r2, r7, #8
 800143c:	2364      	movs	r3, #100	@ 0x64
 800143e:	9300      	str	r3, [sp, #0]
 8001440:	2304      	movs	r3, #4
 8001442:	214e      	movs	r1, #78	@ 0x4e
 8001444:	4803      	ldr	r0, [pc, #12]	@ (8001454 <LCD_Write_DATA+0x5c>)
 8001446:	f001 ff45 	bl	80032d4 <HAL_I2C_Master_Transmit>
}
 800144a:	bf00      	nop
 800144c:	3710      	adds	r7, #16
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	200002cc 	.word	0x200002cc

08001458 <LCD_Init>:

void LCD_Init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  HAL_Delay(50);
 800145c:	2032      	movs	r0, #50	@ 0x32
 800145e:	f001 fb0f 	bl	8002a80 <HAL_Delay>
  LCD_Write_CMD(0x30);
 8001462:	2030      	movs	r0, #48	@ 0x30
 8001464:	f7ff ff98 	bl	8001398 <LCD_Write_CMD>
  HAL_Delay(5);
 8001468:	2005      	movs	r0, #5
 800146a:	f001 fb09 	bl	8002a80 <HAL_Delay>
  LCD_Write_CMD(0x30);
 800146e:	2030      	movs	r0, #48	@ 0x30
 8001470:	f7ff ff92 	bl	8001398 <LCD_Write_CMD>
  HAL_Delay(1);
 8001474:	2001      	movs	r0, #1
 8001476:	f001 fb03 	bl	8002a80 <HAL_Delay>
  LCD_Write_CMD(0x30);
 800147a:	2030      	movs	r0, #48	@ 0x30
 800147c:	f7ff ff8c 	bl	8001398 <LCD_Write_CMD>
  HAL_Delay(10);
 8001480:	200a      	movs	r0, #10
 8001482:	f001 fafd 	bl	8002a80 <HAL_Delay>
  LCD_Write_CMD(0x20); // 4-bit mode
 8001486:	2020      	movs	r0, #32
 8001488:	f7ff ff86 	bl	8001398 <LCD_Write_CMD>
  HAL_Delay(10);
 800148c:	200a      	movs	r0, #10
 800148e:	f001 faf7 	bl	8002a80 <HAL_Delay>

  LCD_Write_CMD(0x28); // Function set: DL=0 (4-bit), N=1 (2 lines), F=0 (5x8)
 8001492:	2028      	movs	r0, #40	@ 0x28
 8001494:	f7ff ff80 	bl	8001398 <LCD_Write_CMD>
  HAL_Delay(1);
 8001498:	2001      	movs	r0, #1
 800149a:	f001 faf1 	bl	8002a80 <HAL_Delay>
  LCD_Write_CMD(0x08); // Display off
 800149e:	2008      	movs	r0, #8
 80014a0:	f7ff ff7a 	bl	8001398 <LCD_Write_CMD>
  HAL_Delay(1);
 80014a4:	2001      	movs	r0, #1
 80014a6:	f001 faeb 	bl	8002a80 <HAL_Delay>
  LCD_Write_CMD(0x01); // Clear display
 80014aa:	2001      	movs	r0, #1
 80014ac:	f7ff ff74 	bl	8001398 <LCD_Write_CMD>
  HAL_Delay(1);
 80014b0:	2001      	movs	r0, #1
 80014b2:	f001 fae5 	bl	8002a80 <HAL_Delay>
  LCD_Write_CMD(0x06); // Entry mode set
 80014b6:	2006      	movs	r0, #6
 80014b8:	f7ff ff6e 	bl	8001398 <LCD_Write_CMD>
  HAL_Delay(1);
 80014bc:	2001      	movs	r0, #1
 80014be:	f001 fadf 	bl	8002a80 <HAL_Delay>
  LCD_Write_CMD(0x0C); // Display on, Cursor off
 80014c2:	200c      	movs	r0, #12
 80014c4:	f7ff ff68 	bl	8001398 <LCD_Write_CMD>
}
 80014c8:	bf00      	nop
 80014ca:	bd80      	pop	{r7, pc}

080014cc <LCD_SendString>:

void LCD_SendString(char *str)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  while (*str) LCD_Write_DATA(*str++);
 80014d4:	e006      	b.n	80014e4 <LCD_SendString+0x18>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	1c5a      	adds	r2, r3, #1
 80014da:	607a      	str	r2, [r7, #4]
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff ff8a 	bl	80013f8 <LCD_Write_DATA>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d1f4      	bne.n	80014d6 <LCD_SendString+0xa>
}
 80014ec:	bf00      	nop
 80014ee:	bf00      	nop
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}

080014f6 <LCD_SetCursor>:

void LCD_SetCursor(uint8_t row, uint8_t col)
{
 80014f6:	b580      	push	{r7, lr}
 80014f8:	b084      	sub	sp, #16
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	4603      	mov	r3, r0
 80014fe:	460a      	mov	r2, r1
 8001500:	71fb      	strb	r3, [r7, #7]
 8001502:	4613      	mov	r3, r2
 8001504:	71bb      	strb	r3, [r7, #6]
    uint8_t address;
    if (row == 0) address = 0x80 + col;
 8001506:	79fb      	ldrb	r3, [r7, #7]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d103      	bne.n	8001514 <LCD_SetCursor+0x1e>
 800150c:	79bb      	ldrb	r3, [r7, #6]
 800150e:	3b80      	subs	r3, #128	@ 0x80
 8001510:	73fb      	strb	r3, [r7, #15]
 8001512:	e002      	b.n	800151a <LCD_SetCursor+0x24>
    else          address = 0xC0 + col;
 8001514:	79bb      	ldrb	r3, [r7, #6]
 8001516:	3b40      	subs	r3, #64	@ 0x40
 8001518:	73fb      	strb	r3, [r7, #15]
    LCD_Write_CMD(address);
 800151a:	7bfb      	ldrb	r3, [r7, #15]
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff ff3b 	bl	8001398 <LCD_Write_CMD>
}
 8001522:	bf00      	nop
 8001524:	3710      	adds	r7, #16
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}

0800152a <LCD_Clear>:

void LCD_Clear(void)
{
 800152a:	b580      	push	{r7, lr}
 800152c:	af00      	add	r7, sp, #0
  LCD_Write_CMD(0x01);
 800152e:	2001      	movs	r0, #1
 8001530:	f7ff ff32 	bl	8001398 <LCD_Write_CMD>
  HAL_Delay(2);
 8001534:	2002      	movs	r0, #2
 8001536:	f001 faa3 	bl	8002a80 <HAL_Delay>
}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
	...

08001540 <_write>:

/* ===== IMPLEMENTACJA FUNKCJI POMOCNICZYCH ===== */

// Przekierowanie printf na UART
int _write(int file, char *ptr, int len)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	60f8      	str	r0, [r7, #12]
 8001548:	60b9      	str	r1, [r7, #8]
 800154a:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	b29a      	uxth	r2, r3
 8001550:	f04f 33ff 	mov.w	r3, #4294967295
 8001554:	68b9      	ldr	r1, [r7, #8]
 8001556:	4804      	ldr	r0, [pc, #16]	@ (8001568 <_write+0x28>)
 8001558:	f004 fd52 	bl	8006000 <HAL_UART_Transmit>
  return len;
 800155c:	687b      	ldr	r3, [r7, #4]
}
 800155e:	4618      	mov	r0, r3
 8001560:	3710      	adds	r7, #16
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	20000378 	.word	0x20000378

0800156c <BH1750_Init>:

// Obsuga BH1750
void BH1750_Init(BH1750_HandleTypeDef* h)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af02      	add	r7, sp, #8
 8001572:	6078      	str	r0, [r7, #4]
  uint8_t cmd = 0x01; // Power On
 8001574:	2301      	movs	r3, #1
 8001576:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(h->I2C, h->Address, &cmd, 1, 10);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6818      	ldr	r0, [r3, #0]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	791b      	ldrb	r3, [r3, #4]
 8001580:	4619      	mov	r1, r3
 8001582:	f107 020f 	add.w	r2, r7, #15
 8001586:	230a      	movs	r3, #10
 8001588:	9300      	str	r3, [sp, #0]
 800158a:	2301      	movs	r3, #1
 800158c:	f001 fea2 	bl	80032d4 <HAL_I2C_Master_Transmit>
  cmd = 0x10; // High Res Mode
 8001590:	2310      	movs	r3, #16
 8001592:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(h->I2C, h->Address, &cmd, 1, 10);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6818      	ldr	r0, [r3, #0]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	791b      	ldrb	r3, [r3, #4]
 800159c:	4619      	mov	r1, r3
 800159e:	f107 020f 	add.w	r2, r7, #15
 80015a2:	230a      	movs	r3, #10
 80015a4:	9300      	str	r3, [sp, #0]
 80015a6:	2301      	movs	r3, #1
 80015a8:	f001 fe94 	bl	80032d4 <HAL_I2C_Master_Transmit>
}
 80015ac:	bf00      	nop
 80015ae:	3710      	adds	r7, #16
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <BH1750_ReadLux>:

float BH1750_ReadLux(BH1750_HandleTypeDef* h)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b086      	sub	sp, #24
 80015b8:	af02      	add	r7, sp, #8
 80015ba:	6078      	str	r0, [r7, #4]
  uint8_t buf[2];
  if (HAL_I2C_Master_Receive(h->I2C, h->Address, buf, 2, 10) == HAL_OK)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6818      	ldr	r0, [r3, #0]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	791b      	ldrb	r3, [r3, #4]
 80015c4:	4619      	mov	r1, r3
 80015c6:	f107 020c 	add.w	r2, r7, #12
 80015ca:	230a      	movs	r3, #10
 80015cc:	9300      	str	r3, [sp, #0]
 80015ce:	2302      	movs	r3, #2
 80015d0:	f001 ff98 	bl	8003504 <HAL_I2C_Master_Receive>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d10e      	bne.n	80015f8 <BH1750_ReadLux+0x44>
    h->Readout = ((buf[0] << 8) | buf[1]) / 1.2f;
 80015da:	7b3b      	ldrb	r3, [r7, #12]
 80015dc:	021b      	lsls	r3, r3, #8
 80015de:	7b7a      	ldrb	r2, [r7, #13]
 80015e0:	4313      	orrs	r3, r2
 80015e2:	ee07 3a90 	vmov	s15, r3
 80015e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015ea:	eddf 6a08 	vldr	s13, [pc, #32]	@ 800160c <BH1750_ReadLux+0x58>
 80015ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	edc3 7a02 	vstr	s15, [r3, #8]
  return h->Readout;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	ee07 3a90 	vmov	s15, r3
}
 8001600:	eeb0 0a67 	vmov.f32	s0, s15
 8001604:	3710      	adds	r7, #16
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	3f99999a 	.word	0x3f99999a

08001610 <LED_PWM_Write>:

// Obsuga PWM LED
void LED_PWM_Write(LED_PWM_HandleTypeDef* h, float duty)
{
 8001610:	b480      	push	{r7}
 8001612:	b085      	sub	sp, #20
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	ed87 0a00 	vstr	s0, [r7]
  h->Output.Duty = duty;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	683a      	ldr	r2, [r7, #0]
 8001620:	609a      	str	r2, [r3, #8]
  uint32_t cmp = __DUTY_TO_COMPARE(h->Output.Timer, duty);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800162a:	3301      	adds	r3, #1
 800162c:	ee07 3a90 	vmov	s15, r3
 8001630:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001634:	edd7 7a00 	vldr	s15, [r7]
 8001638:	ee27 7a27 	vmul.f32	s14, s14, s15
 800163c:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80016c8 <LED_PWM_Write+0xb8>
 8001640:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001644:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001648:	ee17 3a90 	vmov	r3, s15
 800164c:	60fb      	str	r3, [r7, #12]
  __HAL_TIM_SET_COMPARE(h->Output.Timer, h->Output.Channel, cmp);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d105      	bne.n	8001662 <LED_PWM_Write+0x52>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	68fa      	ldr	r2, [r7, #12]
 800165e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001660:	e02c      	b.n	80016bc <LED_PWM_Write+0xac>
  __HAL_TIM_SET_COMPARE(h->Output.Timer, h->Output.Channel, cmp);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	2b04      	cmp	r3, #4
 8001668:	d105      	bne.n	8001676 <LED_PWM_Write+0x66>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001674:	e022      	b.n	80016bc <LED_PWM_Write+0xac>
  __HAL_TIM_SET_COMPARE(h->Output.Timer, h->Output.Channel, cmp);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	2b08      	cmp	r3, #8
 800167c:	d105      	bne.n	800168a <LED_PWM_Write+0x7a>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001688:	e018      	b.n	80016bc <LED_PWM_Write+0xac>
  __HAL_TIM_SET_COMPARE(h->Output.Timer, h->Output.Channel, cmp);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	2b0c      	cmp	r3, #12
 8001690:	d105      	bne.n	800169e <LED_PWM_Write+0x8e>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800169c:	e00e      	b.n	80016bc <LED_PWM_Write+0xac>
  __HAL_TIM_SET_COMPARE(h->Output.Timer, h->Output.Channel, cmp);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	2b10      	cmp	r3, #16
 80016a4:	d105      	bne.n	80016b2 <LED_PWM_Write+0xa2>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	6593      	str	r3, [r2, #88]	@ 0x58
}
 80016b0:	e004      	b.n	80016bc <LED_PWM_Write+0xac>
  __HAL_TIM_SET_COMPARE(h->Output.Timer, h->Output.Channel, cmp);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 80016bc:	bf00      	nop
 80016be:	3714      	adds	r7, #20
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr
 80016c8:	42c80000 	.word	0x42c80000

080016cc <PI_Compute>:

// Algorytm PI
float PI_Compute(PI_HandleTypeDef* pi, float meas, float dt)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b089      	sub	sp, #36	@ 0x24
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	ed87 0a02 	vstr	s0, [r7, #8]
 80016d8:	edc7 0a01 	vstr	s1, [r7, #4]
  float error = pi->Setpoint - meas;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	ed93 7a02 	vldr	s14, [r3, #8]
 80016e2:	edd7 7a02 	vldr	s15, [r7, #8]
 80016e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016ea:	edc7 7a06 	vstr	s15, [r7, #24]
  pi->Integral += error * dt;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	ed93 7a03 	vldr	s14, [r3, #12]
 80016f4:	edd7 6a06 	vldr	s13, [r7, #24]
 80016f8:	edd7 7a01 	vldr	s15, [r7, #4]
 80016fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001700:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	edc3 7a03 	vstr	s15, [r3, #12]

  // Anti-windup
  float max_integral = 100.0f / pi->Ki;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001710:	eddf 6a28 	vldr	s13, [pc, #160]	@ 80017b4 <PI_Compute+0xe8>
 8001714:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001718:	edc7 7a05 	vstr	s15, [r7, #20]
  if (pi->Integral > max_integral) pi->Integral = max_integral;
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001722:	ed97 7a05 	vldr	s14, [r7, #20]
 8001726:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800172a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800172e:	d502      	bpl.n	8001736 <PI_Compute+0x6a>
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	697a      	ldr	r2, [r7, #20]
 8001734:	60da      	str	r2, [r3, #12]
  if (pi->Integral < 0.0f)         pi->Integral = 0.0f;
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	edd3 7a03 	vldr	s15, [r3, #12]
 800173c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001744:	d503      	bpl.n	800174e <PI_Compute+0x82>
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	f04f 0200 	mov.w	r2, #0
 800174c:	60da      	str	r2, [r3, #12]

  float u = (pi->Kp * error) + (pi->Ki * pi->Integral);
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	ed93 7a00 	vldr	s14, [r3]
 8001754:	edd7 7a06 	vldr	s15, [r7, #24]
 8001758:	ee27 7a27 	vmul.f32	s14, s14, s15
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	edd3 6a01 	vldr	s13, [r3, #4]
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	edd3 7a03 	vldr	s15, [r3, #12]
 8001768:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800176c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001770:	edc7 7a07 	vstr	s15, [r7, #28]

  if (u > 100.0f) u = 100.0f;
 8001774:	edd7 7a07 	vldr	s15, [r7, #28]
 8001778:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80017b4 <PI_Compute+0xe8>
 800177c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001784:	dd01      	ble.n	800178a <PI_Compute+0xbe>
 8001786:	4b0c      	ldr	r3, [pc, #48]	@ (80017b8 <PI_Compute+0xec>)
 8001788:	61fb      	str	r3, [r7, #28]
  if (u < 0.0f)   u = 0.0f;
 800178a:	edd7 7a07 	vldr	s15, [r7, #28]
 800178e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001796:	d502      	bpl.n	800179e <PI_Compute+0xd2>
 8001798:	f04f 0300 	mov.w	r3, #0
 800179c:	61fb      	str	r3, [r7, #28]

  return u;
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	ee07 3a90 	vmov	s15, r3
}
 80017a4:	eeb0 0a67 	vmov.f32	s0, s15
 80017a8:	3724      	adds	r7, #36	@ 0x24
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	42c80000 	.word	0x42c80000
 80017b8:	42c80000 	.word	0x42c80000

080017bc <HAL_UART_RxCpltCallback>:

// Obsuga przerwania UART (komendy z terminala)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  if (huart == &huart3)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	4a19      	ldr	r2, [pc, #100]	@ (800182c <HAL_UART_RxCpltCallback+0x70>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d12b      	bne.n	8001824 <HAL_UART_RxCpltCallback+0x68>
  {
    int val = atoi(&UART_Cmd[1]);
 80017cc:	4818      	ldr	r0, [pc, #96]	@ (8001830 <HAL_UART_RxCpltCallback+0x74>)
 80017ce:	f005 fec9 	bl	8007564 <atoi>
 80017d2:	60f8      	str	r0, [r7, #12]
    if (UART_Cmd[0] == 'D') { // Direct PWM
 80017d4:	4b17      	ldr	r3, [pc, #92]	@ (8001834 <HAL_UART_RxCpltCallback+0x78>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	2b44      	cmp	r3, #68	@ 0x44
 80017da:	d10d      	bne.n	80017f8 <HAL_UART_RxCpltCallback+0x3c>
      Mode = 0;
 80017dc:	4b16      	ldr	r3, [pc, #88]	@ (8001838 <HAL_UART_RxCpltCallback+0x7c>)
 80017de:	2200      	movs	r2, #0
 80017e0:	601a      	str	r2, [r3, #0]
      LED_PWM_Write(&hled, (float)val);
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	ee07 3a90 	vmov	s15, r3
 80017e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017ec:	eeb0 0a67 	vmov.f32	s0, s15
 80017f0:	4812      	ldr	r0, [pc, #72]	@ (800183c <HAL_UART_RxCpltCallback+0x80>)
 80017f2:	f7ff ff0d 	bl	8001610 <LED_PWM_Write>
 80017f6:	e00e      	b.n	8001816 <HAL_UART_RxCpltCallback+0x5a>
    }
    else if (UART_Cmd[0] == 'S') { // Setpoint
 80017f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001834 <HAL_UART_RxCpltCallback+0x78>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	2b53      	cmp	r3, #83	@ 0x53
 80017fe:	d10a      	bne.n	8001816 <HAL_UART_RxCpltCallback+0x5a>
       Mode = 1;
 8001800:	4b0d      	ldr	r3, [pc, #52]	@ (8001838 <HAL_UART_RxCpltCallback+0x7c>)
 8001802:	2201      	movs	r2, #1
 8001804:	601a      	str	r2, [r3, #0]
       hpi.Setpoint = (float)val;
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	ee07 3a90 	vmov	s15, r3
 800180c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001810:	4b0b      	ldr	r3, [pc, #44]	@ (8001840 <HAL_UART_RxCpltCallback+0x84>)
 8001812:	edc3 7a02 	vstr	s15, [r3, #8]
    }
    HAL_UART_Receive_IT(&huart3, (uint8_t*)UART_Cmd, UART_Len);
 8001816:	4b0b      	ldr	r3, [pc, #44]	@ (8001844 <HAL_UART_RxCpltCallback+0x88>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	461a      	mov	r2, r3
 800181c:	4905      	ldr	r1, [pc, #20]	@ (8001834 <HAL_UART_RxCpltCallback+0x78>)
 800181e:	4803      	ldr	r0, [pc, #12]	@ (800182c <HAL_UART_RxCpltCallback+0x70>)
 8001820:	f004 fc77 	bl	8006112 <HAL_UART_Receive_IT>
  }
}
 8001824:	bf00      	nop
 8001826:	3710      	adds	r7, #16
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	20000378 	.word	0x20000378
 8001830:	20000035 	.word	0x20000035
 8001834:	20000034 	.word	0x20000034
 8001838:	2000003c 	.word	0x2000003c
 800183c:	20000024 	.word	0x20000024
 8001840:	20000000 	.word	0x20000000
 8001844:	20000324 	.word	0x20000324

08001848 <main>:

/* ===== MAIN ===== */

int main(void)
{
 8001848:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800184c:	b092      	sub	sp, #72	@ 0x48
 800184e:	af04      	add	r7, sp, #16
  HAL_Init();
 8001850:	f001 f8b9 	bl	80029c6 <HAL_Init>
  SystemClock_Config();
 8001854:	f000 f93e 	bl	8001ad4 <SystemClock_Config>

  MX_GPIO_Init();
 8001858:	f7ff fbee 	bl	8001038 <MX_GPIO_Init>
  MX_I2C1_Init();
 800185c:	f7ff fcf0 	bl	8001240 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001860:	f000 f9a6 	bl	8001bb0 <MX_I2C2_Init>
  MX_USART3_UART_Init();
 8001864:	f000 ffee 	bl	8002844 <MX_USART3_UART_Init>
  MX_TIM4_Init();
 8001868:	f000 ff1e 	bl	80026a8 <MX_TIM4_Init>
  MX_ADC1_Init();
 800186c:	f7ff fb52 	bl	8000f14 <MX_ADC1_Init>

  setvbuf(stdout, NULL, _IONBF, 0);
 8001870:	4b84      	ldr	r3, [pc, #528]	@ (8001a84 <main+0x23c>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	6898      	ldr	r0, [r3, #8]
 8001876:	2300      	movs	r3, #0
 8001878:	2202      	movs	r2, #2
 800187a:	2100      	movs	r1, #0
 800187c:	f006 fc24 	bl	80080c8 <setvbuf>

  BH1750_Init(&hbh1750);
 8001880:	4881      	ldr	r0, [pc, #516]	@ (8001a88 <main+0x240>)
 8001882:	f7ff fe73 	bl	800156c <BH1750_Init>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001886:	2100      	movs	r1, #0
 8001888:	4880      	ldr	r0, [pc, #512]	@ (8001a8c <main+0x244>)
 800188a:	f003 fc41 	bl	8005110 <HAL_TIM_PWM_Start>

  UART_Len = strlen(UART_Cmd);
 800188e:	4880      	ldr	r0, [pc, #512]	@ (8001a90 <main+0x248>)
 8001890:	f7fe fd0e 	bl	80002b0 <strlen>
 8001894:	4603      	mov	r3, r0
 8001896:	b2da      	uxtb	r2, r3
 8001898:	4b7e      	ldr	r3, [pc, #504]	@ (8001a94 <main+0x24c>)
 800189a:	701a      	strb	r2, [r3, #0]
  HAL_UART_Receive_IT(&huart3, (uint8_t*)UART_Cmd, UART_Len);
 800189c:	4b7d      	ldr	r3, [pc, #500]	@ (8001a94 <main+0x24c>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	461a      	mov	r2, r3
 80018a2:	497b      	ldr	r1, [pc, #492]	@ (8001a90 <main+0x248>)
 80018a4:	487c      	ldr	r0, [pc, #496]	@ (8001a98 <main+0x250>)
 80018a6:	f004 fc34 	bl	8006112 <HAL_UART_Receive_IT>

  LCD_Init();
 80018aa:	f7ff fdd5 	bl	8001458 <LCD_Init>
  LCD_Clear();
 80018ae:	f7ff fe3c 	bl	800152a <LCD_Clear>

  char lcd_buf[20];

  /* Zmienne do kontroli czasu (Soft Timer) */
  uint32_t LastControlTick = 0; // Czas ostatniej regulacji
 80018b2:	2300      	movs	r3, #0
 80018b4:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t LastDisplayTick = 0; // Czas ostatniego odwieenia ekranu
 80018b6:	2300      	movs	r3, #0
 80018b8:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Stae czasowe */
  const uint32_t ControlPeriod = 100; // Regulacja co 100ms (10Hz)
 80018ba:	2364      	movs	r3, #100	@ 0x64
 80018bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const uint32_t DisplayPeriod = 250; // Wywietlanie co 250ms (4Hz) - czytelniej dla oka
 80018be:	23fa      	movs	r3, #250	@ 0xfa
 80018c0:	62bb      	str	r3, [r7, #40]	@ 0x28

  while (1)
  {
    uint32_t CurrentTick = HAL_GetTick();
 80018c2:	f001 f8d1 	bl	8002a68 <HAL_GetTick>
 80018c6:	6278      	str	r0, [r7, #36]	@ 0x24

    /* === ZADANIE 1: REGULACJA (Priorytet czasu) === */
    /* To wykonuje si dokladnie co 100ms (+/- jitter rzdu 1ms) */
    if (CurrentTick - LastControlTick >= ControlPeriod)
 80018c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018d0:	429a      	cmp	r2, r3
 80018d2:	f200 8089 	bhi.w	80019e8 <main+0x1a0>
    {
        LastControlTick = CurrentTick; // Zapisz czas wykonania
 80018d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d8:	637b      	str	r3, [r7, #52]	@ 0x34

        // 1. Odczyt ADC (Zadajnik)
        HAL_ADC_Start(&hadc1);
 80018da:	4870      	ldr	r0, [pc, #448]	@ (8001a9c <main+0x254>)
 80018dc:	f000 f9dc 	bl	8001c98 <HAL_ADC_Start>
        if (HAL_ADC_PollForConversion(&hadc1, 5) == HAL_OK)
 80018e0:	2105      	movs	r1, #5
 80018e2:	486e      	ldr	r0, [pc, #440]	@ (8001a9c <main+0x254>)
 80018e4:	f000 fada 	bl	8001e9c <HAL_ADC_PollForConversion>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d153      	bne.n	8001996 <main+0x14e>
        {
            uint32_t raw = HAL_ADC_GetValue(&hadc1);
 80018ee:	486b      	ldr	r0, [pc, #428]	@ (8001a9c <main+0x254>)
 80018f0:	f000 fb5f 	bl	8001fb2 <HAL_ADC_GetValue>
 80018f4:	6238      	str	r0, [r7, #32]
            float voltage = (raw * 3.3f) / 4095.0f;
 80018f6:	6a3b      	ldr	r3, [r7, #32]
 80018f8:	ee07 3a90 	vmov	s15, r3
 80018fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001900:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8001aa0 <main+0x258>
 8001904:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001908:	eddf 6a66 	vldr	s13, [pc, #408]	@ 8001aa4 <main+0x25c>
 800190c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001910:	edc7 7a07 	vstr	s15, [r7, #28]

            if (voltage > 3.0f) hpi.Setpoint += 0.5f;
 8001914:	edd7 7a07 	vldr	s15, [r7, #28]
 8001918:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 800191c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001924:	dd0a      	ble.n	800193c <main+0xf4>
 8001926:	4b60      	ldr	r3, [pc, #384]	@ (8001aa8 <main+0x260>)
 8001928:	edd3 7a02 	vldr	s15, [r3, #8]
 800192c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001930:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001934:	4b5c      	ldr	r3, [pc, #368]	@ (8001aa8 <main+0x260>)
 8001936:	edc3 7a02 	vstr	s15, [r3, #8]
 800193a:	e012      	b.n	8001962 <main+0x11a>
            else if (voltage < 1.0f) hpi.Setpoint -= 0.5f;
 800193c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001940:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001944:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800194c:	d509      	bpl.n	8001962 <main+0x11a>
 800194e:	4b56      	ldr	r3, [pc, #344]	@ (8001aa8 <main+0x260>)
 8001950:	edd3 7a02 	vldr	s15, [r3, #8]
 8001954:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001958:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800195c:	4b52      	ldr	r3, [pc, #328]	@ (8001aa8 <main+0x260>)
 800195e:	edc3 7a02 	vstr	s15, [r3, #8]

            if (hpi.Setpoint > 600.0f) hpi.Setpoint = 600.0f;
 8001962:	4b51      	ldr	r3, [pc, #324]	@ (8001aa8 <main+0x260>)
 8001964:	edd3 7a02 	vldr	s15, [r3, #8]
 8001968:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8001aac <main+0x264>
 800196c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001970:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001974:	dd02      	ble.n	800197c <main+0x134>
 8001976:	4b4c      	ldr	r3, [pc, #304]	@ (8001aa8 <main+0x260>)
 8001978:	4a4d      	ldr	r2, [pc, #308]	@ (8001ab0 <main+0x268>)
 800197a:	609a      	str	r2, [r3, #8]
            if (hpi.Setpoint < 20.0f)  hpi.Setpoint = 20.0f;
 800197c:	4b4a      	ldr	r3, [pc, #296]	@ (8001aa8 <main+0x260>)
 800197e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001982:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001986:	eef4 7ac7 	vcmpe.f32	s15, s14
 800198a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800198e:	d502      	bpl.n	8001996 <main+0x14e>
 8001990:	4b45      	ldr	r3, [pc, #276]	@ (8001aa8 <main+0x260>)
 8001992:	4a48      	ldr	r2, [pc, #288]	@ (8001ab4 <main+0x26c>)
 8001994:	609a      	str	r2, [r3, #8]
        }
        HAL_ADC_Stop(&hadc1);
 8001996:	4841      	ldr	r0, [pc, #260]	@ (8001a9c <main+0x254>)
 8001998:	f000 fa4c 	bl	8001e34 <HAL_ADC_Stop>

        // 2. Odczyt Czujnika
        Lux = BH1750_ReadLux(&hbh1750);
 800199c:	483a      	ldr	r0, [pc, #232]	@ (8001a88 <main+0x240>)
 800199e:	f7ff fe09 	bl	80015b4 <BH1750_ReadLux>
 80019a2:	eef0 7a40 	vmov.f32	s15, s0
 80019a6:	4b44      	ldr	r3, [pc, #272]	@ (8001ab8 <main+0x270>)
 80019a8:	edc3 7a00 	vstr	s15, [r3]

        // 3. Obliczenia PI
        if (Mode == 1)
 80019ac:	4b43      	ldr	r3, [pc, #268]	@ (8001abc <main+0x274>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d119      	bne.n	80019e8 <main+0x1a0>
        {
           // Teraz dt jest rzeczywicie bliskie 0.1s
           float u = PI_Compute(&hpi, Lux, (float)ControlPeriod / 1000.0f);
 80019b4:	4b40      	ldr	r3, [pc, #256]	@ (8001ab8 <main+0x270>)
 80019b6:	ed93 7a00 	vldr	s14, [r3]
 80019ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019bc:	ee07 3a90 	vmov	s15, r3
 80019c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019c4:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 8001ac0 <main+0x278>
 80019c8:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80019cc:	eef0 0a66 	vmov.f32	s1, s13
 80019d0:	eeb0 0a47 	vmov.f32	s0, s14
 80019d4:	4834      	ldr	r0, [pc, #208]	@ (8001aa8 <main+0x260>)
 80019d6:	f7ff fe79 	bl	80016cc <PI_Compute>
 80019da:	ed87 0a06 	vstr	s0, [r7, #24]
           LED_PWM_Write(&hled, u);
 80019de:	ed97 0a06 	vldr	s0, [r7, #24]
 80019e2:	4838      	ldr	r0, [pc, #224]	@ (8001ac4 <main+0x27c>)
 80019e4:	f7ff fe14 	bl	8001610 <LED_PWM_Write>
        }
    }

    /* === ZADANIE 2: INTERFEJS (LCD + UART) === */
    /* To wykonuje si rzadziej, eby nie spowalnia procesora */
    if (CurrentTick - LastDisplayTick >= DisplayPeriod)
 80019e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80019f0:	429a      	cmp	r2, r3
 80019f2:	f63f af66 	bhi.w	80018c2 <main+0x7a>
    {
        LastDisplayTick = CurrentTick;
 80019f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f8:	633b      	str	r3, [r7, #48]	@ 0x30

        // LCD
        LCD_SetCursor(0, 0);
 80019fa:	2100      	movs	r1, #0
 80019fc:	2000      	movs	r0, #0
 80019fe:	f7ff fd7a 	bl	80014f6 <LCD_SetCursor>
        sprintf(lcd_buf, "WR:%.1f lux    ", hpi.Setpoint);
 8001a02:	4b29      	ldr	r3, [pc, #164]	@ (8001aa8 <main+0x260>)
 8001a04:	689b      	ldr	r3, [r3, #8]
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7fe fdbe 	bl	8000588 <__aeabi_f2d>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
 8001a10:	1d38      	adds	r0, r7, #4
 8001a12:	492d      	ldr	r1, [pc, #180]	@ (8001ac8 <main+0x280>)
 8001a14:	f006 fc0c 	bl	8008230 <siprintf>
        LCD_SendString(lcd_buf);
 8001a18:	1d3b      	adds	r3, r7, #4
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7ff fd56 	bl	80014cc <LCD_SendString>

        LCD_SetCursor(1, 0);
 8001a20:	2100      	movs	r1, #0
 8001a22:	2001      	movs	r0, #1
 8001a24:	f7ff fd67 	bl	80014f6 <LCD_SetCursor>
        sprintf(lcd_buf, "WP:%.1f lux    ", Lux);
 8001a28:	4b23      	ldr	r3, [pc, #140]	@ (8001ab8 <main+0x270>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7fe fdab 	bl	8000588 <__aeabi_f2d>
 8001a32:	4602      	mov	r2, r0
 8001a34:	460b      	mov	r3, r1
 8001a36:	1d38      	adds	r0, r7, #4
 8001a38:	4924      	ldr	r1, [pc, #144]	@ (8001acc <main+0x284>)
 8001a3a:	f006 fbf9 	bl	8008230 <siprintf>
        LCD_SendString(lcd_buf);
 8001a3e:	1d3b      	adds	r3, r7, #4
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff fd43 	bl	80014cc <LCD_SendString>

        // UART
        printf("Set: %.1f | Lux: %.1f | PWM: %.1f%%\r\n", hpi.Setpoint, Lux, hled.Output.Duty);
 8001a46:	4b18      	ldr	r3, [pc, #96]	@ (8001aa8 <main+0x260>)
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7fe fd9c 	bl	8000588 <__aeabi_f2d>
 8001a50:	4680      	mov	r8, r0
 8001a52:	4689      	mov	r9, r1
 8001a54:	4b18      	ldr	r3, [pc, #96]	@ (8001ab8 <main+0x270>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7fe fd95 	bl	8000588 <__aeabi_f2d>
 8001a5e:	4604      	mov	r4, r0
 8001a60:	460d      	mov	r5, r1
 8001a62:	4b18      	ldr	r3, [pc, #96]	@ (8001ac4 <main+0x27c>)
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7fe fd8e 	bl	8000588 <__aeabi_f2d>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	460b      	mov	r3, r1
 8001a70:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001a74:	e9cd 4500 	strd	r4, r5, [sp]
 8001a78:	4642      	mov	r2, r8
 8001a7a:	464b      	mov	r3, r9
 8001a7c:	4814      	ldr	r0, [pc, #80]	@ (8001ad0 <main+0x288>)
 8001a7e:	f006 fb11 	bl	80080a4 <iprintf>
  {
 8001a82:	e71e      	b.n	80018c2 <main+0x7a>
 8001a84:	20000058 	.word	0x20000058
 8001a88:	20000018 	.word	0x20000018
 8001a8c:	2000032c 	.word	0x2000032c
 8001a90:	20000034 	.word	0x20000034
 8001a94:	20000324 	.word	0x20000324
 8001a98:	20000378 	.word	0x20000378
 8001a9c:	20000230 	.word	0x20000230
 8001aa0:	40533333 	.word	0x40533333
 8001aa4:	457ff000 	.word	0x457ff000
 8001aa8:	20000000 	.word	0x20000000
 8001aac:	44160000 	.word	0x44160000
 8001ab0:	44160000 	.word	0x44160000
 8001ab4:	41a00000 	.word	0x41a00000
 8001ab8:	20000320 	.word	0x20000320
 8001abc:	2000003c 	.word	0x2000003c
 8001ac0:	447a0000 	.word	0x447a0000
 8001ac4:	20000024 	.word	0x20000024
 8001ac8:	0800a4b8 	.word	0x0800a4b8
 8001acc:	0800a4c8 	.word	0x0800a4c8
 8001ad0:	0800a4d8 	.word	0x0800a4d8

08001ad4 <SystemClock_Config>:
  }
}

/* ===== KONFIGURACJA ZEGARW (Domylna z CubeMX) ===== */
void SystemClock_Config(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b094      	sub	sp, #80	@ 0x50
 8001ad8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ada:	f107 0320 	add.w	r3, r7, #32
 8001ade:	2230      	movs	r2, #48	@ 0x30
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f006 fc09 	bl	80082fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ae8:	f107 030c 	add.w	r3, r7, #12
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	605a      	str	r2, [r3, #4]
 8001af2:	609a      	str	r2, [r3, #8]
 8001af4:	60da      	str	r2, [r3, #12]
 8001af6:	611a      	str	r2, [r3, #16]

  HAL_PWR_EnableBkUpAccess();
 8001af8:	f002 f938 	bl	8003d6c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_PWR_CLK_ENABLE();
 8001afc:	4b2a      	ldr	r3, [pc, #168]	@ (8001ba8 <SystemClock_Config+0xd4>)
 8001afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b00:	4a29      	ldr	r2, [pc, #164]	@ (8001ba8 <SystemClock_Config+0xd4>)
 8001b02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b06:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b08:	4b27      	ldr	r3, [pc, #156]	@ (8001ba8 <SystemClock_Config+0xd4>)
 8001b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b10:	60bb      	str	r3, [r7, #8]
 8001b12:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b14:	4b25      	ldr	r3, [pc, #148]	@ (8001bac <SystemClock_Config+0xd8>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a24      	ldr	r2, [pc, #144]	@ (8001bac <SystemClock_Config+0xd8>)
 8001b1a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b1e:	6013      	str	r3, [r2, #0]
 8001b20:	4b22      	ldr	r3, [pc, #136]	@ (8001bac <SystemClock_Config+0xd8>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b28:	607b      	str	r3, [r7, #4]
 8001b2a:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001b30:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001b34:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b36:	2302      	movs	r3, #2
 8001b38:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b3a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001b40:	2304      	movs	r3, #4
 8001b42:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001b44:	23d8      	movs	r3, #216	@ 0xd8
 8001b46:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b48:	2302      	movs	r3, #2
 8001b4a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b50:	f107 0320 	add.w	r3, r7, #32
 8001b54:	4618      	mov	r0, r3
 8001b56:	f002 f969 	bl	8003e2c <HAL_RCC_OscConfig>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001b60:	f000 f850 	bl	8001c04 <Error_Handler>
  }

  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001b64:	f002 f912 	bl	8003d8c <HAL_PWREx_EnableOverDrive>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001b6e:	f000 f849 	bl	8001c04 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b72:	230f      	movs	r3, #15
 8001b74:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b76:	2302      	movs	r3, #2
 8001b78:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b7e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001b82:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001b84:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001b88:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001b8a:	f107 030c 	add.w	r3, r7, #12
 8001b8e:	2107      	movs	r1, #7
 8001b90:	4618      	mov	r0, r3
 8001b92:	f002 fbef 	bl	8004374 <HAL_RCC_ClockConfig>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001b9c:	f000 f832 	bl	8001c04 <Error_Handler>
  }
}
 8001ba0:	bf00      	nop
 8001ba2:	3750      	adds	r7, #80	@ 0x50
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	40023800 	.word	0x40023800
 8001bac:	40007000 	.word	0x40007000

08001bb0 <MX_I2C2_Init>:

/* ===== MANUALNA INICJALIZACJA I2C2 ===== */
void MX_I2C2_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  hi2c2.Instance = I2C2;
 8001bb4:	4b10      	ldr	r3, [pc, #64]	@ (8001bf8 <MX_I2C2_Init+0x48>)
 8001bb6:	4a11      	ldr	r2, [pc, #68]	@ (8001bfc <MX_I2C2_Init+0x4c>)
 8001bb8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20404768;
 8001bba:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf8 <MX_I2C2_Init+0x48>)
 8001bbc:	4a10      	ldr	r2, [pc, #64]	@ (8001c00 <MX_I2C2_Init+0x50>)
 8001bbe:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001bc0:	4b0d      	ldr	r3, [pc, #52]	@ (8001bf8 <MX_I2C2_Init+0x48>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bc6:	4b0c      	ldr	r3, [pc, #48]	@ (8001bf8 <MX_I2C2_Init+0x48>)
 8001bc8:	2201      	movs	r2, #1
 8001bca:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bcc:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf8 <MX_I2C2_Init+0x48>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001bd2:	4b09      	ldr	r3, [pc, #36]	@ (8001bf8 <MX_I2C2_Init+0x48>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bd8:	4b07      	ldr	r3, [pc, #28]	@ (8001bf8 <MX_I2C2_Init+0x48>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bde:	4b06      	ldr	r3, [pc, #24]	@ (8001bf8 <MX_I2C2_Init+0x48>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001be4:	4804      	ldr	r0, [pc, #16]	@ (8001bf8 <MX_I2C2_Init+0x48>)
 8001be6:	f001 fad9 	bl	800319c <HAL_I2C_Init>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <MX_I2C2_Init+0x44>
  {
    Error_Handler();
 8001bf0:	f000 f808 	bl	8001c04 <Error_Handler>
  }
}
 8001bf4:	bf00      	nop
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	200002cc 	.word	0x200002cc
 8001bfc:	40005800 	.word	0x40005800
 8001c00:	20404768 	.word	0x20404768

08001c04 <Error_Handler>:

void Error_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c08:	b672      	cpsid	i
}
 8001c0a:	bf00      	nop
  __disable_irq();
  while (1)
 8001c0c:	bf00      	nop
 8001c0e:	e7fd      	b.n	8001c0c <Error_Handler+0x8>

08001c10 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d101      	bne.n	8001c26 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e031      	b.n	8001c8a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d109      	bne.n	8001c42 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	f7ff f9c2 	bl	8000fb8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2200      	movs	r2, #0
 8001c38:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c46:	f003 0310 	and.w	r3, r3, #16
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d116      	bne.n	8001c7c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c52:	4b10      	ldr	r3, [pc, #64]	@ (8001c94 <HAL_ADC_Init+0x84>)
 8001c54:	4013      	ands	r3, r2
 8001c56:	f043 0202 	orr.w	r2, r3, #2
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f000 fb0e 	bl	8002280 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2200      	movs	r2, #0
 8001c68:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c6e:	f023 0303 	bic.w	r3, r3, #3
 8001c72:	f043 0201 	orr.w	r2, r3, #1
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c7a:	e001      	b.n	8001c80 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2200      	movs	r2, #0
 8001c84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3710      	adds	r7, #16
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	ffffeefd 	.word	0xffffeefd

08001c98 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b085      	sub	sp, #20
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d101      	bne.n	8001cb2 <HAL_ADC_Start+0x1a>
 8001cae:	2302      	movs	r3, #2
 8001cb0:	e0ad      	b.n	8001e0e <HAL_ADC_Start+0x176>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	f003 0301 	and.w	r3, r3, #1
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	d018      	beq.n	8001cfa <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	689a      	ldr	r2, [r3, #8]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f042 0201 	orr.w	r2, r2, #1
 8001cd6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001cd8:	4b50      	ldr	r3, [pc, #320]	@ (8001e1c <HAL_ADC_Start+0x184>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a50      	ldr	r2, [pc, #320]	@ (8001e20 <HAL_ADC_Start+0x188>)
 8001cde:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce2:	0c9a      	lsrs	r2, r3, #18
 8001ce4:	4613      	mov	r3, r2
 8001ce6:	005b      	lsls	r3, r3, #1
 8001ce8:	4413      	add	r3, r2
 8001cea:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001cec:	e002      	b.n	8001cf4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	3b01      	subs	r3, #1
 8001cf2:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d1f9      	bne.n	8001cee <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f003 0301 	and.w	r3, r3, #1
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d175      	bne.n	8001df4 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d0c:	4b45      	ldr	r3, [pc, #276]	@ (8001e24 <HAL_ADC_Start+0x18c>)
 8001d0e:	4013      	ands	r3, r2
 8001d10:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d007      	beq.n	8001d36 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d2e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d42:	d106      	bne.n	8001d52 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d48:	f023 0206 	bic.w	r2, r3, #6
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001d50:	e002      	b.n	8001d58 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2200      	movs	r2, #0
 8001d56:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001d68:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001d6a:	4b2f      	ldr	r3, [pc, #188]	@ (8001e28 <HAL_ADC_Start+0x190>)
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f003 031f 	and.w	r3, r3, #31
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d10f      	bne.n	8001d96 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d143      	bne.n	8001e0c <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	689a      	ldr	r2, [r3, #8]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001d92:	609a      	str	r2, [r3, #8]
 8001d94:	e03a      	b.n	8001e0c <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a24      	ldr	r2, [pc, #144]	@ (8001e2c <HAL_ADC_Start+0x194>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d10e      	bne.n	8001dbe <HAL_ADC_Start+0x126>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d107      	bne.n	8001dbe <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	689a      	ldr	r2, [r3, #8]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001dbc:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001dbe:	4b1a      	ldr	r3, [pc, #104]	@ (8001e28 <HAL_ADC_Start+0x190>)
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f003 0310 	and.w	r3, r3, #16
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d120      	bne.n	8001e0c <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a18      	ldr	r2, [pc, #96]	@ (8001e30 <HAL_ADC_Start+0x198>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d11b      	bne.n	8001e0c <HAL_ADC_Start+0x174>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d114      	bne.n	8001e0c <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	689a      	ldr	r2, [r3, #8]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001df0:	609a      	str	r2, [r3, #8]
 8001df2:	e00b      	b.n	8001e0c <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df8:	f043 0210 	orr.w	r2, r3, #16
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e04:	f043 0201 	orr.w	r2, r3, #1
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001e0c:	2300      	movs	r3, #0
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3714      	adds	r7, #20
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	20000040 	.word	0x20000040
 8001e20:	431bde83 	.word	0x431bde83
 8001e24:	fffff8fe 	.word	0xfffff8fe
 8001e28:	40012300 	.word	0x40012300
 8001e2c:	40012000 	.word	0x40012000
 8001e30:	40012200 	.word	0x40012200

08001e34 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d101      	bne.n	8001e4a <HAL_ADC_Stop+0x16>
 8001e46:	2302      	movs	r3, #2
 8001e48:	e01f      	b.n	8001e8a <HAL_ADC_Stop+0x56>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	689a      	ldr	r2, [r3, #8]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f022 0201 	bic.w	r2, r2, #1
 8001e60:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	f003 0301 	and.w	r3, r3, #1
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d107      	bne.n	8001e80 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e74:	4b08      	ldr	r3, [pc, #32]	@ (8001e98 <HAL_ADC_Stop+0x64>)
 8001e76:	4013      	ands	r3, r2
 8001e78:	f043 0201 	orr.w	r2, r3, #1
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2200      	movs	r2, #0
 8001e84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	ffffeefe 	.word	0xffffeefe

08001e9c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001eb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001eb8:	d113      	bne.n	8001ee2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001ec4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ec8:	d10b      	bne.n	8001ee2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ece:	f043 0220 	orr.w	r2, r3, #32
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e063      	b.n	8001faa <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001ee2:	f000 fdc1 	bl	8002a68 <HAL_GetTick>
 8001ee6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001ee8:	e021      	b.n	8001f2e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ef0:	d01d      	beq.n	8001f2e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d007      	beq.n	8001f08 <HAL_ADC_PollForConversion+0x6c>
 8001ef8:	f000 fdb6 	bl	8002a68 <HAL_GetTick>
 8001efc:	4602      	mov	r2, r0
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	683a      	ldr	r2, [r7, #0]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d212      	bcs.n	8001f2e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0302 	and.w	r3, r3, #2
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d00b      	beq.n	8001f2e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1a:	f043 0204 	orr.w	r2, r3, #4
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e03d      	b.n	8001faa <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 0302 	and.w	r3, r3, #2
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d1d6      	bne.n	8001eea <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f06f 0212 	mvn.w	r2, #18
 8001f44:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d123      	bne.n	8001fa8 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d11f      	bne.n	8001fa8 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f6e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d006      	beq.n	8001f84 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d111      	bne.n	8001fa8 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f88:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d105      	bne.n	8001fa8 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa0:	f043 0201 	orr.w	r2, r3, #1
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001fa8:	2300      	movs	r3, #0
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3710      	adds	r7, #16
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001fb2:	b480      	push	{r7}
 8001fb4:	b083      	sub	sp, #12
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d101      	bne.n	8001fe8 <HAL_ADC_ConfigChannel+0x1c>
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	e13a      	b.n	800225e <HAL_ADC_ConfigChannel+0x292>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2201      	movs	r2, #1
 8001fec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2b09      	cmp	r3, #9
 8001ff6:	d93a      	bls.n	800206e <HAL_ADC_ConfigChannel+0xa2>
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002000:	d035      	beq.n	800206e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	68d9      	ldr	r1, [r3, #12]
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	b29b      	uxth	r3, r3
 800200e:	461a      	mov	r2, r3
 8002010:	4613      	mov	r3, r2
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	4413      	add	r3, r2
 8002016:	3b1e      	subs	r3, #30
 8002018:	2207      	movs	r2, #7
 800201a:	fa02 f303 	lsl.w	r3, r2, r3
 800201e:	43da      	mvns	r2, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	400a      	ands	r2, r1
 8002026:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a8f      	ldr	r2, [pc, #572]	@ (800226c <HAL_ADC_ConfigChannel+0x2a0>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d10a      	bne.n	8002048 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	68d9      	ldr	r1, [r3, #12]
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	061a      	lsls	r2, r3, #24
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	430a      	orrs	r2, r1
 8002044:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002046:	e039      	b.n	80020bc <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	68d9      	ldr	r1, [r3, #12]
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	689a      	ldr	r2, [r3, #8]
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	b29b      	uxth	r3, r3
 8002058:	4618      	mov	r0, r3
 800205a:	4603      	mov	r3, r0
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	4403      	add	r3, r0
 8002060:	3b1e      	subs	r3, #30
 8002062:	409a      	lsls	r2, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	430a      	orrs	r2, r1
 800206a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800206c:	e026      	b.n	80020bc <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	6919      	ldr	r1, [r3, #16]
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	b29b      	uxth	r3, r3
 800207a:	461a      	mov	r2, r3
 800207c:	4613      	mov	r3, r2
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	4413      	add	r3, r2
 8002082:	f003 031f 	and.w	r3, r3, #31
 8002086:	2207      	movs	r2, #7
 8002088:	fa02 f303 	lsl.w	r3, r2, r3
 800208c:	43da      	mvns	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	400a      	ands	r2, r1
 8002094:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	6919      	ldr	r1, [r3, #16]
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	689a      	ldr	r2, [r3, #8]
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	b29b      	uxth	r3, r3
 80020a6:	4618      	mov	r0, r3
 80020a8:	4603      	mov	r3, r0
 80020aa:	005b      	lsls	r3, r3, #1
 80020ac:	4403      	add	r3, r0
 80020ae:	f003 031f 	and.w	r3, r3, #31
 80020b2:	409a      	lsls	r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	430a      	orrs	r2, r1
 80020ba:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	2b06      	cmp	r3, #6
 80020c2:	d824      	bhi.n	800210e <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685a      	ldr	r2, [r3, #4]
 80020ce:	4613      	mov	r3, r2
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	4413      	add	r3, r2
 80020d4:	3b05      	subs	r3, #5
 80020d6:	221f      	movs	r2, #31
 80020d8:	fa02 f303 	lsl.w	r3, r2, r3
 80020dc:	43da      	mvns	r2, r3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	400a      	ands	r2, r1
 80020e4:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	4618      	mov	r0, r3
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	685a      	ldr	r2, [r3, #4]
 80020f8:	4613      	mov	r3, r2
 80020fa:	009b      	lsls	r3, r3, #2
 80020fc:	4413      	add	r3, r2
 80020fe:	3b05      	subs	r3, #5
 8002100:	fa00 f203 	lsl.w	r2, r0, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	430a      	orrs	r2, r1
 800210a:	635a      	str	r2, [r3, #52]	@ 0x34
 800210c:	e04c      	b.n	80021a8 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	2b0c      	cmp	r3, #12
 8002114:	d824      	bhi.n	8002160 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	685a      	ldr	r2, [r3, #4]
 8002120:	4613      	mov	r3, r2
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	4413      	add	r3, r2
 8002126:	3b23      	subs	r3, #35	@ 0x23
 8002128:	221f      	movs	r2, #31
 800212a:	fa02 f303 	lsl.w	r3, r2, r3
 800212e:	43da      	mvns	r2, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	400a      	ands	r2, r1
 8002136:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	b29b      	uxth	r3, r3
 8002144:	4618      	mov	r0, r3
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	685a      	ldr	r2, [r3, #4]
 800214a:	4613      	mov	r3, r2
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	4413      	add	r3, r2
 8002150:	3b23      	subs	r3, #35	@ 0x23
 8002152:	fa00 f203 	lsl.w	r2, r0, r3
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	430a      	orrs	r2, r1
 800215c:	631a      	str	r2, [r3, #48]	@ 0x30
 800215e:	e023      	b.n	80021a8 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685a      	ldr	r2, [r3, #4]
 800216a:	4613      	mov	r3, r2
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	4413      	add	r3, r2
 8002170:	3b41      	subs	r3, #65	@ 0x41
 8002172:	221f      	movs	r2, #31
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	43da      	mvns	r2, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	400a      	ands	r2, r1
 8002180:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	b29b      	uxth	r3, r3
 800218e:	4618      	mov	r0, r3
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685a      	ldr	r2, [r3, #4]
 8002194:	4613      	mov	r3, r2
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	4413      	add	r3, r2
 800219a:	3b41      	subs	r3, #65	@ 0x41
 800219c:	fa00 f203 	lsl.w	r2, r0, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	430a      	orrs	r2, r1
 80021a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a30      	ldr	r2, [pc, #192]	@ (8002270 <HAL_ADC_ConfigChannel+0x2a4>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d10a      	bne.n	80021c8 <HAL_ADC_ConfigChannel+0x1fc>
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80021ba:	d105      	bne.n	80021c8 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80021bc:	4b2d      	ldr	r3, [pc, #180]	@ (8002274 <HAL_ADC_ConfigChannel+0x2a8>)
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	4a2c      	ldr	r2, [pc, #176]	@ (8002274 <HAL_ADC_ConfigChannel+0x2a8>)
 80021c2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80021c6:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a28      	ldr	r2, [pc, #160]	@ (8002270 <HAL_ADC_ConfigChannel+0x2a4>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d10f      	bne.n	80021f2 <HAL_ADC_ConfigChannel+0x226>
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2b12      	cmp	r3, #18
 80021d8:	d10b      	bne.n	80021f2 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80021da:	4b26      	ldr	r3, [pc, #152]	@ (8002274 <HAL_ADC_ConfigChannel+0x2a8>)
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	4a25      	ldr	r2, [pc, #148]	@ (8002274 <HAL_ADC_ConfigChannel+0x2a8>)
 80021e0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80021e4:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80021e6:	4b23      	ldr	r3, [pc, #140]	@ (8002274 <HAL_ADC_ConfigChannel+0x2a8>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	4a22      	ldr	r2, [pc, #136]	@ (8002274 <HAL_ADC_ConfigChannel+0x2a8>)
 80021ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80021f0:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002270 <HAL_ADC_ConfigChannel+0x2a4>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d12b      	bne.n	8002254 <HAL_ADC_ConfigChannel+0x288>
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a1a      	ldr	r2, [pc, #104]	@ (800226c <HAL_ADC_ConfigChannel+0x2a0>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d003      	beq.n	800220e <HAL_ADC_ConfigChannel+0x242>
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2b11      	cmp	r3, #17
 800220c:	d122      	bne.n	8002254 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800220e:	4b19      	ldr	r3, [pc, #100]	@ (8002274 <HAL_ADC_ConfigChannel+0x2a8>)
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	4a18      	ldr	r2, [pc, #96]	@ (8002274 <HAL_ADC_ConfigChannel+0x2a8>)
 8002214:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002218:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800221a:	4b16      	ldr	r3, [pc, #88]	@ (8002274 <HAL_ADC_ConfigChannel+0x2a8>)
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	4a15      	ldr	r2, [pc, #84]	@ (8002274 <HAL_ADC_ConfigChannel+0x2a8>)
 8002220:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002224:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a10      	ldr	r2, [pc, #64]	@ (800226c <HAL_ADC_ConfigChannel+0x2a0>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d111      	bne.n	8002254 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002230:	4b11      	ldr	r3, [pc, #68]	@ (8002278 <HAL_ADC_ConfigChannel+0x2ac>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a11      	ldr	r2, [pc, #68]	@ (800227c <HAL_ADC_ConfigChannel+0x2b0>)
 8002236:	fba2 2303 	umull	r2, r3, r2, r3
 800223a:	0c9a      	lsrs	r2, r3, #18
 800223c:	4613      	mov	r3, r2
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	4413      	add	r3, r2
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002246:	e002      	b.n	800224e <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	3b01      	subs	r3, #1
 800224c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d1f9      	bne.n	8002248 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2200      	movs	r2, #0
 8002258:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 800225c:	2300      	movs	r3, #0
}
 800225e:	4618      	mov	r0, r3
 8002260:	3714      	adds	r7, #20
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop
 800226c:	10000012 	.word	0x10000012
 8002270:	40012000 	.word	0x40012000
 8002274:	40012300 	.word	0x40012300
 8002278:	20000040 	.word	0x20000040
 800227c:	431bde83 	.word	0x431bde83

08002280 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002288:	4b78      	ldr	r3, [pc, #480]	@ (800246c <ADC_Init+0x1ec>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	4a77      	ldr	r2, [pc, #476]	@ (800246c <ADC_Init+0x1ec>)
 800228e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002292:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002294:	4b75      	ldr	r3, [pc, #468]	@ (800246c <ADC_Init+0x1ec>)
 8002296:	685a      	ldr	r2, [r3, #4]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	4973      	ldr	r1, [pc, #460]	@ (800246c <ADC_Init+0x1ec>)
 800229e:	4313      	orrs	r3, r2
 80022a0:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80022b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	6859      	ldr	r1, [r3, #4]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	691b      	ldr	r3, [r3, #16]
 80022bc:	021a      	lsls	r2, r3, #8
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	430a      	orrs	r2, r1
 80022c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80022d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	6859      	ldr	r1, [r3, #4]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	689a      	ldr	r2, [r3, #8]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	430a      	orrs	r2, r1
 80022e6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	689a      	ldr	r2, [r3, #8]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	6899      	ldr	r1, [r3, #8]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	68da      	ldr	r2, [r3, #12]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	430a      	orrs	r2, r1
 8002308:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800230e:	4a58      	ldr	r2, [pc, #352]	@ (8002470 <ADC_Init+0x1f0>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d022      	beq.n	800235a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	689a      	ldr	r2, [r3, #8]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002322:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	6899      	ldr	r1, [r3, #8]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	430a      	orrs	r2, r1
 8002334:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	689a      	ldr	r2, [r3, #8]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002344:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	6899      	ldr	r1, [r3, #8]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	430a      	orrs	r2, r1
 8002356:	609a      	str	r2, [r3, #8]
 8002358:	e00f      	b.n	800237a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	689a      	ldr	r2, [r3, #8]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002368:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	689a      	ldr	r2, [r3, #8]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002378:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f022 0202 	bic.w	r2, r2, #2
 8002388:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	6899      	ldr	r1, [r3, #8]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	699b      	ldr	r3, [r3, #24]
 8002394:	005a      	lsls	r2, r3, #1
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	430a      	orrs	r2, r1
 800239c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d01b      	beq.n	80023e0 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	685a      	ldr	r2, [r3, #4]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80023b6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	685a      	ldr	r2, [r3, #4]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80023c6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6859      	ldr	r1, [r3, #4]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d2:	3b01      	subs	r3, #1
 80023d4:	035a      	lsls	r2, r3, #13
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	430a      	orrs	r2, r1
 80023dc:	605a      	str	r2, [r3, #4]
 80023de:	e007      	b.n	80023f0 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	685a      	ldr	r2, [r3, #4]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023ee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80023fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	69db      	ldr	r3, [r3, #28]
 800240a:	3b01      	subs	r3, #1
 800240c:	051a      	lsls	r2, r3, #20
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	430a      	orrs	r2, r1
 8002414:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002424:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	6899      	ldr	r1, [r3, #8]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002432:	025a      	lsls	r2, r3, #9
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	430a      	orrs	r2, r1
 800243a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	689a      	ldr	r2, [r3, #8]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800244a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	6899      	ldr	r1, [r3, #8]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	695b      	ldr	r3, [r3, #20]
 8002456:	029a      	lsls	r2, r3, #10
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	430a      	orrs	r2, r1
 800245e:	609a      	str	r2, [r3, #8]
}
 8002460:	bf00      	nop
 8002462:	370c      	adds	r7, #12
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr
 800246c:	40012300 	.word	0x40012300
 8002470:	0f000001 	.word	0x0f000001

08002474 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800247a:	4b0f      	ldr	r3, [pc, #60]	@ (80024b8 <HAL_MspInit+0x44>)
 800247c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247e:	4a0e      	ldr	r2, [pc, #56]	@ (80024b8 <HAL_MspInit+0x44>)
 8002480:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002484:	6413      	str	r3, [r2, #64]	@ 0x40
 8002486:	4b0c      	ldr	r3, [pc, #48]	@ (80024b8 <HAL_MspInit+0x44>)
 8002488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800248a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800248e:	607b      	str	r3, [r7, #4]
 8002490:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002492:	4b09      	ldr	r3, [pc, #36]	@ (80024b8 <HAL_MspInit+0x44>)
 8002494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002496:	4a08      	ldr	r2, [pc, #32]	@ (80024b8 <HAL_MspInit+0x44>)
 8002498:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800249c:	6453      	str	r3, [r2, #68]	@ 0x44
 800249e:	4b06      	ldr	r3, [pc, #24]	@ (80024b8 <HAL_MspInit+0x44>)
 80024a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024a6:	603b      	str	r3, [r7, #0]
 80024a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024aa:	bf00      	nop
 80024ac:	370c      	adds	r7, #12
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	40023800 	.word	0x40023800

080024bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024c0:	bf00      	nop
 80024c2:	e7fd      	b.n	80024c0 <NMI_Handler+0x4>

080024c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024c8:	bf00      	nop
 80024ca:	e7fd      	b.n	80024c8 <HardFault_Handler+0x4>

080024cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024d0:	bf00      	nop
 80024d2:	e7fd      	b.n	80024d0 <MemManage_Handler+0x4>

080024d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024d8:	bf00      	nop
 80024da:	e7fd      	b.n	80024d8 <BusFault_Handler+0x4>

080024dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024e0:	bf00      	nop
 80024e2:	e7fd      	b.n	80024e0 <UsageFault_Handler+0x4>

080024e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024e8:	bf00      	nop
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr

080024f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024f2:	b480      	push	{r7}
 80024f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002504:	bf00      	nop
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr

0800250e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800250e:	b580      	push	{r7, lr}
 8002510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002512:	f000 fa95 	bl	8002a40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002516:	bf00      	nop
 8002518:	bd80      	pop	{r7, pc}
	...

0800251c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002520:	4802      	ldr	r0, [pc, #8]	@ (800252c <USART3_IRQHandler+0x10>)
 8002522:	f003 fe3b 	bl	800619c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002526:	bf00      	nop
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	20000378 	.word	0x20000378

08002530 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  return 1;
 8002534:	2301      	movs	r3, #1
}
 8002536:	4618      	mov	r0, r3
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <_kill>:

int _kill(int pid, int sig)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800254a:	f005 ff29 	bl	80083a0 <__errno>
 800254e:	4603      	mov	r3, r0
 8002550:	2216      	movs	r2, #22
 8002552:	601a      	str	r2, [r3, #0]
  return -1;
 8002554:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002558:	4618      	mov	r0, r3
 800255a:	3708      	adds	r7, #8
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <_exit>:

void _exit (int status)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002568:	f04f 31ff 	mov.w	r1, #4294967295
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f7ff ffe7 	bl	8002540 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002572:	bf00      	nop
 8002574:	e7fd      	b.n	8002572 <_exit+0x12>

08002576 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002576:	b580      	push	{r7, lr}
 8002578:	b086      	sub	sp, #24
 800257a:	af00      	add	r7, sp, #0
 800257c:	60f8      	str	r0, [r7, #12]
 800257e:	60b9      	str	r1, [r7, #8]
 8002580:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002582:	2300      	movs	r3, #0
 8002584:	617b      	str	r3, [r7, #20]
 8002586:	e00a      	b.n	800259e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002588:	f3af 8000 	nop.w
 800258c:	4601      	mov	r1, r0
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	1c5a      	adds	r2, r3, #1
 8002592:	60ba      	str	r2, [r7, #8]
 8002594:	b2ca      	uxtb	r2, r1
 8002596:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	3301      	adds	r3, #1
 800259c:	617b      	str	r3, [r7, #20]
 800259e:	697a      	ldr	r2, [r7, #20]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	429a      	cmp	r2, r3
 80025a4:	dbf0      	blt.n	8002588 <_read+0x12>
  }

  return len;
 80025a6:	687b      	ldr	r3, [r7, #4]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3718      	adds	r7, #24
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <_close>:
  }
  return len;
}

int _close(int file)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025bc:	4618      	mov	r0, r3
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025d8:	605a      	str	r2, [r3, #4]
  return 0;
 80025da:	2300      	movs	r3, #0
}
 80025dc:	4618      	mov	r0, r3
 80025de:	370c      	adds	r7, #12
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr

080025e8 <_isatty>:

int _isatty(int file)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025f0:	2301      	movs	r3, #1
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr

080025fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025fe:	b480      	push	{r7}
 8002600:	b085      	sub	sp, #20
 8002602:	af00      	add	r7, sp, #0
 8002604:	60f8      	str	r0, [r7, #12]
 8002606:	60b9      	str	r1, [r7, #8]
 8002608:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800260a:	2300      	movs	r3, #0
}
 800260c:	4618      	mov	r0, r3
 800260e:	3714      	adds	r7, #20
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b086      	sub	sp, #24
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002620:	4a14      	ldr	r2, [pc, #80]	@ (8002674 <_sbrk+0x5c>)
 8002622:	4b15      	ldr	r3, [pc, #84]	@ (8002678 <_sbrk+0x60>)
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800262c:	4b13      	ldr	r3, [pc, #76]	@ (800267c <_sbrk+0x64>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d102      	bne.n	800263a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002634:	4b11      	ldr	r3, [pc, #68]	@ (800267c <_sbrk+0x64>)
 8002636:	4a12      	ldr	r2, [pc, #72]	@ (8002680 <_sbrk+0x68>)
 8002638:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800263a:	4b10      	ldr	r3, [pc, #64]	@ (800267c <_sbrk+0x64>)
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	4413      	add	r3, r2
 8002642:	693a      	ldr	r2, [r7, #16]
 8002644:	429a      	cmp	r2, r3
 8002646:	d207      	bcs.n	8002658 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002648:	f005 feaa 	bl	80083a0 <__errno>
 800264c:	4603      	mov	r3, r0
 800264e:	220c      	movs	r2, #12
 8002650:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002652:	f04f 33ff 	mov.w	r3, #4294967295
 8002656:	e009      	b.n	800266c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002658:	4b08      	ldr	r3, [pc, #32]	@ (800267c <_sbrk+0x64>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800265e:	4b07      	ldr	r3, [pc, #28]	@ (800267c <_sbrk+0x64>)
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4413      	add	r3, r2
 8002666:	4a05      	ldr	r2, [pc, #20]	@ (800267c <_sbrk+0x64>)
 8002668:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800266a:	68fb      	ldr	r3, [r7, #12]
}
 800266c:	4618      	mov	r0, r3
 800266e:	3718      	adds	r7, #24
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	20050000 	.word	0x20050000
 8002678:	00000400 	.word	0x00000400
 800267c:	20000328 	.word	0x20000328
 8002680:	20000550 	.word	0x20000550

08002684 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002684:	b480      	push	{r7}
 8002686:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002688:	4b06      	ldr	r3, [pc, #24]	@ (80026a4 <SystemInit+0x20>)
 800268a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800268e:	4a05      	ldr	r2, [pc, #20]	@ (80026a4 <SystemInit+0x20>)
 8002690:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002694:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002698:	bf00      	nop
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	e000ed00 	.word	0xe000ed00

080026a8 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b08e      	sub	sp, #56	@ 0x38
 80026ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80026b2:	2200      	movs	r2, #0
 80026b4:	601a      	str	r2, [r3, #0]
 80026b6:	605a      	str	r2, [r3, #4]
 80026b8:	609a      	str	r2, [r3, #8]
 80026ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026bc:	f107 031c 	add.w	r3, r7, #28
 80026c0:	2200      	movs	r2, #0
 80026c2:	601a      	str	r2, [r3, #0]
 80026c4:	605a      	str	r2, [r3, #4]
 80026c6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026c8:	463b      	mov	r3, r7
 80026ca:	2200      	movs	r2, #0
 80026cc:	601a      	str	r2, [r3, #0]
 80026ce:	605a      	str	r2, [r3, #4]
 80026d0:	609a      	str	r2, [r3, #8]
 80026d2:	60da      	str	r2, [r3, #12]
 80026d4:	611a      	str	r2, [r3, #16]
 80026d6:	615a      	str	r2, [r3, #20]
 80026d8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80026da:	4b2c      	ldr	r3, [pc, #176]	@ (800278c <MX_TIM4_Init+0xe4>)
 80026dc:	4a2c      	ldr	r2, [pc, #176]	@ (8002790 <MX_TIM4_Init+0xe8>)
 80026de:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 108 - 1;
 80026e0:	4b2a      	ldr	r3, [pc, #168]	@ (800278c <MX_TIM4_Init+0xe4>)
 80026e2:	226b      	movs	r2, #107	@ 0x6b
 80026e4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026e6:	4b29      	ldr	r3, [pc, #164]	@ (800278c <MX_TIM4_Init+0xe4>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100 - 1;
 80026ec:	4b27      	ldr	r3, [pc, #156]	@ (800278c <MX_TIM4_Init+0xe4>)
 80026ee:	2263      	movs	r2, #99	@ 0x63
 80026f0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026f2:	4b26      	ldr	r3, [pc, #152]	@ (800278c <MX_TIM4_Init+0xe4>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026f8:	4b24      	ldr	r3, [pc, #144]	@ (800278c <MX_TIM4_Init+0xe4>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80026fe:	4823      	ldr	r0, [pc, #140]	@ (800278c <MX_TIM4_Init+0xe4>)
 8002700:	f002 fc4e 	bl	8004fa0 <HAL_TIM_Base_Init>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d001      	beq.n	800270e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800270a:	f7ff fa7b 	bl	8001c04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800270e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002712:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002714:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002718:	4619      	mov	r1, r3
 800271a:	481c      	ldr	r0, [pc, #112]	@ (800278c <MX_TIM4_Init+0xe4>)
 800271c:	f002 ff06 	bl	800552c <HAL_TIM_ConfigClockSource>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d001      	beq.n	800272a <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002726:	f7ff fa6d 	bl	8001c04 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800272a:	4818      	ldr	r0, [pc, #96]	@ (800278c <MX_TIM4_Init+0xe4>)
 800272c:	f002 fc8f 	bl	800504e <HAL_TIM_PWM_Init>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d001      	beq.n	800273a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002736:	f7ff fa65 	bl	8001c04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800273a:	2300      	movs	r3, #0
 800273c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800273e:	2300      	movs	r3, #0
 8002740:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002742:	f107 031c 	add.w	r3, r7, #28
 8002746:	4619      	mov	r1, r3
 8002748:	4810      	ldr	r0, [pc, #64]	@ (800278c <MX_TIM4_Init+0xe4>)
 800274a:	f003 fb7d 	bl	8005e48 <HAL_TIMEx_MasterConfigSynchronization>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d001      	beq.n	8002758 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002754:	f7ff fa56 	bl	8001c04 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002758:	2360      	movs	r3, #96	@ 0x60
 800275a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800275c:	2300      	movs	r3, #0
 800275e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002760:	2300      	movs	r3, #0
 8002762:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002764:	2300      	movs	r3, #0
 8002766:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002768:	463b      	mov	r3, r7
 800276a:	2200      	movs	r2, #0
 800276c:	4619      	mov	r1, r3
 800276e:	4807      	ldr	r0, [pc, #28]	@ (800278c <MX_TIM4_Init+0xe4>)
 8002770:	f002 fdc8 	bl	8005304 <HAL_TIM_PWM_ConfigChannel>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d001      	beq.n	800277e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800277a:	f7ff fa43 	bl	8001c04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800277e:	4803      	ldr	r0, [pc, #12]	@ (800278c <MX_TIM4_Init+0xe4>)
 8002780:	f000 f828 	bl	80027d4 <HAL_TIM_MspPostInit>

}
 8002784:	bf00      	nop
 8002786:	3738      	adds	r7, #56	@ 0x38
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	2000032c 	.word	0x2000032c
 8002790:	40000800 	.word	0x40000800

08002794 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002794:	b480      	push	{r7}
 8002796:	b085      	sub	sp, #20
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a0a      	ldr	r2, [pc, #40]	@ (80027cc <HAL_TIM_Base_MspInit+0x38>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d10b      	bne.n	80027be <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80027a6:	4b0a      	ldr	r3, [pc, #40]	@ (80027d0 <HAL_TIM_Base_MspInit+0x3c>)
 80027a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027aa:	4a09      	ldr	r2, [pc, #36]	@ (80027d0 <HAL_TIM_Base_MspInit+0x3c>)
 80027ac:	f043 0304 	orr.w	r3, r3, #4
 80027b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80027b2:	4b07      	ldr	r3, [pc, #28]	@ (80027d0 <HAL_TIM_Base_MspInit+0x3c>)
 80027b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b6:	f003 0304 	and.w	r3, r3, #4
 80027ba:	60fb      	str	r3, [r7, #12]
 80027bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80027be:	bf00      	nop
 80027c0:	3714      	adds	r7, #20
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	40000800 	.word	0x40000800
 80027d0:	40023800 	.word	0x40023800

080027d4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b088      	sub	sp, #32
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027dc:	f107 030c 	add.w	r3, r7, #12
 80027e0:	2200      	movs	r2, #0
 80027e2:	601a      	str	r2, [r3, #0]
 80027e4:	605a      	str	r2, [r3, #4]
 80027e6:	609a      	str	r2, [r3, #8]
 80027e8:	60da      	str	r2, [r3, #12]
 80027ea:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a11      	ldr	r2, [pc, #68]	@ (8002838 <HAL_TIM_MspPostInit+0x64>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d11c      	bne.n	8002830 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80027f6:	4b11      	ldr	r3, [pc, #68]	@ (800283c <HAL_TIM_MspPostInit+0x68>)
 80027f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027fa:	4a10      	ldr	r2, [pc, #64]	@ (800283c <HAL_TIM_MspPostInit+0x68>)
 80027fc:	f043 0308 	orr.w	r3, r3, #8
 8002800:	6313      	str	r3, [r2, #48]	@ 0x30
 8002802:	4b0e      	ldr	r3, [pc, #56]	@ (800283c <HAL_TIM_MspPostInit+0x68>)
 8002804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002806:	f003 0308 	and.w	r3, r3, #8
 800280a:	60bb      	str	r3, [r7, #8]
 800280c:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = LD4_Pin;
 800280e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002812:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002814:	2302      	movs	r3, #2
 8002816:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002818:	2300      	movs	r3, #0
 800281a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800281c:	2300      	movs	r3, #0
 800281e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002820:	2302      	movs	r3, #2
 8002822:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 8002824:	f107 030c 	add.w	r3, r7, #12
 8002828:	4619      	mov	r1, r3
 800282a:	4805      	ldr	r0, [pc, #20]	@ (8002840 <HAL_TIM_MspPostInit+0x6c>)
 800282c:	f000 faf0 	bl	8002e10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002830:	bf00      	nop
 8002832:	3720      	adds	r7, #32
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	40000800 	.word	0x40000800
 800283c:	40023800 	.word	0x40023800
 8002840:	40020c00 	.word	0x40020c00

08002844 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002848:	4b14      	ldr	r3, [pc, #80]	@ (800289c <MX_USART3_UART_Init+0x58>)
 800284a:	4a15      	ldr	r2, [pc, #84]	@ (80028a0 <MX_USART3_UART_Init+0x5c>)
 800284c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800284e:	4b13      	ldr	r3, [pc, #76]	@ (800289c <MX_USART3_UART_Init+0x58>)
 8002850:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002854:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002856:	4b11      	ldr	r3, [pc, #68]	@ (800289c <MX_USART3_UART_Init+0x58>)
 8002858:	2200      	movs	r2, #0
 800285a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800285c:	4b0f      	ldr	r3, [pc, #60]	@ (800289c <MX_USART3_UART_Init+0x58>)
 800285e:	2200      	movs	r2, #0
 8002860:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002862:	4b0e      	ldr	r3, [pc, #56]	@ (800289c <MX_USART3_UART_Init+0x58>)
 8002864:	2200      	movs	r2, #0
 8002866:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002868:	4b0c      	ldr	r3, [pc, #48]	@ (800289c <MX_USART3_UART_Init+0x58>)
 800286a:	220c      	movs	r2, #12
 800286c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800286e:	4b0b      	ldr	r3, [pc, #44]	@ (800289c <MX_USART3_UART_Init+0x58>)
 8002870:	2200      	movs	r2, #0
 8002872:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002874:	4b09      	ldr	r3, [pc, #36]	@ (800289c <MX_USART3_UART_Init+0x58>)
 8002876:	2200      	movs	r2, #0
 8002878:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800287a:	4b08      	ldr	r3, [pc, #32]	@ (800289c <MX_USART3_UART_Init+0x58>)
 800287c:	2200      	movs	r2, #0
 800287e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002880:	4b06      	ldr	r3, [pc, #24]	@ (800289c <MX_USART3_UART_Init+0x58>)
 8002882:	2200      	movs	r2, #0
 8002884:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002886:	4805      	ldr	r0, [pc, #20]	@ (800289c <MX_USART3_UART_Init+0x58>)
 8002888:	f003 fb6c 	bl	8005f64 <HAL_UART_Init>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002892:	f7ff f9b7 	bl	8001c04 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002896:	bf00      	nop
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	20000378 	.word	0x20000378
 80028a0:	40004800 	.word	0x40004800

080028a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b0aa      	sub	sp, #168	@ 0xa8
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028ac:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80028b0:	2200      	movs	r2, #0
 80028b2:	601a      	str	r2, [r3, #0]
 80028b4:	605a      	str	r2, [r3, #4]
 80028b6:	609a      	str	r2, [r3, #8]
 80028b8:	60da      	str	r2, [r3, #12]
 80028ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80028bc:	f107 0310 	add.w	r3, r7, #16
 80028c0:	2284      	movs	r2, #132	@ 0x84
 80028c2:	2100      	movs	r1, #0
 80028c4:	4618      	mov	r0, r3
 80028c6:	f005 fd18 	bl	80082fa <memset>
  if(uartHandle->Instance==USART3)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a26      	ldr	r2, [pc, #152]	@ (8002968 <HAL_UART_MspInit+0xc4>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d144      	bne.n	800295e <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80028d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028d8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80028da:	2300      	movs	r3, #0
 80028dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80028de:	f107 0310 	add.w	r3, r7, #16
 80028e2:	4618      	mov	r0, r3
 80028e4:	f001 ff6c 	bl	80047c0 <HAL_RCCEx_PeriphCLKConfig>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80028ee:	f7ff f989 	bl	8001c04 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80028f2:	4b1e      	ldr	r3, [pc, #120]	@ (800296c <HAL_UART_MspInit+0xc8>)
 80028f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f6:	4a1d      	ldr	r2, [pc, #116]	@ (800296c <HAL_UART_MspInit+0xc8>)
 80028f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80028fe:	4b1b      	ldr	r3, [pc, #108]	@ (800296c <HAL_UART_MspInit+0xc8>)
 8002900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002902:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002906:	60fb      	str	r3, [r7, #12]
 8002908:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800290a:	4b18      	ldr	r3, [pc, #96]	@ (800296c <HAL_UART_MspInit+0xc8>)
 800290c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800290e:	4a17      	ldr	r2, [pc, #92]	@ (800296c <HAL_UART_MspInit+0xc8>)
 8002910:	f043 0308 	orr.w	r3, r3, #8
 8002914:	6313      	str	r3, [r2, #48]	@ 0x30
 8002916:	4b15      	ldr	r3, [pc, #84]	@ (800296c <HAL_UART_MspInit+0xc8>)
 8002918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291a:	f003 0308 	and.w	r3, r3, #8
 800291e:	60bb      	str	r3, [r7, #8]
 8002920:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002922:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002926:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800292a:	2302      	movs	r3, #2
 800292c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002930:	2301      	movs	r3, #1
 8002932:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002936:	2303      	movs	r3, #3
 8002938:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800293c:	2307      	movs	r3, #7
 800293e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002942:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002946:	4619      	mov	r1, r3
 8002948:	4809      	ldr	r0, [pc, #36]	@ (8002970 <HAL_UART_MspInit+0xcc>)
 800294a:	f000 fa61 	bl	8002e10 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800294e:	2200      	movs	r2, #0
 8002950:	2100      	movs	r1, #0
 8002952:	2027      	movs	r0, #39	@ 0x27
 8002954:	f000 f993 	bl	8002c7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002958:	2027      	movs	r0, #39	@ 0x27
 800295a:	f000 f9ac 	bl	8002cb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800295e:	bf00      	nop
 8002960:	37a8      	adds	r7, #168	@ 0xa8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	40004800 	.word	0x40004800
 800296c:	40023800 	.word	0x40023800
 8002970:	40020c00 	.word	0x40020c00

08002974 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002974:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80029ac <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002978:	f7ff fe84 	bl	8002684 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800297c:	480c      	ldr	r0, [pc, #48]	@ (80029b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800297e:	490d      	ldr	r1, [pc, #52]	@ (80029b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002980:	4a0d      	ldr	r2, [pc, #52]	@ (80029b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002982:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002984:	e002      	b.n	800298c <LoopCopyDataInit>

08002986 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002986:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002988:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800298a:	3304      	adds	r3, #4

0800298c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800298c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800298e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002990:	d3f9      	bcc.n	8002986 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002992:	4a0a      	ldr	r2, [pc, #40]	@ (80029bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002994:	4c0a      	ldr	r4, [pc, #40]	@ (80029c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002996:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002998:	e001      	b.n	800299e <LoopFillZerobss>

0800299a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800299a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800299c:	3204      	adds	r2, #4

0800299e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800299e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029a0:	d3fb      	bcc.n	800299a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80029a2:	f005 fd03 	bl	80083ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029a6:	f7fe ff4f 	bl	8001848 <main>
  bx  lr    
 80029aa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80029ac:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80029b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029b4:	20000214 	.word	0x20000214
  ldr r2, =_sidata
 80029b8:	0800a898 	.word	0x0800a898
  ldr r2, =_sbss
 80029bc:	20000214 	.word	0x20000214
  ldr r4, =_ebss
 80029c0:	20000550 	.word	0x20000550

080029c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029c4:	e7fe      	b.n	80029c4 <ADC_IRQHandler>

080029c6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029c6:	b580      	push	{r7, lr}
 80029c8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029ca:	2003      	movs	r0, #3
 80029cc:	f000 f94c 	bl	8002c68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029d0:	2000      	movs	r0, #0
 80029d2:	f000 f805 	bl	80029e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029d6:	f7ff fd4d 	bl	8002474 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029da:	2300      	movs	r3, #0
}
 80029dc:	4618      	mov	r0, r3
 80029de:	bd80      	pop	{r7, pc}

080029e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029e8:	4b12      	ldr	r3, [pc, #72]	@ (8002a34 <HAL_InitTick+0x54>)
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	4b12      	ldr	r3, [pc, #72]	@ (8002a38 <HAL_InitTick+0x58>)
 80029ee:	781b      	ldrb	r3, [r3, #0]
 80029f0:	4619      	mov	r1, r3
 80029f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80029fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80029fe:	4618      	mov	r0, r3
 8002a00:	f000 f967 	bl	8002cd2 <HAL_SYSTICK_Config>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d001      	beq.n	8002a0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e00e      	b.n	8002a2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2b0f      	cmp	r3, #15
 8002a12:	d80a      	bhi.n	8002a2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a14:	2200      	movs	r2, #0
 8002a16:	6879      	ldr	r1, [r7, #4]
 8002a18:	f04f 30ff 	mov.w	r0, #4294967295
 8002a1c:	f000 f92f 	bl	8002c7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a20:	4a06      	ldr	r2, [pc, #24]	@ (8002a3c <HAL_InitTick+0x5c>)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a26:	2300      	movs	r3, #0
 8002a28:	e000      	b.n	8002a2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3708      	adds	r7, #8
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	20000040 	.word	0x20000040
 8002a38:	20000048 	.word	0x20000048
 8002a3c:	20000044 	.word	0x20000044

08002a40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a40:	b480      	push	{r7}
 8002a42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a44:	4b06      	ldr	r3, [pc, #24]	@ (8002a60 <HAL_IncTick+0x20>)
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	461a      	mov	r2, r3
 8002a4a:	4b06      	ldr	r3, [pc, #24]	@ (8002a64 <HAL_IncTick+0x24>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4413      	add	r3, r2
 8002a50:	4a04      	ldr	r2, [pc, #16]	@ (8002a64 <HAL_IncTick+0x24>)
 8002a52:	6013      	str	r3, [r2, #0]
}
 8002a54:	bf00      	nop
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	20000048 	.word	0x20000048
 8002a64:	20000400 	.word	0x20000400

08002a68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0
  return uwTick;
 8002a6c:	4b03      	ldr	r3, [pc, #12]	@ (8002a7c <HAL_GetTick+0x14>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	20000400 	.word	0x20000400

08002a80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a88:	f7ff ffee 	bl	8002a68 <HAL_GetTick>
 8002a8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a98:	d005      	beq.n	8002aa6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac4 <HAL_Delay+0x44>)
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002aa6:	bf00      	nop
 8002aa8:	f7ff ffde 	bl	8002a68 <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	68fa      	ldr	r2, [r7, #12]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d8f7      	bhi.n	8002aa8 <HAL_Delay+0x28>
  {
  }
}
 8002ab8:	bf00      	nop
 8002aba:	bf00      	nop
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	20000048 	.word	0x20000048

08002ac8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b085      	sub	sp, #20
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f003 0307 	and.w	r3, r3, #7
 8002ad6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8002b08 <__NVIC_SetPriorityGrouping+0x40>)
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ade:	68ba      	ldr	r2, [r7, #8]
 8002ae0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002af0:	4b06      	ldr	r3, [pc, #24]	@ (8002b0c <__NVIC_SetPriorityGrouping+0x44>)
 8002af2:	4313      	orrs	r3, r2
 8002af4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002af6:	4a04      	ldr	r2, [pc, #16]	@ (8002b08 <__NVIC_SetPriorityGrouping+0x40>)
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	60d3      	str	r3, [r2, #12]
}
 8002afc:	bf00      	nop
 8002afe:	3714      	adds	r7, #20
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr
 8002b08:	e000ed00 	.word	0xe000ed00
 8002b0c:	05fa0000 	.word	0x05fa0000

08002b10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b14:	4b04      	ldr	r3, [pc, #16]	@ (8002b28 <__NVIC_GetPriorityGrouping+0x18>)
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	0a1b      	lsrs	r3, r3, #8
 8002b1a:	f003 0307 	and.w	r3, r3, #7
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr
 8002b28:	e000ed00 	.word	0xe000ed00

08002b2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	4603      	mov	r3, r0
 8002b34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	db0b      	blt.n	8002b56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b3e:	79fb      	ldrb	r3, [r7, #7]
 8002b40:	f003 021f 	and.w	r2, r3, #31
 8002b44:	4907      	ldr	r1, [pc, #28]	@ (8002b64 <__NVIC_EnableIRQ+0x38>)
 8002b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b4a:	095b      	lsrs	r3, r3, #5
 8002b4c:	2001      	movs	r0, #1
 8002b4e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b56:	bf00      	nop
 8002b58:	370c      	adds	r7, #12
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	e000e100 	.word	0xe000e100

08002b68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	4603      	mov	r3, r0
 8002b70:	6039      	str	r1, [r7, #0]
 8002b72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	db0a      	blt.n	8002b92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	b2da      	uxtb	r2, r3
 8002b80:	490c      	ldr	r1, [pc, #48]	@ (8002bb4 <__NVIC_SetPriority+0x4c>)
 8002b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b86:	0112      	lsls	r2, r2, #4
 8002b88:	b2d2      	uxtb	r2, r2
 8002b8a:	440b      	add	r3, r1
 8002b8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b90:	e00a      	b.n	8002ba8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	b2da      	uxtb	r2, r3
 8002b96:	4908      	ldr	r1, [pc, #32]	@ (8002bb8 <__NVIC_SetPriority+0x50>)
 8002b98:	79fb      	ldrb	r3, [r7, #7]
 8002b9a:	f003 030f 	and.w	r3, r3, #15
 8002b9e:	3b04      	subs	r3, #4
 8002ba0:	0112      	lsls	r2, r2, #4
 8002ba2:	b2d2      	uxtb	r2, r2
 8002ba4:	440b      	add	r3, r1
 8002ba6:	761a      	strb	r2, [r3, #24]
}
 8002ba8:	bf00      	nop
 8002baa:	370c      	adds	r7, #12
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr
 8002bb4:	e000e100 	.word	0xe000e100
 8002bb8:	e000ed00 	.word	0xe000ed00

08002bbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b089      	sub	sp, #36	@ 0x24
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	60f8      	str	r0, [r7, #12]
 8002bc4:	60b9      	str	r1, [r7, #8]
 8002bc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	f003 0307 	and.w	r3, r3, #7
 8002bce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	f1c3 0307 	rsb	r3, r3, #7
 8002bd6:	2b04      	cmp	r3, #4
 8002bd8:	bf28      	it	cs
 8002bda:	2304      	movcs	r3, #4
 8002bdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	3304      	adds	r3, #4
 8002be2:	2b06      	cmp	r3, #6
 8002be4:	d902      	bls.n	8002bec <NVIC_EncodePriority+0x30>
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	3b03      	subs	r3, #3
 8002bea:	e000      	b.n	8002bee <NVIC_EncodePriority+0x32>
 8002bec:	2300      	movs	r3, #0
 8002bee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfa:	43da      	mvns	r2, r3
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	401a      	ands	r2, r3
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c04:	f04f 31ff 	mov.w	r1, #4294967295
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c0e:	43d9      	mvns	r1, r3
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c14:	4313      	orrs	r3, r2
         );
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3724      	adds	r7, #36	@ 0x24
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
	...

08002c24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c34:	d301      	bcc.n	8002c3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c36:	2301      	movs	r3, #1
 8002c38:	e00f      	b.n	8002c5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c3a:	4a0a      	ldr	r2, [pc, #40]	@ (8002c64 <SysTick_Config+0x40>)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c42:	210f      	movs	r1, #15
 8002c44:	f04f 30ff 	mov.w	r0, #4294967295
 8002c48:	f7ff ff8e 	bl	8002b68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c4c:	4b05      	ldr	r3, [pc, #20]	@ (8002c64 <SysTick_Config+0x40>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c52:	4b04      	ldr	r3, [pc, #16]	@ (8002c64 <SysTick_Config+0x40>)
 8002c54:	2207      	movs	r2, #7
 8002c56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c58:	2300      	movs	r3, #0
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3708      	adds	r7, #8
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	e000e010 	.word	0xe000e010

08002c68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f7ff ff29 	bl	8002ac8 <__NVIC_SetPriorityGrouping>
}
 8002c76:	bf00      	nop
 8002c78:	3708      	adds	r7, #8
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b086      	sub	sp, #24
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	4603      	mov	r3, r0
 8002c86:	60b9      	str	r1, [r7, #8]
 8002c88:	607a      	str	r2, [r7, #4]
 8002c8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c90:	f7ff ff3e 	bl	8002b10 <__NVIC_GetPriorityGrouping>
 8002c94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	68b9      	ldr	r1, [r7, #8]
 8002c9a:	6978      	ldr	r0, [r7, #20]
 8002c9c:	f7ff ff8e 	bl	8002bbc <NVIC_EncodePriority>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ca6:	4611      	mov	r1, r2
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f7ff ff5d 	bl	8002b68 <__NVIC_SetPriority>
}
 8002cae:	bf00      	nop
 8002cb0:	3718      	adds	r7, #24
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b082      	sub	sp, #8
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7ff ff31 	bl	8002b2c <__NVIC_EnableIRQ>
}
 8002cca:	bf00      	nop
 8002ccc:	3708      	adds	r7, #8
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b082      	sub	sp, #8
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f7ff ffa2 	bl	8002c24 <SysTick_Config>
 8002ce0:	4603      	mov	r3, r0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3708      	adds	r7, #8
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}

08002cea <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002cea:	b580      	push	{r7, lr}
 8002cec:	b084      	sub	sp, #16
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cf6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002cf8:	f7ff feb6 	bl	8002a68 <HAL_GetTick>
 8002cfc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d008      	beq.n	8002d1c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2280      	movs	r2, #128	@ 0x80
 8002d0e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e052      	b.n	8002dc2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f022 0216 	bic.w	r2, r2, #22
 8002d2a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	695a      	ldr	r2, [r3, #20]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d3a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d103      	bne.n	8002d4c <HAL_DMA_Abort+0x62>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d007      	beq.n	8002d5c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f022 0208 	bic.w	r2, r2, #8
 8002d5a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f022 0201 	bic.w	r2, r2, #1
 8002d6a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d6c:	e013      	b.n	8002d96 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d6e:	f7ff fe7b 	bl	8002a68 <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	2b05      	cmp	r3, #5
 8002d7a:	d90c      	bls.n	8002d96 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2220      	movs	r2, #32
 8002d80:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2203      	movs	r2, #3
 8002d86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e015      	b.n	8002dc2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0301 	and.w	r3, r3, #1
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d1e4      	bne.n	8002d6e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002da8:	223f      	movs	r2, #63	@ 0x3f
 8002daa:	409a      	lsls	r2, r3
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2201      	movs	r2, #1
 8002db4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8002dc0:	2300      	movs	r3, #0
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3710      	adds	r7, #16
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002dca:	b480      	push	{r7}
 8002dcc:	b083      	sub	sp, #12
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d004      	beq.n	8002de8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2280      	movs	r2, #128	@ 0x80
 8002de2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e00c      	b.n	8002e02 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2205      	movs	r2, #5
 8002dec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f022 0201 	bic.w	r2, r2, #1
 8002dfe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e00:	2300      	movs	r3, #0
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	370c      	adds	r7, #12
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr
	...

08002e10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b089      	sub	sp, #36	@ 0x24
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
 8002e18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002e22:	2300      	movs	r3, #0
 8002e24:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002e26:	2300      	movs	r3, #0
 8002e28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	61fb      	str	r3, [r7, #28]
 8002e2e:	e175      	b.n	800311c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002e30:	2201      	movs	r2, #1
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	fa02 f303 	lsl.w	r3, r2, r3
 8002e38:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	697a      	ldr	r2, [r7, #20]
 8002e40:	4013      	ands	r3, r2
 8002e42:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002e44:	693a      	ldr	r2, [r7, #16]
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	f040 8164 	bne.w	8003116 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f003 0303 	and.w	r3, r3, #3
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d005      	beq.n	8002e66 <HAL_GPIO_Init+0x56>
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	f003 0303 	and.w	r3, r3, #3
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d130      	bne.n	8002ec8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	005b      	lsls	r3, r3, #1
 8002e70:	2203      	movs	r2, #3
 8002e72:	fa02 f303 	lsl.w	r3, r2, r3
 8002e76:	43db      	mvns	r3, r3
 8002e78:	69ba      	ldr	r2, [r7, #24]
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	68da      	ldr	r2, [r3, #12]
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	005b      	lsls	r3, r3, #1
 8002e86:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8a:	69ba      	ldr	r2, [r7, #24]
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	69ba      	ldr	r2, [r7, #24]
 8002e94:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea4:	43db      	mvns	r3, r3
 8002ea6:	69ba      	ldr	r2, [r7, #24]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	091b      	lsrs	r3, r3, #4
 8002eb2:	f003 0201 	and.w	r2, r3, #1
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebc:	69ba      	ldr	r2, [r7, #24]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f003 0303 	and.w	r3, r3, #3
 8002ed0:	2b03      	cmp	r3, #3
 8002ed2:	d017      	beq.n	8002f04 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002eda:	69fb      	ldr	r3, [r7, #28]
 8002edc:	005b      	lsls	r3, r3, #1
 8002ede:	2203      	movs	r2, #3
 8002ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee4:	43db      	mvns	r3, r3
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	4013      	ands	r3, r2
 8002eea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	689a      	ldr	r2, [r3, #8]
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	005b      	lsls	r3, r3, #1
 8002ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef8:	69ba      	ldr	r2, [r7, #24]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	69ba      	ldr	r2, [r7, #24]
 8002f02:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f003 0303 	and.w	r3, r3, #3
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d123      	bne.n	8002f58 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002f10:	69fb      	ldr	r3, [r7, #28]
 8002f12:	08da      	lsrs	r2, r3, #3
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	3208      	adds	r2, #8
 8002f18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	f003 0307 	and.w	r3, r3, #7
 8002f24:	009b      	lsls	r3, r3, #2
 8002f26:	220f      	movs	r2, #15
 8002f28:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2c:	43db      	mvns	r3, r3
 8002f2e:	69ba      	ldr	r2, [r7, #24]
 8002f30:	4013      	ands	r3, r2
 8002f32:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	691a      	ldr	r2, [r3, #16]
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	f003 0307 	and.w	r3, r3, #7
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	08da      	lsrs	r2, r3, #3
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	3208      	adds	r2, #8
 8002f52:	69b9      	ldr	r1, [r7, #24]
 8002f54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	005b      	lsls	r3, r3, #1
 8002f62:	2203      	movs	r2, #3
 8002f64:	fa02 f303 	lsl.w	r3, r2, r3
 8002f68:	43db      	mvns	r3, r3
 8002f6a:	69ba      	ldr	r2, [r7, #24]
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f003 0203 	and.w	r2, r3, #3
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	005b      	lsls	r3, r3, #1
 8002f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	f000 80be 	beq.w	8003116 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f9a:	4b66      	ldr	r3, [pc, #408]	@ (8003134 <HAL_GPIO_Init+0x324>)
 8002f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f9e:	4a65      	ldr	r2, [pc, #404]	@ (8003134 <HAL_GPIO_Init+0x324>)
 8002fa0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002fa4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002fa6:	4b63      	ldr	r3, [pc, #396]	@ (8003134 <HAL_GPIO_Init+0x324>)
 8002fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002faa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fae:	60fb      	str	r3, [r7, #12]
 8002fb0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002fb2:	4a61      	ldr	r2, [pc, #388]	@ (8003138 <HAL_GPIO_Init+0x328>)
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	089b      	lsrs	r3, r3, #2
 8002fb8:	3302      	adds	r3, #2
 8002fba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	f003 0303 	and.w	r3, r3, #3
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	220f      	movs	r2, #15
 8002fca:	fa02 f303 	lsl.w	r3, r2, r3
 8002fce:	43db      	mvns	r3, r3
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a58      	ldr	r2, [pc, #352]	@ (800313c <HAL_GPIO_Init+0x32c>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d037      	beq.n	800304e <HAL_GPIO_Init+0x23e>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a57      	ldr	r2, [pc, #348]	@ (8003140 <HAL_GPIO_Init+0x330>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d031      	beq.n	800304a <HAL_GPIO_Init+0x23a>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4a56      	ldr	r2, [pc, #344]	@ (8003144 <HAL_GPIO_Init+0x334>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d02b      	beq.n	8003046 <HAL_GPIO_Init+0x236>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4a55      	ldr	r2, [pc, #340]	@ (8003148 <HAL_GPIO_Init+0x338>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d025      	beq.n	8003042 <HAL_GPIO_Init+0x232>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4a54      	ldr	r2, [pc, #336]	@ (800314c <HAL_GPIO_Init+0x33c>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d01f      	beq.n	800303e <HAL_GPIO_Init+0x22e>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4a53      	ldr	r2, [pc, #332]	@ (8003150 <HAL_GPIO_Init+0x340>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d019      	beq.n	800303a <HAL_GPIO_Init+0x22a>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4a52      	ldr	r2, [pc, #328]	@ (8003154 <HAL_GPIO_Init+0x344>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d013      	beq.n	8003036 <HAL_GPIO_Init+0x226>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a51      	ldr	r2, [pc, #324]	@ (8003158 <HAL_GPIO_Init+0x348>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d00d      	beq.n	8003032 <HAL_GPIO_Init+0x222>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a50      	ldr	r2, [pc, #320]	@ (800315c <HAL_GPIO_Init+0x34c>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d007      	beq.n	800302e <HAL_GPIO_Init+0x21e>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a4f      	ldr	r2, [pc, #316]	@ (8003160 <HAL_GPIO_Init+0x350>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d101      	bne.n	800302a <HAL_GPIO_Init+0x21a>
 8003026:	2309      	movs	r3, #9
 8003028:	e012      	b.n	8003050 <HAL_GPIO_Init+0x240>
 800302a:	230a      	movs	r3, #10
 800302c:	e010      	b.n	8003050 <HAL_GPIO_Init+0x240>
 800302e:	2308      	movs	r3, #8
 8003030:	e00e      	b.n	8003050 <HAL_GPIO_Init+0x240>
 8003032:	2307      	movs	r3, #7
 8003034:	e00c      	b.n	8003050 <HAL_GPIO_Init+0x240>
 8003036:	2306      	movs	r3, #6
 8003038:	e00a      	b.n	8003050 <HAL_GPIO_Init+0x240>
 800303a:	2305      	movs	r3, #5
 800303c:	e008      	b.n	8003050 <HAL_GPIO_Init+0x240>
 800303e:	2304      	movs	r3, #4
 8003040:	e006      	b.n	8003050 <HAL_GPIO_Init+0x240>
 8003042:	2303      	movs	r3, #3
 8003044:	e004      	b.n	8003050 <HAL_GPIO_Init+0x240>
 8003046:	2302      	movs	r3, #2
 8003048:	e002      	b.n	8003050 <HAL_GPIO_Init+0x240>
 800304a:	2301      	movs	r3, #1
 800304c:	e000      	b.n	8003050 <HAL_GPIO_Init+0x240>
 800304e:	2300      	movs	r3, #0
 8003050:	69fa      	ldr	r2, [r7, #28]
 8003052:	f002 0203 	and.w	r2, r2, #3
 8003056:	0092      	lsls	r2, r2, #2
 8003058:	4093      	lsls	r3, r2
 800305a:	69ba      	ldr	r2, [r7, #24]
 800305c:	4313      	orrs	r3, r2
 800305e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003060:	4935      	ldr	r1, [pc, #212]	@ (8003138 <HAL_GPIO_Init+0x328>)
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	089b      	lsrs	r3, r3, #2
 8003066:	3302      	adds	r3, #2
 8003068:	69ba      	ldr	r2, [r7, #24]
 800306a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800306e:	4b3d      	ldr	r3, [pc, #244]	@ (8003164 <HAL_GPIO_Init+0x354>)
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	43db      	mvns	r3, r3
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	4013      	ands	r3, r2
 800307c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003086:	2b00      	cmp	r3, #0
 8003088:	d003      	beq.n	8003092 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800308a:	69ba      	ldr	r2, [r7, #24]
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	4313      	orrs	r3, r2
 8003090:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003092:	4a34      	ldr	r2, [pc, #208]	@ (8003164 <HAL_GPIO_Init+0x354>)
 8003094:	69bb      	ldr	r3, [r7, #24]
 8003096:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003098:	4b32      	ldr	r3, [pc, #200]	@ (8003164 <HAL_GPIO_Init+0x354>)
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	43db      	mvns	r3, r3
 80030a2:	69ba      	ldr	r2, [r7, #24]
 80030a4:	4013      	ands	r3, r2
 80030a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d003      	beq.n	80030bc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80030b4:	69ba      	ldr	r2, [r7, #24]
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030bc:	4a29      	ldr	r2, [pc, #164]	@ (8003164 <HAL_GPIO_Init+0x354>)
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030c2:	4b28      	ldr	r3, [pc, #160]	@ (8003164 <HAL_GPIO_Init+0x354>)
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	43db      	mvns	r3, r3
 80030cc:	69ba      	ldr	r2, [r7, #24]
 80030ce:	4013      	ands	r3, r2
 80030d0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d003      	beq.n	80030e6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80030de:	69ba      	ldr	r2, [r7, #24]
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	4313      	orrs	r3, r2
 80030e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030e6:	4a1f      	ldr	r2, [pc, #124]	@ (8003164 <HAL_GPIO_Init+0x354>)
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030ec:	4b1d      	ldr	r3, [pc, #116]	@ (8003164 <HAL_GPIO_Init+0x354>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	43db      	mvns	r3, r3
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	4013      	ands	r3, r2
 80030fa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d003      	beq.n	8003110 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003108:	69ba      	ldr	r2, [r7, #24]
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	4313      	orrs	r3, r2
 800310e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003110:	4a14      	ldr	r2, [pc, #80]	@ (8003164 <HAL_GPIO_Init+0x354>)
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	3301      	adds	r3, #1
 800311a:	61fb      	str	r3, [r7, #28]
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	2b0f      	cmp	r3, #15
 8003120:	f67f ae86 	bls.w	8002e30 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003124:	bf00      	nop
 8003126:	bf00      	nop
 8003128:	3724      	adds	r7, #36	@ 0x24
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop
 8003134:	40023800 	.word	0x40023800
 8003138:	40013800 	.word	0x40013800
 800313c:	40020000 	.word	0x40020000
 8003140:	40020400 	.word	0x40020400
 8003144:	40020800 	.word	0x40020800
 8003148:	40020c00 	.word	0x40020c00
 800314c:	40021000 	.word	0x40021000
 8003150:	40021400 	.word	0x40021400
 8003154:	40021800 	.word	0x40021800
 8003158:	40021c00 	.word	0x40021c00
 800315c:	40022000 	.word	0x40022000
 8003160:	40022400 	.word	0x40022400
 8003164:	40013c00 	.word	0x40013c00

08003168 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	460b      	mov	r3, r1
 8003172:	807b      	strh	r3, [r7, #2]
 8003174:	4613      	mov	r3, r2
 8003176:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003178:	787b      	ldrb	r3, [r7, #1]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d003      	beq.n	8003186 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800317e:	887a      	ldrh	r2, [r7, #2]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003184:	e003      	b.n	800318e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003186:	887b      	ldrh	r3, [r7, #2]
 8003188:	041a      	lsls	r2, r3, #16
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	619a      	str	r2, [r3, #24]
}
 800318e:	bf00      	nop
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr
	...

0800319c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d101      	bne.n	80031ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e08b      	b.n	80032c6 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d106      	bne.n	80031c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f7fe f872 	bl	80012ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2224      	movs	r2, #36	@ 0x24
 80031cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f022 0201 	bic.w	r2, r2, #1
 80031de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	685a      	ldr	r2, [r3, #4]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80031ec:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	689a      	ldr	r2, [r3, #8]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031fc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	2b01      	cmp	r3, #1
 8003204:	d107      	bne.n	8003216 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	689a      	ldr	r2, [r3, #8]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003212:	609a      	str	r2, [r3, #8]
 8003214:	e006      	b.n	8003224 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	689a      	ldr	r2, [r3, #8]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003222:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	2b02      	cmp	r3, #2
 800322a:	d108      	bne.n	800323e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	685a      	ldr	r2, [r3, #4]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800323a:	605a      	str	r2, [r3, #4]
 800323c:	e007      	b.n	800324e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	685a      	ldr	r2, [r3, #4]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800324c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	6859      	ldr	r1, [r3, #4]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	4b1d      	ldr	r3, [pc, #116]	@ (80032d0 <HAL_I2C_Init+0x134>)
 800325a:	430b      	orrs	r3, r1
 800325c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	68da      	ldr	r2, [r3, #12]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800326c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	691a      	ldr	r2, [r3, #16]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	695b      	ldr	r3, [r3, #20]
 8003276:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	699b      	ldr	r3, [r3, #24]
 800327e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	430a      	orrs	r2, r1
 8003286:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	69d9      	ldr	r1, [r3, #28]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a1a      	ldr	r2, [r3, #32]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	430a      	orrs	r2, r1
 8003296:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f042 0201 	orr.w	r2, r2, #1
 80032a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2220      	movs	r2, #32
 80032b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80032c4:	2300      	movs	r3, #0
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3708      	adds	r7, #8
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	02008000 	.word	0x02008000

080032d4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b088      	sub	sp, #32
 80032d8:	af02      	add	r7, sp, #8
 80032da:	60f8      	str	r0, [r7, #12]
 80032dc:	607a      	str	r2, [r7, #4]
 80032de:	461a      	mov	r2, r3
 80032e0:	460b      	mov	r3, r1
 80032e2:	817b      	strh	r3, [r7, #10]
 80032e4:	4613      	mov	r3, r2
 80032e6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	2b20      	cmp	r3, #32
 80032f2:	f040 80fd 	bne.w	80034f0 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d101      	bne.n	8003304 <HAL_I2C_Master_Transmit+0x30>
 8003300:	2302      	movs	r3, #2
 8003302:	e0f6      	b.n	80034f2 <HAL_I2C_Master_Transmit+0x21e>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800330c:	f7ff fbac 	bl	8002a68 <HAL_GetTick>
 8003310:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	9300      	str	r3, [sp, #0]
 8003316:	2319      	movs	r3, #25
 8003318:	2201      	movs	r2, #1
 800331a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800331e:	68f8      	ldr	r0, [r7, #12]
 8003320:	f000 fa0a 	bl	8003738 <I2C_WaitOnFlagUntilTimeout>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e0e1      	b.n	80034f2 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2221      	movs	r2, #33	@ 0x21
 8003332:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2210      	movs	r2, #16
 800333a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2200      	movs	r2, #0
 8003342:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	893a      	ldrh	r2, [r7, #8]
 800334e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2200      	movs	r2, #0
 8003354:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800335a:	b29b      	uxth	r3, r3
 800335c:	2bff      	cmp	r3, #255	@ 0xff
 800335e:	d906      	bls.n	800336e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	22ff      	movs	r2, #255	@ 0xff
 8003364:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003366:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800336a:	617b      	str	r3, [r7, #20]
 800336c:	e007      	b.n	800337e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003372:	b29a      	uxth	r2, r3
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003378:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800337c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003382:	2b00      	cmp	r3, #0
 8003384:	d024      	beq.n	80033d0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800338a:	781a      	ldrb	r2, [r3, #0]
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003396:	1c5a      	adds	r2, r3, #1
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033a0:	b29b      	uxth	r3, r3
 80033a2:	3b01      	subs	r3, #1
 80033a4:	b29a      	uxth	r2, r3
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ae:	3b01      	subs	r3, #1
 80033b0:	b29a      	uxth	r2, r3
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	3301      	adds	r3, #1
 80033be:	b2da      	uxtb	r2, r3
 80033c0:	8979      	ldrh	r1, [r7, #10]
 80033c2:	4b4e      	ldr	r3, [pc, #312]	@ (80034fc <HAL_I2C_Master_Transmit+0x228>)
 80033c4:	9300      	str	r3, [sp, #0]
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	68f8      	ldr	r0, [r7, #12]
 80033ca:	f000 fc05 	bl	8003bd8 <I2C_TransferConfig>
 80033ce:	e066      	b.n	800349e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033d4:	b2da      	uxtb	r2, r3
 80033d6:	8979      	ldrh	r1, [r7, #10]
 80033d8:	4b48      	ldr	r3, [pc, #288]	@ (80034fc <HAL_I2C_Master_Transmit+0x228>)
 80033da:	9300      	str	r3, [sp, #0]
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	68f8      	ldr	r0, [r7, #12]
 80033e0:	f000 fbfa 	bl	8003bd8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80033e4:	e05b      	b.n	800349e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033e6:	693a      	ldr	r2, [r7, #16]
 80033e8:	6a39      	ldr	r1, [r7, #32]
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f000 f9fd 	bl	80037ea <I2C_WaitOnTXISFlagUntilTimeout>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d001      	beq.n	80033fa <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e07b      	b.n	80034f2 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fe:	781a      	ldrb	r2, [r3, #0]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340a:	1c5a      	adds	r2, r3, #1
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003414:	b29b      	uxth	r3, r3
 8003416:	3b01      	subs	r3, #1
 8003418:	b29a      	uxth	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003422:	3b01      	subs	r3, #1
 8003424:	b29a      	uxth	r2, r3
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800342e:	b29b      	uxth	r3, r3
 8003430:	2b00      	cmp	r3, #0
 8003432:	d034      	beq.n	800349e <HAL_I2C_Master_Transmit+0x1ca>
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003438:	2b00      	cmp	r3, #0
 800343a:	d130      	bne.n	800349e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	9300      	str	r3, [sp, #0]
 8003440:	6a3b      	ldr	r3, [r7, #32]
 8003442:	2200      	movs	r2, #0
 8003444:	2180      	movs	r1, #128	@ 0x80
 8003446:	68f8      	ldr	r0, [r7, #12]
 8003448:	f000 f976 	bl	8003738 <I2C_WaitOnFlagUntilTimeout>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d001      	beq.n	8003456 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e04d      	b.n	80034f2 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800345a:	b29b      	uxth	r3, r3
 800345c:	2bff      	cmp	r3, #255	@ 0xff
 800345e:	d90e      	bls.n	800347e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	22ff      	movs	r2, #255	@ 0xff
 8003464:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800346a:	b2da      	uxtb	r2, r3
 800346c:	8979      	ldrh	r1, [r7, #10]
 800346e:	2300      	movs	r3, #0
 8003470:	9300      	str	r3, [sp, #0]
 8003472:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003476:	68f8      	ldr	r0, [r7, #12]
 8003478:	f000 fbae 	bl	8003bd8 <I2C_TransferConfig>
 800347c:	e00f      	b.n	800349e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003482:	b29a      	uxth	r2, r3
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800348c:	b2da      	uxtb	r2, r3
 800348e:	8979      	ldrh	r1, [r7, #10]
 8003490:	2300      	movs	r3, #0
 8003492:	9300      	str	r3, [sp, #0]
 8003494:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003498:	68f8      	ldr	r0, [r7, #12]
 800349a:	f000 fb9d 	bl	8003bd8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d19e      	bne.n	80033e6 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034a8:	693a      	ldr	r2, [r7, #16]
 80034aa:	6a39      	ldr	r1, [r7, #32]
 80034ac:	68f8      	ldr	r0, [r7, #12]
 80034ae:	f000 f9e3 	bl	8003878 <I2C_WaitOnSTOPFlagUntilTimeout>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d001      	beq.n	80034bc <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e01a      	b.n	80034f2 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2220      	movs	r2, #32
 80034c2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	6859      	ldr	r1, [r3, #4]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	4b0c      	ldr	r3, [pc, #48]	@ (8003500 <HAL_I2C_Master_Transmit+0x22c>)
 80034d0:	400b      	ands	r3, r1
 80034d2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2220      	movs	r2, #32
 80034d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2200      	movs	r2, #0
 80034e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80034ec:	2300      	movs	r3, #0
 80034ee:	e000      	b.n	80034f2 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80034f0:	2302      	movs	r3, #2
  }
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3718      	adds	r7, #24
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	80002000 	.word	0x80002000
 8003500:	fe00e800 	.word	0xfe00e800

08003504 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b088      	sub	sp, #32
 8003508:	af02      	add	r7, sp, #8
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	607a      	str	r2, [r7, #4]
 800350e:	461a      	mov	r2, r3
 8003510:	460b      	mov	r3, r1
 8003512:	817b      	strh	r3, [r7, #10]
 8003514:	4613      	mov	r3, r2
 8003516:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800351e:	b2db      	uxtb	r3, r3
 8003520:	2b20      	cmp	r3, #32
 8003522:	f040 80db 	bne.w	80036dc <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800352c:	2b01      	cmp	r3, #1
 800352e:	d101      	bne.n	8003534 <HAL_I2C_Master_Receive+0x30>
 8003530:	2302      	movs	r3, #2
 8003532:	e0d4      	b.n	80036de <HAL_I2C_Master_Receive+0x1da>
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2201      	movs	r2, #1
 8003538:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800353c:	f7ff fa94 	bl	8002a68 <HAL_GetTick>
 8003540:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	9300      	str	r3, [sp, #0]
 8003546:	2319      	movs	r3, #25
 8003548:	2201      	movs	r2, #1
 800354a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800354e:	68f8      	ldr	r0, [r7, #12]
 8003550:	f000 f8f2 	bl	8003738 <I2C_WaitOnFlagUntilTimeout>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d001      	beq.n	800355e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e0bf      	b.n	80036de <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2222      	movs	r2, #34	@ 0x22
 8003562:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2210      	movs	r2, #16
 800356a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2200      	movs	r2, #0
 8003572:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	687a      	ldr	r2, [r7, #4]
 8003578:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	893a      	ldrh	r2, [r7, #8]
 800357e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2200      	movs	r2, #0
 8003584:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800358a:	b29b      	uxth	r3, r3
 800358c:	2bff      	cmp	r3, #255	@ 0xff
 800358e:	d90e      	bls.n	80035ae <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2201      	movs	r2, #1
 8003594:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800359a:	b2da      	uxtb	r2, r3
 800359c:	8979      	ldrh	r1, [r7, #10]
 800359e:	4b52      	ldr	r3, [pc, #328]	@ (80036e8 <HAL_I2C_Master_Receive+0x1e4>)
 80035a0:	9300      	str	r3, [sp, #0]
 80035a2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80035a6:	68f8      	ldr	r0, [r7, #12]
 80035a8:	f000 fb16 	bl	8003bd8 <I2C_TransferConfig>
 80035ac:	e06d      	b.n	800368a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035b2:	b29a      	uxth	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035bc:	b2da      	uxtb	r2, r3
 80035be:	8979      	ldrh	r1, [r7, #10]
 80035c0:	4b49      	ldr	r3, [pc, #292]	@ (80036e8 <HAL_I2C_Master_Receive+0x1e4>)
 80035c2:	9300      	str	r3, [sp, #0]
 80035c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80035c8:	68f8      	ldr	r0, [r7, #12]
 80035ca:	f000 fb05 	bl	8003bd8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80035ce:	e05c      	b.n	800368a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035d0:	697a      	ldr	r2, [r7, #20]
 80035d2:	6a39      	ldr	r1, [r7, #32]
 80035d4:	68f8      	ldr	r0, [r7, #12]
 80035d6:	f000 f993 	bl	8003900 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d001      	beq.n	80035e4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e07c      	b.n	80036de <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ee:	b2d2      	uxtb	r2, r2
 80035f0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f6:	1c5a      	adds	r2, r3, #1
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003600:	3b01      	subs	r3, #1
 8003602:	b29a      	uxth	r2, r3
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800360c:	b29b      	uxth	r3, r3
 800360e:	3b01      	subs	r3, #1
 8003610:	b29a      	uxth	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800361a:	b29b      	uxth	r3, r3
 800361c:	2b00      	cmp	r3, #0
 800361e:	d034      	beq.n	800368a <HAL_I2C_Master_Receive+0x186>
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003624:	2b00      	cmp	r3, #0
 8003626:	d130      	bne.n	800368a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	9300      	str	r3, [sp, #0]
 800362c:	6a3b      	ldr	r3, [r7, #32]
 800362e:	2200      	movs	r2, #0
 8003630:	2180      	movs	r1, #128	@ 0x80
 8003632:	68f8      	ldr	r0, [r7, #12]
 8003634:	f000 f880 	bl	8003738 <I2C_WaitOnFlagUntilTimeout>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d001      	beq.n	8003642 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e04d      	b.n	80036de <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003646:	b29b      	uxth	r3, r3
 8003648:	2bff      	cmp	r3, #255	@ 0xff
 800364a:	d90e      	bls.n	800366a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	22ff      	movs	r2, #255	@ 0xff
 8003650:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003656:	b2da      	uxtb	r2, r3
 8003658:	8979      	ldrh	r1, [r7, #10]
 800365a:	2300      	movs	r3, #0
 800365c:	9300      	str	r3, [sp, #0]
 800365e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003662:	68f8      	ldr	r0, [r7, #12]
 8003664:	f000 fab8 	bl	8003bd8 <I2C_TransferConfig>
 8003668:	e00f      	b.n	800368a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800366e:	b29a      	uxth	r2, r3
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003678:	b2da      	uxtb	r2, r3
 800367a:	8979      	ldrh	r1, [r7, #10]
 800367c:	2300      	movs	r3, #0
 800367e:	9300      	str	r3, [sp, #0]
 8003680:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003684:	68f8      	ldr	r0, [r7, #12]
 8003686:	f000 faa7 	bl	8003bd8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800368e:	b29b      	uxth	r3, r3
 8003690:	2b00      	cmp	r3, #0
 8003692:	d19d      	bne.n	80035d0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003694:	697a      	ldr	r2, [r7, #20]
 8003696:	6a39      	ldr	r1, [r7, #32]
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	f000 f8ed 	bl	8003878 <I2C_WaitOnSTOPFlagUntilTimeout>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d001      	beq.n	80036a8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e01a      	b.n	80036de <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2220      	movs	r2, #32
 80036ae:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	6859      	ldr	r1, [r3, #4]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	4b0c      	ldr	r3, [pc, #48]	@ (80036ec <HAL_I2C_Master_Receive+0x1e8>)
 80036bc:	400b      	ands	r3, r1
 80036be:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2220      	movs	r2, #32
 80036c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80036d8:	2300      	movs	r3, #0
 80036da:	e000      	b.n	80036de <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80036dc:	2302      	movs	r3, #2
  }
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3718      	adds	r7, #24
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	80002400 	.word	0x80002400
 80036ec:	fe00e800 	.word	0xfe00e800

080036f0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	699b      	ldr	r3, [r3, #24]
 80036fe:	f003 0302 	and.w	r3, r3, #2
 8003702:	2b02      	cmp	r3, #2
 8003704:	d103      	bne.n	800370e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2200      	movs	r2, #0
 800370c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	699b      	ldr	r3, [r3, #24]
 8003714:	f003 0301 	and.w	r3, r3, #1
 8003718:	2b01      	cmp	r3, #1
 800371a:	d007      	beq.n	800372c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	699a      	ldr	r2, [r3, #24]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f042 0201 	orr.w	r2, r2, #1
 800372a:	619a      	str	r2, [r3, #24]
  }
}
 800372c:	bf00      	nop
 800372e:	370c      	adds	r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b084      	sub	sp, #16
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	60b9      	str	r1, [r7, #8]
 8003742:	603b      	str	r3, [r7, #0]
 8003744:	4613      	mov	r3, r2
 8003746:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003748:	e03b      	b.n	80037c2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800374a:	69ba      	ldr	r2, [r7, #24]
 800374c:	6839      	ldr	r1, [r7, #0]
 800374e:	68f8      	ldr	r0, [r7, #12]
 8003750:	f000 f962 	bl	8003a18 <I2C_IsErrorOccurred>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d001      	beq.n	800375e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e041      	b.n	80037e2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003764:	d02d      	beq.n	80037c2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003766:	f7ff f97f 	bl	8002a68 <HAL_GetTick>
 800376a:	4602      	mov	r2, r0
 800376c:	69bb      	ldr	r3, [r7, #24]
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	683a      	ldr	r2, [r7, #0]
 8003772:	429a      	cmp	r2, r3
 8003774:	d302      	bcc.n	800377c <I2C_WaitOnFlagUntilTimeout+0x44>
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d122      	bne.n	80037c2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	699a      	ldr	r2, [r3, #24]
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	4013      	ands	r3, r2
 8003786:	68ba      	ldr	r2, [r7, #8]
 8003788:	429a      	cmp	r2, r3
 800378a:	bf0c      	ite	eq
 800378c:	2301      	moveq	r3, #1
 800378e:	2300      	movne	r3, #0
 8003790:	b2db      	uxtb	r3, r3
 8003792:	461a      	mov	r2, r3
 8003794:	79fb      	ldrb	r3, [r7, #7]
 8003796:	429a      	cmp	r2, r3
 8003798:	d113      	bne.n	80037c2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800379e:	f043 0220 	orr.w	r2, r3, #32
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2220      	movs	r2, #32
 80037aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2200      	movs	r2, #0
 80037ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e00f      	b.n	80037e2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	699a      	ldr	r2, [r3, #24]
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	4013      	ands	r3, r2
 80037cc:	68ba      	ldr	r2, [r7, #8]
 80037ce:	429a      	cmp	r2, r3
 80037d0:	bf0c      	ite	eq
 80037d2:	2301      	moveq	r3, #1
 80037d4:	2300      	movne	r3, #0
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	461a      	mov	r2, r3
 80037da:	79fb      	ldrb	r3, [r7, #7]
 80037dc:	429a      	cmp	r2, r3
 80037de:	d0b4      	beq.n	800374a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3710      	adds	r7, #16
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}

080037ea <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80037ea:	b580      	push	{r7, lr}
 80037ec:	b084      	sub	sp, #16
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	60f8      	str	r0, [r7, #12]
 80037f2:	60b9      	str	r1, [r7, #8]
 80037f4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80037f6:	e033      	b.n	8003860 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	68b9      	ldr	r1, [r7, #8]
 80037fc:	68f8      	ldr	r0, [r7, #12]
 80037fe:	f000 f90b 	bl	8003a18 <I2C_IsErrorOccurred>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d001      	beq.n	800380c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e031      	b.n	8003870 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003812:	d025      	beq.n	8003860 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003814:	f7ff f928 	bl	8002a68 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	68ba      	ldr	r2, [r7, #8]
 8003820:	429a      	cmp	r2, r3
 8003822:	d302      	bcc.n	800382a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d11a      	bne.n	8003860 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	699b      	ldr	r3, [r3, #24]
 8003830:	f003 0302 	and.w	r3, r3, #2
 8003834:	2b02      	cmp	r3, #2
 8003836:	d013      	beq.n	8003860 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800383c:	f043 0220 	orr.w	r2, r3, #32
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2220      	movs	r2, #32
 8003848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e007      	b.n	8003870 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	699b      	ldr	r3, [r3, #24]
 8003866:	f003 0302 	and.w	r3, r3, #2
 800386a:	2b02      	cmp	r3, #2
 800386c:	d1c4      	bne.n	80037f8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800386e:	2300      	movs	r3, #0
}
 8003870:	4618      	mov	r0, r3
 8003872:	3710      	adds	r7, #16
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}

08003878 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	60b9      	str	r1, [r7, #8]
 8003882:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003884:	e02f      	b.n	80038e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	68b9      	ldr	r1, [r7, #8]
 800388a:	68f8      	ldr	r0, [r7, #12]
 800388c:	f000 f8c4 	bl	8003a18 <I2C_IsErrorOccurred>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d001      	beq.n	800389a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e02d      	b.n	80038f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800389a:	f7ff f8e5 	bl	8002a68 <HAL_GetTick>
 800389e:	4602      	mov	r2, r0
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	1ad3      	subs	r3, r2, r3
 80038a4:	68ba      	ldr	r2, [r7, #8]
 80038a6:	429a      	cmp	r2, r3
 80038a8:	d302      	bcc.n	80038b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d11a      	bne.n	80038e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	699b      	ldr	r3, [r3, #24]
 80038b6:	f003 0320 	and.w	r3, r3, #32
 80038ba:	2b20      	cmp	r3, #32
 80038bc:	d013      	beq.n	80038e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038c2:	f043 0220 	orr.w	r2, r3, #32
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2220      	movs	r2, #32
 80038ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2200      	movs	r2, #0
 80038d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e007      	b.n	80038f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	699b      	ldr	r3, [r3, #24]
 80038ec:	f003 0320 	and.w	r3, r3, #32
 80038f0:	2b20      	cmp	r3, #32
 80038f2:	d1c8      	bne.n	8003886 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
	...

08003900 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b086      	sub	sp, #24
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800390c:	2300      	movs	r3, #0
 800390e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003910:	e071      	b.n	80039f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003912:	687a      	ldr	r2, [r7, #4]
 8003914:	68b9      	ldr	r1, [r7, #8]
 8003916:	68f8      	ldr	r0, [r7, #12]
 8003918:	f000 f87e 	bl	8003a18 <I2C_IsErrorOccurred>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	699b      	ldr	r3, [r3, #24]
 800392c:	f003 0320 	and.w	r3, r3, #32
 8003930:	2b20      	cmp	r3, #32
 8003932:	d13b      	bne.n	80039ac <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8003934:	7dfb      	ldrb	r3, [r7, #23]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d138      	bne.n	80039ac <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	699b      	ldr	r3, [r3, #24]
 8003940:	f003 0304 	and.w	r3, r3, #4
 8003944:	2b04      	cmp	r3, #4
 8003946:	d105      	bne.n	8003954 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800394c:	2b00      	cmp	r3, #0
 800394e:	d001      	beq.n	8003954 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003950:	2300      	movs	r3, #0
 8003952:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	699b      	ldr	r3, [r3, #24]
 800395a:	f003 0310 	and.w	r3, r3, #16
 800395e:	2b10      	cmp	r3, #16
 8003960:	d121      	bne.n	80039a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2210      	movs	r2, #16
 8003968:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2204      	movs	r2, #4
 800396e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2220      	movs	r2, #32
 8003976:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	6859      	ldr	r1, [r3, #4]
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	4b24      	ldr	r3, [pc, #144]	@ (8003a14 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8003984:	400b      	ands	r3, r1
 8003986:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2220      	movs	r2, #32
 800398c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2200      	movs	r2, #0
 8003994:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2200      	movs	r2, #0
 800399c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	75fb      	strb	r3, [r7, #23]
 80039a4:	e002      	b.n	80039ac <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2200      	movs	r2, #0
 80039aa:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80039ac:	f7ff f85c 	bl	8002a68 <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	68ba      	ldr	r2, [r7, #8]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d302      	bcc.n	80039c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d119      	bne.n	80039f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80039c2:	7dfb      	ldrb	r3, [r7, #23]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d116      	bne.n	80039f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	699b      	ldr	r3, [r3, #24]
 80039ce:	f003 0304 	and.w	r3, r3, #4
 80039d2:	2b04      	cmp	r3, #4
 80039d4:	d00f      	beq.n	80039f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039da:	f043 0220 	orr.w	r2, r3, #32
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2220      	movs	r2, #32
 80039e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2200      	movs	r2, #0
 80039ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	699b      	ldr	r3, [r3, #24]
 80039fc:	f003 0304 	and.w	r3, r3, #4
 8003a00:	2b04      	cmp	r3, #4
 8003a02:	d002      	beq.n	8003a0a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8003a04:	7dfb      	ldrb	r3, [r7, #23]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d083      	beq.n	8003912 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8003a0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3718      	adds	r7, #24
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	fe00e800 	.word	0xfe00e800

08003a18 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b08a      	sub	sp, #40	@ 0x28
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	60f8      	str	r0, [r7, #12]
 8003a20:	60b9      	str	r1, [r7, #8]
 8003a22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a24:	2300      	movs	r3, #0
 8003a26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	699b      	ldr	r3, [r3, #24]
 8003a30:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003a32:	2300      	movs	r3, #0
 8003a34:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003a3a:	69bb      	ldr	r3, [r7, #24]
 8003a3c:	f003 0310 	and.w	r3, r3, #16
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d068      	beq.n	8003b16 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	2210      	movs	r2, #16
 8003a4a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003a4c:	e049      	b.n	8003ae2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a54:	d045      	beq.n	8003ae2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003a56:	f7ff f807 	bl	8002a68 <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	68ba      	ldr	r2, [r7, #8]
 8003a62:	429a      	cmp	r2, r3
 8003a64:	d302      	bcc.n	8003a6c <I2C_IsErrorOccurred+0x54>
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d13a      	bne.n	8003ae2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a76:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003a7e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	699b      	ldr	r3, [r3, #24]
 8003a86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a8e:	d121      	bne.n	8003ad4 <I2C_IsErrorOccurred+0xbc>
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a96:	d01d      	beq.n	8003ad4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003a98:	7cfb      	ldrb	r3, [r7, #19]
 8003a9a:	2b20      	cmp	r3, #32
 8003a9c:	d01a      	beq.n	8003ad4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	685a      	ldr	r2, [r3, #4]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003aac:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003aae:	f7fe ffdb 	bl	8002a68 <HAL_GetTick>
 8003ab2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ab4:	e00e      	b.n	8003ad4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003ab6:	f7fe ffd7 	bl	8002a68 <HAL_GetTick>
 8003aba:	4602      	mov	r2, r0
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	1ad3      	subs	r3, r2, r3
 8003ac0:	2b19      	cmp	r3, #25
 8003ac2:	d907      	bls.n	8003ad4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003ac4:	6a3b      	ldr	r3, [r7, #32]
 8003ac6:	f043 0320 	orr.w	r3, r3, #32
 8003aca:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003ad2:	e006      	b.n	8003ae2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	f003 0320 	and.w	r3, r3, #32
 8003ade:	2b20      	cmp	r3, #32
 8003ae0:	d1e9      	bne.n	8003ab6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	699b      	ldr	r3, [r3, #24]
 8003ae8:	f003 0320 	and.w	r3, r3, #32
 8003aec:	2b20      	cmp	r3, #32
 8003aee:	d003      	beq.n	8003af8 <I2C_IsErrorOccurred+0xe0>
 8003af0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d0aa      	beq.n	8003a4e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003af8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d103      	bne.n	8003b08 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2220      	movs	r2, #32
 8003b06:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003b08:	6a3b      	ldr	r3, [r7, #32]
 8003b0a:	f043 0304 	orr.w	r3, r3, #4
 8003b0e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	699b      	ldr	r3, [r3, #24]
 8003b1c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003b1e:	69bb      	ldr	r3, [r7, #24]
 8003b20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00b      	beq.n	8003b40 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003b28:	6a3b      	ldr	r3, [r7, #32]
 8003b2a:	f043 0301 	orr.w	r3, r3, #1
 8003b2e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b38:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00b      	beq.n	8003b62 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003b4a:	6a3b      	ldr	r3, [r7, #32]
 8003b4c:	f043 0308 	orr.w	r3, r3, #8
 8003b50:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b5a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003b62:	69bb      	ldr	r3, [r7, #24]
 8003b64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d00b      	beq.n	8003b84 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003b6c:	6a3b      	ldr	r3, [r7, #32]
 8003b6e:	f043 0302 	orr.w	r3, r3, #2
 8003b72:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b7c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003b84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d01c      	beq.n	8003bc6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003b8c:	68f8      	ldr	r0, [r7, #12]
 8003b8e:	f7ff fdaf 	bl	80036f0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	6859      	ldr	r1, [r3, #4]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	4b0d      	ldr	r3, [pc, #52]	@ (8003bd4 <I2C_IsErrorOccurred+0x1bc>)
 8003b9e:	400b      	ands	r3, r1
 8003ba0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ba6:	6a3b      	ldr	r3, [r7, #32]
 8003ba8:	431a      	orrs	r2, r3
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2220      	movs	r2, #32
 8003bb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003bc6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	3728      	adds	r7, #40	@ 0x28
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}
 8003bd2:	bf00      	nop
 8003bd4:	fe00e800 	.word	0xfe00e800

08003bd8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b087      	sub	sp, #28
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	607b      	str	r3, [r7, #4]
 8003be2:	460b      	mov	r3, r1
 8003be4:	817b      	strh	r3, [r7, #10]
 8003be6:	4613      	mov	r3, r2
 8003be8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003bea:	897b      	ldrh	r3, [r7, #10]
 8003bec:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003bf0:	7a7b      	ldrb	r3, [r7, #9]
 8003bf2:	041b      	lsls	r3, r3, #16
 8003bf4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003bf8:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003bfe:	6a3b      	ldr	r3, [r7, #32]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003c06:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	685a      	ldr	r2, [r3, #4]
 8003c0e:	6a3b      	ldr	r3, [r7, #32]
 8003c10:	0d5b      	lsrs	r3, r3, #21
 8003c12:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003c16:	4b08      	ldr	r3, [pc, #32]	@ (8003c38 <I2C_TransferConfig+0x60>)
 8003c18:	430b      	orrs	r3, r1
 8003c1a:	43db      	mvns	r3, r3
 8003c1c:	ea02 0103 	and.w	r1, r2, r3
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	697a      	ldr	r2, [r7, #20]
 8003c26:	430a      	orrs	r2, r1
 8003c28:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003c2a:	bf00      	nop
 8003c2c:	371c      	adds	r7, #28
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr
 8003c36:	bf00      	nop
 8003c38:	03ff63ff 	.word	0x03ff63ff

08003c3c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	2b20      	cmp	r3, #32
 8003c50:	d138      	bne.n	8003cc4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d101      	bne.n	8003c60 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003c5c:	2302      	movs	r3, #2
 8003c5e:	e032      	b.n	8003cc6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2224      	movs	r2, #36	@ 0x24
 8003c6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f022 0201 	bic.w	r2, r2, #1
 8003c7e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003c8e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	6819      	ldr	r1, [r3, #0]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	683a      	ldr	r2, [r7, #0]
 8003c9c:	430a      	orrs	r2, r1
 8003c9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f042 0201 	orr.w	r2, r2, #1
 8003cae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2220      	movs	r2, #32
 8003cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	e000      	b.n	8003cc6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003cc4:	2302      	movs	r3, #2
  }
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr

08003cd2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003cd2:	b480      	push	{r7}
 8003cd4:	b085      	sub	sp, #20
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
 8003cda:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	2b20      	cmp	r3, #32
 8003ce6:	d139      	bne.n	8003d5c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d101      	bne.n	8003cf6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003cf2:	2302      	movs	r3, #2
 8003cf4:	e033      	b.n	8003d5e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2224      	movs	r2, #36	@ 0x24
 8003d02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f022 0201 	bic.w	r2, r2, #1
 8003d14:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003d24:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	021b      	lsls	r3, r3, #8
 8003d2a:	68fa      	ldr	r2, [r7, #12]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	68fa      	ldr	r2, [r7, #12]
 8003d36:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f042 0201 	orr.w	r2, r2, #1
 8003d46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2220      	movs	r2, #32
 8003d4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	e000      	b.n	8003d5e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003d5c:	2302      	movs	r3, #2
  }
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3714      	adds	r7, #20
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr
	...

08003d6c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d70:	4b05      	ldr	r3, [pc, #20]	@ (8003d88 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a04      	ldr	r2, [pc, #16]	@ (8003d88 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003d76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d7a:	6013      	str	r3, [r2, #0]
}
 8003d7c:	bf00      	nop
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr
 8003d86:	bf00      	nop
 8003d88:	40007000 	.word	0x40007000

08003d8c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b082      	sub	sp, #8
 8003d90:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003d92:	2300      	movs	r3, #0
 8003d94:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003d96:	4b23      	ldr	r3, [pc, #140]	@ (8003e24 <HAL_PWREx_EnableOverDrive+0x98>)
 8003d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d9a:	4a22      	ldr	r2, [pc, #136]	@ (8003e24 <HAL_PWREx_EnableOverDrive+0x98>)
 8003d9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003da0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003da2:	4b20      	ldr	r3, [pc, #128]	@ (8003e24 <HAL_PWREx_EnableOverDrive+0x98>)
 8003da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003daa:	603b      	str	r3, [r7, #0]
 8003dac:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003dae:	4b1e      	ldr	r3, [pc, #120]	@ (8003e28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a1d      	ldr	r2, [pc, #116]	@ (8003e28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003db4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003db8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003dba:	f7fe fe55 	bl	8002a68 <HAL_GetTick>
 8003dbe:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003dc0:	e009      	b.n	8003dd6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003dc2:	f7fe fe51 	bl	8002a68 <HAL_GetTick>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	1ad3      	subs	r3, r2, r3
 8003dcc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003dd0:	d901      	bls.n	8003dd6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e022      	b.n	8003e1c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003dd6:	4b14      	ldr	r3, [pc, #80]	@ (8003e28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003de2:	d1ee      	bne.n	8003dc2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003de4:	4b10      	ldr	r3, [pc, #64]	@ (8003e28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a0f      	ldr	r2, [pc, #60]	@ (8003e28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003dea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003dee:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003df0:	f7fe fe3a 	bl	8002a68 <HAL_GetTick>
 8003df4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003df6:	e009      	b.n	8003e0c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003df8:	f7fe fe36 	bl	8002a68 <HAL_GetTick>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003e06:	d901      	bls.n	8003e0c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003e08:	2303      	movs	r3, #3
 8003e0a:	e007      	b.n	8003e1c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003e0c:	4b06      	ldr	r3, [pc, #24]	@ (8003e28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003e18:	d1ee      	bne.n	8003df8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003e1a:	2300      	movs	r3, #0
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3708      	adds	r7, #8
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}
 8003e24:	40023800 	.word	0x40023800
 8003e28:	40007000 	.word	0x40007000

08003e2c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b086      	sub	sp, #24
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003e34:	2300      	movs	r3, #0
 8003e36:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d101      	bne.n	8003e42 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e291      	b.n	8004366 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	f000 8087 	beq.w	8003f5e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e50:	4b96      	ldr	r3, [pc, #600]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	f003 030c 	and.w	r3, r3, #12
 8003e58:	2b04      	cmp	r3, #4
 8003e5a:	d00c      	beq.n	8003e76 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e5c:	4b93      	ldr	r3, [pc, #588]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	f003 030c 	and.w	r3, r3, #12
 8003e64:	2b08      	cmp	r3, #8
 8003e66:	d112      	bne.n	8003e8e <HAL_RCC_OscConfig+0x62>
 8003e68:	4b90      	ldr	r3, [pc, #576]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e70:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e74:	d10b      	bne.n	8003e8e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e76:	4b8d      	ldr	r3, [pc, #564]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d06c      	beq.n	8003f5c <HAL_RCC_OscConfig+0x130>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d168      	bne.n	8003f5c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e26b      	b.n	8004366 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e96:	d106      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x7a>
 8003e98:	4b84      	ldr	r3, [pc, #528]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a83      	ldr	r2, [pc, #524]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003e9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ea2:	6013      	str	r3, [r2, #0]
 8003ea4:	e02e      	b.n	8003f04 <HAL_RCC_OscConfig+0xd8>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d10c      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x9c>
 8003eae:	4b7f      	ldr	r3, [pc, #508]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a7e      	ldr	r2, [pc, #504]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003eb4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003eb8:	6013      	str	r3, [r2, #0]
 8003eba:	4b7c      	ldr	r3, [pc, #496]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a7b      	ldr	r2, [pc, #492]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003ec0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ec4:	6013      	str	r3, [r2, #0]
 8003ec6:	e01d      	b.n	8003f04 <HAL_RCC_OscConfig+0xd8>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ed0:	d10c      	bne.n	8003eec <HAL_RCC_OscConfig+0xc0>
 8003ed2:	4b76      	ldr	r3, [pc, #472]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a75      	ldr	r2, [pc, #468]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003ed8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003edc:	6013      	str	r3, [r2, #0]
 8003ede:	4b73      	ldr	r3, [pc, #460]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a72      	ldr	r2, [pc, #456]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003ee4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ee8:	6013      	str	r3, [r2, #0]
 8003eea:	e00b      	b.n	8003f04 <HAL_RCC_OscConfig+0xd8>
 8003eec:	4b6f      	ldr	r3, [pc, #444]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a6e      	ldr	r2, [pc, #440]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003ef2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ef6:	6013      	str	r3, [r2, #0]
 8003ef8:	4b6c      	ldr	r3, [pc, #432]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a6b      	ldr	r2, [pc, #428]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003efe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d013      	beq.n	8003f34 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f0c:	f7fe fdac 	bl	8002a68 <HAL_GetTick>
 8003f10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f12:	e008      	b.n	8003f26 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f14:	f7fe fda8 	bl	8002a68 <HAL_GetTick>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	2b64      	cmp	r3, #100	@ 0x64
 8003f20:	d901      	bls.n	8003f26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	e21f      	b.n	8004366 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f26:	4b61      	ldr	r3, [pc, #388]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d0f0      	beq.n	8003f14 <HAL_RCC_OscConfig+0xe8>
 8003f32:	e014      	b.n	8003f5e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f34:	f7fe fd98 	bl	8002a68 <HAL_GetTick>
 8003f38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f3a:	e008      	b.n	8003f4e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f3c:	f7fe fd94 	bl	8002a68 <HAL_GetTick>
 8003f40:	4602      	mov	r2, r0
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	2b64      	cmp	r3, #100	@ 0x64
 8003f48:	d901      	bls.n	8003f4e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	e20b      	b.n	8004366 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f4e:	4b57      	ldr	r3, [pc, #348]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d1f0      	bne.n	8003f3c <HAL_RCC_OscConfig+0x110>
 8003f5a:	e000      	b.n	8003f5e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0302 	and.w	r3, r3, #2
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d069      	beq.n	800403e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f6a:	4b50      	ldr	r3, [pc, #320]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f003 030c 	and.w	r3, r3, #12
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00b      	beq.n	8003f8e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f76:	4b4d      	ldr	r3, [pc, #308]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	f003 030c 	and.w	r3, r3, #12
 8003f7e:	2b08      	cmp	r3, #8
 8003f80:	d11c      	bne.n	8003fbc <HAL_RCC_OscConfig+0x190>
 8003f82:	4b4a      	ldr	r3, [pc, #296]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d116      	bne.n	8003fbc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f8e:	4b47      	ldr	r3, [pc, #284]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 0302 	and.w	r3, r3, #2
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d005      	beq.n	8003fa6 <HAL_RCC_OscConfig+0x17a>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	68db      	ldr	r3, [r3, #12]
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d001      	beq.n	8003fa6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e1df      	b.n	8004366 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fa6:	4b41      	ldr	r3, [pc, #260]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	691b      	ldr	r3, [r3, #16]
 8003fb2:	00db      	lsls	r3, r3, #3
 8003fb4:	493d      	ldr	r1, [pc, #244]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fba:	e040      	b.n	800403e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d023      	beq.n	800400c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fc4:	4b39      	ldr	r3, [pc, #228]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a38      	ldr	r2, [pc, #224]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003fca:	f043 0301 	orr.w	r3, r3, #1
 8003fce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fd0:	f7fe fd4a 	bl	8002a68 <HAL_GetTick>
 8003fd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fd6:	e008      	b.n	8003fea <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fd8:	f7fe fd46 	bl	8002a68 <HAL_GetTick>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	2b02      	cmp	r3, #2
 8003fe4:	d901      	bls.n	8003fea <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e1bd      	b.n	8004366 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fea:	4b30      	ldr	r3, [pc, #192]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 0302 	and.w	r3, r3, #2
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d0f0      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ff6:	4b2d      	ldr	r3, [pc, #180]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	691b      	ldr	r3, [r3, #16]
 8004002:	00db      	lsls	r3, r3, #3
 8004004:	4929      	ldr	r1, [pc, #164]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8004006:	4313      	orrs	r3, r2
 8004008:	600b      	str	r3, [r1, #0]
 800400a:	e018      	b.n	800403e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800400c:	4b27      	ldr	r3, [pc, #156]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a26      	ldr	r2, [pc, #152]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8004012:	f023 0301 	bic.w	r3, r3, #1
 8004016:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004018:	f7fe fd26 	bl	8002a68 <HAL_GetTick>
 800401c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800401e:	e008      	b.n	8004032 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004020:	f7fe fd22 	bl	8002a68 <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	2b02      	cmp	r3, #2
 800402c:	d901      	bls.n	8004032 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800402e:	2303      	movs	r3, #3
 8004030:	e199      	b.n	8004366 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004032:	4b1e      	ldr	r3, [pc, #120]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0302 	and.w	r3, r3, #2
 800403a:	2b00      	cmp	r3, #0
 800403c:	d1f0      	bne.n	8004020 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 0308 	and.w	r3, r3, #8
 8004046:	2b00      	cmp	r3, #0
 8004048:	d038      	beq.n	80040bc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	695b      	ldr	r3, [r3, #20]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d019      	beq.n	8004086 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004052:	4b16      	ldr	r3, [pc, #88]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8004054:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004056:	4a15      	ldr	r2, [pc, #84]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8004058:	f043 0301 	orr.w	r3, r3, #1
 800405c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800405e:	f7fe fd03 	bl	8002a68 <HAL_GetTick>
 8004062:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004064:	e008      	b.n	8004078 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004066:	f7fe fcff 	bl	8002a68 <HAL_GetTick>
 800406a:	4602      	mov	r2, r0
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	1ad3      	subs	r3, r2, r3
 8004070:	2b02      	cmp	r3, #2
 8004072:	d901      	bls.n	8004078 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004074:	2303      	movs	r3, #3
 8004076:	e176      	b.n	8004366 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004078:	4b0c      	ldr	r3, [pc, #48]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 800407a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800407c:	f003 0302 	and.w	r3, r3, #2
 8004080:	2b00      	cmp	r3, #0
 8004082:	d0f0      	beq.n	8004066 <HAL_RCC_OscConfig+0x23a>
 8004084:	e01a      	b.n	80040bc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004086:	4b09      	ldr	r3, [pc, #36]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 8004088:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800408a:	4a08      	ldr	r2, [pc, #32]	@ (80040ac <HAL_RCC_OscConfig+0x280>)
 800408c:	f023 0301 	bic.w	r3, r3, #1
 8004090:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004092:	f7fe fce9 	bl	8002a68 <HAL_GetTick>
 8004096:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004098:	e00a      	b.n	80040b0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800409a:	f7fe fce5 	bl	8002a68 <HAL_GetTick>
 800409e:	4602      	mov	r2, r0
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	d903      	bls.n	80040b0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e15c      	b.n	8004366 <HAL_RCC_OscConfig+0x53a>
 80040ac:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040b0:	4b91      	ldr	r3, [pc, #580]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 80040b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040b4:	f003 0302 	and.w	r3, r3, #2
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d1ee      	bne.n	800409a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 0304 	and.w	r3, r3, #4
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	f000 80a4 	beq.w	8004212 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040ca:	4b8b      	ldr	r3, [pc, #556]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 80040cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d10d      	bne.n	80040f2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80040d6:	4b88      	ldr	r3, [pc, #544]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 80040d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040da:	4a87      	ldr	r2, [pc, #540]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 80040dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80040e2:	4b85      	ldr	r3, [pc, #532]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 80040e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040ea:	60bb      	str	r3, [r7, #8]
 80040ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040ee:	2301      	movs	r3, #1
 80040f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040f2:	4b82      	ldr	r3, [pc, #520]	@ (80042fc <HAL_RCC_OscConfig+0x4d0>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d118      	bne.n	8004130 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80040fe:	4b7f      	ldr	r3, [pc, #508]	@ (80042fc <HAL_RCC_OscConfig+0x4d0>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a7e      	ldr	r2, [pc, #504]	@ (80042fc <HAL_RCC_OscConfig+0x4d0>)
 8004104:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004108:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800410a:	f7fe fcad 	bl	8002a68 <HAL_GetTick>
 800410e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004110:	e008      	b.n	8004124 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004112:	f7fe fca9 	bl	8002a68 <HAL_GetTick>
 8004116:	4602      	mov	r2, r0
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	2b64      	cmp	r3, #100	@ 0x64
 800411e:	d901      	bls.n	8004124 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004120:	2303      	movs	r3, #3
 8004122:	e120      	b.n	8004366 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004124:	4b75      	ldr	r3, [pc, #468]	@ (80042fc <HAL_RCC_OscConfig+0x4d0>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800412c:	2b00      	cmp	r3, #0
 800412e:	d0f0      	beq.n	8004112 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	2b01      	cmp	r3, #1
 8004136:	d106      	bne.n	8004146 <HAL_RCC_OscConfig+0x31a>
 8004138:	4b6f      	ldr	r3, [pc, #444]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 800413a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800413c:	4a6e      	ldr	r2, [pc, #440]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 800413e:	f043 0301 	orr.w	r3, r3, #1
 8004142:	6713      	str	r3, [r2, #112]	@ 0x70
 8004144:	e02d      	b.n	80041a2 <HAL_RCC_OscConfig+0x376>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d10c      	bne.n	8004168 <HAL_RCC_OscConfig+0x33c>
 800414e:	4b6a      	ldr	r3, [pc, #424]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 8004150:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004152:	4a69      	ldr	r2, [pc, #420]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 8004154:	f023 0301 	bic.w	r3, r3, #1
 8004158:	6713      	str	r3, [r2, #112]	@ 0x70
 800415a:	4b67      	ldr	r3, [pc, #412]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 800415c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800415e:	4a66      	ldr	r2, [pc, #408]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 8004160:	f023 0304 	bic.w	r3, r3, #4
 8004164:	6713      	str	r3, [r2, #112]	@ 0x70
 8004166:	e01c      	b.n	80041a2 <HAL_RCC_OscConfig+0x376>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	2b05      	cmp	r3, #5
 800416e:	d10c      	bne.n	800418a <HAL_RCC_OscConfig+0x35e>
 8004170:	4b61      	ldr	r3, [pc, #388]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 8004172:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004174:	4a60      	ldr	r2, [pc, #384]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 8004176:	f043 0304 	orr.w	r3, r3, #4
 800417a:	6713      	str	r3, [r2, #112]	@ 0x70
 800417c:	4b5e      	ldr	r3, [pc, #376]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 800417e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004180:	4a5d      	ldr	r2, [pc, #372]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 8004182:	f043 0301 	orr.w	r3, r3, #1
 8004186:	6713      	str	r3, [r2, #112]	@ 0x70
 8004188:	e00b      	b.n	80041a2 <HAL_RCC_OscConfig+0x376>
 800418a:	4b5b      	ldr	r3, [pc, #364]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 800418c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800418e:	4a5a      	ldr	r2, [pc, #360]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 8004190:	f023 0301 	bic.w	r3, r3, #1
 8004194:	6713      	str	r3, [r2, #112]	@ 0x70
 8004196:	4b58      	ldr	r3, [pc, #352]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 8004198:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800419a:	4a57      	ldr	r2, [pc, #348]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 800419c:	f023 0304 	bic.w	r3, r3, #4
 80041a0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d015      	beq.n	80041d6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041aa:	f7fe fc5d 	bl	8002a68 <HAL_GetTick>
 80041ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041b0:	e00a      	b.n	80041c8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041b2:	f7fe fc59 	bl	8002a68 <HAL_GetTick>
 80041b6:	4602      	mov	r2, r0
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	1ad3      	subs	r3, r2, r3
 80041bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d901      	bls.n	80041c8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	e0ce      	b.n	8004366 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041c8:	4b4b      	ldr	r3, [pc, #300]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 80041ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041cc:	f003 0302 	and.w	r3, r3, #2
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d0ee      	beq.n	80041b2 <HAL_RCC_OscConfig+0x386>
 80041d4:	e014      	b.n	8004200 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041d6:	f7fe fc47 	bl	8002a68 <HAL_GetTick>
 80041da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041dc:	e00a      	b.n	80041f4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041de:	f7fe fc43 	bl	8002a68 <HAL_GetTick>
 80041e2:	4602      	mov	r2, r0
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d901      	bls.n	80041f4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80041f0:	2303      	movs	r3, #3
 80041f2:	e0b8      	b.n	8004366 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041f4:	4b40      	ldr	r3, [pc, #256]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 80041f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041f8:	f003 0302 	and.w	r3, r3, #2
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d1ee      	bne.n	80041de <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004200:	7dfb      	ldrb	r3, [r7, #23]
 8004202:	2b01      	cmp	r3, #1
 8004204:	d105      	bne.n	8004212 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004206:	4b3c      	ldr	r3, [pc, #240]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 8004208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800420a:	4a3b      	ldr	r2, [pc, #236]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 800420c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004210:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	699b      	ldr	r3, [r3, #24]
 8004216:	2b00      	cmp	r3, #0
 8004218:	f000 80a4 	beq.w	8004364 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800421c:	4b36      	ldr	r3, [pc, #216]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	f003 030c 	and.w	r3, r3, #12
 8004224:	2b08      	cmp	r3, #8
 8004226:	d06b      	beq.n	8004300 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	699b      	ldr	r3, [r3, #24]
 800422c:	2b02      	cmp	r3, #2
 800422e:	d149      	bne.n	80042c4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004230:	4b31      	ldr	r3, [pc, #196]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a30      	ldr	r2, [pc, #192]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 8004236:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800423a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800423c:	f7fe fc14 	bl	8002a68 <HAL_GetTick>
 8004240:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004242:	e008      	b.n	8004256 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004244:	f7fe fc10 	bl	8002a68 <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	2b02      	cmp	r3, #2
 8004250:	d901      	bls.n	8004256 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	e087      	b.n	8004366 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004256:	4b28      	ldr	r3, [pc, #160]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d1f0      	bne.n	8004244 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	69da      	ldr	r2, [r3, #28]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6a1b      	ldr	r3, [r3, #32]
 800426a:	431a      	orrs	r2, r3
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004270:	019b      	lsls	r3, r3, #6
 8004272:	431a      	orrs	r2, r3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004278:	085b      	lsrs	r3, r3, #1
 800427a:	3b01      	subs	r3, #1
 800427c:	041b      	lsls	r3, r3, #16
 800427e:	431a      	orrs	r2, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004284:	061b      	lsls	r3, r3, #24
 8004286:	4313      	orrs	r3, r2
 8004288:	4a1b      	ldr	r2, [pc, #108]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 800428a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800428e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004290:	4b19      	ldr	r3, [pc, #100]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a18      	ldr	r2, [pc, #96]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 8004296:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800429a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800429c:	f7fe fbe4 	bl	8002a68 <HAL_GetTick>
 80042a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042a2:	e008      	b.n	80042b6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042a4:	f7fe fbe0 	bl	8002a68 <HAL_GetTick>
 80042a8:	4602      	mov	r2, r0
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	1ad3      	subs	r3, r2, r3
 80042ae:	2b02      	cmp	r3, #2
 80042b0:	d901      	bls.n	80042b6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80042b2:	2303      	movs	r3, #3
 80042b4:	e057      	b.n	8004366 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042b6:	4b10      	ldr	r3, [pc, #64]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d0f0      	beq.n	80042a4 <HAL_RCC_OscConfig+0x478>
 80042c2:	e04f      	b.n	8004364 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042c4:	4b0c      	ldr	r3, [pc, #48]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a0b      	ldr	r2, [pc, #44]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 80042ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80042ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042d0:	f7fe fbca 	bl	8002a68 <HAL_GetTick>
 80042d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042d6:	e008      	b.n	80042ea <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042d8:	f7fe fbc6 	bl	8002a68 <HAL_GetTick>
 80042dc:	4602      	mov	r2, r0
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d901      	bls.n	80042ea <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80042e6:	2303      	movs	r3, #3
 80042e8:	e03d      	b.n	8004366 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042ea:	4b03      	ldr	r3, [pc, #12]	@ (80042f8 <HAL_RCC_OscConfig+0x4cc>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d1f0      	bne.n	80042d8 <HAL_RCC_OscConfig+0x4ac>
 80042f6:	e035      	b.n	8004364 <HAL_RCC_OscConfig+0x538>
 80042f8:	40023800 	.word	0x40023800
 80042fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004300:	4b1b      	ldr	r3, [pc, #108]	@ (8004370 <HAL_RCC_OscConfig+0x544>)
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	699b      	ldr	r3, [r3, #24]
 800430a:	2b01      	cmp	r3, #1
 800430c:	d028      	beq.n	8004360 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004318:	429a      	cmp	r2, r3
 800431a:	d121      	bne.n	8004360 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004326:	429a      	cmp	r2, r3
 8004328:	d11a      	bne.n	8004360 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800432a:	68fa      	ldr	r2, [r7, #12]
 800432c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004330:	4013      	ands	r3, r2
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004336:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004338:	4293      	cmp	r3, r2
 800433a:	d111      	bne.n	8004360 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004346:	085b      	lsrs	r3, r3, #1
 8004348:	3b01      	subs	r3, #1
 800434a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800434c:	429a      	cmp	r2, r3
 800434e:	d107      	bne.n	8004360 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800435a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800435c:	429a      	cmp	r2, r3
 800435e:	d001      	beq.n	8004364 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e000      	b.n	8004366 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004364:	2300      	movs	r3, #0
}
 8004366:	4618      	mov	r0, r3
 8004368:	3718      	adds	r7, #24
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
 800436e:	bf00      	nop
 8004370:	40023800 	.word	0x40023800

08004374 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800437e:	2300      	movs	r3, #0
 8004380:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d101      	bne.n	800438c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	e0d0      	b.n	800452e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800438c:	4b6a      	ldr	r3, [pc, #424]	@ (8004538 <HAL_RCC_ClockConfig+0x1c4>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 030f 	and.w	r3, r3, #15
 8004394:	683a      	ldr	r2, [r7, #0]
 8004396:	429a      	cmp	r2, r3
 8004398:	d910      	bls.n	80043bc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800439a:	4b67      	ldr	r3, [pc, #412]	@ (8004538 <HAL_RCC_ClockConfig+0x1c4>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f023 020f 	bic.w	r2, r3, #15
 80043a2:	4965      	ldr	r1, [pc, #404]	@ (8004538 <HAL_RCC_ClockConfig+0x1c4>)
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	4313      	orrs	r3, r2
 80043a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043aa:	4b63      	ldr	r3, [pc, #396]	@ (8004538 <HAL_RCC_ClockConfig+0x1c4>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 030f 	and.w	r3, r3, #15
 80043b2:	683a      	ldr	r2, [r7, #0]
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d001      	beq.n	80043bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e0b8      	b.n	800452e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 0302 	and.w	r3, r3, #2
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d020      	beq.n	800440a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f003 0304 	and.w	r3, r3, #4
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d005      	beq.n	80043e0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80043d4:	4b59      	ldr	r3, [pc, #356]	@ (800453c <HAL_RCC_ClockConfig+0x1c8>)
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	4a58      	ldr	r2, [pc, #352]	@ (800453c <HAL_RCC_ClockConfig+0x1c8>)
 80043da:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80043de:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 0308 	and.w	r3, r3, #8
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d005      	beq.n	80043f8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80043ec:	4b53      	ldr	r3, [pc, #332]	@ (800453c <HAL_RCC_ClockConfig+0x1c8>)
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	4a52      	ldr	r2, [pc, #328]	@ (800453c <HAL_RCC_ClockConfig+0x1c8>)
 80043f2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80043f6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043f8:	4b50      	ldr	r3, [pc, #320]	@ (800453c <HAL_RCC_ClockConfig+0x1c8>)
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	494d      	ldr	r1, [pc, #308]	@ (800453c <HAL_RCC_ClockConfig+0x1c8>)
 8004406:	4313      	orrs	r3, r2
 8004408:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0301 	and.w	r3, r3, #1
 8004412:	2b00      	cmp	r3, #0
 8004414:	d040      	beq.n	8004498 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	2b01      	cmp	r3, #1
 800441c:	d107      	bne.n	800442e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800441e:	4b47      	ldr	r3, [pc, #284]	@ (800453c <HAL_RCC_ClockConfig+0x1c8>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d115      	bne.n	8004456 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e07f      	b.n	800452e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	2b02      	cmp	r3, #2
 8004434:	d107      	bne.n	8004446 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004436:	4b41      	ldr	r3, [pc, #260]	@ (800453c <HAL_RCC_ClockConfig+0x1c8>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800443e:	2b00      	cmp	r3, #0
 8004440:	d109      	bne.n	8004456 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e073      	b.n	800452e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004446:	4b3d      	ldr	r3, [pc, #244]	@ (800453c <HAL_RCC_ClockConfig+0x1c8>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 0302 	and.w	r3, r3, #2
 800444e:	2b00      	cmp	r3, #0
 8004450:	d101      	bne.n	8004456 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	e06b      	b.n	800452e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004456:	4b39      	ldr	r3, [pc, #228]	@ (800453c <HAL_RCC_ClockConfig+0x1c8>)
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	f023 0203 	bic.w	r2, r3, #3
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	4936      	ldr	r1, [pc, #216]	@ (800453c <HAL_RCC_ClockConfig+0x1c8>)
 8004464:	4313      	orrs	r3, r2
 8004466:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004468:	f7fe fafe 	bl	8002a68 <HAL_GetTick>
 800446c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800446e:	e00a      	b.n	8004486 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004470:	f7fe fafa 	bl	8002a68 <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800447e:	4293      	cmp	r3, r2
 8004480:	d901      	bls.n	8004486 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e053      	b.n	800452e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004486:	4b2d      	ldr	r3, [pc, #180]	@ (800453c <HAL_RCC_ClockConfig+0x1c8>)
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	f003 020c 	and.w	r2, r3, #12
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	429a      	cmp	r2, r3
 8004496:	d1eb      	bne.n	8004470 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004498:	4b27      	ldr	r3, [pc, #156]	@ (8004538 <HAL_RCC_ClockConfig+0x1c4>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 030f 	and.w	r3, r3, #15
 80044a0:	683a      	ldr	r2, [r7, #0]
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d210      	bcs.n	80044c8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044a6:	4b24      	ldr	r3, [pc, #144]	@ (8004538 <HAL_RCC_ClockConfig+0x1c4>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f023 020f 	bic.w	r2, r3, #15
 80044ae:	4922      	ldr	r1, [pc, #136]	@ (8004538 <HAL_RCC_ClockConfig+0x1c4>)
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044b6:	4b20      	ldr	r3, [pc, #128]	@ (8004538 <HAL_RCC_ClockConfig+0x1c4>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 030f 	and.w	r3, r3, #15
 80044be:	683a      	ldr	r2, [r7, #0]
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d001      	beq.n	80044c8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e032      	b.n	800452e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f003 0304 	and.w	r3, r3, #4
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d008      	beq.n	80044e6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044d4:	4b19      	ldr	r3, [pc, #100]	@ (800453c <HAL_RCC_ClockConfig+0x1c8>)
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	4916      	ldr	r1, [pc, #88]	@ (800453c <HAL_RCC_ClockConfig+0x1c8>)
 80044e2:	4313      	orrs	r3, r2
 80044e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0308 	and.w	r3, r3, #8
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d009      	beq.n	8004506 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80044f2:	4b12      	ldr	r3, [pc, #72]	@ (800453c <HAL_RCC_ClockConfig+0x1c8>)
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	691b      	ldr	r3, [r3, #16]
 80044fe:	00db      	lsls	r3, r3, #3
 8004500:	490e      	ldr	r1, [pc, #56]	@ (800453c <HAL_RCC_ClockConfig+0x1c8>)
 8004502:	4313      	orrs	r3, r2
 8004504:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004506:	f000 f821 	bl	800454c <HAL_RCC_GetSysClockFreq>
 800450a:	4602      	mov	r2, r0
 800450c:	4b0b      	ldr	r3, [pc, #44]	@ (800453c <HAL_RCC_ClockConfig+0x1c8>)
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	091b      	lsrs	r3, r3, #4
 8004512:	f003 030f 	and.w	r3, r3, #15
 8004516:	490a      	ldr	r1, [pc, #40]	@ (8004540 <HAL_RCC_ClockConfig+0x1cc>)
 8004518:	5ccb      	ldrb	r3, [r1, r3]
 800451a:	fa22 f303 	lsr.w	r3, r2, r3
 800451e:	4a09      	ldr	r2, [pc, #36]	@ (8004544 <HAL_RCC_ClockConfig+0x1d0>)
 8004520:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004522:	4b09      	ldr	r3, [pc, #36]	@ (8004548 <HAL_RCC_ClockConfig+0x1d4>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4618      	mov	r0, r3
 8004528:	f7fe fa5a 	bl	80029e0 <HAL_InitTick>

  return HAL_OK;
 800452c:	2300      	movs	r3, #0
}
 800452e:	4618      	mov	r0, r3
 8004530:	3710      	adds	r7, #16
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
 8004536:	bf00      	nop
 8004538:	40023c00 	.word	0x40023c00
 800453c:	40023800 	.word	0x40023800
 8004540:	0800a500 	.word	0x0800a500
 8004544:	20000040 	.word	0x20000040
 8004548:	20000044 	.word	0x20000044

0800454c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800454c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004550:	b094      	sub	sp, #80	@ 0x50
 8004552:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004554:	2300      	movs	r3, #0
 8004556:	647b      	str	r3, [r7, #68]	@ 0x44
 8004558:	2300      	movs	r3, #0
 800455a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800455c:	2300      	movs	r3, #0
 800455e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8004560:	2300      	movs	r3, #0
 8004562:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004564:	4b79      	ldr	r3, [pc, #484]	@ (800474c <HAL_RCC_GetSysClockFreq+0x200>)
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	f003 030c 	and.w	r3, r3, #12
 800456c:	2b08      	cmp	r3, #8
 800456e:	d00d      	beq.n	800458c <HAL_RCC_GetSysClockFreq+0x40>
 8004570:	2b08      	cmp	r3, #8
 8004572:	f200 80e1 	bhi.w	8004738 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004576:	2b00      	cmp	r3, #0
 8004578:	d002      	beq.n	8004580 <HAL_RCC_GetSysClockFreq+0x34>
 800457a:	2b04      	cmp	r3, #4
 800457c:	d003      	beq.n	8004586 <HAL_RCC_GetSysClockFreq+0x3a>
 800457e:	e0db      	b.n	8004738 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004580:	4b73      	ldr	r3, [pc, #460]	@ (8004750 <HAL_RCC_GetSysClockFreq+0x204>)
 8004582:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004584:	e0db      	b.n	800473e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004586:	4b73      	ldr	r3, [pc, #460]	@ (8004754 <HAL_RCC_GetSysClockFreq+0x208>)
 8004588:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800458a:	e0d8      	b.n	800473e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800458c:	4b6f      	ldr	r3, [pc, #444]	@ (800474c <HAL_RCC_GetSysClockFreq+0x200>)
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004594:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004596:	4b6d      	ldr	r3, [pc, #436]	@ (800474c <HAL_RCC_GetSysClockFreq+0x200>)
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d063      	beq.n	800466a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045a2:	4b6a      	ldr	r3, [pc, #424]	@ (800474c <HAL_RCC_GetSysClockFreq+0x200>)
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	099b      	lsrs	r3, r3, #6
 80045a8:	2200      	movs	r2, #0
 80045aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80045ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80045ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80045b6:	2300      	movs	r3, #0
 80045b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80045ba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80045be:	4622      	mov	r2, r4
 80045c0:	462b      	mov	r3, r5
 80045c2:	f04f 0000 	mov.w	r0, #0
 80045c6:	f04f 0100 	mov.w	r1, #0
 80045ca:	0159      	lsls	r1, r3, #5
 80045cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80045d0:	0150      	lsls	r0, r2, #5
 80045d2:	4602      	mov	r2, r0
 80045d4:	460b      	mov	r3, r1
 80045d6:	4621      	mov	r1, r4
 80045d8:	1a51      	subs	r1, r2, r1
 80045da:	6139      	str	r1, [r7, #16]
 80045dc:	4629      	mov	r1, r5
 80045de:	eb63 0301 	sbc.w	r3, r3, r1
 80045e2:	617b      	str	r3, [r7, #20]
 80045e4:	f04f 0200 	mov.w	r2, #0
 80045e8:	f04f 0300 	mov.w	r3, #0
 80045ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80045f0:	4659      	mov	r1, fp
 80045f2:	018b      	lsls	r3, r1, #6
 80045f4:	4651      	mov	r1, sl
 80045f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80045fa:	4651      	mov	r1, sl
 80045fc:	018a      	lsls	r2, r1, #6
 80045fe:	4651      	mov	r1, sl
 8004600:	ebb2 0801 	subs.w	r8, r2, r1
 8004604:	4659      	mov	r1, fp
 8004606:	eb63 0901 	sbc.w	r9, r3, r1
 800460a:	f04f 0200 	mov.w	r2, #0
 800460e:	f04f 0300 	mov.w	r3, #0
 8004612:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004616:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800461a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800461e:	4690      	mov	r8, r2
 8004620:	4699      	mov	r9, r3
 8004622:	4623      	mov	r3, r4
 8004624:	eb18 0303 	adds.w	r3, r8, r3
 8004628:	60bb      	str	r3, [r7, #8]
 800462a:	462b      	mov	r3, r5
 800462c:	eb49 0303 	adc.w	r3, r9, r3
 8004630:	60fb      	str	r3, [r7, #12]
 8004632:	f04f 0200 	mov.w	r2, #0
 8004636:	f04f 0300 	mov.w	r3, #0
 800463a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800463e:	4629      	mov	r1, r5
 8004640:	024b      	lsls	r3, r1, #9
 8004642:	4621      	mov	r1, r4
 8004644:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004648:	4621      	mov	r1, r4
 800464a:	024a      	lsls	r2, r1, #9
 800464c:	4610      	mov	r0, r2
 800464e:	4619      	mov	r1, r3
 8004650:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004652:	2200      	movs	r2, #0
 8004654:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004656:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004658:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800465c:	f7fc fac4 	bl	8000be8 <__aeabi_uldivmod>
 8004660:	4602      	mov	r2, r0
 8004662:	460b      	mov	r3, r1
 8004664:	4613      	mov	r3, r2
 8004666:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004668:	e058      	b.n	800471c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800466a:	4b38      	ldr	r3, [pc, #224]	@ (800474c <HAL_RCC_GetSysClockFreq+0x200>)
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	099b      	lsrs	r3, r3, #6
 8004670:	2200      	movs	r2, #0
 8004672:	4618      	mov	r0, r3
 8004674:	4611      	mov	r1, r2
 8004676:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800467a:	623b      	str	r3, [r7, #32]
 800467c:	2300      	movs	r3, #0
 800467e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004680:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004684:	4642      	mov	r2, r8
 8004686:	464b      	mov	r3, r9
 8004688:	f04f 0000 	mov.w	r0, #0
 800468c:	f04f 0100 	mov.w	r1, #0
 8004690:	0159      	lsls	r1, r3, #5
 8004692:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004696:	0150      	lsls	r0, r2, #5
 8004698:	4602      	mov	r2, r0
 800469a:	460b      	mov	r3, r1
 800469c:	4641      	mov	r1, r8
 800469e:	ebb2 0a01 	subs.w	sl, r2, r1
 80046a2:	4649      	mov	r1, r9
 80046a4:	eb63 0b01 	sbc.w	fp, r3, r1
 80046a8:	f04f 0200 	mov.w	r2, #0
 80046ac:	f04f 0300 	mov.w	r3, #0
 80046b0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80046b4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80046b8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80046bc:	ebb2 040a 	subs.w	r4, r2, sl
 80046c0:	eb63 050b 	sbc.w	r5, r3, fp
 80046c4:	f04f 0200 	mov.w	r2, #0
 80046c8:	f04f 0300 	mov.w	r3, #0
 80046cc:	00eb      	lsls	r3, r5, #3
 80046ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80046d2:	00e2      	lsls	r2, r4, #3
 80046d4:	4614      	mov	r4, r2
 80046d6:	461d      	mov	r5, r3
 80046d8:	4643      	mov	r3, r8
 80046da:	18e3      	adds	r3, r4, r3
 80046dc:	603b      	str	r3, [r7, #0]
 80046de:	464b      	mov	r3, r9
 80046e0:	eb45 0303 	adc.w	r3, r5, r3
 80046e4:	607b      	str	r3, [r7, #4]
 80046e6:	f04f 0200 	mov.w	r2, #0
 80046ea:	f04f 0300 	mov.w	r3, #0
 80046ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80046f2:	4629      	mov	r1, r5
 80046f4:	028b      	lsls	r3, r1, #10
 80046f6:	4621      	mov	r1, r4
 80046f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80046fc:	4621      	mov	r1, r4
 80046fe:	028a      	lsls	r2, r1, #10
 8004700:	4610      	mov	r0, r2
 8004702:	4619      	mov	r1, r3
 8004704:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004706:	2200      	movs	r2, #0
 8004708:	61bb      	str	r3, [r7, #24]
 800470a:	61fa      	str	r2, [r7, #28]
 800470c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004710:	f7fc fa6a 	bl	8000be8 <__aeabi_uldivmod>
 8004714:	4602      	mov	r2, r0
 8004716:	460b      	mov	r3, r1
 8004718:	4613      	mov	r3, r2
 800471a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800471c:	4b0b      	ldr	r3, [pc, #44]	@ (800474c <HAL_RCC_GetSysClockFreq+0x200>)
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	0c1b      	lsrs	r3, r3, #16
 8004722:	f003 0303 	and.w	r3, r3, #3
 8004726:	3301      	adds	r3, #1
 8004728:	005b      	lsls	r3, r3, #1
 800472a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800472c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800472e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004730:	fbb2 f3f3 	udiv	r3, r2, r3
 8004734:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004736:	e002      	b.n	800473e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004738:	4b05      	ldr	r3, [pc, #20]	@ (8004750 <HAL_RCC_GetSysClockFreq+0x204>)
 800473a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800473c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800473e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004740:	4618      	mov	r0, r3
 8004742:	3750      	adds	r7, #80	@ 0x50
 8004744:	46bd      	mov	sp, r7
 8004746:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800474a:	bf00      	nop
 800474c:	40023800 	.word	0x40023800
 8004750:	00f42400 	.word	0x00f42400
 8004754:	007a1200 	.word	0x007a1200

08004758 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004758:	b480      	push	{r7}
 800475a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800475c:	4b03      	ldr	r3, [pc, #12]	@ (800476c <HAL_RCC_GetHCLKFreq+0x14>)
 800475e:	681b      	ldr	r3, [r3, #0]
}
 8004760:	4618      	mov	r0, r3
 8004762:	46bd      	mov	sp, r7
 8004764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004768:	4770      	bx	lr
 800476a:	bf00      	nop
 800476c:	20000040 	.word	0x20000040

08004770 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004774:	f7ff fff0 	bl	8004758 <HAL_RCC_GetHCLKFreq>
 8004778:	4602      	mov	r2, r0
 800477a:	4b05      	ldr	r3, [pc, #20]	@ (8004790 <HAL_RCC_GetPCLK1Freq+0x20>)
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	0a9b      	lsrs	r3, r3, #10
 8004780:	f003 0307 	and.w	r3, r3, #7
 8004784:	4903      	ldr	r1, [pc, #12]	@ (8004794 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004786:	5ccb      	ldrb	r3, [r1, r3]
 8004788:	fa22 f303 	lsr.w	r3, r2, r3
}
 800478c:	4618      	mov	r0, r3
 800478e:	bd80      	pop	{r7, pc}
 8004790:	40023800 	.word	0x40023800
 8004794:	0800a510 	.word	0x0800a510

08004798 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800479c:	f7ff ffdc 	bl	8004758 <HAL_RCC_GetHCLKFreq>
 80047a0:	4602      	mov	r2, r0
 80047a2:	4b05      	ldr	r3, [pc, #20]	@ (80047b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	0b5b      	lsrs	r3, r3, #13
 80047a8:	f003 0307 	and.w	r3, r3, #7
 80047ac:	4903      	ldr	r1, [pc, #12]	@ (80047bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80047ae:	5ccb      	ldrb	r3, [r1, r3]
 80047b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	bd80      	pop	{r7, pc}
 80047b8:	40023800 	.word	0x40023800
 80047bc:	0800a510 	.word	0x0800a510

080047c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b088      	sub	sp, #32
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80047c8:	2300      	movs	r3, #0
 80047ca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80047cc:	2300      	movs	r3, #0
 80047ce:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80047d0:	2300      	movs	r3, #0
 80047d2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80047d4:	2300      	movs	r3, #0
 80047d6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80047d8:	2300      	movs	r3, #0
 80047da:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 0301 	and.w	r3, r3, #1
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d012      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80047e8:	4b69      	ldr	r3, [pc, #420]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	4a68      	ldr	r2, [pc, #416]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047ee:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80047f2:	6093      	str	r3, [r2, #8]
 80047f4:	4b66      	ldr	r3, [pc, #408]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047f6:	689a      	ldr	r2, [r3, #8]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047fc:	4964      	ldr	r1, [pc, #400]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047fe:	4313      	orrs	r3, r2
 8004800:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800480a:	2301      	movs	r3, #1
 800480c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d017      	beq.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800481a:	4b5d      	ldr	r3, [pc, #372]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800481c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004820:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004828:	4959      	ldr	r1, [pc, #356]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800482a:	4313      	orrs	r3, r2
 800482c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004834:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004838:	d101      	bne.n	800483e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800483a:	2301      	movs	r3, #1
 800483c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004842:	2b00      	cmp	r3, #0
 8004844:	d101      	bne.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004846:	2301      	movs	r3, #1
 8004848:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d017      	beq.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004856:	4b4e      	ldr	r3, [pc, #312]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004858:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800485c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004864:	494a      	ldr	r1, [pc, #296]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004866:	4313      	orrs	r3, r2
 8004868:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004870:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004874:	d101      	bne.n	800487a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004876:	2301      	movs	r3, #1
 8004878:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800487e:	2b00      	cmp	r3, #0
 8004880:	d101      	bne.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004882:	2301      	movs	r3, #1
 8004884:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d001      	beq.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004892:	2301      	movs	r3, #1
 8004894:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 0320 	and.w	r3, r3, #32
 800489e:	2b00      	cmp	r3, #0
 80048a0:	f000 808b 	beq.w	80049ba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80048a4:	4b3a      	ldr	r3, [pc, #232]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a8:	4a39      	ldr	r2, [pc, #228]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80048b0:	4b37      	ldr	r3, [pc, #220]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048b8:	60bb      	str	r3, [r7, #8]
 80048ba:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80048bc:	4b35      	ldr	r3, [pc, #212]	@ (8004994 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a34      	ldr	r2, [pc, #208]	@ (8004994 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80048c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048c8:	f7fe f8ce 	bl	8002a68 <HAL_GetTick>
 80048cc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80048ce:	e008      	b.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048d0:	f7fe f8ca 	bl	8002a68 <HAL_GetTick>
 80048d4:	4602      	mov	r2, r0
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	1ad3      	subs	r3, r2, r3
 80048da:	2b64      	cmp	r3, #100	@ 0x64
 80048dc:	d901      	bls.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80048de:	2303      	movs	r3, #3
 80048e0:	e357      	b.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80048e2:	4b2c      	ldr	r3, [pc, #176]	@ (8004994 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d0f0      	beq.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80048ee:	4b28      	ldr	r3, [pc, #160]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048f6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d035      	beq.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004902:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004906:	693a      	ldr	r2, [r7, #16]
 8004908:	429a      	cmp	r2, r3
 800490a:	d02e      	beq.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800490c:	4b20      	ldr	r3, [pc, #128]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800490e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004910:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004914:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004916:	4b1e      	ldr	r3, [pc, #120]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004918:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800491a:	4a1d      	ldr	r2, [pc, #116]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800491c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004920:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004922:	4b1b      	ldr	r3, [pc, #108]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004924:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004926:	4a1a      	ldr	r2, [pc, #104]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004928:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800492c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800492e:	4a18      	ldr	r2, [pc, #96]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004934:	4b16      	ldr	r3, [pc, #88]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004936:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004938:	f003 0301 	and.w	r3, r3, #1
 800493c:	2b01      	cmp	r3, #1
 800493e:	d114      	bne.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004940:	f7fe f892 	bl	8002a68 <HAL_GetTick>
 8004944:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004946:	e00a      	b.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004948:	f7fe f88e 	bl	8002a68 <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004956:	4293      	cmp	r3, r2
 8004958:	d901      	bls.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e319      	b.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800495e:	4b0c      	ldr	r3, [pc, #48]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004960:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004962:	f003 0302 	and.w	r3, r3, #2
 8004966:	2b00      	cmp	r3, #0
 8004968:	d0ee      	beq.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800496e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004972:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004976:	d111      	bne.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004978:	4b05      	ldr	r3, [pc, #20]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004984:	4b04      	ldr	r3, [pc, #16]	@ (8004998 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004986:	400b      	ands	r3, r1
 8004988:	4901      	ldr	r1, [pc, #4]	@ (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800498a:	4313      	orrs	r3, r2
 800498c:	608b      	str	r3, [r1, #8]
 800498e:	e00b      	b.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004990:	40023800 	.word	0x40023800
 8004994:	40007000 	.word	0x40007000
 8004998:	0ffffcff 	.word	0x0ffffcff
 800499c:	4baa      	ldr	r3, [pc, #680]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	4aa9      	ldr	r2, [pc, #676]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049a2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80049a6:	6093      	str	r3, [r2, #8]
 80049a8:	4ba7      	ldr	r3, [pc, #668]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049aa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049b4:	49a4      	ldr	r1, [pc, #656]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049b6:	4313      	orrs	r3, r2
 80049b8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f003 0310 	and.w	r3, r3, #16
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d010      	beq.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80049c6:	4ba0      	ldr	r3, [pc, #640]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80049cc:	4a9e      	ldr	r2, [pc, #632]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80049d2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80049d6:	4b9c      	ldr	r3, [pc, #624]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049d8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e0:	4999      	ldr	r1, [pc, #612]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049e2:	4313      	orrs	r3, r2
 80049e4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d00a      	beq.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80049f4:	4b94      	ldr	r3, [pc, #592]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049fa:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a02:	4991      	ldr	r1, [pc, #580]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a04:	4313      	orrs	r3, r2
 8004a06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d00a      	beq.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a16:	4b8c      	ldr	r3, [pc, #560]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a1c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a24:	4988      	ldr	r1, [pc, #544]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a26:	4313      	orrs	r3, r2
 8004a28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d00a      	beq.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a38:	4b83      	ldr	r3, [pc, #524]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a46:	4980      	ldr	r1, [pc, #512]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d00a      	beq.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a5a:	4b7b      	ldr	r3, [pc, #492]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a60:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a68:	4977      	ldr	r1, [pc, #476]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d00a      	beq.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004a7c:	4b72      	ldr	r3, [pc, #456]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a82:	f023 0203 	bic.w	r2, r3, #3
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a8a:	496f      	ldr	r1, [pc, #444]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d00a      	beq.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004a9e:	4b6a      	ldr	r3, [pc, #424]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aa4:	f023 020c 	bic.w	r2, r3, #12
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004aac:	4966      	ldr	r1, [pc, #408]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d00a      	beq.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004ac0:	4b61      	ldr	r3, [pc, #388]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ac6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ace:	495e      	ldr	r1, [pc, #376]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d00a      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004ae2:	4b59      	ldr	r3, [pc, #356]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ae8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004af0:	4955      	ldr	r1, [pc, #340]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004af2:	4313      	orrs	r3, r2
 8004af4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d00a      	beq.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004b04:	4b50      	ldr	r3, [pc, #320]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b0a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b12:	494d      	ldr	r1, [pc, #308]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b14:	4313      	orrs	r3, r2
 8004b16:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d00a      	beq.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004b26:	4b48      	ldr	r3, [pc, #288]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b2c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b34:	4944      	ldr	r1, [pc, #272]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b36:	4313      	orrs	r3, r2
 8004b38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d00a      	beq.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004b48:	4b3f      	ldr	r3, [pc, #252]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b4e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b56:	493c      	ldr	r1, [pc, #240]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d00a      	beq.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004b6a:	4b37      	ldr	r3, [pc, #220]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b70:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b78:	4933      	ldr	r1, [pc, #204]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d00a      	beq.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004b8c:	4b2e      	ldr	r3, [pc, #184]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b92:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b9a:	492b      	ldr	r1, [pc, #172]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d011      	beq.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004bae:	4b26      	ldr	r3, [pc, #152]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bb4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bbc:	4922      	ldr	r1, [pc, #136]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bc8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bcc:	d101      	bne.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0308 	and.w	r3, r3, #8
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d001      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004bde:	2301      	movs	r3, #1
 8004be0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00a      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004bee:	4b16      	ldr	r3, [pc, #88]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bf4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bfc:	4912      	ldr	r1, [pc, #72]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d00b      	beq.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004c10:	4b0d      	ldr	r3, [pc, #52]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c16:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c20:	4909      	ldr	r1, [pc, #36]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c22:	4313      	orrs	r3, r2
 8004c24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004c28:	69fb      	ldr	r3, [r7, #28]
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d006      	beq.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	f000 80d9 	beq.w	8004dee <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004c3c:	4b02      	ldr	r3, [pc, #8]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a01      	ldr	r2, [pc, #4]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c42:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004c46:	e001      	b.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004c48:	40023800 	.word	0x40023800
 8004c4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c4e:	f7fd ff0b 	bl	8002a68 <HAL_GetTick>
 8004c52:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004c54:	e008      	b.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004c56:	f7fd ff07 	bl	8002a68 <HAL_GetTick>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	2b64      	cmp	r3, #100	@ 0x64
 8004c62:	d901      	bls.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c64:	2303      	movs	r3, #3
 8004c66:	e194      	b.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004c68:	4b6c      	ldr	r3, [pc, #432]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d1f0      	bne.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 0301 	and.w	r3, r3, #1
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d021      	beq.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d11d      	bne.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004c88:	4b64      	ldr	r3, [pc, #400]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c8e:	0c1b      	lsrs	r3, r3, #16
 8004c90:	f003 0303 	and.w	r3, r3, #3
 8004c94:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004c96:	4b61      	ldr	r3, [pc, #388]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c9c:	0e1b      	lsrs	r3, r3, #24
 8004c9e:	f003 030f 	and.w	r3, r3, #15
 8004ca2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	019a      	lsls	r2, r3, #6
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	041b      	lsls	r3, r3, #16
 8004cae:	431a      	orrs	r2, r3
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	061b      	lsls	r3, r3, #24
 8004cb4:	431a      	orrs	r2, r3
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	071b      	lsls	r3, r3, #28
 8004cbc:	4957      	ldr	r1, [pc, #348]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d004      	beq.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cd4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004cd8:	d00a      	beq.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d02e      	beq.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004cee:	d129      	bne.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004cf0:	4b4a      	ldr	r3, [pc, #296]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cf6:	0c1b      	lsrs	r3, r3, #16
 8004cf8:	f003 0303 	and.w	r3, r3, #3
 8004cfc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004cfe:	4b47      	ldr	r3, [pc, #284]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d04:	0f1b      	lsrs	r3, r3, #28
 8004d06:	f003 0307 	and.w	r3, r3, #7
 8004d0a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	019a      	lsls	r2, r3, #6
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	041b      	lsls	r3, r3, #16
 8004d16:	431a      	orrs	r2, r3
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	68db      	ldr	r3, [r3, #12]
 8004d1c:	061b      	lsls	r3, r3, #24
 8004d1e:	431a      	orrs	r2, r3
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	071b      	lsls	r3, r3, #28
 8004d24:	493d      	ldr	r1, [pc, #244]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d26:	4313      	orrs	r3, r2
 8004d28:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004d2c:	4b3b      	ldr	r3, [pc, #236]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d32:	f023 021f 	bic.w	r2, r3, #31
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d3a:	3b01      	subs	r3, #1
 8004d3c:	4937      	ldr	r1, [pc, #220]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d01d      	beq.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004d50:	4b32      	ldr	r3, [pc, #200]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d56:	0e1b      	lsrs	r3, r3, #24
 8004d58:	f003 030f 	and.w	r3, r3, #15
 8004d5c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004d5e:	4b2f      	ldr	r3, [pc, #188]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d64:	0f1b      	lsrs	r3, r3, #28
 8004d66:	f003 0307 	and.w	r3, r3, #7
 8004d6a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	019a      	lsls	r2, r3, #6
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	691b      	ldr	r3, [r3, #16]
 8004d76:	041b      	lsls	r3, r3, #16
 8004d78:	431a      	orrs	r2, r3
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	061b      	lsls	r3, r3, #24
 8004d7e:	431a      	orrs	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	071b      	lsls	r3, r3, #28
 8004d84:	4925      	ldr	r1, [pc, #148]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d86:	4313      	orrs	r3, r2
 8004d88:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d011      	beq.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	019a      	lsls	r2, r3, #6
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	691b      	ldr	r3, [r3, #16]
 8004da2:	041b      	lsls	r3, r3, #16
 8004da4:	431a      	orrs	r2, r3
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	061b      	lsls	r3, r3, #24
 8004dac:	431a      	orrs	r2, r3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	071b      	lsls	r3, r3, #28
 8004db4:	4919      	ldr	r1, [pc, #100]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004db6:	4313      	orrs	r3, r2
 8004db8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004dbc:	4b17      	ldr	r3, [pc, #92]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a16      	ldr	r2, [pc, #88]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004dc2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004dc6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dc8:	f7fd fe4e 	bl	8002a68 <HAL_GetTick>
 8004dcc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004dce:	e008      	b.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004dd0:	f7fd fe4a 	bl	8002a68 <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	2b64      	cmp	r3, #100	@ 0x64
 8004ddc:	d901      	bls.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	e0d7      	b.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004de2:	4b0e      	ldr	r3, [pc, #56]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d0f0      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004dee:	69bb      	ldr	r3, [r7, #24]
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	f040 80cd 	bne.w	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004df6:	4b09      	ldr	r3, [pc, #36]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a08      	ldr	r2, [pc, #32]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004dfc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e00:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e02:	f7fd fe31 	bl	8002a68 <HAL_GetTick>
 8004e06:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004e08:	e00a      	b.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004e0a:	f7fd fe2d 	bl	8002a68 <HAL_GetTick>
 8004e0e:	4602      	mov	r2, r0
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	1ad3      	subs	r3, r2, r3
 8004e14:	2b64      	cmp	r3, #100	@ 0x64
 8004e16:	d903      	bls.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e18:	2303      	movs	r3, #3
 8004e1a:	e0ba      	b.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004e1c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004e20:	4b5e      	ldr	r3, [pc, #376]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e2c:	d0ed      	beq.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d003      	beq.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d009      	beq.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d02e      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d12a      	bne.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004e56:	4b51      	ldr	r3, [pc, #324]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e5c:	0c1b      	lsrs	r3, r3, #16
 8004e5e:	f003 0303 	and.w	r3, r3, #3
 8004e62:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004e64:	4b4d      	ldr	r3, [pc, #308]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e6a:	0f1b      	lsrs	r3, r3, #28
 8004e6c:	f003 0307 	and.w	r3, r3, #7
 8004e70:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	695b      	ldr	r3, [r3, #20]
 8004e76:	019a      	lsls	r2, r3, #6
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	041b      	lsls	r3, r3, #16
 8004e7c:	431a      	orrs	r2, r3
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	699b      	ldr	r3, [r3, #24]
 8004e82:	061b      	lsls	r3, r3, #24
 8004e84:	431a      	orrs	r2, r3
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	071b      	lsls	r3, r3, #28
 8004e8a:	4944      	ldr	r1, [pc, #272]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004e92:	4b42      	ldr	r3, [pc, #264]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004e94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e98:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ea0:	3b01      	subs	r3, #1
 8004ea2:	021b      	lsls	r3, r3, #8
 8004ea4:	493d      	ldr	r1, [pc, #244]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d022      	beq.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ebc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ec0:	d11d      	bne.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004ec2:	4b36      	ldr	r3, [pc, #216]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ec8:	0e1b      	lsrs	r3, r3, #24
 8004eca:	f003 030f 	and.w	r3, r3, #15
 8004ece:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004ed0:	4b32      	ldr	r3, [pc, #200]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ed6:	0f1b      	lsrs	r3, r3, #28
 8004ed8:	f003 0307 	and.w	r3, r3, #7
 8004edc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	695b      	ldr	r3, [r3, #20]
 8004ee2:	019a      	lsls	r2, r3, #6
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6a1b      	ldr	r3, [r3, #32]
 8004ee8:	041b      	lsls	r3, r3, #16
 8004eea:	431a      	orrs	r2, r3
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	061b      	lsls	r3, r3, #24
 8004ef0:	431a      	orrs	r2, r3
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	071b      	lsls	r3, r3, #28
 8004ef6:	4929      	ldr	r1, [pc, #164]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f003 0308 	and.w	r3, r3, #8
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d028      	beq.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004f0a:	4b24      	ldr	r3, [pc, #144]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f10:	0e1b      	lsrs	r3, r3, #24
 8004f12:	f003 030f 	and.w	r3, r3, #15
 8004f16:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004f18:	4b20      	ldr	r3, [pc, #128]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f1e:	0c1b      	lsrs	r3, r3, #16
 8004f20:	f003 0303 	and.w	r3, r3, #3
 8004f24:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	695b      	ldr	r3, [r3, #20]
 8004f2a:	019a      	lsls	r2, r3, #6
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	041b      	lsls	r3, r3, #16
 8004f30:	431a      	orrs	r2, r3
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	061b      	lsls	r3, r3, #24
 8004f36:	431a      	orrs	r2, r3
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	69db      	ldr	r3, [r3, #28]
 8004f3c:	071b      	lsls	r3, r3, #28
 8004f3e:	4917      	ldr	r1, [pc, #92]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f40:	4313      	orrs	r3, r2
 8004f42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004f46:	4b15      	ldr	r3, [pc, #84]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f4c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f54:	4911      	ldr	r1, [pc, #68]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f56:	4313      	orrs	r3, r2
 8004f58:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a0e      	ldr	r2, [pc, #56]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f66:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f68:	f7fd fd7e 	bl	8002a68 <HAL_GetTick>
 8004f6c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004f6e:	e008      	b.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004f70:	f7fd fd7a 	bl	8002a68 <HAL_GetTick>
 8004f74:	4602      	mov	r2, r0
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	1ad3      	subs	r3, r2, r3
 8004f7a:	2b64      	cmp	r3, #100	@ 0x64
 8004f7c:	d901      	bls.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f7e:	2303      	movs	r3, #3
 8004f80:	e007      	b.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004f82:	4b06      	ldr	r3, [pc, #24]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f8e:	d1ef      	bne.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8004f90:	2300      	movs	r3, #0
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3720      	adds	r7, #32
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	40023800 	.word	0x40023800

08004fa0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b082      	sub	sp, #8
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d101      	bne.n	8004fb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e049      	b.n	8005046 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d106      	bne.n	8004fcc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f7fd fbe4 	bl	8002794 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2202      	movs	r2, #2
 8004fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	3304      	adds	r3, #4
 8004fdc:	4619      	mov	r1, r3
 8004fde:	4610      	mov	r0, r2
 8004fe0:	f000 fb6e 	bl	80056c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2201      	movs	r2, #1
 8005000:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2201      	movs	r2, #1
 8005008:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2201      	movs	r2, #1
 8005010:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2201      	movs	r2, #1
 8005018:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2201      	movs	r2, #1
 8005020:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2201      	movs	r2, #1
 8005028:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2201      	movs	r2, #1
 8005038:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005044:	2300      	movs	r3, #0
}
 8005046:	4618      	mov	r0, r3
 8005048:	3708      	adds	r7, #8
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}

0800504e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800504e:	b580      	push	{r7, lr}
 8005050:	b082      	sub	sp, #8
 8005052:	af00      	add	r7, sp, #0
 8005054:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d101      	bne.n	8005060 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	e049      	b.n	80050f4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005066:	b2db      	uxtb	r3, r3
 8005068:	2b00      	cmp	r3, #0
 800506a:	d106      	bne.n	800507a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005074:	6878      	ldr	r0, [r7, #4]
 8005076:	f000 f841 	bl	80050fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2202      	movs	r2, #2
 800507e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	3304      	adds	r3, #4
 800508a:	4619      	mov	r1, r3
 800508c:	4610      	mov	r0, r2
 800508e:	f000 fb17 	bl	80056c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2201      	movs	r2, #1
 800509e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2201      	movs	r2, #1
 80050a6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2201      	movs	r2, #1
 80050ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2201      	movs	r2, #1
 80050b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2201      	movs	r2, #1
 80050be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2201      	movs	r2, #1
 80050c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2201      	movs	r2, #1
 80050ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2201      	movs	r2, #1
 80050d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2201      	movs	r2, #1
 80050de:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2201      	movs	r2, #1
 80050e6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2201      	movs	r2, #1
 80050ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80050f2:	2300      	movs	r3, #0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3708      	adds	r7, #8
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}

080050fc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b083      	sub	sp, #12
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005104:	bf00      	nop
 8005106:	370c      	adds	r7, #12
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr

08005110 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b084      	sub	sp, #16
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
 8005118:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d109      	bne.n	8005134 <HAL_TIM_PWM_Start+0x24>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005126:	b2db      	uxtb	r3, r3
 8005128:	2b01      	cmp	r3, #1
 800512a:	bf14      	ite	ne
 800512c:	2301      	movne	r3, #1
 800512e:	2300      	moveq	r3, #0
 8005130:	b2db      	uxtb	r3, r3
 8005132:	e03c      	b.n	80051ae <HAL_TIM_PWM_Start+0x9e>
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	2b04      	cmp	r3, #4
 8005138:	d109      	bne.n	800514e <HAL_TIM_PWM_Start+0x3e>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005140:	b2db      	uxtb	r3, r3
 8005142:	2b01      	cmp	r3, #1
 8005144:	bf14      	ite	ne
 8005146:	2301      	movne	r3, #1
 8005148:	2300      	moveq	r3, #0
 800514a:	b2db      	uxtb	r3, r3
 800514c:	e02f      	b.n	80051ae <HAL_TIM_PWM_Start+0x9e>
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	2b08      	cmp	r3, #8
 8005152:	d109      	bne.n	8005168 <HAL_TIM_PWM_Start+0x58>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800515a:	b2db      	uxtb	r3, r3
 800515c:	2b01      	cmp	r3, #1
 800515e:	bf14      	ite	ne
 8005160:	2301      	movne	r3, #1
 8005162:	2300      	moveq	r3, #0
 8005164:	b2db      	uxtb	r3, r3
 8005166:	e022      	b.n	80051ae <HAL_TIM_PWM_Start+0x9e>
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	2b0c      	cmp	r3, #12
 800516c:	d109      	bne.n	8005182 <HAL_TIM_PWM_Start+0x72>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005174:	b2db      	uxtb	r3, r3
 8005176:	2b01      	cmp	r3, #1
 8005178:	bf14      	ite	ne
 800517a:	2301      	movne	r3, #1
 800517c:	2300      	moveq	r3, #0
 800517e:	b2db      	uxtb	r3, r3
 8005180:	e015      	b.n	80051ae <HAL_TIM_PWM_Start+0x9e>
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	2b10      	cmp	r3, #16
 8005186:	d109      	bne.n	800519c <HAL_TIM_PWM_Start+0x8c>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800518e:	b2db      	uxtb	r3, r3
 8005190:	2b01      	cmp	r3, #1
 8005192:	bf14      	ite	ne
 8005194:	2301      	movne	r3, #1
 8005196:	2300      	moveq	r3, #0
 8005198:	b2db      	uxtb	r3, r3
 800519a:	e008      	b.n	80051ae <HAL_TIM_PWM_Start+0x9e>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	bf14      	ite	ne
 80051a8:	2301      	movne	r3, #1
 80051aa:	2300      	moveq	r3, #0
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d001      	beq.n	80051b6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	e092      	b.n	80052dc <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d104      	bne.n	80051c6 <HAL_TIM_PWM_Start+0xb6>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2202      	movs	r2, #2
 80051c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051c4:	e023      	b.n	800520e <HAL_TIM_PWM_Start+0xfe>
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	2b04      	cmp	r3, #4
 80051ca:	d104      	bne.n	80051d6 <HAL_TIM_PWM_Start+0xc6>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2202      	movs	r2, #2
 80051d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051d4:	e01b      	b.n	800520e <HAL_TIM_PWM_Start+0xfe>
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	2b08      	cmp	r3, #8
 80051da:	d104      	bne.n	80051e6 <HAL_TIM_PWM_Start+0xd6>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2202      	movs	r2, #2
 80051e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051e4:	e013      	b.n	800520e <HAL_TIM_PWM_Start+0xfe>
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	2b0c      	cmp	r3, #12
 80051ea:	d104      	bne.n	80051f6 <HAL_TIM_PWM_Start+0xe6>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2202      	movs	r2, #2
 80051f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80051f4:	e00b      	b.n	800520e <HAL_TIM_PWM_Start+0xfe>
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	2b10      	cmp	r3, #16
 80051fa:	d104      	bne.n	8005206 <HAL_TIM_PWM_Start+0xf6>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2202      	movs	r2, #2
 8005200:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005204:	e003      	b.n	800520e <HAL_TIM_PWM_Start+0xfe>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2202      	movs	r2, #2
 800520a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	2201      	movs	r2, #1
 8005214:	6839      	ldr	r1, [r7, #0]
 8005216:	4618      	mov	r0, r3
 8005218:	f000 fdf0 	bl	8005dfc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a30      	ldr	r2, [pc, #192]	@ (80052e4 <HAL_TIM_PWM_Start+0x1d4>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d004      	beq.n	8005230 <HAL_TIM_PWM_Start+0x120>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a2f      	ldr	r2, [pc, #188]	@ (80052e8 <HAL_TIM_PWM_Start+0x1d8>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d101      	bne.n	8005234 <HAL_TIM_PWM_Start+0x124>
 8005230:	2301      	movs	r3, #1
 8005232:	e000      	b.n	8005236 <HAL_TIM_PWM_Start+0x126>
 8005234:	2300      	movs	r3, #0
 8005236:	2b00      	cmp	r3, #0
 8005238:	d007      	beq.n	800524a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005248:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a25      	ldr	r2, [pc, #148]	@ (80052e4 <HAL_TIM_PWM_Start+0x1d4>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d022      	beq.n	800529a <HAL_TIM_PWM_Start+0x18a>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800525c:	d01d      	beq.n	800529a <HAL_TIM_PWM_Start+0x18a>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a22      	ldr	r2, [pc, #136]	@ (80052ec <HAL_TIM_PWM_Start+0x1dc>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d018      	beq.n	800529a <HAL_TIM_PWM_Start+0x18a>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a20      	ldr	r2, [pc, #128]	@ (80052f0 <HAL_TIM_PWM_Start+0x1e0>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d013      	beq.n	800529a <HAL_TIM_PWM_Start+0x18a>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a1f      	ldr	r2, [pc, #124]	@ (80052f4 <HAL_TIM_PWM_Start+0x1e4>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d00e      	beq.n	800529a <HAL_TIM_PWM_Start+0x18a>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a19      	ldr	r2, [pc, #100]	@ (80052e8 <HAL_TIM_PWM_Start+0x1d8>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d009      	beq.n	800529a <HAL_TIM_PWM_Start+0x18a>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a1b      	ldr	r2, [pc, #108]	@ (80052f8 <HAL_TIM_PWM_Start+0x1e8>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d004      	beq.n	800529a <HAL_TIM_PWM_Start+0x18a>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a19      	ldr	r2, [pc, #100]	@ (80052fc <HAL_TIM_PWM_Start+0x1ec>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d115      	bne.n	80052c6 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	689a      	ldr	r2, [r3, #8]
 80052a0:	4b17      	ldr	r3, [pc, #92]	@ (8005300 <HAL_TIM_PWM_Start+0x1f0>)
 80052a2:	4013      	ands	r3, r2
 80052a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2b06      	cmp	r3, #6
 80052aa:	d015      	beq.n	80052d8 <HAL_TIM_PWM_Start+0x1c8>
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052b2:	d011      	beq.n	80052d8 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f042 0201 	orr.w	r2, r2, #1
 80052c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052c4:	e008      	b.n	80052d8 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f042 0201 	orr.w	r2, r2, #1
 80052d4:	601a      	str	r2, [r3, #0]
 80052d6:	e000      	b.n	80052da <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052d8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80052da:	2300      	movs	r3, #0
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3710      	adds	r7, #16
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}
 80052e4:	40010000 	.word	0x40010000
 80052e8:	40010400 	.word	0x40010400
 80052ec:	40000400 	.word	0x40000400
 80052f0:	40000800 	.word	0x40000800
 80052f4:	40000c00 	.word	0x40000c00
 80052f8:	40014000 	.word	0x40014000
 80052fc:	40001800 	.word	0x40001800
 8005300:	00010007 	.word	0x00010007

08005304 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b086      	sub	sp, #24
 8005308:	af00      	add	r7, sp, #0
 800530a:	60f8      	str	r0, [r7, #12]
 800530c:	60b9      	str	r1, [r7, #8]
 800530e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005310:	2300      	movs	r3, #0
 8005312:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800531a:	2b01      	cmp	r3, #1
 800531c:	d101      	bne.n	8005322 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800531e:	2302      	movs	r3, #2
 8005320:	e0ff      	b.n	8005522 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2201      	movs	r2, #1
 8005326:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2b14      	cmp	r3, #20
 800532e:	f200 80f0 	bhi.w	8005512 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005332:	a201      	add	r2, pc, #4	@ (adr r2, 8005338 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005338:	0800538d 	.word	0x0800538d
 800533c:	08005513 	.word	0x08005513
 8005340:	08005513 	.word	0x08005513
 8005344:	08005513 	.word	0x08005513
 8005348:	080053cd 	.word	0x080053cd
 800534c:	08005513 	.word	0x08005513
 8005350:	08005513 	.word	0x08005513
 8005354:	08005513 	.word	0x08005513
 8005358:	0800540f 	.word	0x0800540f
 800535c:	08005513 	.word	0x08005513
 8005360:	08005513 	.word	0x08005513
 8005364:	08005513 	.word	0x08005513
 8005368:	0800544f 	.word	0x0800544f
 800536c:	08005513 	.word	0x08005513
 8005370:	08005513 	.word	0x08005513
 8005374:	08005513 	.word	0x08005513
 8005378:	08005491 	.word	0x08005491
 800537c:	08005513 	.word	0x08005513
 8005380:	08005513 	.word	0x08005513
 8005384:	08005513 	.word	0x08005513
 8005388:	080054d1 	.word	0x080054d1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68b9      	ldr	r1, [r7, #8]
 8005392:	4618      	mov	r0, r3
 8005394:	f000 fa3a 	bl	800580c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	699a      	ldr	r2, [r3, #24]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f042 0208 	orr.w	r2, r2, #8
 80053a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	699a      	ldr	r2, [r3, #24]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f022 0204 	bic.w	r2, r2, #4
 80053b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	6999      	ldr	r1, [r3, #24]
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	691a      	ldr	r2, [r3, #16]
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	430a      	orrs	r2, r1
 80053c8:	619a      	str	r2, [r3, #24]
      break;
 80053ca:	e0a5      	b.n	8005518 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	68b9      	ldr	r1, [r7, #8]
 80053d2:	4618      	mov	r0, r3
 80053d4:	f000 fa8c 	bl	80058f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	699a      	ldr	r2, [r3, #24]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	699a      	ldr	r2, [r3, #24]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	6999      	ldr	r1, [r3, #24]
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	691b      	ldr	r3, [r3, #16]
 8005402:	021a      	lsls	r2, r3, #8
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	430a      	orrs	r2, r1
 800540a:	619a      	str	r2, [r3, #24]
      break;
 800540c:	e084      	b.n	8005518 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	68b9      	ldr	r1, [r7, #8]
 8005414:	4618      	mov	r0, r3
 8005416:	f000 fae3 	bl	80059e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	69da      	ldr	r2, [r3, #28]
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f042 0208 	orr.w	r2, r2, #8
 8005428:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	69da      	ldr	r2, [r3, #28]
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f022 0204 	bic.w	r2, r2, #4
 8005438:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	69d9      	ldr	r1, [r3, #28]
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	691a      	ldr	r2, [r3, #16]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	430a      	orrs	r2, r1
 800544a:	61da      	str	r2, [r3, #28]
      break;
 800544c:	e064      	b.n	8005518 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	68b9      	ldr	r1, [r7, #8]
 8005454:	4618      	mov	r0, r3
 8005456:	f000 fb39 	bl	8005acc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	69da      	ldr	r2, [r3, #28]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005468:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	69da      	ldr	r2, [r3, #28]
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005478:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	69d9      	ldr	r1, [r3, #28]
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	691b      	ldr	r3, [r3, #16]
 8005484:	021a      	lsls	r2, r3, #8
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	430a      	orrs	r2, r1
 800548c:	61da      	str	r2, [r3, #28]
      break;
 800548e:	e043      	b.n	8005518 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	68b9      	ldr	r1, [r7, #8]
 8005496:	4618      	mov	r0, r3
 8005498:	f000 fb70 	bl	8005b7c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f042 0208 	orr.w	r2, r2, #8
 80054aa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f022 0204 	bic.w	r2, r2, #4
 80054ba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	691a      	ldr	r2, [r3, #16]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	430a      	orrs	r2, r1
 80054cc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80054ce:	e023      	b.n	8005518 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	68b9      	ldr	r1, [r7, #8]
 80054d6:	4618      	mov	r0, r3
 80054d8:	f000 fba2 	bl	8005c20 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054ea:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054fa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	691b      	ldr	r3, [r3, #16]
 8005506:	021a      	lsls	r2, r3, #8
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	430a      	orrs	r2, r1
 800550e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005510:	e002      	b.n	8005518 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	75fb      	strb	r3, [r7, #23]
      break;
 8005516:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2200      	movs	r2, #0
 800551c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005520:	7dfb      	ldrb	r3, [r7, #23]
}
 8005522:	4618      	mov	r0, r3
 8005524:	3718      	adds	r7, #24
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}
 800552a:	bf00      	nop

0800552c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b084      	sub	sp, #16
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
 8005534:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005536:	2300      	movs	r3, #0
 8005538:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005540:	2b01      	cmp	r3, #1
 8005542:	d101      	bne.n	8005548 <HAL_TIM_ConfigClockSource+0x1c>
 8005544:	2302      	movs	r3, #2
 8005546:	e0b4      	b.n	80056b2 <HAL_TIM_ConfigClockSource+0x186>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2202      	movs	r2, #2
 8005554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	689b      	ldr	r3, [r3, #8]
 800555e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005560:	68ba      	ldr	r2, [r7, #8]
 8005562:	4b56      	ldr	r3, [pc, #344]	@ (80056bc <HAL_TIM_ConfigClockSource+0x190>)
 8005564:	4013      	ands	r3, r2
 8005566:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800556e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	68ba      	ldr	r2, [r7, #8]
 8005576:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005580:	d03e      	beq.n	8005600 <HAL_TIM_ConfigClockSource+0xd4>
 8005582:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005586:	f200 8087 	bhi.w	8005698 <HAL_TIM_ConfigClockSource+0x16c>
 800558a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800558e:	f000 8086 	beq.w	800569e <HAL_TIM_ConfigClockSource+0x172>
 8005592:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005596:	d87f      	bhi.n	8005698 <HAL_TIM_ConfigClockSource+0x16c>
 8005598:	2b70      	cmp	r3, #112	@ 0x70
 800559a:	d01a      	beq.n	80055d2 <HAL_TIM_ConfigClockSource+0xa6>
 800559c:	2b70      	cmp	r3, #112	@ 0x70
 800559e:	d87b      	bhi.n	8005698 <HAL_TIM_ConfigClockSource+0x16c>
 80055a0:	2b60      	cmp	r3, #96	@ 0x60
 80055a2:	d050      	beq.n	8005646 <HAL_TIM_ConfigClockSource+0x11a>
 80055a4:	2b60      	cmp	r3, #96	@ 0x60
 80055a6:	d877      	bhi.n	8005698 <HAL_TIM_ConfigClockSource+0x16c>
 80055a8:	2b50      	cmp	r3, #80	@ 0x50
 80055aa:	d03c      	beq.n	8005626 <HAL_TIM_ConfigClockSource+0xfa>
 80055ac:	2b50      	cmp	r3, #80	@ 0x50
 80055ae:	d873      	bhi.n	8005698 <HAL_TIM_ConfigClockSource+0x16c>
 80055b0:	2b40      	cmp	r3, #64	@ 0x40
 80055b2:	d058      	beq.n	8005666 <HAL_TIM_ConfigClockSource+0x13a>
 80055b4:	2b40      	cmp	r3, #64	@ 0x40
 80055b6:	d86f      	bhi.n	8005698 <HAL_TIM_ConfigClockSource+0x16c>
 80055b8:	2b30      	cmp	r3, #48	@ 0x30
 80055ba:	d064      	beq.n	8005686 <HAL_TIM_ConfigClockSource+0x15a>
 80055bc:	2b30      	cmp	r3, #48	@ 0x30
 80055be:	d86b      	bhi.n	8005698 <HAL_TIM_ConfigClockSource+0x16c>
 80055c0:	2b20      	cmp	r3, #32
 80055c2:	d060      	beq.n	8005686 <HAL_TIM_ConfigClockSource+0x15a>
 80055c4:	2b20      	cmp	r3, #32
 80055c6:	d867      	bhi.n	8005698 <HAL_TIM_ConfigClockSource+0x16c>
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d05c      	beq.n	8005686 <HAL_TIM_ConfigClockSource+0x15a>
 80055cc:	2b10      	cmp	r3, #16
 80055ce:	d05a      	beq.n	8005686 <HAL_TIM_ConfigClockSource+0x15a>
 80055d0:	e062      	b.n	8005698 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80055e2:	f000 fbeb 	bl	8005dbc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80055f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	68ba      	ldr	r2, [r7, #8]
 80055fc:	609a      	str	r2, [r3, #8]
      break;
 80055fe:	e04f      	b.n	80056a0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005610:	f000 fbd4 	bl	8005dbc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	689a      	ldr	r2, [r3, #8]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005622:	609a      	str	r2, [r3, #8]
      break;
 8005624:	e03c      	b.n	80056a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005632:	461a      	mov	r2, r3
 8005634:	f000 fb48 	bl	8005cc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	2150      	movs	r1, #80	@ 0x50
 800563e:	4618      	mov	r0, r3
 8005640:	f000 fba1 	bl	8005d86 <TIM_ITRx_SetConfig>
      break;
 8005644:	e02c      	b.n	80056a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005652:	461a      	mov	r2, r3
 8005654:	f000 fb67 	bl	8005d26 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	2160      	movs	r1, #96	@ 0x60
 800565e:	4618      	mov	r0, r3
 8005660:	f000 fb91 	bl	8005d86 <TIM_ITRx_SetConfig>
      break;
 8005664:	e01c      	b.n	80056a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005672:	461a      	mov	r2, r3
 8005674:	f000 fb28 	bl	8005cc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	2140      	movs	r1, #64	@ 0x40
 800567e:	4618      	mov	r0, r3
 8005680:	f000 fb81 	bl	8005d86 <TIM_ITRx_SetConfig>
      break;
 8005684:	e00c      	b.n	80056a0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4619      	mov	r1, r3
 8005690:	4610      	mov	r0, r2
 8005692:	f000 fb78 	bl	8005d86 <TIM_ITRx_SetConfig>
      break;
 8005696:	e003      	b.n	80056a0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005698:	2301      	movs	r3, #1
 800569a:	73fb      	strb	r3, [r7, #15]
      break;
 800569c:	e000      	b.n	80056a0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800569e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80056b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3710      	adds	r7, #16
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	fffeff88 	.word	0xfffeff88

080056c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b085      	sub	sp, #20
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	4a43      	ldr	r2, [pc, #268]	@ (80057e0 <TIM_Base_SetConfig+0x120>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d013      	beq.n	8005700 <TIM_Base_SetConfig+0x40>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056de:	d00f      	beq.n	8005700 <TIM_Base_SetConfig+0x40>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	4a40      	ldr	r2, [pc, #256]	@ (80057e4 <TIM_Base_SetConfig+0x124>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d00b      	beq.n	8005700 <TIM_Base_SetConfig+0x40>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	4a3f      	ldr	r2, [pc, #252]	@ (80057e8 <TIM_Base_SetConfig+0x128>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d007      	beq.n	8005700 <TIM_Base_SetConfig+0x40>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	4a3e      	ldr	r2, [pc, #248]	@ (80057ec <TIM_Base_SetConfig+0x12c>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d003      	beq.n	8005700 <TIM_Base_SetConfig+0x40>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	4a3d      	ldr	r2, [pc, #244]	@ (80057f0 <TIM_Base_SetConfig+0x130>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d108      	bne.n	8005712 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005706:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	68fa      	ldr	r2, [r7, #12]
 800570e:	4313      	orrs	r3, r2
 8005710:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	4a32      	ldr	r2, [pc, #200]	@ (80057e0 <TIM_Base_SetConfig+0x120>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d02b      	beq.n	8005772 <TIM_Base_SetConfig+0xb2>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005720:	d027      	beq.n	8005772 <TIM_Base_SetConfig+0xb2>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	4a2f      	ldr	r2, [pc, #188]	@ (80057e4 <TIM_Base_SetConfig+0x124>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d023      	beq.n	8005772 <TIM_Base_SetConfig+0xb2>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	4a2e      	ldr	r2, [pc, #184]	@ (80057e8 <TIM_Base_SetConfig+0x128>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d01f      	beq.n	8005772 <TIM_Base_SetConfig+0xb2>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	4a2d      	ldr	r2, [pc, #180]	@ (80057ec <TIM_Base_SetConfig+0x12c>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d01b      	beq.n	8005772 <TIM_Base_SetConfig+0xb2>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	4a2c      	ldr	r2, [pc, #176]	@ (80057f0 <TIM_Base_SetConfig+0x130>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d017      	beq.n	8005772 <TIM_Base_SetConfig+0xb2>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	4a2b      	ldr	r2, [pc, #172]	@ (80057f4 <TIM_Base_SetConfig+0x134>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d013      	beq.n	8005772 <TIM_Base_SetConfig+0xb2>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	4a2a      	ldr	r2, [pc, #168]	@ (80057f8 <TIM_Base_SetConfig+0x138>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d00f      	beq.n	8005772 <TIM_Base_SetConfig+0xb2>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	4a29      	ldr	r2, [pc, #164]	@ (80057fc <TIM_Base_SetConfig+0x13c>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d00b      	beq.n	8005772 <TIM_Base_SetConfig+0xb2>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	4a28      	ldr	r2, [pc, #160]	@ (8005800 <TIM_Base_SetConfig+0x140>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d007      	beq.n	8005772 <TIM_Base_SetConfig+0xb2>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	4a27      	ldr	r2, [pc, #156]	@ (8005804 <TIM_Base_SetConfig+0x144>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d003      	beq.n	8005772 <TIM_Base_SetConfig+0xb2>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	4a26      	ldr	r2, [pc, #152]	@ (8005808 <TIM_Base_SetConfig+0x148>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d108      	bne.n	8005784 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005778:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	68db      	ldr	r3, [r3, #12]
 800577e:	68fa      	ldr	r2, [r7, #12]
 8005780:	4313      	orrs	r3, r2
 8005782:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	695b      	ldr	r3, [r3, #20]
 800578e:	4313      	orrs	r3, r2
 8005790:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	689a      	ldr	r2, [r3, #8]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	4a0e      	ldr	r2, [pc, #56]	@ (80057e0 <TIM_Base_SetConfig+0x120>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d003      	beq.n	80057b2 <TIM_Base_SetConfig+0xf2>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	4a10      	ldr	r2, [pc, #64]	@ (80057f0 <TIM_Base_SetConfig+0x130>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d103      	bne.n	80057ba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	691a      	ldr	r2, [r3, #16]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f043 0204 	orr.w	r2, r3, #4
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2201      	movs	r2, #1
 80057ca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	68fa      	ldr	r2, [r7, #12]
 80057d0:	601a      	str	r2, [r3, #0]
}
 80057d2:	bf00      	nop
 80057d4:	3714      	adds	r7, #20
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr
 80057de:	bf00      	nop
 80057e0:	40010000 	.word	0x40010000
 80057e4:	40000400 	.word	0x40000400
 80057e8:	40000800 	.word	0x40000800
 80057ec:	40000c00 	.word	0x40000c00
 80057f0:	40010400 	.word	0x40010400
 80057f4:	40014000 	.word	0x40014000
 80057f8:	40014400 	.word	0x40014400
 80057fc:	40014800 	.word	0x40014800
 8005800:	40001800 	.word	0x40001800
 8005804:	40001c00 	.word	0x40001c00
 8005808:	40002000 	.word	0x40002000

0800580c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800580c:	b480      	push	{r7}
 800580e:	b087      	sub	sp, #28
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6a1b      	ldr	r3, [r3, #32]
 800581a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a1b      	ldr	r3, [r3, #32]
 8005820:	f023 0201 	bic.w	r2, r3, #1
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	699b      	ldr	r3, [r3, #24]
 8005832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005834:	68fa      	ldr	r2, [r7, #12]
 8005836:	4b2b      	ldr	r3, [pc, #172]	@ (80058e4 <TIM_OC1_SetConfig+0xd8>)
 8005838:	4013      	ands	r3, r2
 800583a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f023 0303 	bic.w	r3, r3, #3
 8005842:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	68fa      	ldr	r2, [r7, #12]
 800584a:	4313      	orrs	r3, r2
 800584c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	f023 0302 	bic.w	r3, r3, #2
 8005854:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	689b      	ldr	r3, [r3, #8]
 800585a:	697a      	ldr	r2, [r7, #20]
 800585c:	4313      	orrs	r3, r2
 800585e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	4a21      	ldr	r2, [pc, #132]	@ (80058e8 <TIM_OC1_SetConfig+0xdc>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d003      	beq.n	8005870 <TIM_OC1_SetConfig+0x64>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	4a20      	ldr	r2, [pc, #128]	@ (80058ec <TIM_OC1_SetConfig+0xe0>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d10c      	bne.n	800588a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	f023 0308 	bic.w	r3, r3, #8
 8005876:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	697a      	ldr	r2, [r7, #20]
 800587e:	4313      	orrs	r3, r2
 8005880:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	f023 0304 	bic.w	r3, r3, #4
 8005888:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	4a16      	ldr	r2, [pc, #88]	@ (80058e8 <TIM_OC1_SetConfig+0xdc>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d003      	beq.n	800589a <TIM_OC1_SetConfig+0x8e>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4a15      	ldr	r2, [pc, #84]	@ (80058ec <TIM_OC1_SetConfig+0xe0>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d111      	bne.n	80058be <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80058a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	695b      	ldr	r3, [r3, #20]
 80058ae:	693a      	ldr	r2, [r7, #16]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	699b      	ldr	r3, [r3, #24]
 80058b8:	693a      	ldr	r2, [r7, #16]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	693a      	ldr	r2, [r7, #16]
 80058c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	68fa      	ldr	r2, [r7, #12]
 80058c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	685a      	ldr	r2, [r3, #4]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	697a      	ldr	r2, [r7, #20]
 80058d6:	621a      	str	r2, [r3, #32]
}
 80058d8:	bf00      	nop
 80058da:	371c      	adds	r7, #28
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr
 80058e4:	fffeff8f 	.word	0xfffeff8f
 80058e8:	40010000 	.word	0x40010000
 80058ec:	40010400 	.word	0x40010400

080058f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b087      	sub	sp, #28
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6a1b      	ldr	r3, [r3, #32]
 80058fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6a1b      	ldr	r3, [r3, #32]
 8005904:	f023 0210 	bic.w	r2, r3, #16
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	699b      	ldr	r3, [r3, #24]
 8005916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005918:	68fa      	ldr	r2, [r7, #12]
 800591a:	4b2e      	ldr	r3, [pc, #184]	@ (80059d4 <TIM_OC2_SetConfig+0xe4>)
 800591c:	4013      	ands	r3, r2
 800591e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005926:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	021b      	lsls	r3, r3, #8
 800592e:	68fa      	ldr	r2, [r7, #12]
 8005930:	4313      	orrs	r3, r2
 8005932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	f023 0320 	bic.w	r3, r3, #32
 800593a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	011b      	lsls	r3, r3, #4
 8005942:	697a      	ldr	r2, [r7, #20]
 8005944:	4313      	orrs	r3, r2
 8005946:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a23      	ldr	r2, [pc, #140]	@ (80059d8 <TIM_OC2_SetConfig+0xe8>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d003      	beq.n	8005958 <TIM_OC2_SetConfig+0x68>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a22      	ldr	r2, [pc, #136]	@ (80059dc <TIM_OC2_SetConfig+0xec>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d10d      	bne.n	8005974 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800595e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	68db      	ldr	r3, [r3, #12]
 8005964:	011b      	lsls	r3, r3, #4
 8005966:	697a      	ldr	r2, [r7, #20]
 8005968:	4313      	orrs	r3, r2
 800596a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005972:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	4a18      	ldr	r2, [pc, #96]	@ (80059d8 <TIM_OC2_SetConfig+0xe8>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d003      	beq.n	8005984 <TIM_OC2_SetConfig+0x94>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	4a17      	ldr	r2, [pc, #92]	@ (80059dc <TIM_OC2_SetConfig+0xec>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d113      	bne.n	80059ac <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800598a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005992:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	695b      	ldr	r3, [r3, #20]
 8005998:	009b      	lsls	r3, r3, #2
 800599a:	693a      	ldr	r2, [r7, #16]
 800599c:	4313      	orrs	r3, r2
 800599e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	699b      	ldr	r3, [r3, #24]
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	693a      	ldr	r2, [r7, #16]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	693a      	ldr	r2, [r7, #16]
 80059b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	68fa      	ldr	r2, [r7, #12]
 80059b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	685a      	ldr	r2, [r3, #4]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	697a      	ldr	r2, [r7, #20]
 80059c4:	621a      	str	r2, [r3, #32]
}
 80059c6:	bf00      	nop
 80059c8:	371c      	adds	r7, #28
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr
 80059d2:	bf00      	nop
 80059d4:	feff8fff 	.word	0xfeff8fff
 80059d8:	40010000 	.word	0x40010000
 80059dc:	40010400 	.word	0x40010400

080059e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b087      	sub	sp, #28
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
 80059e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6a1b      	ldr	r3, [r3, #32]
 80059ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6a1b      	ldr	r3, [r3, #32]
 80059f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	69db      	ldr	r3, [r3, #28]
 8005a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a08:	68fa      	ldr	r2, [r7, #12]
 8005a0a:	4b2d      	ldr	r3, [pc, #180]	@ (8005ac0 <TIM_OC3_SetConfig+0xe0>)
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f023 0303 	bic.w	r3, r3, #3
 8005a16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	68fa      	ldr	r2, [r7, #12]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005a28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	021b      	lsls	r3, r3, #8
 8005a30:	697a      	ldr	r2, [r7, #20]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4a22      	ldr	r2, [pc, #136]	@ (8005ac4 <TIM_OC3_SetConfig+0xe4>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d003      	beq.n	8005a46 <TIM_OC3_SetConfig+0x66>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a21      	ldr	r2, [pc, #132]	@ (8005ac8 <TIM_OC3_SetConfig+0xe8>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d10d      	bne.n	8005a62 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005a4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	021b      	lsls	r3, r3, #8
 8005a54:	697a      	ldr	r2, [r7, #20]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005a60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a17      	ldr	r2, [pc, #92]	@ (8005ac4 <TIM_OC3_SetConfig+0xe4>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d003      	beq.n	8005a72 <TIM_OC3_SetConfig+0x92>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a16      	ldr	r2, [pc, #88]	@ (8005ac8 <TIM_OC3_SetConfig+0xe8>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d113      	bne.n	8005a9a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005a80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	695b      	ldr	r3, [r3, #20]
 8005a86:	011b      	lsls	r3, r3, #4
 8005a88:	693a      	ldr	r2, [r7, #16]
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	699b      	ldr	r3, [r3, #24]
 8005a92:	011b      	lsls	r3, r3, #4
 8005a94:	693a      	ldr	r2, [r7, #16]
 8005a96:	4313      	orrs	r3, r2
 8005a98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	693a      	ldr	r2, [r7, #16]
 8005a9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	68fa      	ldr	r2, [r7, #12]
 8005aa4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	685a      	ldr	r2, [r3, #4]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	697a      	ldr	r2, [r7, #20]
 8005ab2:	621a      	str	r2, [r3, #32]
}
 8005ab4:	bf00      	nop
 8005ab6:	371c      	adds	r7, #28
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abe:	4770      	bx	lr
 8005ac0:	fffeff8f 	.word	0xfffeff8f
 8005ac4:	40010000 	.word	0x40010000
 8005ac8:	40010400 	.word	0x40010400

08005acc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b087      	sub	sp, #28
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6a1b      	ldr	r3, [r3, #32]
 8005ada:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6a1b      	ldr	r3, [r3, #32]
 8005ae0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	69db      	ldr	r3, [r3, #28]
 8005af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	4b1e      	ldr	r3, [pc, #120]	@ (8005b70 <TIM_OC4_SetConfig+0xa4>)
 8005af8:	4013      	ands	r3, r2
 8005afa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	021b      	lsls	r3, r3, #8
 8005b0a:	68fa      	ldr	r2, [r7, #12]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	031b      	lsls	r3, r3, #12
 8005b1e:	693a      	ldr	r2, [r7, #16]
 8005b20:	4313      	orrs	r3, r2
 8005b22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	4a13      	ldr	r2, [pc, #76]	@ (8005b74 <TIM_OC4_SetConfig+0xa8>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d003      	beq.n	8005b34 <TIM_OC4_SetConfig+0x68>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	4a12      	ldr	r2, [pc, #72]	@ (8005b78 <TIM_OC4_SetConfig+0xac>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d109      	bne.n	8005b48 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b3a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	695b      	ldr	r3, [r3, #20]
 8005b40:	019b      	lsls	r3, r3, #6
 8005b42:	697a      	ldr	r2, [r7, #20]
 8005b44:	4313      	orrs	r3, r2
 8005b46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	697a      	ldr	r2, [r7, #20]
 8005b4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	685a      	ldr	r2, [r3, #4]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	693a      	ldr	r2, [r7, #16]
 8005b60:	621a      	str	r2, [r3, #32]
}
 8005b62:	bf00      	nop
 8005b64:	371c      	adds	r7, #28
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr
 8005b6e:	bf00      	nop
 8005b70:	feff8fff 	.word	0xfeff8fff
 8005b74:	40010000 	.word	0x40010000
 8005b78:	40010400 	.word	0x40010400

08005b7c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b087      	sub	sp, #28
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
 8005b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6a1b      	ldr	r3, [r3, #32]
 8005b8a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6a1b      	ldr	r3, [r3, #32]
 8005b90:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005ba4:	68fa      	ldr	r2, [r7, #12]
 8005ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8005c14 <TIM_OC5_SetConfig+0x98>)
 8005ba8:	4013      	ands	r3, r2
 8005baa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	68fa      	ldr	r2, [r7, #12]
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005bbc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	041b      	lsls	r3, r3, #16
 8005bc4:	693a      	ldr	r2, [r7, #16]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a12      	ldr	r2, [pc, #72]	@ (8005c18 <TIM_OC5_SetConfig+0x9c>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d003      	beq.n	8005bda <TIM_OC5_SetConfig+0x5e>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a11      	ldr	r2, [pc, #68]	@ (8005c1c <TIM_OC5_SetConfig+0xa0>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d109      	bne.n	8005bee <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005be0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	695b      	ldr	r3, [r3, #20]
 8005be6:	021b      	lsls	r3, r3, #8
 8005be8:	697a      	ldr	r2, [r7, #20]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	697a      	ldr	r2, [r7, #20]
 8005bf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	68fa      	ldr	r2, [r7, #12]
 8005bf8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	685a      	ldr	r2, [r3, #4]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	693a      	ldr	r2, [r7, #16]
 8005c06:	621a      	str	r2, [r3, #32]
}
 8005c08:	bf00      	nop
 8005c0a:	371c      	adds	r7, #28
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr
 8005c14:	fffeff8f 	.word	0xfffeff8f
 8005c18:	40010000 	.word	0x40010000
 8005c1c:	40010400 	.word	0x40010400

08005c20 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b087      	sub	sp, #28
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6a1b      	ldr	r3, [r3, #32]
 8005c2e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6a1b      	ldr	r3, [r3, #32]
 8005c34:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005c48:	68fa      	ldr	r2, [r7, #12]
 8005c4a:	4b1c      	ldr	r3, [pc, #112]	@ (8005cbc <TIM_OC6_SetConfig+0x9c>)
 8005c4c:	4013      	ands	r3, r2
 8005c4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	021b      	lsls	r3, r3, #8
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005c62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	051b      	lsls	r3, r3, #20
 8005c6a:	693a      	ldr	r2, [r7, #16]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	4a13      	ldr	r2, [pc, #76]	@ (8005cc0 <TIM_OC6_SetConfig+0xa0>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d003      	beq.n	8005c80 <TIM_OC6_SetConfig+0x60>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	4a12      	ldr	r2, [pc, #72]	@ (8005cc4 <TIM_OC6_SetConfig+0xa4>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d109      	bne.n	8005c94 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005c86:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	695b      	ldr	r3, [r3, #20]
 8005c8c:	029b      	lsls	r3, r3, #10
 8005c8e:	697a      	ldr	r2, [r7, #20]
 8005c90:	4313      	orrs	r3, r2
 8005c92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	697a      	ldr	r2, [r7, #20]
 8005c98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	68fa      	ldr	r2, [r7, #12]
 8005c9e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	685a      	ldr	r2, [r3, #4]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	693a      	ldr	r2, [r7, #16]
 8005cac:	621a      	str	r2, [r3, #32]
}
 8005cae:	bf00      	nop
 8005cb0:	371c      	adds	r7, #28
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr
 8005cba:	bf00      	nop
 8005cbc:	feff8fff 	.word	0xfeff8fff
 8005cc0:	40010000 	.word	0x40010000
 8005cc4:	40010400 	.word	0x40010400

08005cc8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b087      	sub	sp, #28
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	6a1b      	ldr	r3, [r3, #32]
 8005cd8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6a1b      	ldr	r3, [r3, #32]
 8005cde:	f023 0201 	bic.w	r2, r3, #1
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	699b      	ldr	r3, [r3, #24]
 8005cea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005cf2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	011b      	lsls	r3, r3, #4
 8005cf8:	693a      	ldr	r2, [r7, #16]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	f023 030a 	bic.w	r3, r3, #10
 8005d04:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d06:	697a      	ldr	r2, [r7, #20]
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	693a      	ldr	r2, [r7, #16]
 8005d12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	697a      	ldr	r2, [r7, #20]
 8005d18:	621a      	str	r2, [r3, #32]
}
 8005d1a:	bf00      	nop
 8005d1c:	371c      	adds	r7, #28
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d24:	4770      	bx	lr

08005d26 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d26:	b480      	push	{r7}
 8005d28:	b087      	sub	sp, #28
 8005d2a:	af00      	add	r7, sp, #0
 8005d2c:	60f8      	str	r0, [r7, #12]
 8005d2e:	60b9      	str	r1, [r7, #8]
 8005d30:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	6a1b      	ldr	r3, [r3, #32]
 8005d36:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6a1b      	ldr	r3, [r3, #32]
 8005d3c:	f023 0210 	bic.w	r2, r3, #16
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	699b      	ldr	r3, [r3, #24]
 8005d48:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	031b      	lsls	r3, r3, #12
 8005d56:	693a      	ldr	r2, [r7, #16]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005d62:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	011b      	lsls	r3, r3, #4
 8005d68:	697a      	ldr	r2, [r7, #20]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	693a      	ldr	r2, [r7, #16]
 8005d72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	697a      	ldr	r2, [r7, #20]
 8005d78:	621a      	str	r2, [r3, #32]
}
 8005d7a:	bf00      	nop
 8005d7c:	371c      	adds	r7, #28
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr

08005d86 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d86:	b480      	push	{r7}
 8005d88:	b085      	sub	sp, #20
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
 8005d8e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d9e:	683a      	ldr	r2, [r7, #0]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	4313      	orrs	r3, r2
 8005da4:	f043 0307 	orr.w	r3, r3, #7
 8005da8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	68fa      	ldr	r2, [r7, #12]
 8005dae:	609a      	str	r2, [r3, #8]
}
 8005db0:	bf00      	nop
 8005db2:	3714      	adds	r7, #20
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr

08005dbc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b087      	sub	sp, #28
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	60b9      	str	r1, [r7, #8]
 8005dc6:	607a      	str	r2, [r7, #4]
 8005dc8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005dd6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	021a      	lsls	r2, r3, #8
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	431a      	orrs	r2, r3
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	4313      	orrs	r3, r2
 8005de4:	697a      	ldr	r2, [r7, #20]
 8005de6:	4313      	orrs	r3, r2
 8005de8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	697a      	ldr	r2, [r7, #20]
 8005dee:	609a      	str	r2, [r3, #8]
}
 8005df0:	bf00      	nop
 8005df2:	371c      	adds	r7, #28
 8005df4:	46bd      	mov	sp, r7
 8005df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfa:	4770      	bx	lr

08005dfc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b087      	sub	sp, #28
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	60f8      	str	r0, [r7, #12]
 8005e04:	60b9      	str	r1, [r7, #8]
 8005e06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	f003 031f 	and.w	r3, r3, #31
 8005e0e:	2201      	movs	r2, #1
 8005e10:	fa02 f303 	lsl.w	r3, r2, r3
 8005e14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	6a1a      	ldr	r2, [r3, #32]
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	43db      	mvns	r3, r3
 8005e1e:	401a      	ands	r2, r3
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	6a1a      	ldr	r2, [r3, #32]
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	f003 031f 	and.w	r3, r3, #31
 8005e2e:	6879      	ldr	r1, [r7, #4]
 8005e30:	fa01 f303 	lsl.w	r3, r1, r3
 8005e34:	431a      	orrs	r2, r3
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	621a      	str	r2, [r3, #32]
}
 8005e3a:	bf00      	nop
 8005e3c:	371c      	adds	r7, #28
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr
	...

08005e48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b085      	sub	sp, #20
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
 8005e50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d101      	bne.n	8005e60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e5c:	2302      	movs	r3, #2
 8005e5e:	e06d      	b.n	8005f3c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2202      	movs	r2, #2
 8005e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	689b      	ldr	r3, [r3, #8]
 8005e7e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a30      	ldr	r2, [pc, #192]	@ (8005f48 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d004      	beq.n	8005e94 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a2f      	ldr	r2, [pc, #188]	@ (8005f4c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d108      	bne.n	8005ea6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005e9a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	68fa      	ldr	r2, [r7, #12]
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005eac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	68fa      	ldr	r2, [r7, #12]
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	68fa      	ldr	r2, [r7, #12]
 8005ebe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a20      	ldr	r2, [pc, #128]	@ (8005f48 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d022      	beq.n	8005f10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ed2:	d01d      	beq.n	8005f10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a1d      	ldr	r2, [pc, #116]	@ (8005f50 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d018      	beq.n	8005f10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a1c      	ldr	r2, [pc, #112]	@ (8005f54 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d013      	beq.n	8005f10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a1a      	ldr	r2, [pc, #104]	@ (8005f58 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d00e      	beq.n	8005f10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a15      	ldr	r2, [pc, #84]	@ (8005f4c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d009      	beq.n	8005f10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a16      	ldr	r2, [pc, #88]	@ (8005f5c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d004      	beq.n	8005f10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a15      	ldr	r2, [pc, #84]	@ (8005f60 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d10c      	bne.n	8005f2a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f16:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	68ba      	ldr	r2, [r7, #8]
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	68ba      	ldr	r2, [r7, #8]
 8005f28:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005f3a:	2300      	movs	r3, #0
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	3714      	adds	r7, #20
 8005f40:	46bd      	mov	sp, r7
 8005f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f46:	4770      	bx	lr
 8005f48:	40010000 	.word	0x40010000
 8005f4c:	40010400 	.word	0x40010400
 8005f50:	40000400 	.word	0x40000400
 8005f54:	40000800 	.word	0x40000800
 8005f58:	40000c00 	.word	0x40000c00
 8005f5c:	40014000 	.word	0x40014000
 8005f60:	40001800 	.word	0x40001800

08005f64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b082      	sub	sp, #8
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d101      	bne.n	8005f76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e040      	b.n	8005ff8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d106      	bne.n	8005f8c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2200      	movs	r2, #0
 8005f82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f7fc fc8c 	bl	80028a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2224      	movs	r2, #36	@ 0x24
 8005f90:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f022 0201 	bic.w	r2, r2, #1
 8005fa0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d002      	beq.n	8005fb0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005faa:	6878      	ldr	r0, [r7, #4]
 8005fac:	f000 fe66 	bl	8006c7c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005fb0:	6878      	ldr	r0, [r7, #4]
 8005fb2:	f000 fbff 	bl	80067b4 <UART_SetConfig>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	d101      	bne.n	8005fc0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	e01b      	b.n	8005ff8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	685a      	ldr	r2, [r3, #4]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005fce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	689a      	ldr	r2, [r3, #8]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005fde:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f042 0201 	orr.w	r2, r2, #1
 8005fee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f000 fee5 	bl	8006dc0 <UART_CheckIdleState>
 8005ff6:	4603      	mov	r3, r0
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3708      	adds	r7, #8
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}

08006000 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b08a      	sub	sp, #40	@ 0x28
 8006004:	af02      	add	r7, sp, #8
 8006006:	60f8      	str	r0, [r7, #12]
 8006008:	60b9      	str	r1, [r7, #8]
 800600a:	603b      	str	r3, [r7, #0]
 800600c:	4613      	mov	r3, r2
 800600e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006014:	2b20      	cmp	r3, #32
 8006016:	d177      	bne.n	8006108 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d002      	beq.n	8006024 <HAL_UART_Transmit+0x24>
 800601e:	88fb      	ldrh	r3, [r7, #6]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d101      	bne.n	8006028 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	e070      	b.n	800610a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2200      	movs	r2, #0
 800602c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2221      	movs	r2, #33	@ 0x21
 8006034:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006036:	f7fc fd17 	bl	8002a68 <HAL_GetTick>
 800603a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	88fa      	ldrh	r2, [r7, #6]
 8006040:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	88fa      	ldrh	r2, [r7, #6]
 8006048:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006054:	d108      	bne.n	8006068 <HAL_UART_Transmit+0x68>
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	691b      	ldr	r3, [r3, #16]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d104      	bne.n	8006068 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800605e:	2300      	movs	r3, #0
 8006060:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	61bb      	str	r3, [r7, #24]
 8006066:	e003      	b.n	8006070 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800606c:	2300      	movs	r3, #0
 800606e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006070:	e02f      	b.n	80060d2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	9300      	str	r3, [sp, #0]
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	2200      	movs	r2, #0
 800607a:	2180      	movs	r1, #128	@ 0x80
 800607c:	68f8      	ldr	r0, [r7, #12]
 800607e:	f000 fef6 	bl	8006e6e <UART_WaitOnFlagUntilTimeout>
 8006082:	4603      	mov	r3, r0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d004      	beq.n	8006092 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2220      	movs	r2, #32
 800608c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800608e:	2303      	movs	r3, #3
 8006090:	e03b      	b.n	800610a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d10b      	bne.n	80060b0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006098:	69bb      	ldr	r3, [r7, #24]
 800609a:	881b      	ldrh	r3, [r3, #0]
 800609c:	461a      	mov	r2, r3
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060a6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80060a8:	69bb      	ldr	r3, [r7, #24]
 80060aa:	3302      	adds	r3, #2
 80060ac:	61bb      	str	r3, [r7, #24]
 80060ae:	e007      	b.n	80060c0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80060b0:	69fb      	ldr	r3, [r7, #28]
 80060b2:	781a      	ldrb	r2, [r3, #0]
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80060ba:	69fb      	ldr	r3, [r7, #28]
 80060bc:	3301      	adds	r3, #1
 80060be:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80060c6:	b29b      	uxth	r3, r3
 80060c8:	3b01      	subs	r3, #1
 80060ca:	b29a      	uxth	r2, r3
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80060d8:	b29b      	uxth	r3, r3
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d1c9      	bne.n	8006072 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	9300      	str	r3, [sp, #0]
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	2200      	movs	r2, #0
 80060e6:	2140      	movs	r1, #64	@ 0x40
 80060e8:	68f8      	ldr	r0, [r7, #12]
 80060ea:	f000 fec0 	bl	8006e6e <UART_WaitOnFlagUntilTimeout>
 80060ee:	4603      	mov	r3, r0
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d004      	beq.n	80060fe <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2220      	movs	r2, #32
 80060f8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80060fa:	2303      	movs	r3, #3
 80060fc:	e005      	b.n	800610a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2220      	movs	r2, #32
 8006102:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006104:	2300      	movs	r3, #0
 8006106:	e000      	b.n	800610a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006108:	2302      	movs	r3, #2
  }
}
 800610a:	4618      	mov	r0, r3
 800610c:	3720      	adds	r7, #32
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}

08006112 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006112:	b580      	push	{r7, lr}
 8006114:	b08a      	sub	sp, #40	@ 0x28
 8006116:	af00      	add	r7, sp, #0
 8006118:	60f8      	str	r0, [r7, #12]
 800611a:	60b9      	str	r1, [r7, #8]
 800611c:	4613      	mov	r3, r2
 800611e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006126:	2b20      	cmp	r3, #32
 8006128:	d132      	bne.n	8006190 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d002      	beq.n	8006136 <HAL_UART_Receive_IT+0x24>
 8006130:	88fb      	ldrh	r3, [r7, #6]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d101      	bne.n	800613a <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	e02b      	b.n	8006192 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2200      	movs	r2, #0
 800613e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800614a:	2b00      	cmp	r3, #0
 800614c:	d018      	beq.n	8006180 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	e853 3f00 	ldrex	r3, [r3]
 800615a:	613b      	str	r3, [r7, #16]
   return(result);
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006162:	627b      	str	r3, [r7, #36]	@ 0x24
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	461a      	mov	r2, r3
 800616a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800616c:	623b      	str	r3, [r7, #32]
 800616e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006170:	69f9      	ldr	r1, [r7, #28]
 8006172:	6a3a      	ldr	r2, [r7, #32]
 8006174:	e841 2300 	strex	r3, r2, [r1]
 8006178:	61bb      	str	r3, [r7, #24]
   return(result);
 800617a:	69bb      	ldr	r3, [r7, #24]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d1e6      	bne.n	800614e <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006180:	88fb      	ldrh	r3, [r7, #6]
 8006182:	461a      	mov	r2, r3
 8006184:	68b9      	ldr	r1, [r7, #8]
 8006186:	68f8      	ldr	r0, [r7, #12]
 8006188:	f000 fede 	bl	8006f48 <UART_Start_Receive_IT>
 800618c:	4603      	mov	r3, r0
 800618e:	e000      	b.n	8006192 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8006190:	2302      	movs	r3, #2
  }
}
 8006192:	4618      	mov	r0, r3
 8006194:	3728      	adds	r7, #40	@ 0x28
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
	...

0800619c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b0ba      	sub	sp, #232	@ 0xe8
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	69db      	ldr	r3, [r3, #28]
 80061aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80061c2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80061c6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80061ca:	4013      	ands	r3, r2
 80061cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80061d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d115      	bne.n	8006204 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80061d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061dc:	f003 0320 	and.w	r3, r3, #32
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d00f      	beq.n	8006204 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80061e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061e8:	f003 0320 	and.w	r3, r3, #32
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d009      	beq.n	8006204 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	f000 82b1 	beq.w	800675c <HAL_UART_IRQHandler+0x5c0>
      {
        huart->RxISR(huart);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	4798      	blx	r3
      }
      return;
 8006202:	e2ab      	b.n	800675c <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006204:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006208:	2b00      	cmp	r3, #0
 800620a:	f000 8117 	beq.w	800643c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800620e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006212:	f003 0301 	and.w	r3, r3, #1
 8006216:	2b00      	cmp	r3, #0
 8006218:	d106      	bne.n	8006228 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800621a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800621e:	4b85      	ldr	r3, [pc, #532]	@ (8006434 <HAL_UART_IRQHandler+0x298>)
 8006220:	4013      	ands	r3, r2
 8006222:	2b00      	cmp	r3, #0
 8006224:	f000 810a 	beq.w	800643c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006228:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800622c:	f003 0301 	and.w	r3, r3, #1
 8006230:	2b00      	cmp	r3, #0
 8006232:	d011      	beq.n	8006258 <HAL_UART_IRQHandler+0xbc>
 8006234:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006238:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800623c:	2b00      	cmp	r3, #0
 800623e:	d00b      	beq.n	8006258 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	2201      	movs	r2, #1
 8006246:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800624e:	f043 0201 	orr.w	r2, r3, #1
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006258:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800625c:	f003 0302 	and.w	r3, r3, #2
 8006260:	2b00      	cmp	r3, #0
 8006262:	d011      	beq.n	8006288 <HAL_UART_IRQHandler+0xec>
 8006264:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006268:	f003 0301 	and.w	r3, r3, #1
 800626c:	2b00      	cmp	r3, #0
 800626e:	d00b      	beq.n	8006288 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	2202      	movs	r2, #2
 8006276:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800627e:	f043 0204 	orr.w	r2, r3, #4
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006288:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800628c:	f003 0304 	and.w	r3, r3, #4
 8006290:	2b00      	cmp	r3, #0
 8006292:	d011      	beq.n	80062b8 <HAL_UART_IRQHandler+0x11c>
 8006294:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006298:	f003 0301 	and.w	r3, r3, #1
 800629c:	2b00      	cmp	r3, #0
 800629e:	d00b      	beq.n	80062b8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	2204      	movs	r2, #4
 80062a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062ae:	f043 0202 	orr.w	r2, r3, #2
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80062b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062bc:	f003 0308 	and.w	r3, r3, #8
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d017      	beq.n	80062f4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80062c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062c8:	f003 0320 	and.w	r3, r3, #32
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d105      	bne.n	80062dc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80062d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80062d4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d00b      	beq.n	80062f4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2208      	movs	r2, #8
 80062e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062ea:	f043 0208 	orr.w	r2, r3, #8
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80062f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d012      	beq.n	8006326 <HAL_UART_IRQHandler+0x18a>
 8006300:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006304:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006308:	2b00      	cmp	r3, #0
 800630a:	d00c      	beq.n	8006326 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006314:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800631c:	f043 0220 	orr.w	r2, r3, #32
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800632c:	2b00      	cmp	r3, #0
 800632e:	f000 8217 	beq.w	8006760 <HAL_UART_IRQHandler+0x5c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006332:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006336:	f003 0320 	and.w	r3, r3, #32
 800633a:	2b00      	cmp	r3, #0
 800633c:	d00d      	beq.n	800635a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800633e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006342:	f003 0320 	and.w	r3, r3, #32
 8006346:	2b00      	cmp	r3, #0
 8006348:	d007      	beq.n	800635a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800634e:	2b00      	cmp	r3, #0
 8006350:	d003      	beq.n	800635a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006360:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800636e:	2b40      	cmp	r3, #64	@ 0x40
 8006370:	d005      	beq.n	800637e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006372:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006376:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800637a:	2b00      	cmp	r3, #0
 800637c:	d04f      	beq.n	800641e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f000 fea8 	bl	80070d4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800638e:	2b40      	cmp	r3, #64	@ 0x40
 8006390:	d141      	bne.n	8006416 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	3308      	adds	r3, #8
 8006398:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800639c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80063a0:	e853 3f00 	ldrex	r3, [r3]
 80063a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80063a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80063ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	3308      	adds	r3, #8
 80063ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80063be:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80063c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80063ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80063ce:	e841 2300 	strex	r3, r2, [r1]
 80063d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80063d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d1d9      	bne.n	8006392 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d013      	beq.n	800640e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063ea:	4a13      	ldr	r2, [pc, #76]	@ (8006438 <HAL_UART_IRQHandler+0x29c>)
 80063ec:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063f2:	4618      	mov	r0, r3
 80063f4:	f7fc fce9 	bl	8002dca <HAL_DMA_Abort_IT>
 80063f8:	4603      	mov	r3, r0
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d017      	beq.n	800642e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006402:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006408:	4610      	mov	r0, r2
 800640a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800640c:	e00f      	b.n	800642e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f000 f9ba 	bl	8006788 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006414:	e00b      	b.n	800642e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 f9b6 	bl	8006788 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800641c:	e007      	b.n	800642e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f000 f9b2 	bl	8006788 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800642c:	e198      	b.n	8006760 <HAL_UART_IRQHandler+0x5c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800642e:	bf00      	nop
    return;
 8006430:	e196      	b.n	8006760 <HAL_UART_IRQHandler+0x5c4>
 8006432:	bf00      	nop
 8006434:	04000120 	.word	0x04000120
 8006438:	0800719d 	.word	0x0800719d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006440:	2b01      	cmp	r3, #1
 8006442:	f040 8166 	bne.w	8006712 <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006446:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800644a:	f003 0310 	and.w	r3, r3, #16
 800644e:	2b00      	cmp	r3, #0
 8006450:	f000 815f 	beq.w	8006712 <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006454:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006458:	f003 0310 	and.w	r3, r3, #16
 800645c:	2b00      	cmp	r3, #0
 800645e:	f000 8158 	beq.w	8006712 <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	2210      	movs	r2, #16
 8006468:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	689b      	ldr	r3, [r3, #8]
 8006470:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006474:	2b40      	cmp	r3, #64	@ 0x40
 8006476:	f040 80d0 	bne.w	800661a <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006486:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800648a:	2b00      	cmp	r3, #0
 800648c:	f000 80ab 	beq.w	80065e6 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006496:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800649a:	429a      	cmp	r2, r3
 800649c:	f080 80a3 	bcs.w	80065e6 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80064a6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064ae:	69db      	ldr	r3, [r3, #28]
 80064b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064b4:	f000 8086 	beq.w	80065c4 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80064c4:	e853 3f00 	ldrex	r3, [r3]
 80064c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80064cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80064d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80064d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	461a      	mov	r2, r3
 80064de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80064e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80064e6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80064ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80064f2:	e841 2300 	strex	r3, r2, [r1]
 80064f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80064fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d1da      	bne.n	80064b8 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	3308      	adds	r3, #8
 8006508:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800650a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800650c:	e853 3f00 	ldrex	r3, [r3]
 8006510:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006512:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006514:	f023 0301 	bic.w	r3, r3, #1
 8006518:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	3308      	adds	r3, #8
 8006522:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006526:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800652a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800652c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800652e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006532:	e841 2300 	strex	r3, r2, [r1]
 8006536:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006538:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800653a:	2b00      	cmp	r3, #0
 800653c:	d1e1      	bne.n	8006502 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	3308      	adds	r3, #8
 8006544:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006546:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006548:	e853 3f00 	ldrex	r3, [r3]
 800654c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800654e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006550:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006554:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	3308      	adds	r3, #8
 800655e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006562:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006564:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006566:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006568:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800656a:	e841 2300 	strex	r3, r2, [r1]
 800656e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006570:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006572:	2b00      	cmp	r3, #0
 8006574:	d1e3      	bne.n	800653e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2220      	movs	r2, #32
 800657a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800658a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800658c:	e853 3f00 	ldrex	r3, [r3]
 8006590:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006592:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006594:	f023 0310 	bic.w	r3, r3, #16
 8006598:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	461a      	mov	r2, r3
 80065a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80065a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80065a8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065aa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80065ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80065ae:	e841 2300 	strex	r3, r2, [r1]
 80065b2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80065b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d1e4      	bne.n	8006584 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065be:	4618      	mov	r0, r3
 80065c0:	f7fc fb93 	bl	8002cea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2202      	movs	r2, #2
 80065c8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80065d6:	b29b      	uxth	r3, r3
 80065d8:	1ad3      	subs	r3, r2, r3
 80065da:	b29b      	uxth	r3, r3
 80065dc:	4619      	mov	r1, r3
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f000 f8dc 	bl	800679c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80065e4:	e0be      	b.n	8006764 <HAL_UART_IRQHandler+0x5c8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80065ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80065f0:	429a      	cmp	r2, r3
 80065f2:	f040 80b7 	bne.w	8006764 <HAL_UART_IRQHandler+0x5c8>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065fa:	69db      	ldr	r3, [r3, #28]
 80065fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006600:	f040 80b0 	bne.w	8006764 <HAL_UART_IRQHandler+0x5c8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2202      	movs	r2, #2
 8006608:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006610:	4619      	mov	r1, r3
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f000 f8c2 	bl	800679c <HAL_UARTEx_RxEventCallback>
      return;
 8006618:	e0a4      	b.n	8006764 <HAL_UART_IRQHandler+0x5c8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006626:	b29b      	uxth	r3, r3
 8006628:	1ad3      	subs	r3, r2, r3
 800662a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006634:	b29b      	uxth	r3, r3
 8006636:	2b00      	cmp	r3, #0
 8006638:	f000 8096 	beq.w	8006768 <HAL_UART_IRQHandler+0x5cc>
          && (nb_rx_data > 0U))
 800663c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006640:	2b00      	cmp	r3, #0
 8006642:	f000 8091 	beq.w	8006768 <HAL_UART_IRQHandler+0x5cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800664c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800664e:	e853 3f00 	ldrex	r3, [r3]
 8006652:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006654:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006656:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800665a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	461a      	mov	r2, r3
 8006664:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006668:	647b      	str	r3, [r7, #68]	@ 0x44
 800666a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800666c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800666e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006670:	e841 2300 	strex	r3, r2, [r1]
 8006674:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006676:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006678:	2b00      	cmp	r3, #0
 800667a:	d1e4      	bne.n	8006646 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	3308      	adds	r3, #8
 8006682:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006686:	e853 3f00 	ldrex	r3, [r3]
 800668a:	623b      	str	r3, [r7, #32]
   return(result);
 800668c:	6a3b      	ldr	r3, [r7, #32]
 800668e:	f023 0301 	bic.w	r3, r3, #1
 8006692:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	3308      	adds	r3, #8
 800669c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80066a0:	633a      	str	r2, [r7, #48]	@ 0x30
 80066a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066a8:	e841 2300 	strex	r3, r2, [r1]
 80066ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80066ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d1e3      	bne.n	800667c <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2220      	movs	r2, #32
 80066b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2200      	movs	r2, #0
 80066c6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	e853 3f00 	ldrex	r3, [r3]
 80066d4:	60fb      	str	r3, [r7, #12]
   return(result);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f023 0310 	bic.w	r3, r3, #16
 80066dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	461a      	mov	r2, r3
 80066e6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80066ea:	61fb      	str	r3, [r7, #28]
 80066ec:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ee:	69b9      	ldr	r1, [r7, #24]
 80066f0:	69fa      	ldr	r2, [r7, #28]
 80066f2:	e841 2300 	strex	r3, r2, [r1]
 80066f6:	617b      	str	r3, [r7, #20]
   return(result);
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d1e4      	bne.n	80066c8 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2202      	movs	r2, #2
 8006702:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006704:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006708:	4619      	mov	r1, r3
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f000 f846 	bl	800679c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006710:	e02a      	b.n	8006768 <HAL_UART_IRQHandler+0x5cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006712:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006716:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800671a:	2b00      	cmp	r3, #0
 800671c:	d00e      	beq.n	800673c <HAL_UART_IRQHandler+0x5a0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800671e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006722:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006726:	2b00      	cmp	r3, #0
 8006728:	d008      	beq.n	800673c <HAL_UART_IRQHandler+0x5a0>
  {
    if (huart->TxISR != NULL)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800672e:	2b00      	cmp	r3, #0
 8006730:	d01c      	beq.n	800676c <HAL_UART_IRQHandler+0x5d0>
    {
      huart->TxISR(huart);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	4798      	blx	r3
    }
    return;
 800673a:	e017      	b.n	800676c <HAL_UART_IRQHandler+0x5d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800673c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006740:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006744:	2b00      	cmp	r3, #0
 8006746:	d012      	beq.n	800676e <HAL_UART_IRQHandler+0x5d2>
 8006748:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800674c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006750:	2b00      	cmp	r3, #0
 8006752:	d00c      	beq.n	800676e <HAL_UART_IRQHandler+0x5d2>
  {
    UART_EndTransmit_IT(huart);
 8006754:	6878      	ldr	r0, [r7, #4]
 8006756:	f000 fd33 	bl	80071c0 <UART_EndTransmit_IT>
    return;
 800675a:	e008      	b.n	800676e <HAL_UART_IRQHandler+0x5d2>
      return;
 800675c:	bf00      	nop
 800675e:	e006      	b.n	800676e <HAL_UART_IRQHandler+0x5d2>
    return;
 8006760:	bf00      	nop
 8006762:	e004      	b.n	800676e <HAL_UART_IRQHandler+0x5d2>
      return;
 8006764:	bf00      	nop
 8006766:	e002      	b.n	800676e <HAL_UART_IRQHandler+0x5d2>
      return;
 8006768:	bf00      	nop
 800676a:	e000      	b.n	800676e <HAL_UART_IRQHandler+0x5d2>
    return;
 800676c:	bf00      	nop
  }

}
 800676e:	37e8      	adds	r7, #232	@ 0xe8
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}

08006774 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800677c:	bf00      	nop
 800677e:	370c      	adds	r7, #12
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr

08006788 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006788:	b480      	push	{r7}
 800678a:	b083      	sub	sp, #12
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006790:	bf00      	nop
 8006792:	370c      	adds	r7, #12
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr

0800679c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800679c:	b480      	push	{r7}
 800679e:	b083      	sub	sp, #12
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	460b      	mov	r3, r1
 80067a6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80067a8:	bf00      	nop
 80067aa:	370c      	adds	r7, #12
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr

080067b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b088      	sub	sp, #32
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80067bc:	2300      	movs	r3, #0
 80067be:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	689a      	ldr	r2, [r3, #8]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	691b      	ldr	r3, [r3, #16]
 80067c8:	431a      	orrs	r2, r3
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	695b      	ldr	r3, [r3, #20]
 80067ce:	431a      	orrs	r2, r3
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	69db      	ldr	r3, [r3, #28]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	681a      	ldr	r2, [r3, #0]
 80067de:	4ba6      	ldr	r3, [pc, #664]	@ (8006a78 <UART_SetConfig+0x2c4>)
 80067e0:	4013      	ands	r3, r2
 80067e2:	687a      	ldr	r2, [r7, #4]
 80067e4:	6812      	ldr	r2, [r2, #0]
 80067e6:	6979      	ldr	r1, [r7, #20]
 80067e8:	430b      	orrs	r3, r1
 80067ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	68da      	ldr	r2, [r3, #12]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	430a      	orrs	r2, r1
 8006800:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	699b      	ldr	r3, [r3, #24]
 8006806:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6a1b      	ldr	r3, [r3, #32]
 800680c:	697a      	ldr	r2, [r7, #20]
 800680e:	4313      	orrs	r3, r2
 8006810:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	689b      	ldr	r3, [r3, #8]
 8006818:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	697a      	ldr	r2, [r7, #20]
 8006822:	430a      	orrs	r2, r1
 8006824:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a94      	ldr	r2, [pc, #592]	@ (8006a7c <UART_SetConfig+0x2c8>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d120      	bne.n	8006872 <UART_SetConfig+0xbe>
 8006830:	4b93      	ldr	r3, [pc, #588]	@ (8006a80 <UART_SetConfig+0x2cc>)
 8006832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006836:	f003 0303 	and.w	r3, r3, #3
 800683a:	2b03      	cmp	r3, #3
 800683c:	d816      	bhi.n	800686c <UART_SetConfig+0xb8>
 800683e:	a201      	add	r2, pc, #4	@ (adr r2, 8006844 <UART_SetConfig+0x90>)
 8006840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006844:	08006855 	.word	0x08006855
 8006848:	08006861 	.word	0x08006861
 800684c:	0800685b 	.word	0x0800685b
 8006850:	08006867 	.word	0x08006867
 8006854:	2301      	movs	r3, #1
 8006856:	77fb      	strb	r3, [r7, #31]
 8006858:	e150      	b.n	8006afc <UART_SetConfig+0x348>
 800685a:	2302      	movs	r3, #2
 800685c:	77fb      	strb	r3, [r7, #31]
 800685e:	e14d      	b.n	8006afc <UART_SetConfig+0x348>
 8006860:	2304      	movs	r3, #4
 8006862:	77fb      	strb	r3, [r7, #31]
 8006864:	e14a      	b.n	8006afc <UART_SetConfig+0x348>
 8006866:	2308      	movs	r3, #8
 8006868:	77fb      	strb	r3, [r7, #31]
 800686a:	e147      	b.n	8006afc <UART_SetConfig+0x348>
 800686c:	2310      	movs	r3, #16
 800686e:	77fb      	strb	r3, [r7, #31]
 8006870:	e144      	b.n	8006afc <UART_SetConfig+0x348>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a83      	ldr	r2, [pc, #524]	@ (8006a84 <UART_SetConfig+0x2d0>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d132      	bne.n	80068e2 <UART_SetConfig+0x12e>
 800687c:	4b80      	ldr	r3, [pc, #512]	@ (8006a80 <UART_SetConfig+0x2cc>)
 800687e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006882:	f003 030c 	and.w	r3, r3, #12
 8006886:	2b0c      	cmp	r3, #12
 8006888:	d828      	bhi.n	80068dc <UART_SetConfig+0x128>
 800688a:	a201      	add	r2, pc, #4	@ (adr r2, 8006890 <UART_SetConfig+0xdc>)
 800688c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006890:	080068c5 	.word	0x080068c5
 8006894:	080068dd 	.word	0x080068dd
 8006898:	080068dd 	.word	0x080068dd
 800689c:	080068dd 	.word	0x080068dd
 80068a0:	080068d1 	.word	0x080068d1
 80068a4:	080068dd 	.word	0x080068dd
 80068a8:	080068dd 	.word	0x080068dd
 80068ac:	080068dd 	.word	0x080068dd
 80068b0:	080068cb 	.word	0x080068cb
 80068b4:	080068dd 	.word	0x080068dd
 80068b8:	080068dd 	.word	0x080068dd
 80068bc:	080068dd 	.word	0x080068dd
 80068c0:	080068d7 	.word	0x080068d7
 80068c4:	2300      	movs	r3, #0
 80068c6:	77fb      	strb	r3, [r7, #31]
 80068c8:	e118      	b.n	8006afc <UART_SetConfig+0x348>
 80068ca:	2302      	movs	r3, #2
 80068cc:	77fb      	strb	r3, [r7, #31]
 80068ce:	e115      	b.n	8006afc <UART_SetConfig+0x348>
 80068d0:	2304      	movs	r3, #4
 80068d2:	77fb      	strb	r3, [r7, #31]
 80068d4:	e112      	b.n	8006afc <UART_SetConfig+0x348>
 80068d6:	2308      	movs	r3, #8
 80068d8:	77fb      	strb	r3, [r7, #31]
 80068da:	e10f      	b.n	8006afc <UART_SetConfig+0x348>
 80068dc:	2310      	movs	r3, #16
 80068de:	77fb      	strb	r3, [r7, #31]
 80068e0:	e10c      	b.n	8006afc <UART_SetConfig+0x348>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4a68      	ldr	r2, [pc, #416]	@ (8006a88 <UART_SetConfig+0x2d4>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d120      	bne.n	800692e <UART_SetConfig+0x17a>
 80068ec:	4b64      	ldr	r3, [pc, #400]	@ (8006a80 <UART_SetConfig+0x2cc>)
 80068ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068f2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80068f6:	2b30      	cmp	r3, #48	@ 0x30
 80068f8:	d013      	beq.n	8006922 <UART_SetConfig+0x16e>
 80068fa:	2b30      	cmp	r3, #48	@ 0x30
 80068fc:	d814      	bhi.n	8006928 <UART_SetConfig+0x174>
 80068fe:	2b20      	cmp	r3, #32
 8006900:	d009      	beq.n	8006916 <UART_SetConfig+0x162>
 8006902:	2b20      	cmp	r3, #32
 8006904:	d810      	bhi.n	8006928 <UART_SetConfig+0x174>
 8006906:	2b00      	cmp	r3, #0
 8006908:	d002      	beq.n	8006910 <UART_SetConfig+0x15c>
 800690a:	2b10      	cmp	r3, #16
 800690c:	d006      	beq.n	800691c <UART_SetConfig+0x168>
 800690e:	e00b      	b.n	8006928 <UART_SetConfig+0x174>
 8006910:	2300      	movs	r3, #0
 8006912:	77fb      	strb	r3, [r7, #31]
 8006914:	e0f2      	b.n	8006afc <UART_SetConfig+0x348>
 8006916:	2302      	movs	r3, #2
 8006918:	77fb      	strb	r3, [r7, #31]
 800691a:	e0ef      	b.n	8006afc <UART_SetConfig+0x348>
 800691c:	2304      	movs	r3, #4
 800691e:	77fb      	strb	r3, [r7, #31]
 8006920:	e0ec      	b.n	8006afc <UART_SetConfig+0x348>
 8006922:	2308      	movs	r3, #8
 8006924:	77fb      	strb	r3, [r7, #31]
 8006926:	e0e9      	b.n	8006afc <UART_SetConfig+0x348>
 8006928:	2310      	movs	r3, #16
 800692a:	77fb      	strb	r3, [r7, #31]
 800692c:	e0e6      	b.n	8006afc <UART_SetConfig+0x348>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a56      	ldr	r2, [pc, #344]	@ (8006a8c <UART_SetConfig+0x2d8>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d120      	bne.n	800697a <UART_SetConfig+0x1c6>
 8006938:	4b51      	ldr	r3, [pc, #324]	@ (8006a80 <UART_SetConfig+0x2cc>)
 800693a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800693e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006942:	2bc0      	cmp	r3, #192	@ 0xc0
 8006944:	d013      	beq.n	800696e <UART_SetConfig+0x1ba>
 8006946:	2bc0      	cmp	r3, #192	@ 0xc0
 8006948:	d814      	bhi.n	8006974 <UART_SetConfig+0x1c0>
 800694a:	2b80      	cmp	r3, #128	@ 0x80
 800694c:	d009      	beq.n	8006962 <UART_SetConfig+0x1ae>
 800694e:	2b80      	cmp	r3, #128	@ 0x80
 8006950:	d810      	bhi.n	8006974 <UART_SetConfig+0x1c0>
 8006952:	2b00      	cmp	r3, #0
 8006954:	d002      	beq.n	800695c <UART_SetConfig+0x1a8>
 8006956:	2b40      	cmp	r3, #64	@ 0x40
 8006958:	d006      	beq.n	8006968 <UART_SetConfig+0x1b4>
 800695a:	e00b      	b.n	8006974 <UART_SetConfig+0x1c0>
 800695c:	2300      	movs	r3, #0
 800695e:	77fb      	strb	r3, [r7, #31]
 8006960:	e0cc      	b.n	8006afc <UART_SetConfig+0x348>
 8006962:	2302      	movs	r3, #2
 8006964:	77fb      	strb	r3, [r7, #31]
 8006966:	e0c9      	b.n	8006afc <UART_SetConfig+0x348>
 8006968:	2304      	movs	r3, #4
 800696a:	77fb      	strb	r3, [r7, #31]
 800696c:	e0c6      	b.n	8006afc <UART_SetConfig+0x348>
 800696e:	2308      	movs	r3, #8
 8006970:	77fb      	strb	r3, [r7, #31]
 8006972:	e0c3      	b.n	8006afc <UART_SetConfig+0x348>
 8006974:	2310      	movs	r3, #16
 8006976:	77fb      	strb	r3, [r7, #31]
 8006978:	e0c0      	b.n	8006afc <UART_SetConfig+0x348>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a44      	ldr	r2, [pc, #272]	@ (8006a90 <UART_SetConfig+0x2dc>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d125      	bne.n	80069d0 <UART_SetConfig+0x21c>
 8006984:	4b3e      	ldr	r3, [pc, #248]	@ (8006a80 <UART_SetConfig+0x2cc>)
 8006986:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800698a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800698e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006992:	d017      	beq.n	80069c4 <UART_SetConfig+0x210>
 8006994:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006998:	d817      	bhi.n	80069ca <UART_SetConfig+0x216>
 800699a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800699e:	d00b      	beq.n	80069b8 <UART_SetConfig+0x204>
 80069a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069a4:	d811      	bhi.n	80069ca <UART_SetConfig+0x216>
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d003      	beq.n	80069b2 <UART_SetConfig+0x1fe>
 80069aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069ae:	d006      	beq.n	80069be <UART_SetConfig+0x20a>
 80069b0:	e00b      	b.n	80069ca <UART_SetConfig+0x216>
 80069b2:	2300      	movs	r3, #0
 80069b4:	77fb      	strb	r3, [r7, #31]
 80069b6:	e0a1      	b.n	8006afc <UART_SetConfig+0x348>
 80069b8:	2302      	movs	r3, #2
 80069ba:	77fb      	strb	r3, [r7, #31]
 80069bc:	e09e      	b.n	8006afc <UART_SetConfig+0x348>
 80069be:	2304      	movs	r3, #4
 80069c0:	77fb      	strb	r3, [r7, #31]
 80069c2:	e09b      	b.n	8006afc <UART_SetConfig+0x348>
 80069c4:	2308      	movs	r3, #8
 80069c6:	77fb      	strb	r3, [r7, #31]
 80069c8:	e098      	b.n	8006afc <UART_SetConfig+0x348>
 80069ca:	2310      	movs	r3, #16
 80069cc:	77fb      	strb	r3, [r7, #31]
 80069ce:	e095      	b.n	8006afc <UART_SetConfig+0x348>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4a2f      	ldr	r2, [pc, #188]	@ (8006a94 <UART_SetConfig+0x2e0>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d125      	bne.n	8006a26 <UART_SetConfig+0x272>
 80069da:	4b29      	ldr	r3, [pc, #164]	@ (8006a80 <UART_SetConfig+0x2cc>)
 80069dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069e0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80069e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80069e8:	d017      	beq.n	8006a1a <UART_SetConfig+0x266>
 80069ea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80069ee:	d817      	bhi.n	8006a20 <UART_SetConfig+0x26c>
 80069f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069f4:	d00b      	beq.n	8006a0e <UART_SetConfig+0x25a>
 80069f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069fa:	d811      	bhi.n	8006a20 <UART_SetConfig+0x26c>
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d003      	beq.n	8006a08 <UART_SetConfig+0x254>
 8006a00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a04:	d006      	beq.n	8006a14 <UART_SetConfig+0x260>
 8006a06:	e00b      	b.n	8006a20 <UART_SetConfig+0x26c>
 8006a08:	2301      	movs	r3, #1
 8006a0a:	77fb      	strb	r3, [r7, #31]
 8006a0c:	e076      	b.n	8006afc <UART_SetConfig+0x348>
 8006a0e:	2302      	movs	r3, #2
 8006a10:	77fb      	strb	r3, [r7, #31]
 8006a12:	e073      	b.n	8006afc <UART_SetConfig+0x348>
 8006a14:	2304      	movs	r3, #4
 8006a16:	77fb      	strb	r3, [r7, #31]
 8006a18:	e070      	b.n	8006afc <UART_SetConfig+0x348>
 8006a1a:	2308      	movs	r3, #8
 8006a1c:	77fb      	strb	r3, [r7, #31]
 8006a1e:	e06d      	b.n	8006afc <UART_SetConfig+0x348>
 8006a20:	2310      	movs	r3, #16
 8006a22:	77fb      	strb	r3, [r7, #31]
 8006a24:	e06a      	b.n	8006afc <UART_SetConfig+0x348>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a1b      	ldr	r2, [pc, #108]	@ (8006a98 <UART_SetConfig+0x2e4>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d138      	bne.n	8006aa2 <UART_SetConfig+0x2ee>
 8006a30:	4b13      	ldr	r3, [pc, #76]	@ (8006a80 <UART_SetConfig+0x2cc>)
 8006a32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a36:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006a3a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006a3e:	d017      	beq.n	8006a70 <UART_SetConfig+0x2bc>
 8006a40:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006a44:	d82a      	bhi.n	8006a9c <UART_SetConfig+0x2e8>
 8006a46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a4a:	d00b      	beq.n	8006a64 <UART_SetConfig+0x2b0>
 8006a4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a50:	d824      	bhi.n	8006a9c <UART_SetConfig+0x2e8>
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d003      	beq.n	8006a5e <UART_SetConfig+0x2aa>
 8006a56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a5a:	d006      	beq.n	8006a6a <UART_SetConfig+0x2b6>
 8006a5c:	e01e      	b.n	8006a9c <UART_SetConfig+0x2e8>
 8006a5e:	2300      	movs	r3, #0
 8006a60:	77fb      	strb	r3, [r7, #31]
 8006a62:	e04b      	b.n	8006afc <UART_SetConfig+0x348>
 8006a64:	2302      	movs	r3, #2
 8006a66:	77fb      	strb	r3, [r7, #31]
 8006a68:	e048      	b.n	8006afc <UART_SetConfig+0x348>
 8006a6a:	2304      	movs	r3, #4
 8006a6c:	77fb      	strb	r3, [r7, #31]
 8006a6e:	e045      	b.n	8006afc <UART_SetConfig+0x348>
 8006a70:	2308      	movs	r3, #8
 8006a72:	77fb      	strb	r3, [r7, #31]
 8006a74:	e042      	b.n	8006afc <UART_SetConfig+0x348>
 8006a76:	bf00      	nop
 8006a78:	efff69f3 	.word	0xefff69f3
 8006a7c:	40011000 	.word	0x40011000
 8006a80:	40023800 	.word	0x40023800
 8006a84:	40004400 	.word	0x40004400
 8006a88:	40004800 	.word	0x40004800
 8006a8c:	40004c00 	.word	0x40004c00
 8006a90:	40005000 	.word	0x40005000
 8006a94:	40011400 	.word	0x40011400
 8006a98:	40007800 	.word	0x40007800
 8006a9c:	2310      	movs	r3, #16
 8006a9e:	77fb      	strb	r3, [r7, #31]
 8006aa0:	e02c      	b.n	8006afc <UART_SetConfig+0x348>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4a72      	ldr	r2, [pc, #456]	@ (8006c70 <UART_SetConfig+0x4bc>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d125      	bne.n	8006af8 <UART_SetConfig+0x344>
 8006aac:	4b71      	ldr	r3, [pc, #452]	@ (8006c74 <UART_SetConfig+0x4c0>)
 8006aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ab2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006ab6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006aba:	d017      	beq.n	8006aec <UART_SetConfig+0x338>
 8006abc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006ac0:	d817      	bhi.n	8006af2 <UART_SetConfig+0x33e>
 8006ac2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ac6:	d00b      	beq.n	8006ae0 <UART_SetConfig+0x32c>
 8006ac8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006acc:	d811      	bhi.n	8006af2 <UART_SetConfig+0x33e>
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d003      	beq.n	8006ada <UART_SetConfig+0x326>
 8006ad2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ad6:	d006      	beq.n	8006ae6 <UART_SetConfig+0x332>
 8006ad8:	e00b      	b.n	8006af2 <UART_SetConfig+0x33e>
 8006ada:	2300      	movs	r3, #0
 8006adc:	77fb      	strb	r3, [r7, #31]
 8006ade:	e00d      	b.n	8006afc <UART_SetConfig+0x348>
 8006ae0:	2302      	movs	r3, #2
 8006ae2:	77fb      	strb	r3, [r7, #31]
 8006ae4:	e00a      	b.n	8006afc <UART_SetConfig+0x348>
 8006ae6:	2304      	movs	r3, #4
 8006ae8:	77fb      	strb	r3, [r7, #31]
 8006aea:	e007      	b.n	8006afc <UART_SetConfig+0x348>
 8006aec:	2308      	movs	r3, #8
 8006aee:	77fb      	strb	r3, [r7, #31]
 8006af0:	e004      	b.n	8006afc <UART_SetConfig+0x348>
 8006af2:	2310      	movs	r3, #16
 8006af4:	77fb      	strb	r3, [r7, #31]
 8006af6:	e001      	b.n	8006afc <UART_SetConfig+0x348>
 8006af8:	2310      	movs	r3, #16
 8006afa:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	69db      	ldr	r3, [r3, #28]
 8006b00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b04:	d15b      	bne.n	8006bbe <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006b06:	7ffb      	ldrb	r3, [r7, #31]
 8006b08:	2b08      	cmp	r3, #8
 8006b0a:	d828      	bhi.n	8006b5e <UART_SetConfig+0x3aa>
 8006b0c:	a201      	add	r2, pc, #4	@ (adr r2, 8006b14 <UART_SetConfig+0x360>)
 8006b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b12:	bf00      	nop
 8006b14:	08006b39 	.word	0x08006b39
 8006b18:	08006b41 	.word	0x08006b41
 8006b1c:	08006b49 	.word	0x08006b49
 8006b20:	08006b5f 	.word	0x08006b5f
 8006b24:	08006b4f 	.word	0x08006b4f
 8006b28:	08006b5f 	.word	0x08006b5f
 8006b2c:	08006b5f 	.word	0x08006b5f
 8006b30:	08006b5f 	.word	0x08006b5f
 8006b34:	08006b57 	.word	0x08006b57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b38:	f7fd fe1a 	bl	8004770 <HAL_RCC_GetPCLK1Freq>
 8006b3c:	61b8      	str	r0, [r7, #24]
        break;
 8006b3e:	e013      	b.n	8006b68 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b40:	f7fd fe2a 	bl	8004798 <HAL_RCC_GetPCLK2Freq>
 8006b44:	61b8      	str	r0, [r7, #24]
        break;
 8006b46:	e00f      	b.n	8006b68 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b48:	4b4b      	ldr	r3, [pc, #300]	@ (8006c78 <UART_SetConfig+0x4c4>)
 8006b4a:	61bb      	str	r3, [r7, #24]
        break;
 8006b4c:	e00c      	b.n	8006b68 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b4e:	f7fd fcfd 	bl	800454c <HAL_RCC_GetSysClockFreq>
 8006b52:	61b8      	str	r0, [r7, #24]
        break;
 8006b54:	e008      	b.n	8006b68 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b5a:	61bb      	str	r3, [r7, #24]
        break;
 8006b5c:	e004      	b.n	8006b68 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006b5e:	2300      	movs	r3, #0
 8006b60:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006b62:	2301      	movs	r3, #1
 8006b64:	77bb      	strb	r3, [r7, #30]
        break;
 8006b66:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006b68:	69bb      	ldr	r3, [r7, #24]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d074      	beq.n	8006c58 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006b6e:	69bb      	ldr	r3, [r7, #24]
 8006b70:	005a      	lsls	r2, r3, #1
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	085b      	lsrs	r3, r3, #1
 8006b78:	441a      	add	r2, r3
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b82:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b84:	693b      	ldr	r3, [r7, #16]
 8006b86:	2b0f      	cmp	r3, #15
 8006b88:	d916      	bls.n	8006bb8 <UART_SetConfig+0x404>
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b90:	d212      	bcs.n	8006bb8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	b29b      	uxth	r3, r3
 8006b96:	f023 030f 	bic.w	r3, r3, #15
 8006b9a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	085b      	lsrs	r3, r3, #1
 8006ba0:	b29b      	uxth	r3, r3
 8006ba2:	f003 0307 	and.w	r3, r3, #7
 8006ba6:	b29a      	uxth	r2, r3
 8006ba8:	89fb      	ldrh	r3, [r7, #14]
 8006baa:	4313      	orrs	r3, r2
 8006bac:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	89fa      	ldrh	r2, [r7, #14]
 8006bb4:	60da      	str	r2, [r3, #12]
 8006bb6:	e04f      	b.n	8006c58 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	77bb      	strb	r3, [r7, #30]
 8006bbc:	e04c      	b.n	8006c58 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006bbe:	7ffb      	ldrb	r3, [r7, #31]
 8006bc0:	2b08      	cmp	r3, #8
 8006bc2:	d828      	bhi.n	8006c16 <UART_SetConfig+0x462>
 8006bc4:	a201      	add	r2, pc, #4	@ (adr r2, 8006bcc <UART_SetConfig+0x418>)
 8006bc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bca:	bf00      	nop
 8006bcc:	08006bf1 	.word	0x08006bf1
 8006bd0:	08006bf9 	.word	0x08006bf9
 8006bd4:	08006c01 	.word	0x08006c01
 8006bd8:	08006c17 	.word	0x08006c17
 8006bdc:	08006c07 	.word	0x08006c07
 8006be0:	08006c17 	.word	0x08006c17
 8006be4:	08006c17 	.word	0x08006c17
 8006be8:	08006c17 	.word	0x08006c17
 8006bec:	08006c0f 	.word	0x08006c0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006bf0:	f7fd fdbe 	bl	8004770 <HAL_RCC_GetPCLK1Freq>
 8006bf4:	61b8      	str	r0, [r7, #24]
        break;
 8006bf6:	e013      	b.n	8006c20 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006bf8:	f7fd fdce 	bl	8004798 <HAL_RCC_GetPCLK2Freq>
 8006bfc:	61b8      	str	r0, [r7, #24]
        break;
 8006bfe:	e00f      	b.n	8006c20 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c00:	4b1d      	ldr	r3, [pc, #116]	@ (8006c78 <UART_SetConfig+0x4c4>)
 8006c02:	61bb      	str	r3, [r7, #24]
        break;
 8006c04:	e00c      	b.n	8006c20 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c06:	f7fd fca1 	bl	800454c <HAL_RCC_GetSysClockFreq>
 8006c0a:	61b8      	str	r0, [r7, #24]
        break;
 8006c0c:	e008      	b.n	8006c20 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c12:	61bb      	str	r3, [r7, #24]
        break;
 8006c14:	e004      	b.n	8006c20 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006c16:	2300      	movs	r3, #0
 8006c18:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	77bb      	strb	r3, [r7, #30]
        break;
 8006c1e:	bf00      	nop
    }

    if (pclk != 0U)
 8006c20:	69bb      	ldr	r3, [r7, #24]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d018      	beq.n	8006c58 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	085a      	lsrs	r2, r3, #1
 8006c2c:	69bb      	ldr	r3, [r7, #24]
 8006c2e:	441a      	add	r2, r3
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c38:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	2b0f      	cmp	r3, #15
 8006c3e:	d909      	bls.n	8006c54 <UART_SetConfig+0x4a0>
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c46:	d205      	bcs.n	8006c54 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	b29a      	uxth	r2, r3
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	60da      	str	r2, [r3, #12]
 8006c52:	e001      	b.n	8006c58 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006c54:	2301      	movs	r3, #1
 8006c56:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006c64:	7fbb      	ldrb	r3, [r7, #30]
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	3720      	adds	r7, #32
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bd80      	pop	{r7, pc}
 8006c6e:	bf00      	nop
 8006c70:	40007c00 	.word	0x40007c00
 8006c74:	40023800 	.word	0x40023800
 8006c78:	00f42400 	.word	0x00f42400

08006c7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b083      	sub	sp, #12
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c88:	f003 0308 	and.w	r3, r3, #8
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d00a      	beq.n	8006ca6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	430a      	orrs	r2, r1
 8006ca4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006caa:	f003 0301 	and.w	r3, r3, #1
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d00a      	beq.n	8006cc8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	685b      	ldr	r3, [r3, #4]
 8006cb8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	430a      	orrs	r2, r1
 8006cc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ccc:	f003 0302 	and.w	r3, r3, #2
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d00a      	beq.n	8006cea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	430a      	orrs	r2, r1
 8006ce8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cee:	f003 0304 	and.w	r3, r3, #4
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d00a      	beq.n	8006d0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	430a      	orrs	r2, r1
 8006d0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d10:	f003 0310 	and.w	r3, r3, #16
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d00a      	beq.n	8006d2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	430a      	orrs	r2, r1
 8006d2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d32:	f003 0320 	and.w	r3, r3, #32
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d00a      	beq.n	8006d50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	689b      	ldr	r3, [r3, #8]
 8006d40:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	430a      	orrs	r2, r1
 8006d4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d01a      	beq.n	8006d92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	685b      	ldr	r3, [r3, #4]
 8006d62:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	430a      	orrs	r2, r1
 8006d70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d7a:	d10a      	bne.n	8006d92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	430a      	orrs	r2, r1
 8006d90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d00a      	beq.n	8006db4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	430a      	orrs	r2, r1
 8006db2:	605a      	str	r2, [r3, #4]
  }
}
 8006db4:	bf00      	nop
 8006db6:	370c      	adds	r7, #12
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr

08006dc0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b08c      	sub	sp, #48	@ 0x30
 8006dc4:	af02      	add	r7, sp, #8
 8006dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006dd0:	f7fb fe4a 	bl	8002a68 <HAL_GetTick>
 8006dd4:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f003 0308 	and.w	r3, r3, #8
 8006de0:	2b08      	cmp	r3, #8
 8006de2:	d12e      	bne.n	8006e42 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006de4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006de8:	9300      	str	r3, [sp, #0]
 8006dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dec:	2200      	movs	r2, #0
 8006dee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f000 f83b 	bl	8006e6e <UART_WaitOnFlagUntilTimeout>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d021      	beq.n	8006e42 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e04:	693b      	ldr	r3, [r7, #16]
 8006e06:	e853 3f00 	ldrex	r3, [r3]
 8006e0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e12:	623b      	str	r3, [r7, #32]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	461a      	mov	r2, r3
 8006e1a:	6a3b      	ldr	r3, [r7, #32]
 8006e1c:	61fb      	str	r3, [r7, #28]
 8006e1e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e20:	69b9      	ldr	r1, [r7, #24]
 8006e22:	69fa      	ldr	r2, [r7, #28]
 8006e24:	e841 2300 	strex	r3, r2, [r1]
 8006e28:	617b      	str	r3, [r7, #20]
   return(result);
 8006e2a:	697b      	ldr	r3, [r7, #20]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d1e6      	bne.n	8006dfe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2220      	movs	r2, #32
 8006e34:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e3e:	2303      	movs	r3, #3
 8006e40:	e011      	b.n	8006e66 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2220      	movs	r2, #32
 8006e46:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2220      	movs	r2, #32
 8006e4c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2200      	movs	r2, #0
 8006e54:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006e64:	2300      	movs	r3, #0
}
 8006e66:	4618      	mov	r0, r3
 8006e68:	3728      	adds	r7, #40	@ 0x28
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	bd80      	pop	{r7, pc}

08006e6e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006e6e:	b580      	push	{r7, lr}
 8006e70:	b084      	sub	sp, #16
 8006e72:	af00      	add	r7, sp, #0
 8006e74:	60f8      	str	r0, [r7, #12]
 8006e76:	60b9      	str	r1, [r7, #8]
 8006e78:	603b      	str	r3, [r7, #0]
 8006e7a:	4613      	mov	r3, r2
 8006e7c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e7e:	e04f      	b.n	8006f20 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e80:	69bb      	ldr	r3, [r7, #24]
 8006e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e86:	d04b      	beq.n	8006f20 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e88:	f7fb fdee 	bl	8002a68 <HAL_GetTick>
 8006e8c:	4602      	mov	r2, r0
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	1ad3      	subs	r3, r2, r3
 8006e92:	69ba      	ldr	r2, [r7, #24]
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d302      	bcc.n	8006e9e <UART_WaitOnFlagUntilTimeout+0x30>
 8006e98:	69bb      	ldr	r3, [r7, #24]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d101      	bne.n	8006ea2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006e9e:	2303      	movs	r3, #3
 8006ea0:	e04e      	b.n	8006f40 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f003 0304 	and.w	r3, r3, #4
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d037      	beq.n	8006f20 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	2b80      	cmp	r3, #128	@ 0x80
 8006eb4:	d034      	beq.n	8006f20 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	2b40      	cmp	r3, #64	@ 0x40
 8006eba:	d031      	beq.n	8006f20 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	69db      	ldr	r3, [r3, #28]
 8006ec2:	f003 0308 	and.w	r3, r3, #8
 8006ec6:	2b08      	cmp	r3, #8
 8006ec8:	d110      	bne.n	8006eec <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	2208      	movs	r2, #8
 8006ed0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ed2:	68f8      	ldr	r0, [r7, #12]
 8006ed4:	f000 f8fe 	bl	80070d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2208      	movs	r2, #8
 8006edc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	e029      	b.n	8006f40 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	69db      	ldr	r3, [r3, #28]
 8006ef2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ef6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006efa:	d111      	bne.n	8006f20 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f04:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f06:	68f8      	ldr	r0, [r7, #12]
 8006f08:	f000 f8e4 	bl	80070d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	2220      	movs	r2, #32
 8006f10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	2200      	movs	r2, #0
 8006f18:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006f1c:	2303      	movs	r3, #3
 8006f1e:	e00f      	b.n	8006f40 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	69da      	ldr	r2, [r3, #28]
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	4013      	ands	r3, r2
 8006f2a:	68ba      	ldr	r2, [r7, #8]
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	bf0c      	ite	eq
 8006f30:	2301      	moveq	r3, #1
 8006f32:	2300      	movne	r3, #0
 8006f34:	b2db      	uxtb	r3, r3
 8006f36:	461a      	mov	r2, r3
 8006f38:	79fb      	ldrb	r3, [r7, #7]
 8006f3a:	429a      	cmp	r2, r3
 8006f3c:	d0a0      	beq.n	8006e80 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f3e:	2300      	movs	r3, #0
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	3710      	adds	r7, #16
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}

08006f48 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b097      	sub	sp, #92	@ 0x5c
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	60f8      	str	r0, [r7, #12]
 8006f50:	60b9      	str	r1, [r7, #8]
 8006f52:	4613      	mov	r3, r2
 8006f54:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	68ba      	ldr	r2, [r7, #8]
 8006f5a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	88fa      	ldrh	r2, [r7, #6]
 8006f60:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	88fa      	ldrh	r2, [r7, #6]
 8006f68:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	689b      	ldr	r3, [r3, #8]
 8006f76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f7a:	d10e      	bne.n	8006f9a <UART_Start_Receive_IT+0x52>
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	691b      	ldr	r3, [r3, #16]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d105      	bne.n	8006f90 <UART_Start_Receive_IT+0x48>
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006f8a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006f8e:	e02d      	b.n	8006fec <UART_Start_Receive_IT+0xa4>
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	22ff      	movs	r2, #255	@ 0xff
 8006f94:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006f98:	e028      	b.n	8006fec <UART_Start_Receive_IT+0xa4>
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	689b      	ldr	r3, [r3, #8]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d10d      	bne.n	8006fbe <UART_Start_Receive_IT+0x76>
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	691b      	ldr	r3, [r3, #16]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d104      	bne.n	8006fb4 <UART_Start_Receive_IT+0x6c>
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	22ff      	movs	r2, #255	@ 0xff
 8006fae:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006fb2:	e01b      	b.n	8006fec <UART_Start_Receive_IT+0xa4>
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	227f      	movs	r2, #127	@ 0x7f
 8006fb8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006fbc:	e016      	b.n	8006fec <UART_Start_Receive_IT+0xa4>
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006fc6:	d10d      	bne.n	8006fe4 <UART_Start_Receive_IT+0x9c>
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	691b      	ldr	r3, [r3, #16]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d104      	bne.n	8006fda <UART_Start_Receive_IT+0x92>
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	227f      	movs	r2, #127	@ 0x7f
 8006fd4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006fd8:	e008      	b.n	8006fec <UART_Start_Receive_IT+0xa4>
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	223f      	movs	r2, #63	@ 0x3f
 8006fde:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006fe2:	e003      	b.n	8006fec <UART_Start_Receive_IT+0xa4>
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2222      	movs	r2, #34	@ 0x22
 8006ff8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	3308      	adds	r3, #8
 8007002:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007004:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007006:	e853 3f00 	ldrex	r3, [r3]
 800700a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800700c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800700e:	f043 0301 	orr.w	r3, r3, #1
 8007012:	657b      	str	r3, [r7, #84]	@ 0x54
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	3308      	adds	r3, #8
 800701a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800701c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800701e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007020:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007022:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007024:	e841 2300 	strex	r3, r2, [r1]
 8007028:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800702a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800702c:	2b00      	cmp	r3, #0
 800702e:	d1e5      	bne.n	8006ffc <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007038:	d107      	bne.n	800704a <UART_Start_Receive_IT+0x102>
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	691b      	ldr	r3, [r3, #16]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d103      	bne.n	800704a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	4a21      	ldr	r2, [pc, #132]	@ (80070cc <UART_Start_Receive_IT+0x184>)
 8007046:	669a      	str	r2, [r3, #104]	@ 0x68
 8007048:	e002      	b.n	8007050 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	4a20      	ldr	r2, [pc, #128]	@ (80070d0 <UART_Start_Receive_IT+0x188>)
 800704e:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	691b      	ldr	r3, [r3, #16]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d019      	beq.n	800708c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800705e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007060:	e853 3f00 	ldrex	r3, [r3]
 8007064:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007068:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800706c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	461a      	mov	r2, r3
 8007074:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007076:	637b      	str	r3, [r7, #52]	@ 0x34
 8007078:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800707a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800707c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800707e:	e841 2300 	strex	r3, r2, [r1]
 8007082:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007086:	2b00      	cmp	r3, #0
 8007088:	d1e6      	bne.n	8007058 <UART_Start_Receive_IT+0x110>
 800708a:	e018      	b.n	80070be <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	e853 3f00 	ldrex	r3, [r3]
 8007098:	613b      	str	r3, [r7, #16]
   return(result);
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	f043 0320 	orr.w	r3, r3, #32
 80070a0:	653b      	str	r3, [r7, #80]	@ 0x50
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	461a      	mov	r2, r3
 80070a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070aa:	623b      	str	r3, [r7, #32]
 80070ac:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ae:	69f9      	ldr	r1, [r7, #28]
 80070b0:	6a3a      	ldr	r2, [r7, #32]
 80070b2:	e841 2300 	strex	r3, r2, [r1]
 80070b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80070b8:	69bb      	ldr	r3, [r7, #24]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d1e6      	bne.n	800708c <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80070be:	2300      	movs	r3, #0
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	375c      	adds	r7, #92	@ 0x5c
 80070c4:	46bd      	mov	sp, r7
 80070c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ca:	4770      	bx	lr
 80070cc:	080073bd 	.word	0x080073bd
 80070d0:	08007215 	.word	0x08007215

080070d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b095      	sub	sp, #84	@ 0x54
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070e4:	e853 3f00 	ldrex	r3, [r3]
 80070e8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80070ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80070f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	461a      	mov	r2, r3
 80070f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80070fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070fe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007100:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007102:	e841 2300 	strex	r3, r2, [r1]
 8007106:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800710a:	2b00      	cmp	r3, #0
 800710c:	d1e6      	bne.n	80070dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	3308      	adds	r3, #8
 8007114:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007116:	6a3b      	ldr	r3, [r7, #32]
 8007118:	e853 3f00 	ldrex	r3, [r3]
 800711c:	61fb      	str	r3, [r7, #28]
   return(result);
 800711e:	69fb      	ldr	r3, [r7, #28]
 8007120:	f023 0301 	bic.w	r3, r3, #1
 8007124:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	3308      	adds	r3, #8
 800712c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800712e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007130:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007132:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007134:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007136:	e841 2300 	strex	r3, r2, [r1]
 800713a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800713c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800713e:	2b00      	cmp	r3, #0
 8007140:	d1e5      	bne.n	800710e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007146:	2b01      	cmp	r3, #1
 8007148:	d118      	bne.n	800717c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	e853 3f00 	ldrex	r3, [r3]
 8007156:	60bb      	str	r3, [r7, #8]
   return(result);
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	f023 0310 	bic.w	r3, r3, #16
 800715e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	461a      	mov	r2, r3
 8007166:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007168:	61bb      	str	r3, [r7, #24]
 800716a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800716c:	6979      	ldr	r1, [r7, #20]
 800716e:	69ba      	ldr	r2, [r7, #24]
 8007170:	e841 2300 	strex	r3, r2, [r1]
 8007174:	613b      	str	r3, [r7, #16]
   return(result);
 8007176:	693b      	ldr	r3, [r7, #16]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d1e6      	bne.n	800714a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2220      	movs	r2, #32
 8007180:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2200      	movs	r2, #0
 8007188:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2200      	movs	r2, #0
 800718e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007190:	bf00      	nop
 8007192:	3754      	adds	r7, #84	@ 0x54
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr

0800719c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b084      	sub	sp, #16
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2200      	movs	r2, #0
 80071ae:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80071b2:	68f8      	ldr	r0, [r7, #12]
 80071b4:	f7ff fae8 	bl	8006788 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071b8:	bf00      	nop
 80071ba:	3710      	adds	r7, #16
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}

080071c0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b088      	sub	sp, #32
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	e853 3f00 	ldrex	r3, [r3]
 80071d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071dc:	61fb      	str	r3, [r7, #28]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	461a      	mov	r2, r3
 80071e4:	69fb      	ldr	r3, [r7, #28]
 80071e6:	61bb      	str	r3, [r7, #24]
 80071e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ea:	6979      	ldr	r1, [r7, #20]
 80071ec:	69ba      	ldr	r2, [r7, #24]
 80071ee:	e841 2300 	strex	r3, r2, [r1]
 80071f2:	613b      	str	r3, [r7, #16]
   return(result);
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d1e6      	bne.n	80071c8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2220      	movs	r2, #32
 80071fe:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2200      	movs	r2, #0
 8007204:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f7ff fab4 	bl	8006774 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800720c:	bf00      	nop
 800720e:	3720      	adds	r7, #32
 8007210:	46bd      	mov	sp, r7
 8007212:	bd80      	pop	{r7, pc}

08007214 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b09c      	sub	sp, #112	@ 0x70
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007222:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800722c:	2b22      	cmp	r3, #34	@ 0x22
 800722e:	f040 80b9 	bne.w	80073a4 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007238:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800723c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007240:	b2d9      	uxtb	r1, r3
 8007242:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007246:	b2da      	uxtb	r2, r3
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800724c:	400a      	ands	r2, r1
 800724e:	b2d2      	uxtb	r2, r2
 8007250:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007256:	1c5a      	adds	r2, r3, #1
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007262:	b29b      	uxth	r3, r3
 8007264:	3b01      	subs	r3, #1
 8007266:	b29a      	uxth	r2, r3
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007274:	b29b      	uxth	r3, r3
 8007276:	2b00      	cmp	r3, #0
 8007278:	f040 809c 	bne.w	80073b4 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007282:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007284:	e853 3f00 	ldrex	r3, [r3]
 8007288:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800728a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800728c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007290:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	461a      	mov	r2, r3
 8007298:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800729a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800729c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800729e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80072a0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80072a2:	e841 2300 	strex	r3, r2, [r1]
 80072a6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80072a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d1e6      	bne.n	800727c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	3308      	adds	r3, #8
 80072b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072b8:	e853 3f00 	ldrex	r3, [r3]
 80072bc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80072be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072c0:	f023 0301 	bic.w	r3, r3, #1
 80072c4:	667b      	str	r3, [r7, #100]	@ 0x64
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	3308      	adds	r3, #8
 80072cc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80072ce:	647a      	str	r2, [r7, #68]	@ 0x44
 80072d0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80072d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072d6:	e841 2300 	strex	r3, r2, [r1]
 80072da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80072dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d1e5      	bne.n	80072ae <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2220      	movs	r2, #32
 80072e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2200      	movs	r2, #0
 80072ee:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2200      	movs	r2, #0
 80072f4:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007300:	2b00      	cmp	r3, #0
 8007302:	d018      	beq.n	8007336 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800730a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800730c:	e853 3f00 	ldrex	r3, [r3]
 8007310:	623b      	str	r3, [r7, #32]
   return(result);
 8007312:	6a3b      	ldr	r3, [r7, #32]
 8007314:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007318:	663b      	str	r3, [r7, #96]	@ 0x60
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	461a      	mov	r2, r3
 8007320:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007322:	633b      	str	r3, [r7, #48]	@ 0x30
 8007324:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007326:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007328:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800732a:	e841 2300 	strex	r3, r2, [r1]
 800732e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007332:	2b00      	cmp	r3, #0
 8007334:	d1e6      	bne.n	8007304 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800733a:	2b01      	cmp	r3, #1
 800733c:	d12e      	bne.n	800739c <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2200      	movs	r2, #0
 8007342:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800734a:	693b      	ldr	r3, [r7, #16]
 800734c:	e853 3f00 	ldrex	r3, [r3]
 8007350:	60fb      	str	r3, [r7, #12]
   return(result);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	f023 0310 	bic.w	r3, r3, #16
 8007358:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	461a      	mov	r2, r3
 8007360:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007362:	61fb      	str	r3, [r7, #28]
 8007364:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007366:	69b9      	ldr	r1, [r7, #24]
 8007368:	69fa      	ldr	r2, [r7, #28]
 800736a:	e841 2300 	strex	r3, r2, [r1]
 800736e:	617b      	str	r3, [r7, #20]
   return(result);
 8007370:	697b      	ldr	r3, [r7, #20]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d1e6      	bne.n	8007344 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	69db      	ldr	r3, [r3, #28]
 800737c:	f003 0310 	and.w	r3, r3, #16
 8007380:	2b10      	cmp	r3, #16
 8007382:	d103      	bne.n	800738c <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	2210      	movs	r2, #16
 800738a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007392:	4619      	mov	r1, r3
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	f7ff fa01 	bl	800679c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800739a:	e00b      	b.n	80073b4 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f7fa fa0d 	bl	80017bc <HAL_UART_RxCpltCallback>
}
 80073a2:	e007      	b.n	80073b4 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	699a      	ldr	r2, [r3, #24]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f042 0208 	orr.w	r2, r2, #8
 80073b2:	619a      	str	r2, [r3, #24]
}
 80073b4:	bf00      	nop
 80073b6:	3770      	adds	r7, #112	@ 0x70
 80073b8:	46bd      	mov	sp, r7
 80073ba:	bd80      	pop	{r7, pc}

080073bc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b09c      	sub	sp, #112	@ 0x70
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80073ca:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073d4:	2b22      	cmp	r3, #34	@ 0x22
 80073d6:	f040 80b9 	bne.w	800754c <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073e0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073e8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80073ea:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80073ee:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80073f2:	4013      	ands	r3, r2
 80073f4:	b29a      	uxth	r2, r3
 80073f6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80073f8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073fe:	1c9a      	adds	r2, r3, #2
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800740a:	b29b      	uxth	r3, r3
 800740c:	3b01      	subs	r3, #1
 800740e:	b29a      	uxth	r2, r3
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800741c:	b29b      	uxth	r3, r3
 800741e:	2b00      	cmp	r3, #0
 8007420:	f040 809c 	bne.w	800755c <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800742a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800742c:	e853 3f00 	ldrex	r3, [r3]
 8007430:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007432:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007434:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007438:	667b      	str	r3, [r7, #100]	@ 0x64
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	461a      	mov	r2, r3
 8007440:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007442:	657b      	str	r3, [r7, #84]	@ 0x54
 8007444:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007446:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007448:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800744a:	e841 2300 	strex	r3, r2, [r1]
 800744e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007450:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007452:	2b00      	cmp	r3, #0
 8007454:	d1e6      	bne.n	8007424 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	3308      	adds	r3, #8
 800745c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800745e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007460:	e853 3f00 	ldrex	r3, [r3]
 8007464:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007468:	f023 0301 	bic.w	r3, r3, #1
 800746c:	663b      	str	r3, [r7, #96]	@ 0x60
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	3308      	adds	r3, #8
 8007474:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007476:	643a      	str	r2, [r7, #64]	@ 0x40
 8007478:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800747a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800747c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800747e:	e841 2300 	strex	r3, r2, [r1]
 8007482:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007486:	2b00      	cmp	r3, #0
 8007488:	d1e5      	bne.n	8007456 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2220      	movs	r2, #32
 800748e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2200      	movs	r2, #0
 8007496:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2200      	movs	r2, #0
 800749c:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d018      	beq.n	80074de <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074b2:	6a3b      	ldr	r3, [r7, #32]
 80074b4:	e853 3f00 	ldrex	r3, [r3]
 80074b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80074ba:	69fb      	ldr	r3, [r7, #28]
 80074bc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80074c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	461a      	mov	r2, r3
 80074c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80074cc:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80074d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80074d2:	e841 2300 	strex	r3, r2, [r1]
 80074d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80074d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d1e6      	bne.n	80074ac <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	d12e      	bne.n	8007544 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2200      	movs	r2, #0
 80074ea:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	e853 3f00 	ldrex	r3, [r3]
 80074f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	f023 0310 	bic.w	r3, r3, #16
 8007500:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	461a      	mov	r2, r3
 8007508:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800750a:	61bb      	str	r3, [r7, #24]
 800750c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800750e:	6979      	ldr	r1, [r7, #20]
 8007510:	69ba      	ldr	r2, [r7, #24]
 8007512:	e841 2300 	strex	r3, r2, [r1]
 8007516:	613b      	str	r3, [r7, #16]
   return(result);
 8007518:	693b      	ldr	r3, [r7, #16]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d1e6      	bne.n	80074ec <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	69db      	ldr	r3, [r3, #28]
 8007524:	f003 0310 	and.w	r3, r3, #16
 8007528:	2b10      	cmp	r3, #16
 800752a:	d103      	bne.n	8007534 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	2210      	movs	r2, #16
 8007532:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800753a:	4619      	mov	r1, r3
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f7ff f92d 	bl	800679c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007542:	e00b      	b.n	800755c <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f7fa f939 	bl	80017bc <HAL_UART_RxCpltCallback>
}
 800754a:	e007      	b.n	800755c <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	699a      	ldr	r2, [r3, #24]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f042 0208 	orr.w	r2, r2, #8
 800755a:	619a      	str	r2, [r3, #24]
}
 800755c:	bf00      	nop
 800755e:	3770      	adds	r7, #112	@ 0x70
 8007560:	46bd      	mov	sp, r7
 8007562:	bd80      	pop	{r7, pc}

08007564 <atoi>:
 8007564:	220a      	movs	r2, #10
 8007566:	2100      	movs	r1, #0
 8007568:	f000 b87a 	b.w	8007660 <strtol>

0800756c <_strtol_l.isra.0>:
 800756c:	2b24      	cmp	r3, #36	@ 0x24
 800756e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007572:	4686      	mov	lr, r0
 8007574:	4690      	mov	r8, r2
 8007576:	d801      	bhi.n	800757c <_strtol_l.isra.0+0x10>
 8007578:	2b01      	cmp	r3, #1
 800757a:	d106      	bne.n	800758a <_strtol_l.isra.0+0x1e>
 800757c:	f000 ff10 	bl	80083a0 <__errno>
 8007580:	2316      	movs	r3, #22
 8007582:	6003      	str	r3, [r0, #0]
 8007584:	2000      	movs	r0, #0
 8007586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800758a:	4834      	ldr	r0, [pc, #208]	@ (800765c <_strtol_l.isra.0+0xf0>)
 800758c:	460d      	mov	r5, r1
 800758e:	462a      	mov	r2, r5
 8007590:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007594:	5d06      	ldrb	r6, [r0, r4]
 8007596:	f016 0608 	ands.w	r6, r6, #8
 800759a:	d1f8      	bne.n	800758e <_strtol_l.isra.0+0x22>
 800759c:	2c2d      	cmp	r4, #45	@ 0x2d
 800759e:	d110      	bne.n	80075c2 <_strtol_l.isra.0+0x56>
 80075a0:	782c      	ldrb	r4, [r5, #0]
 80075a2:	2601      	movs	r6, #1
 80075a4:	1c95      	adds	r5, r2, #2
 80075a6:	f033 0210 	bics.w	r2, r3, #16
 80075aa:	d115      	bne.n	80075d8 <_strtol_l.isra.0+0x6c>
 80075ac:	2c30      	cmp	r4, #48	@ 0x30
 80075ae:	d10d      	bne.n	80075cc <_strtol_l.isra.0+0x60>
 80075b0:	782a      	ldrb	r2, [r5, #0]
 80075b2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80075b6:	2a58      	cmp	r2, #88	@ 0x58
 80075b8:	d108      	bne.n	80075cc <_strtol_l.isra.0+0x60>
 80075ba:	786c      	ldrb	r4, [r5, #1]
 80075bc:	3502      	adds	r5, #2
 80075be:	2310      	movs	r3, #16
 80075c0:	e00a      	b.n	80075d8 <_strtol_l.isra.0+0x6c>
 80075c2:	2c2b      	cmp	r4, #43	@ 0x2b
 80075c4:	bf04      	itt	eq
 80075c6:	782c      	ldrbeq	r4, [r5, #0]
 80075c8:	1c95      	addeq	r5, r2, #2
 80075ca:	e7ec      	b.n	80075a6 <_strtol_l.isra.0+0x3a>
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d1f6      	bne.n	80075be <_strtol_l.isra.0+0x52>
 80075d0:	2c30      	cmp	r4, #48	@ 0x30
 80075d2:	bf14      	ite	ne
 80075d4:	230a      	movne	r3, #10
 80075d6:	2308      	moveq	r3, #8
 80075d8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80075dc:	f10c 3cff 	add.w	ip, ip, #4294967295
 80075e0:	2200      	movs	r2, #0
 80075e2:	fbbc f9f3 	udiv	r9, ip, r3
 80075e6:	4610      	mov	r0, r2
 80075e8:	fb03 ca19 	mls	sl, r3, r9, ip
 80075ec:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80075f0:	2f09      	cmp	r7, #9
 80075f2:	d80f      	bhi.n	8007614 <_strtol_l.isra.0+0xa8>
 80075f4:	463c      	mov	r4, r7
 80075f6:	42a3      	cmp	r3, r4
 80075f8:	dd1b      	ble.n	8007632 <_strtol_l.isra.0+0xc6>
 80075fa:	1c57      	adds	r7, r2, #1
 80075fc:	d007      	beq.n	800760e <_strtol_l.isra.0+0xa2>
 80075fe:	4581      	cmp	r9, r0
 8007600:	d314      	bcc.n	800762c <_strtol_l.isra.0+0xc0>
 8007602:	d101      	bne.n	8007608 <_strtol_l.isra.0+0x9c>
 8007604:	45a2      	cmp	sl, r4
 8007606:	db11      	blt.n	800762c <_strtol_l.isra.0+0xc0>
 8007608:	fb00 4003 	mla	r0, r0, r3, r4
 800760c:	2201      	movs	r2, #1
 800760e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007612:	e7eb      	b.n	80075ec <_strtol_l.isra.0+0x80>
 8007614:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007618:	2f19      	cmp	r7, #25
 800761a:	d801      	bhi.n	8007620 <_strtol_l.isra.0+0xb4>
 800761c:	3c37      	subs	r4, #55	@ 0x37
 800761e:	e7ea      	b.n	80075f6 <_strtol_l.isra.0+0x8a>
 8007620:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007624:	2f19      	cmp	r7, #25
 8007626:	d804      	bhi.n	8007632 <_strtol_l.isra.0+0xc6>
 8007628:	3c57      	subs	r4, #87	@ 0x57
 800762a:	e7e4      	b.n	80075f6 <_strtol_l.isra.0+0x8a>
 800762c:	f04f 32ff 	mov.w	r2, #4294967295
 8007630:	e7ed      	b.n	800760e <_strtol_l.isra.0+0xa2>
 8007632:	1c53      	adds	r3, r2, #1
 8007634:	d108      	bne.n	8007648 <_strtol_l.isra.0+0xdc>
 8007636:	2322      	movs	r3, #34	@ 0x22
 8007638:	f8ce 3000 	str.w	r3, [lr]
 800763c:	4660      	mov	r0, ip
 800763e:	f1b8 0f00 	cmp.w	r8, #0
 8007642:	d0a0      	beq.n	8007586 <_strtol_l.isra.0+0x1a>
 8007644:	1e69      	subs	r1, r5, #1
 8007646:	e006      	b.n	8007656 <_strtol_l.isra.0+0xea>
 8007648:	b106      	cbz	r6, 800764c <_strtol_l.isra.0+0xe0>
 800764a:	4240      	negs	r0, r0
 800764c:	f1b8 0f00 	cmp.w	r8, #0
 8007650:	d099      	beq.n	8007586 <_strtol_l.isra.0+0x1a>
 8007652:	2a00      	cmp	r2, #0
 8007654:	d1f6      	bne.n	8007644 <_strtol_l.isra.0+0xd8>
 8007656:	f8c8 1000 	str.w	r1, [r8]
 800765a:	e794      	b.n	8007586 <_strtol_l.isra.0+0x1a>
 800765c:	0800a519 	.word	0x0800a519

08007660 <strtol>:
 8007660:	4613      	mov	r3, r2
 8007662:	460a      	mov	r2, r1
 8007664:	4601      	mov	r1, r0
 8007666:	4802      	ldr	r0, [pc, #8]	@ (8007670 <strtol+0x10>)
 8007668:	6800      	ldr	r0, [r0, #0]
 800766a:	f7ff bf7f 	b.w	800756c <_strtol_l.isra.0>
 800766e:	bf00      	nop
 8007670:	20000058 	.word	0x20000058

08007674 <__cvt>:
 8007674:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007678:	ec57 6b10 	vmov	r6, r7, d0
 800767c:	2f00      	cmp	r7, #0
 800767e:	460c      	mov	r4, r1
 8007680:	4619      	mov	r1, r3
 8007682:	463b      	mov	r3, r7
 8007684:	bfbb      	ittet	lt
 8007686:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800768a:	461f      	movlt	r7, r3
 800768c:	2300      	movge	r3, #0
 800768e:	232d      	movlt	r3, #45	@ 0x2d
 8007690:	700b      	strb	r3, [r1, #0]
 8007692:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007694:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007698:	4691      	mov	r9, r2
 800769a:	f023 0820 	bic.w	r8, r3, #32
 800769e:	bfbc      	itt	lt
 80076a0:	4632      	movlt	r2, r6
 80076a2:	4616      	movlt	r6, r2
 80076a4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80076a8:	d005      	beq.n	80076b6 <__cvt+0x42>
 80076aa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80076ae:	d100      	bne.n	80076b2 <__cvt+0x3e>
 80076b0:	3401      	adds	r4, #1
 80076b2:	2102      	movs	r1, #2
 80076b4:	e000      	b.n	80076b8 <__cvt+0x44>
 80076b6:	2103      	movs	r1, #3
 80076b8:	ab03      	add	r3, sp, #12
 80076ba:	9301      	str	r3, [sp, #4]
 80076bc:	ab02      	add	r3, sp, #8
 80076be:	9300      	str	r3, [sp, #0]
 80076c0:	ec47 6b10 	vmov	d0, r6, r7
 80076c4:	4653      	mov	r3, sl
 80076c6:	4622      	mov	r2, r4
 80076c8:	f000 ff22 	bl	8008510 <_dtoa_r>
 80076cc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80076d0:	4605      	mov	r5, r0
 80076d2:	d119      	bne.n	8007708 <__cvt+0x94>
 80076d4:	f019 0f01 	tst.w	r9, #1
 80076d8:	d00e      	beq.n	80076f8 <__cvt+0x84>
 80076da:	eb00 0904 	add.w	r9, r0, r4
 80076de:	2200      	movs	r2, #0
 80076e0:	2300      	movs	r3, #0
 80076e2:	4630      	mov	r0, r6
 80076e4:	4639      	mov	r1, r7
 80076e6:	f7f9 fa0f 	bl	8000b08 <__aeabi_dcmpeq>
 80076ea:	b108      	cbz	r0, 80076f0 <__cvt+0x7c>
 80076ec:	f8cd 900c 	str.w	r9, [sp, #12]
 80076f0:	2230      	movs	r2, #48	@ 0x30
 80076f2:	9b03      	ldr	r3, [sp, #12]
 80076f4:	454b      	cmp	r3, r9
 80076f6:	d31e      	bcc.n	8007736 <__cvt+0xc2>
 80076f8:	9b03      	ldr	r3, [sp, #12]
 80076fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80076fc:	1b5b      	subs	r3, r3, r5
 80076fe:	4628      	mov	r0, r5
 8007700:	6013      	str	r3, [r2, #0]
 8007702:	b004      	add	sp, #16
 8007704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007708:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800770c:	eb00 0904 	add.w	r9, r0, r4
 8007710:	d1e5      	bne.n	80076de <__cvt+0x6a>
 8007712:	7803      	ldrb	r3, [r0, #0]
 8007714:	2b30      	cmp	r3, #48	@ 0x30
 8007716:	d10a      	bne.n	800772e <__cvt+0xba>
 8007718:	2200      	movs	r2, #0
 800771a:	2300      	movs	r3, #0
 800771c:	4630      	mov	r0, r6
 800771e:	4639      	mov	r1, r7
 8007720:	f7f9 f9f2 	bl	8000b08 <__aeabi_dcmpeq>
 8007724:	b918      	cbnz	r0, 800772e <__cvt+0xba>
 8007726:	f1c4 0401 	rsb	r4, r4, #1
 800772a:	f8ca 4000 	str.w	r4, [sl]
 800772e:	f8da 3000 	ldr.w	r3, [sl]
 8007732:	4499      	add	r9, r3
 8007734:	e7d3      	b.n	80076de <__cvt+0x6a>
 8007736:	1c59      	adds	r1, r3, #1
 8007738:	9103      	str	r1, [sp, #12]
 800773a:	701a      	strb	r2, [r3, #0]
 800773c:	e7d9      	b.n	80076f2 <__cvt+0x7e>

0800773e <__exponent>:
 800773e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007740:	2900      	cmp	r1, #0
 8007742:	bfba      	itte	lt
 8007744:	4249      	neglt	r1, r1
 8007746:	232d      	movlt	r3, #45	@ 0x2d
 8007748:	232b      	movge	r3, #43	@ 0x2b
 800774a:	2909      	cmp	r1, #9
 800774c:	7002      	strb	r2, [r0, #0]
 800774e:	7043      	strb	r3, [r0, #1]
 8007750:	dd29      	ble.n	80077a6 <__exponent+0x68>
 8007752:	f10d 0307 	add.w	r3, sp, #7
 8007756:	461d      	mov	r5, r3
 8007758:	270a      	movs	r7, #10
 800775a:	461a      	mov	r2, r3
 800775c:	fbb1 f6f7 	udiv	r6, r1, r7
 8007760:	fb07 1416 	mls	r4, r7, r6, r1
 8007764:	3430      	adds	r4, #48	@ 0x30
 8007766:	f802 4c01 	strb.w	r4, [r2, #-1]
 800776a:	460c      	mov	r4, r1
 800776c:	2c63      	cmp	r4, #99	@ 0x63
 800776e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007772:	4631      	mov	r1, r6
 8007774:	dcf1      	bgt.n	800775a <__exponent+0x1c>
 8007776:	3130      	adds	r1, #48	@ 0x30
 8007778:	1e94      	subs	r4, r2, #2
 800777a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800777e:	1c41      	adds	r1, r0, #1
 8007780:	4623      	mov	r3, r4
 8007782:	42ab      	cmp	r3, r5
 8007784:	d30a      	bcc.n	800779c <__exponent+0x5e>
 8007786:	f10d 0309 	add.w	r3, sp, #9
 800778a:	1a9b      	subs	r3, r3, r2
 800778c:	42ac      	cmp	r4, r5
 800778e:	bf88      	it	hi
 8007790:	2300      	movhi	r3, #0
 8007792:	3302      	adds	r3, #2
 8007794:	4403      	add	r3, r0
 8007796:	1a18      	subs	r0, r3, r0
 8007798:	b003      	add	sp, #12
 800779a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800779c:	f813 6b01 	ldrb.w	r6, [r3], #1
 80077a0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80077a4:	e7ed      	b.n	8007782 <__exponent+0x44>
 80077a6:	2330      	movs	r3, #48	@ 0x30
 80077a8:	3130      	adds	r1, #48	@ 0x30
 80077aa:	7083      	strb	r3, [r0, #2]
 80077ac:	70c1      	strb	r1, [r0, #3]
 80077ae:	1d03      	adds	r3, r0, #4
 80077b0:	e7f1      	b.n	8007796 <__exponent+0x58>
	...

080077b4 <_printf_float>:
 80077b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077b8:	b08d      	sub	sp, #52	@ 0x34
 80077ba:	460c      	mov	r4, r1
 80077bc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80077c0:	4616      	mov	r6, r2
 80077c2:	461f      	mov	r7, r3
 80077c4:	4605      	mov	r5, r0
 80077c6:	f000 fda1 	bl	800830c <_localeconv_r>
 80077ca:	6803      	ldr	r3, [r0, #0]
 80077cc:	9304      	str	r3, [sp, #16]
 80077ce:	4618      	mov	r0, r3
 80077d0:	f7f8 fd6e 	bl	80002b0 <strlen>
 80077d4:	2300      	movs	r3, #0
 80077d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80077d8:	f8d8 3000 	ldr.w	r3, [r8]
 80077dc:	9005      	str	r0, [sp, #20]
 80077de:	3307      	adds	r3, #7
 80077e0:	f023 0307 	bic.w	r3, r3, #7
 80077e4:	f103 0208 	add.w	r2, r3, #8
 80077e8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80077ec:	f8d4 b000 	ldr.w	fp, [r4]
 80077f0:	f8c8 2000 	str.w	r2, [r8]
 80077f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80077f8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80077fc:	9307      	str	r3, [sp, #28]
 80077fe:	f8cd 8018 	str.w	r8, [sp, #24]
 8007802:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007806:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800780a:	4b9c      	ldr	r3, [pc, #624]	@ (8007a7c <_printf_float+0x2c8>)
 800780c:	f04f 32ff 	mov.w	r2, #4294967295
 8007810:	f7f9 f9ac 	bl	8000b6c <__aeabi_dcmpun>
 8007814:	bb70      	cbnz	r0, 8007874 <_printf_float+0xc0>
 8007816:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800781a:	4b98      	ldr	r3, [pc, #608]	@ (8007a7c <_printf_float+0x2c8>)
 800781c:	f04f 32ff 	mov.w	r2, #4294967295
 8007820:	f7f9 f986 	bl	8000b30 <__aeabi_dcmple>
 8007824:	bb30      	cbnz	r0, 8007874 <_printf_float+0xc0>
 8007826:	2200      	movs	r2, #0
 8007828:	2300      	movs	r3, #0
 800782a:	4640      	mov	r0, r8
 800782c:	4649      	mov	r1, r9
 800782e:	f7f9 f975 	bl	8000b1c <__aeabi_dcmplt>
 8007832:	b110      	cbz	r0, 800783a <_printf_float+0x86>
 8007834:	232d      	movs	r3, #45	@ 0x2d
 8007836:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800783a:	4a91      	ldr	r2, [pc, #580]	@ (8007a80 <_printf_float+0x2cc>)
 800783c:	4b91      	ldr	r3, [pc, #580]	@ (8007a84 <_printf_float+0x2d0>)
 800783e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007842:	bf8c      	ite	hi
 8007844:	4690      	movhi	r8, r2
 8007846:	4698      	movls	r8, r3
 8007848:	2303      	movs	r3, #3
 800784a:	6123      	str	r3, [r4, #16]
 800784c:	f02b 0304 	bic.w	r3, fp, #4
 8007850:	6023      	str	r3, [r4, #0]
 8007852:	f04f 0900 	mov.w	r9, #0
 8007856:	9700      	str	r7, [sp, #0]
 8007858:	4633      	mov	r3, r6
 800785a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800785c:	4621      	mov	r1, r4
 800785e:	4628      	mov	r0, r5
 8007860:	f000 f9d2 	bl	8007c08 <_printf_common>
 8007864:	3001      	adds	r0, #1
 8007866:	f040 808d 	bne.w	8007984 <_printf_float+0x1d0>
 800786a:	f04f 30ff 	mov.w	r0, #4294967295
 800786e:	b00d      	add	sp, #52	@ 0x34
 8007870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007874:	4642      	mov	r2, r8
 8007876:	464b      	mov	r3, r9
 8007878:	4640      	mov	r0, r8
 800787a:	4649      	mov	r1, r9
 800787c:	f7f9 f976 	bl	8000b6c <__aeabi_dcmpun>
 8007880:	b140      	cbz	r0, 8007894 <_printf_float+0xe0>
 8007882:	464b      	mov	r3, r9
 8007884:	2b00      	cmp	r3, #0
 8007886:	bfbc      	itt	lt
 8007888:	232d      	movlt	r3, #45	@ 0x2d
 800788a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800788e:	4a7e      	ldr	r2, [pc, #504]	@ (8007a88 <_printf_float+0x2d4>)
 8007890:	4b7e      	ldr	r3, [pc, #504]	@ (8007a8c <_printf_float+0x2d8>)
 8007892:	e7d4      	b.n	800783e <_printf_float+0x8a>
 8007894:	6863      	ldr	r3, [r4, #4]
 8007896:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800789a:	9206      	str	r2, [sp, #24]
 800789c:	1c5a      	adds	r2, r3, #1
 800789e:	d13b      	bne.n	8007918 <_printf_float+0x164>
 80078a0:	2306      	movs	r3, #6
 80078a2:	6063      	str	r3, [r4, #4]
 80078a4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80078a8:	2300      	movs	r3, #0
 80078aa:	6022      	str	r2, [r4, #0]
 80078ac:	9303      	str	r3, [sp, #12]
 80078ae:	ab0a      	add	r3, sp, #40	@ 0x28
 80078b0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80078b4:	ab09      	add	r3, sp, #36	@ 0x24
 80078b6:	9300      	str	r3, [sp, #0]
 80078b8:	6861      	ldr	r1, [r4, #4]
 80078ba:	ec49 8b10 	vmov	d0, r8, r9
 80078be:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80078c2:	4628      	mov	r0, r5
 80078c4:	f7ff fed6 	bl	8007674 <__cvt>
 80078c8:	9b06      	ldr	r3, [sp, #24]
 80078ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80078cc:	2b47      	cmp	r3, #71	@ 0x47
 80078ce:	4680      	mov	r8, r0
 80078d0:	d129      	bne.n	8007926 <_printf_float+0x172>
 80078d2:	1cc8      	adds	r0, r1, #3
 80078d4:	db02      	blt.n	80078dc <_printf_float+0x128>
 80078d6:	6863      	ldr	r3, [r4, #4]
 80078d8:	4299      	cmp	r1, r3
 80078da:	dd41      	ble.n	8007960 <_printf_float+0x1ac>
 80078dc:	f1aa 0a02 	sub.w	sl, sl, #2
 80078e0:	fa5f fa8a 	uxtb.w	sl, sl
 80078e4:	3901      	subs	r1, #1
 80078e6:	4652      	mov	r2, sl
 80078e8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80078ec:	9109      	str	r1, [sp, #36]	@ 0x24
 80078ee:	f7ff ff26 	bl	800773e <__exponent>
 80078f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80078f4:	1813      	adds	r3, r2, r0
 80078f6:	2a01      	cmp	r2, #1
 80078f8:	4681      	mov	r9, r0
 80078fa:	6123      	str	r3, [r4, #16]
 80078fc:	dc02      	bgt.n	8007904 <_printf_float+0x150>
 80078fe:	6822      	ldr	r2, [r4, #0]
 8007900:	07d2      	lsls	r2, r2, #31
 8007902:	d501      	bpl.n	8007908 <_printf_float+0x154>
 8007904:	3301      	adds	r3, #1
 8007906:	6123      	str	r3, [r4, #16]
 8007908:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800790c:	2b00      	cmp	r3, #0
 800790e:	d0a2      	beq.n	8007856 <_printf_float+0xa2>
 8007910:	232d      	movs	r3, #45	@ 0x2d
 8007912:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007916:	e79e      	b.n	8007856 <_printf_float+0xa2>
 8007918:	9a06      	ldr	r2, [sp, #24]
 800791a:	2a47      	cmp	r2, #71	@ 0x47
 800791c:	d1c2      	bne.n	80078a4 <_printf_float+0xf0>
 800791e:	2b00      	cmp	r3, #0
 8007920:	d1c0      	bne.n	80078a4 <_printf_float+0xf0>
 8007922:	2301      	movs	r3, #1
 8007924:	e7bd      	b.n	80078a2 <_printf_float+0xee>
 8007926:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800792a:	d9db      	bls.n	80078e4 <_printf_float+0x130>
 800792c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007930:	d118      	bne.n	8007964 <_printf_float+0x1b0>
 8007932:	2900      	cmp	r1, #0
 8007934:	6863      	ldr	r3, [r4, #4]
 8007936:	dd0b      	ble.n	8007950 <_printf_float+0x19c>
 8007938:	6121      	str	r1, [r4, #16]
 800793a:	b913      	cbnz	r3, 8007942 <_printf_float+0x18e>
 800793c:	6822      	ldr	r2, [r4, #0]
 800793e:	07d0      	lsls	r0, r2, #31
 8007940:	d502      	bpl.n	8007948 <_printf_float+0x194>
 8007942:	3301      	adds	r3, #1
 8007944:	440b      	add	r3, r1
 8007946:	6123      	str	r3, [r4, #16]
 8007948:	65a1      	str	r1, [r4, #88]	@ 0x58
 800794a:	f04f 0900 	mov.w	r9, #0
 800794e:	e7db      	b.n	8007908 <_printf_float+0x154>
 8007950:	b913      	cbnz	r3, 8007958 <_printf_float+0x1a4>
 8007952:	6822      	ldr	r2, [r4, #0]
 8007954:	07d2      	lsls	r2, r2, #31
 8007956:	d501      	bpl.n	800795c <_printf_float+0x1a8>
 8007958:	3302      	adds	r3, #2
 800795a:	e7f4      	b.n	8007946 <_printf_float+0x192>
 800795c:	2301      	movs	r3, #1
 800795e:	e7f2      	b.n	8007946 <_printf_float+0x192>
 8007960:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007964:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007966:	4299      	cmp	r1, r3
 8007968:	db05      	blt.n	8007976 <_printf_float+0x1c2>
 800796a:	6823      	ldr	r3, [r4, #0]
 800796c:	6121      	str	r1, [r4, #16]
 800796e:	07d8      	lsls	r0, r3, #31
 8007970:	d5ea      	bpl.n	8007948 <_printf_float+0x194>
 8007972:	1c4b      	adds	r3, r1, #1
 8007974:	e7e7      	b.n	8007946 <_printf_float+0x192>
 8007976:	2900      	cmp	r1, #0
 8007978:	bfd4      	ite	le
 800797a:	f1c1 0202 	rsble	r2, r1, #2
 800797e:	2201      	movgt	r2, #1
 8007980:	4413      	add	r3, r2
 8007982:	e7e0      	b.n	8007946 <_printf_float+0x192>
 8007984:	6823      	ldr	r3, [r4, #0]
 8007986:	055a      	lsls	r2, r3, #21
 8007988:	d407      	bmi.n	800799a <_printf_float+0x1e6>
 800798a:	6923      	ldr	r3, [r4, #16]
 800798c:	4642      	mov	r2, r8
 800798e:	4631      	mov	r1, r6
 8007990:	4628      	mov	r0, r5
 8007992:	47b8      	blx	r7
 8007994:	3001      	adds	r0, #1
 8007996:	d12b      	bne.n	80079f0 <_printf_float+0x23c>
 8007998:	e767      	b.n	800786a <_printf_float+0xb6>
 800799a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800799e:	f240 80dd 	bls.w	8007b5c <_printf_float+0x3a8>
 80079a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80079a6:	2200      	movs	r2, #0
 80079a8:	2300      	movs	r3, #0
 80079aa:	f7f9 f8ad 	bl	8000b08 <__aeabi_dcmpeq>
 80079ae:	2800      	cmp	r0, #0
 80079b0:	d033      	beq.n	8007a1a <_printf_float+0x266>
 80079b2:	4a37      	ldr	r2, [pc, #220]	@ (8007a90 <_printf_float+0x2dc>)
 80079b4:	2301      	movs	r3, #1
 80079b6:	4631      	mov	r1, r6
 80079b8:	4628      	mov	r0, r5
 80079ba:	47b8      	blx	r7
 80079bc:	3001      	adds	r0, #1
 80079be:	f43f af54 	beq.w	800786a <_printf_float+0xb6>
 80079c2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80079c6:	4543      	cmp	r3, r8
 80079c8:	db02      	blt.n	80079d0 <_printf_float+0x21c>
 80079ca:	6823      	ldr	r3, [r4, #0]
 80079cc:	07d8      	lsls	r0, r3, #31
 80079ce:	d50f      	bpl.n	80079f0 <_printf_float+0x23c>
 80079d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079d4:	4631      	mov	r1, r6
 80079d6:	4628      	mov	r0, r5
 80079d8:	47b8      	blx	r7
 80079da:	3001      	adds	r0, #1
 80079dc:	f43f af45 	beq.w	800786a <_printf_float+0xb6>
 80079e0:	f04f 0900 	mov.w	r9, #0
 80079e4:	f108 38ff 	add.w	r8, r8, #4294967295
 80079e8:	f104 0a1a 	add.w	sl, r4, #26
 80079ec:	45c8      	cmp	r8, r9
 80079ee:	dc09      	bgt.n	8007a04 <_printf_float+0x250>
 80079f0:	6823      	ldr	r3, [r4, #0]
 80079f2:	079b      	lsls	r3, r3, #30
 80079f4:	f100 8103 	bmi.w	8007bfe <_printf_float+0x44a>
 80079f8:	68e0      	ldr	r0, [r4, #12]
 80079fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80079fc:	4298      	cmp	r0, r3
 80079fe:	bfb8      	it	lt
 8007a00:	4618      	movlt	r0, r3
 8007a02:	e734      	b.n	800786e <_printf_float+0xba>
 8007a04:	2301      	movs	r3, #1
 8007a06:	4652      	mov	r2, sl
 8007a08:	4631      	mov	r1, r6
 8007a0a:	4628      	mov	r0, r5
 8007a0c:	47b8      	blx	r7
 8007a0e:	3001      	adds	r0, #1
 8007a10:	f43f af2b 	beq.w	800786a <_printf_float+0xb6>
 8007a14:	f109 0901 	add.w	r9, r9, #1
 8007a18:	e7e8      	b.n	80079ec <_printf_float+0x238>
 8007a1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	dc39      	bgt.n	8007a94 <_printf_float+0x2e0>
 8007a20:	4a1b      	ldr	r2, [pc, #108]	@ (8007a90 <_printf_float+0x2dc>)
 8007a22:	2301      	movs	r3, #1
 8007a24:	4631      	mov	r1, r6
 8007a26:	4628      	mov	r0, r5
 8007a28:	47b8      	blx	r7
 8007a2a:	3001      	adds	r0, #1
 8007a2c:	f43f af1d 	beq.w	800786a <_printf_float+0xb6>
 8007a30:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007a34:	ea59 0303 	orrs.w	r3, r9, r3
 8007a38:	d102      	bne.n	8007a40 <_printf_float+0x28c>
 8007a3a:	6823      	ldr	r3, [r4, #0]
 8007a3c:	07d9      	lsls	r1, r3, #31
 8007a3e:	d5d7      	bpl.n	80079f0 <_printf_float+0x23c>
 8007a40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a44:	4631      	mov	r1, r6
 8007a46:	4628      	mov	r0, r5
 8007a48:	47b8      	blx	r7
 8007a4a:	3001      	adds	r0, #1
 8007a4c:	f43f af0d 	beq.w	800786a <_printf_float+0xb6>
 8007a50:	f04f 0a00 	mov.w	sl, #0
 8007a54:	f104 0b1a 	add.w	fp, r4, #26
 8007a58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a5a:	425b      	negs	r3, r3
 8007a5c:	4553      	cmp	r3, sl
 8007a5e:	dc01      	bgt.n	8007a64 <_printf_float+0x2b0>
 8007a60:	464b      	mov	r3, r9
 8007a62:	e793      	b.n	800798c <_printf_float+0x1d8>
 8007a64:	2301      	movs	r3, #1
 8007a66:	465a      	mov	r2, fp
 8007a68:	4631      	mov	r1, r6
 8007a6a:	4628      	mov	r0, r5
 8007a6c:	47b8      	blx	r7
 8007a6e:	3001      	adds	r0, #1
 8007a70:	f43f aefb 	beq.w	800786a <_printf_float+0xb6>
 8007a74:	f10a 0a01 	add.w	sl, sl, #1
 8007a78:	e7ee      	b.n	8007a58 <_printf_float+0x2a4>
 8007a7a:	bf00      	nop
 8007a7c:	7fefffff 	.word	0x7fefffff
 8007a80:	0800a61d 	.word	0x0800a61d
 8007a84:	0800a619 	.word	0x0800a619
 8007a88:	0800a625 	.word	0x0800a625
 8007a8c:	0800a621 	.word	0x0800a621
 8007a90:	0800a629 	.word	0x0800a629
 8007a94:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007a96:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007a9a:	4553      	cmp	r3, sl
 8007a9c:	bfa8      	it	ge
 8007a9e:	4653      	movge	r3, sl
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	4699      	mov	r9, r3
 8007aa4:	dc36      	bgt.n	8007b14 <_printf_float+0x360>
 8007aa6:	f04f 0b00 	mov.w	fp, #0
 8007aaa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007aae:	f104 021a 	add.w	r2, r4, #26
 8007ab2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007ab4:	9306      	str	r3, [sp, #24]
 8007ab6:	eba3 0309 	sub.w	r3, r3, r9
 8007aba:	455b      	cmp	r3, fp
 8007abc:	dc31      	bgt.n	8007b22 <_printf_float+0x36e>
 8007abe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ac0:	459a      	cmp	sl, r3
 8007ac2:	dc3a      	bgt.n	8007b3a <_printf_float+0x386>
 8007ac4:	6823      	ldr	r3, [r4, #0]
 8007ac6:	07da      	lsls	r2, r3, #31
 8007ac8:	d437      	bmi.n	8007b3a <_printf_float+0x386>
 8007aca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007acc:	ebaa 0903 	sub.w	r9, sl, r3
 8007ad0:	9b06      	ldr	r3, [sp, #24]
 8007ad2:	ebaa 0303 	sub.w	r3, sl, r3
 8007ad6:	4599      	cmp	r9, r3
 8007ad8:	bfa8      	it	ge
 8007ada:	4699      	movge	r9, r3
 8007adc:	f1b9 0f00 	cmp.w	r9, #0
 8007ae0:	dc33      	bgt.n	8007b4a <_printf_float+0x396>
 8007ae2:	f04f 0800 	mov.w	r8, #0
 8007ae6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007aea:	f104 0b1a 	add.w	fp, r4, #26
 8007aee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007af0:	ebaa 0303 	sub.w	r3, sl, r3
 8007af4:	eba3 0309 	sub.w	r3, r3, r9
 8007af8:	4543      	cmp	r3, r8
 8007afa:	f77f af79 	ble.w	80079f0 <_printf_float+0x23c>
 8007afe:	2301      	movs	r3, #1
 8007b00:	465a      	mov	r2, fp
 8007b02:	4631      	mov	r1, r6
 8007b04:	4628      	mov	r0, r5
 8007b06:	47b8      	blx	r7
 8007b08:	3001      	adds	r0, #1
 8007b0a:	f43f aeae 	beq.w	800786a <_printf_float+0xb6>
 8007b0e:	f108 0801 	add.w	r8, r8, #1
 8007b12:	e7ec      	b.n	8007aee <_printf_float+0x33a>
 8007b14:	4642      	mov	r2, r8
 8007b16:	4631      	mov	r1, r6
 8007b18:	4628      	mov	r0, r5
 8007b1a:	47b8      	blx	r7
 8007b1c:	3001      	adds	r0, #1
 8007b1e:	d1c2      	bne.n	8007aa6 <_printf_float+0x2f2>
 8007b20:	e6a3      	b.n	800786a <_printf_float+0xb6>
 8007b22:	2301      	movs	r3, #1
 8007b24:	4631      	mov	r1, r6
 8007b26:	4628      	mov	r0, r5
 8007b28:	9206      	str	r2, [sp, #24]
 8007b2a:	47b8      	blx	r7
 8007b2c:	3001      	adds	r0, #1
 8007b2e:	f43f ae9c 	beq.w	800786a <_printf_float+0xb6>
 8007b32:	9a06      	ldr	r2, [sp, #24]
 8007b34:	f10b 0b01 	add.w	fp, fp, #1
 8007b38:	e7bb      	b.n	8007ab2 <_printf_float+0x2fe>
 8007b3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b3e:	4631      	mov	r1, r6
 8007b40:	4628      	mov	r0, r5
 8007b42:	47b8      	blx	r7
 8007b44:	3001      	adds	r0, #1
 8007b46:	d1c0      	bne.n	8007aca <_printf_float+0x316>
 8007b48:	e68f      	b.n	800786a <_printf_float+0xb6>
 8007b4a:	9a06      	ldr	r2, [sp, #24]
 8007b4c:	464b      	mov	r3, r9
 8007b4e:	4442      	add	r2, r8
 8007b50:	4631      	mov	r1, r6
 8007b52:	4628      	mov	r0, r5
 8007b54:	47b8      	blx	r7
 8007b56:	3001      	adds	r0, #1
 8007b58:	d1c3      	bne.n	8007ae2 <_printf_float+0x32e>
 8007b5a:	e686      	b.n	800786a <_printf_float+0xb6>
 8007b5c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007b60:	f1ba 0f01 	cmp.w	sl, #1
 8007b64:	dc01      	bgt.n	8007b6a <_printf_float+0x3b6>
 8007b66:	07db      	lsls	r3, r3, #31
 8007b68:	d536      	bpl.n	8007bd8 <_printf_float+0x424>
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	4642      	mov	r2, r8
 8007b6e:	4631      	mov	r1, r6
 8007b70:	4628      	mov	r0, r5
 8007b72:	47b8      	blx	r7
 8007b74:	3001      	adds	r0, #1
 8007b76:	f43f ae78 	beq.w	800786a <_printf_float+0xb6>
 8007b7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b7e:	4631      	mov	r1, r6
 8007b80:	4628      	mov	r0, r5
 8007b82:	47b8      	blx	r7
 8007b84:	3001      	adds	r0, #1
 8007b86:	f43f ae70 	beq.w	800786a <_printf_float+0xb6>
 8007b8a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007b8e:	2200      	movs	r2, #0
 8007b90:	2300      	movs	r3, #0
 8007b92:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007b96:	f7f8 ffb7 	bl	8000b08 <__aeabi_dcmpeq>
 8007b9a:	b9c0      	cbnz	r0, 8007bce <_printf_float+0x41a>
 8007b9c:	4653      	mov	r3, sl
 8007b9e:	f108 0201 	add.w	r2, r8, #1
 8007ba2:	4631      	mov	r1, r6
 8007ba4:	4628      	mov	r0, r5
 8007ba6:	47b8      	blx	r7
 8007ba8:	3001      	adds	r0, #1
 8007baa:	d10c      	bne.n	8007bc6 <_printf_float+0x412>
 8007bac:	e65d      	b.n	800786a <_printf_float+0xb6>
 8007bae:	2301      	movs	r3, #1
 8007bb0:	465a      	mov	r2, fp
 8007bb2:	4631      	mov	r1, r6
 8007bb4:	4628      	mov	r0, r5
 8007bb6:	47b8      	blx	r7
 8007bb8:	3001      	adds	r0, #1
 8007bba:	f43f ae56 	beq.w	800786a <_printf_float+0xb6>
 8007bbe:	f108 0801 	add.w	r8, r8, #1
 8007bc2:	45d0      	cmp	r8, sl
 8007bc4:	dbf3      	blt.n	8007bae <_printf_float+0x3fa>
 8007bc6:	464b      	mov	r3, r9
 8007bc8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007bcc:	e6df      	b.n	800798e <_printf_float+0x1da>
 8007bce:	f04f 0800 	mov.w	r8, #0
 8007bd2:	f104 0b1a 	add.w	fp, r4, #26
 8007bd6:	e7f4      	b.n	8007bc2 <_printf_float+0x40e>
 8007bd8:	2301      	movs	r3, #1
 8007bda:	4642      	mov	r2, r8
 8007bdc:	e7e1      	b.n	8007ba2 <_printf_float+0x3ee>
 8007bde:	2301      	movs	r3, #1
 8007be0:	464a      	mov	r2, r9
 8007be2:	4631      	mov	r1, r6
 8007be4:	4628      	mov	r0, r5
 8007be6:	47b8      	blx	r7
 8007be8:	3001      	adds	r0, #1
 8007bea:	f43f ae3e 	beq.w	800786a <_printf_float+0xb6>
 8007bee:	f108 0801 	add.w	r8, r8, #1
 8007bf2:	68e3      	ldr	r3, [r4, #12]
 8007bf4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007bf6:	1a5b      	subs	r3, r3, r1
 8007bf8:	4543      	cmp	r3, r8
 8007bfa:	dcf0      	bgt.n	8007bde <_printf_float+0x42a>
 8007bfc:	e6fc      	b.n	80079f8 <_printf_float+0x244>
 8007bfe:	f04f 0800 	mov.w	r8, #0
 8007c02:	f104 0919 	add.w	r9, r4, #25
 8007c06:	e7f4      	b.n	8007bf2 <_printf_float+0x43e>

08007c08 <_printf_common>:
 8007c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c0c:	4616      	mov	r6, r2
 8007c0e:	4698      	mov	r8, r3
 8007c10:	688a      	ldr	r2, [r1, #8]
 8007c12:	690b      	ldr	r3, [r1, #16]
 8007c14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	bfb8      	it	lt
 8007c1c:	4613      	movlt	r3, r2
 8007c1e:	6033      	str	r3, [r6, #0]
 8007c20:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007c24:	4607      	mov	r7, r0
 8007c26:	460c      	mov	r4, r1
 8007c28:	b10a      	cbz	r2, 8007c2e <_printf_common+0x26>
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	6033      	str	r3, [r6, #0]
 8007c2e:	6823      	ldr	r3, [r4, #0]
 8007c30:	0699      	lsls	r1, r3, #26
 8007c32:	bf42      	ittt	mi
 8007c34:	6833      	ldrmi	r3, [r6, #0]
 8007c36:	3302      	addmi	r3, #2
 8007c38:	6033      	strmi	r3, [r6, #0]
 8007c3a:	6825      	ldr	r5, [r4, #0]
 8007c3c:	f015 0506 	ands.w	r5, r5, #6
 8007c40:	d106      	bne.n	8007c50 <_printf_common+0x48>
 8007c42:	f104 0a19 	add.w	sl, r4, #25
 8007c46:	68e3      	ldr	r3, [r4, #12]
 8007c48:	6832      	ldr	r2, [r6, #0]
 8007c4a:	1a9b      	subs	r3, r3, r2
 8007c4c:	42ab      	cmp	r3, r5
 8007c4e:	dc26      	bgt.n	8007c9e <_printf_common+0x96>
 8007c50:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007c54:	6822      	ldr	r2, [r4, #0]
 8007c56:	3b00      	subs	r3, #0
 8007c58:	bf18      	it	ne
 8007c5a:	2301      	movne	r3, #1
 8007c5c:	0692      	lsls	r2, r2, #26
 8007c5e:	d42b      	bmi.n	8007cb8 <_printf_common+0xb0>
 8007c60:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007c64:	4641      	mov	r1, r8
 8007c66:	4638      	mov	r0, r7
 8007c68:	47c8      	blx	r9
 8007c6a:	3001      	adds	r0, #1
 8007c6c:	d01e      	beq.n	8007cac <_printf_common+0xa4>
 8007c6e:	6823      	ldr	r3, [r4, #0]
 8007c70:	6922      	ldr	r2, [r4, #16]
 8007c72:	f003 0306 	and.w	r3, r3, #6
 8007c76:	2b04      	cmp	r3, #4
 8007c78:	bf02      	ittt	eq
 8007c7a:	68e5      	ldreq	r5, [r4, #12]
 8007c7c:	6833      	ldreq	r3, [r6, #0]
 8007c7e:	1aed      	subeq	r5, r5, r3
 8007c80:	68a3      	ldr	r3, [r4, #8]
 8007c82:	bf0c      	ite	eq
 8007c84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007c88:	2500      	movne	r5, #0
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	bfc4      	itt	gt
 8007c8e:	1a9b      	subgt	r3, r3, r2
 8007c90:	18ed      	addgt	r5, r5, r3
 8007c92:	2600      	movs	r6, #0
 8007c94:	341a      	adds	r4, #26
 8007c96:	42b5      	cmp	r5, r6
 8007c98:	d11a      	bne.n	8007cd0 <_printf_common+0xc8>
 8007c9a:	2000      	movs	r0, #0
 8007c9c:	e008      	b.n	8007cb0 <_printf_common+0xa8>
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	4652      	mov	r2, sl
 8007ca2:	4641      	mov	r1, r8
 8007ca4:	4638      	mov	r0, r7
 8007ca6:	47c8      	blx	r9
 8007ca8:	3001      	adds	r0, #1
 8007caa:	d103      	bne.n	8007cb4 <_printf_common+0xac>
 8007cac:	f04f 30ff 	mov.w	r0, #4294967295
 8007cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cb4:	3501      	adds	r5, #1
 8007cb6:	e7c6      	b.n	8007c46 <_printf_common+0x3e>
 8007cb8:	18e1      	adds	r1, r4, r3
 8007cba:	1c5a      	adds	r2, r3, #1
 8007cbc:	2030      	movs	r0, #48	@ 0x30
 8007cbe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007cc2:	4422      	add	r2, r4
 8007cc4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007cc8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007ccc:	3302      	adds	r3, #2
 8007cce:	e7c7      	b.n	8007c60 <_printf_common+0x58>
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	4622      	mov	r2, r4
 8007cd4:	4641      	mov	r1, r8
 8007cd6:	4638      	mov	r0, r7
 8007cd8:	47c8      	blx	r9
 8007cda:	3001      	adds	r0, #1
 8007cdc:	d0e6      	beq.n	8007cac <_printf_common+0xa4>
 8007cde:	3601      	adds	r6, #1
 8007ce0:	e7d9      	b.n	8007c96 <_printf_common+0x8e>
	...

08007ce4 <_printf_i>:
 8007ce4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ce8:	7e0f      	ldrb	r7, [r1, #24]
 8007cea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007cec:	2f78      	cmp	r7, #120	@ 0x78
 8007cee:	4691      	mov	r9, r2
 8007cf0:	4680      	mov	r8, r0
 8007cf2:	460c      	mov	r4, r1
 8007cf4:	469a      	mov	sl, r3
 8007cf6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007cfa:	d807      	bhi.n	8007d0c <_printf_i+0x28>
 8007cfc:	2f62      	cmp	r7, #98	@ 0x62
 8007cfe:	d80a      	bhi.n	8007d16 <_printf_i+0x32>
 8007d00:	2f00      	cmp	r7, #0
 8007d02:	f000 80d1 	beq.w	8007ea8 <_printf_i+0x1c4>
 8007d06:	2f58      	cmp	r7, #88	@ 0x58
 8007d08:	f000 80b8 	beq.w	8007e7c <_printf_i+0x198>
 8007d0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d10:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007d14:	e03a      	b.n	8007d8c <_printf_i+0xa8>
 8007d16:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007d1a:	2b15      	cmp	r3, #21
 8007d1c:	d8f6      	bhi.n	8007d0c <_printf_i+0x28>
 8007d1e:	a101      	add	r1, pc, #4	@ (adr r1, 8007d24 <_printf_i+0x40>)
 8007d20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d24:	08007d7d 	.word	0x08007d7d
 8007d28:	08007d91 	.word	0x08007d91
 8007d2c:	08007d0d 	.word	0x08007d0d
 8007d30:	08007d0d 	.word	0x08007d0d
 8007d34:	08007d0d 	.word	0x08007d0d
 8007d38:	08007d0d 	.word	0x08007d0d
 8007d3c:	08007d91 	.word	0x08007d91
 8007d40:	08007d0d 	.word	0x08007d0d
 8007d44:	08007d0d 	.word	0x08007d0d
 8007d48:	08007d0d 	.word	0x08007d0d
 8007d4c:	08007d0d 	.word	0x08007d0d
 8007d50:	08007e8f 	.word	0x08007e8f
 8007d54:	08007dbb 	.word	0x08007dbb
 8007d58:	08007e49 	.word	0x08007e49
 8007d5c:	08007d0d 	.word	0x08007d0d
 8007d60:	08007d0d 	.word	0x08007d0d
 8007d64:	08007eb1 	.word	0x08007eb1
 8007d68:	08007d0d 	.word	0x08007d0d
 8007d6c:	08007dbb 	.word	0x08007dbb
 8007d70:	08007d0d 	.word	0x08007d0d
 8007d74:	08007d0d 	.word	0x08007d0d
 8007d78:	08007e51 	.word	0x08007e51
 8007d7c:	6833      	ldr	r3, [r6, #0]
 8007d7e:	1d1a      	adds	r2, r3, #4
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	6032      	str	r2, [r6, #0]
 8007d84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d88:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007d8c:	2301      	movs	r3, #1
 8007d8e:	e09c      	b.n	8007eca <_printf_i+0x1e6>
 8007d90:	6833      	ldr	r3, [r6, #0]
 8007d92:	6820      	ldr	r0, [r4, #0]
 8007d94:	1d19      	adds	r1, r3, #4
 8007d96:	6031      	str	r1, [r6, #0]
 8007d98:	0606      	lsls	r6, r0, #24
 8007d9a:	d501      	bpl.n	8007da0 <_printf_i+0xbc>
 8007d9c:	681d      	ldr	r5, [r3, #0]
 8007d9e:	e003      	b.n	8007da8 <_printf_i+0xc4>
 8007da0:	0645      	lsls	r5, r0, #25
 8007da2:	d5fb      	bpl.n	8007d9c <_printf_i+0xb8>
 8007da4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007da8:	2d00      	cmp	r5, #0
 8007daa:	da03      	bge.n	8007db4 <_printf_i+0xd0>
 8007dac:	232d      	movs	r3, #45	@ 0x2d
 8007dae:	426d      	negs	r5, r5
 8007db0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007db4:	4858      	ldr	r0, [pc, #352]	@ (8007f18 <_printf_i+0x234>)
 8007db6:	230a      	movs	r3, #10
 8007db8:	e011      	b.n	8007dde <_printf_i+0xfa>
 8007dba:	6821      	ldr	r1, [r4, #0]
 8007dbc:	6833      	ldr	r3, [r6, #0]
 8007dbe:	0608      	lsls	r0, r1, #24
 8007dc0:	f853 5b04 	ldr.w	r5, [r3], #4
 8007dc4:	d402      	bmi.n	8007dcc <_printf_i+0xe8>
 8007dc6:	0649      	lsls	r1, r1, #25
 8007dc8:	bf48      	it	mi
 8007dca:	b2ad      	uxthmi	r5, r5
 8007dcc:	2f6f      	cmp	r7, #111	@ 0x6f
 8007dce:	4852      	ldr	r0, [pc, #328]	@ (8007f18 <_printf_i+0x234>)
 8007dd0:	6033      	str	r3, [r6, #0]
 8007dd2:	bf14      	ite	ne
 8007dd4:	230a      	movne	r3, #10
 8007dd6:	2308      	moveq	r3, #8
 8007dd8:	2100      	movs	r1, #0
 8007dda:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007dde:	6866      	ldr	r6, [r4, #4]
 8007de0:	60a6      	str	r6, [r4, #8]
 8007de2:	2e00      	cmp	r6, #0
 8007de4:	db05      	blt.n	8007df2 <_printf_i+0x10e>
 8007de6:	6821      	ldr	r1, [r4, #0]
 8007de8:	432e      	orrs	r6, r5
 8007dea:	f021 0104 	bic.w	r1, r1, #4
 8007dee:	6021      	str	r1, [r4, #0]
 8007df0:	d04b      	beq.n	8007e8a <_printf_i+0x1a6>
 8007df2:	4616      	mov	r6, r2
 8007df4:	fbb5 f1f3 	udiv	r1, r5, r3
 8007df8:	fb03 5711 	mls	r7, r3, r1, r5
 8007dfc:	5dc7      	ldrb	r7, [r0, r7]
 8007dfe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007e02:	462f      	mov	r7, r5
 8007e04:	42bb      	cmp	r3, r7
 8007e06:	460d      	mov	r5, r1
 8007e08:	d9f4      	bls.n	8007df4 <_printf_i+0x110>
 8007e0a:	2b08      	cmp	r3, #8
 8007e0c:	d10b      	bne.n	8007e26 <_printf_i+0x142>
 8007e0e:	6823      	ldr	r3, [r4, #0]
 8007e10:	07df      	lsls	r7, r3, #31
 8007e12:	d508      	bpl.n	8007e26 <_printf_i+0x142>
 8007e14:	6923      	ldr	r3, [r4, #16]
 8007e16:	6861      	ldr	r1, [r4, #4]
 8007e18:	4299      	cmp	r1, r3
 8007e1a:	bfde      	ittt	le
 8007e1c:	2330      	movle	r3, #48	@ 0x30
 8007e1e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007e22:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007e26:	1b92      	subs	r2, r2, r6
 8007e28:	6122      	str	r2, [r4, #16]
 8007e2a:	f8cd a000 	str.w	sl, [sp]
 8007e2e:	464b      	mov	r3, r9
 8007e30:	aa03      	add	r2, sp, #12
 8007e32:	4621      	mov	r1, r4
 8007e34:	4640      	mov	r0, r8
 8007e36:	f7ff fee7 	bl	8007c08 <_printf_common>
 8007e3a:	3001      	adds	r0, #1
 8007e3c:	d14a      	bne.n	8007ed4 <_printf_i+0x1f0>
 8007e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8007e42:	b004      	add	sp, #16
 8007e44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e48:	6823      	ldr	r3, [r4, #0]
 8007e4a:	f043 0320 	orr.w	r3, r3, #32
 8007e4e:	6023      	str	r3, [r4, #0]
 8007e50:	4832      	ldr	r0, [pc, #200]	@ (8007f1c <_printf_i+0x238>)
 8007e52:	2778      	movs	r7, #120	@ 0x78
 8007e54:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007e58:	6823      	ldr	r3, [r4, #0]
 8007e5a:	6831      	ldr	r1, [r6, #0]
 8007e5c:	061f      	lsls	r7, r3, #24
 8007e5e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007e62:	d402      	bmi.n	8007e6a <_printf_i+0x186>
 8007e64:	065f      	lsls	r7, r3, #25
 8007e66:	bf48      	it	mi
 8007e68:	b2ad      	uxthmi	r5, r5
 8007e6a:	6031      	str	r1, [r6, #0]
 8007e6c:	07d9      	lsls	r1, r3, #31
 8007e6e:	bf44      	itt	mi
 8007e70:	f043 0320 	orrmi.w	r3, r3, #32
 8007e74:	6023      	strmi	r3, [r4, #0]
 8007e76:	b11d      	cbz	r5, 8007e80 <_printf_i+0x19c>
 8007e78:	2310      	movs	r3, #16
 8007e7a:	e7ad      	b.n	8007dd8 <_printf_i+0xf4>
 8007e7c:	4826      	ldr	r0, [pc, #152]	@ (8007f18 <_printf_i+0x234>)
 8007e7e:	e7e9      	b.n	8007e54 <_printf_i+0x170>
 8007e80:	6823      	ldr	r3, [r4, #0]
 8007e82:	f023 0320 	bic.w	r3, r3, #32
 8007e86:	6023      	str	r3, [r4, #0]
 8007e88:	e7f6      	b.n	8007e78 <_printf_i+0x194>
 8007e8a:	4616      	mov	r6, r2
 8007e8c:	e7bd      	b.n	8007e0a <_printf_i+0x126>
 8007e8e:	6833      	ldr	r3, [r6, #0]
 8007e90:	6825      	ldr	r5, [r4, #0]
 8007e92:	6961      	ldr	r1, [r4, #20]
 8007e94:	1d18      	adds	r0, r3, #4
 8007e96:	6030      	str	r0, [r6, #0]
 8007e98:	062e      	lsls	r6, r5, #24
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	d501      	bpl.n	8007ea2 <_printf_i+0x1be>
 8007e9e:	6019      	str	r1, [r3, #0]
 8007ea0:	e002      	b.n	8007ea8 <_printf_i+0x1c4>
 8007ea2:	0668      	lsls	r0, r5, #25
 8007ea4:	d5fb      	bpl.n	8007e9e <_printf_i+0x1ba>
 8007ea6:	8019      	strh	r1, [r3, #0]
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	6123      	str	r3, [r4, #16]
 8007eac:	4616      	mov	r6, r2
 8007eae:	e7bc      	b.n	8007e2a <_printf_i+0x146>
 8007eb0:	6833      	ldr	r3, [r6, #0]
 8007eb2:	1d1a      	adds	r2, r3, #4
 8007eb4:	6032      	str	r2, [r6, #0]
 8007eb6:	681e      	ldr	r6, [r3, #0]
 8007eb8:	6862      	ldr	r2, [r4, #4]
 8007eba:	2100      	movs	r1, #0
 8007ebc:	4630      	mov	r0, r6
 8007ebe:	f7f8 f9a7 	bl	8000210 <memchr>
 8007ec2:	b108      	cbz	r0, 8007ec8 <_printf_i+0x1e4>
 8007ec4:	1b80      	subs	r0, r0, r6
 8007ec6:	6060      	str	r0, [r4, #4]
 8007ec8:	6863      	ldr	r3, [r4, #4]
 8007eca:	6123      	str	r3, [r4, #16]
 8007ecc:	2300      	movs	r3, #0
 8007ece:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ed2:	e7aa      	b.n	8007e2a <_printf_i+0x146>
 8007ed4:	6923      	ldr	r3, [r4, #16]
 8007ed6:	4632      	mov	r2, r6
 8007ed8:	4649      	mov	r1, r9
 8007eda:	4640      	mov	r0, r8
 8007edc:	47d0      	blx	sl
 8007ede:	3001      	adds	r0, #1
 8007ee0:	d0ad      	beq.n	8007e3e <_printf_i+0x15a>
 8007ee2:	6823      	ldr	r3, [r4, #0]
 8007ee4:	079b      	lsls	r3, r3, #30
 8007ee6:	d413      	bmi.n	8007f10 <_printf_i+0x22c>
 8007ee8:	68e0      	ldr	r0, [r4, #12]
 8007eea:	9b03      	ldr	r3, [sp, #12]
 8007eec:	4298      	cmp	r0, r3
 8007eee:	bfb8      	it	lt
 8007ef0:	4618      	movlt	r0, r3
 8007ef2:	e7a6      	b.n	8007e42 <_printf_i+0x15e>
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	4632      	mov	r2, r6
 8007ef8:	4649      	mov	r1, r9
 8007efa:	4640      	mov	r0, r8
 8007efc:	47d0      	blx	sl
 8007efe:	3001      	adds	r0, #1
 8007f00:	d09d      	beq.n	8007e3e <_printf_i+0x15a>
 8007f02:	3501      	adds	r5, #1
 8007f04:	68e3      	ldr	r3, [r4, #12]
 8007f06:	9903      	ldr	r1, [sp, #12]
 8007f08:	1a5b      	subs	r3, r3, r1
 8007f0a:	42ab      	cmp	r3, r5
 8007f0c:	dcf2      	bgt.n	8007ef4 <_printf_i+0x210>
 8007f0e:	e7eb      	b.n	8007ee8 <_printf_i+0x204>
 8007f10:	2500      	movs	r5, #0
 8007f12:	f104 0619 	add.w	r6, r4, #25
 8007f16:	e7f5      	b.n	8007f04 <_printf_i+0x220>
 8007f18:	0800a62b 	.word	0x0800a62b
 8007f1c:	0800a63c 	.word	0x0800a63c

08007f20 <std>:
 8007f20:	2300      	movs	r3, #0
 8007f22:	b510      	push	{r4, lr}
 8007f24:	4604      	mov	r4, r0
 8007f26:	e9c0 3300 	strd	r3, r3, [r0]
 8007f2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f2e:	6083      	str	r3, [r0, #8]
 8007f30:	8181      	strh	r1, [r0, #12]
 8007f32:	6643      	str	r3, [r0, #100]	@ 0x64
 8007f34:	81c2      	strh	r2, [r0, #14]
 8007f36:	6183      	str	r3, [r0, #24]
 8007f38:	4619      	mov	r1, r3
 8007f3a:	2208      	movs	r2, #8
 8007f3c:	305c      	adds	r0, #92	@ 0x5c
 8007f3e:	f000 f9dc 	bl	80082fa <memset>
 8007f42:	4b0d      	ldr	r3, [pc, #52]	@ (8007f78 <std+0x58>)
 8007f44:	6263      	str	r3, [r4, #36]	@ 0x24
 8007f46:	4b0d      	ldr	r3, [pc, #52]	@ (8007f7c <std+0x5c>)
 8007f48:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8007f80 <std+0x60>)
 8007f4c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8007f84 <std+0x64>)
 8007f50:	6323      	str	r3, [r4, #48]	@ 0x30
 8007f52:	4b0d      	ldr	r3, [pc, #52]	@ (8007f88 <std+0x68>)
 8007f54:	6224      	str	r4, [r4, #32]
 8007f56:	429c      	cmp	r4, r3
 8007f58:	d006      	beq.n	8007f68 <std+0x48>
 8007f5a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007f5e:	4294      	cmp	r4, r2
 8007f60:	d002      	beq.n	8007f68 <std+0x48>
 8007f62:	33d0      	adds	r3, #208	@ 0xd0
 8007f64:	429c      	cmp	r4, r3
 8007f66:	d105      	bne.n	8007f74 <std+0x54>
 8007f68:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007f6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f70:	f000 ba40 	b.w	80083f4 <__retarget_lock_init_recursive>
 8007f74:	bd10      	pop	{r4, pc}
 8007f76:	bf00      	nop
 8007f78:	08008275 	.word	0x08008275
 8007f7c:	08008297 	.word	0x08008297
 8007f80:	080082cf 	.word	0x080082cf
 8007f84:	080082f3 	.word	0x080082f3
 8007f88:	20000404 	.word	0x20000404

08007f8c <stdio_exit_handler>:
 8007f8c:	4a02      	ldr	r2, [pc, #8]	@ (8007f98 <stdio_exit_handler+0xc>)
 8007f8e:	4903      	ldr	r1, [pc, #12]	@ (8007f9c <stdio_exit_handler+0x10>)
 8007f90:	4803      	ldr	r0, [pc, #12]	@ (8007fa0 <stdio_exit_handler+0x14>)
 8007f92:	f000 b869 	b.w	8008068 <_fwalk_sglue>
 8007f96:	bf00      	nop
 8007f98:	2000004c 	.word	0x2000004c
 8007f9c:	08009fe1 	.word	0x08009fe1
 8007fa0:	2000005c 	.word	0x2000005c

08007fa4 <cleanup_stdio>:
 8007fa4:	6841      	ldr	r1, [r0, #4]
 8007fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8007fd8 <cleanup_stdio+0x34>)
 8007fa8:	4299      	cmp	r1, r3
 8007faa:	b510      	push	{r4, lr}
 8007fac:	4604      	mov	r4, r0
 8007fae:	d001      	beq.n	8007fb4 <cleanup_stdio+0x10>
 8007fb0:	f002 f816 	bl	8009fe0 <_fflush_r>
 8007fb4:	68a1      	ldr	r1, [r4, #8]
 8007fb6:	4b09      	ldr	r3, [pc, #36]	@ (8007fdc <cleanup_stdio+0x38>)
 8007fb8:	4299      	cmp	r1, r3
 8007fba:	d002      	beq.n	8007fc2 <cleanup_stdio+0x1e>
 8007fbc:	4620      	mov	r0, r4
 8007fbe:	f002 f80f 	bl	8009fe0 <_fflush_r>
 8007fc2:	68e1      	ldr	r1, [r4, #12]
 8007fc4:	4b06      	ldr	r3, [pc, #24]	@ (8007fe0 <cleanup_stdio+0x3c>)
 8007fc6:	4299      	cmp	r1, r3
 8007fc8:	d004      	beq.n	8007fd4 <cleanup_stdio+0x30>
 8007fca:	4620      	mov	r0, r4
 8007fcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fd0:	f002 b806 	b.w	8009fe0 <_fflush_r>
 8007fd4:	bd10      	pop	{r4, pc}
 8007fd6:	bf00      	nop
 8007fd8:	20000404 	.word	0x20000404
 8007fdc:	2000046c 	.word	0x2000046c
 8007fe0:	200004d4 	.word	0x200004d4

08007fe4 <global_stdio_init.part.0>:
 8007fe4:	b510      	push	{r4, lr}
 8007fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8008014 <global_stdio_init.part.0+0x30>)
 8007fe8:	4c0b      	ldr	r4, [pc, #44]	@ (8008018 <global_stdio_init.part.0+0x34>)
 8007fea:	4a0c      	ldr	r2, [pc, #48]	@ (800801c <global_stdio_init.part.0+0x38>)
 8007fec:	601a      	str	r2, [r3, #0]
 8007fee:	4620      	mov	r0, r4
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	2104      	movs	r1, #4
 8007ff4:	f7ff ff94 	bl	8007f20 <std>
 8007ff8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007ffc:	2201      	movs	r2, #1
 8007ffe:	2109      	movs	r1, #9
 8008000:	f7ff ff8e 	bl	8007f20 <std>
 8008004:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008008:	2202      	movs	r2, #2
 800800a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800800e:	2112      	movs	r1, #18
 8008010:	f7ff bf86 	b.w	8007f20 <std>
 8008014:	2000053c 	.word	0x2000053c
 8008018:	20000404 	.word	0x20000404
 800801c:	08007f8d 	.word	0x08007f8d

08008020 <__sfp_lock_acquire>:
 8008020:	4801      	ldr	r0, [pc, #4]	@ (8008028 <__sfp_lock_acquire+0x8>)
 8008022:	f000 b9e8 	b.w	80083f6 <__retarget_lock_acquire_recursive>
 8008026:	bf00      	nop
 8008028:	20000545 	.word	0x20000545

0800802c <__sfp_lock_release>:
 800802c:	4801      	ldr	r0, [pc, #4]	@ (8008034 <__sfp_lock_release+0x8>)
 800802e:	f000 b9e3 	b.w	80083f8 <__retarget_lock_release_recursive>
 8008032:	bf00      	nop
 8008034:	20000545 	.word	0x20000545

08008038 <__sinit>:
 8008038:	b510      	push	{r4, lr}
 800803a:	4604      	mov	r4, r0
 800803c:	f7ff fff0 	bl	8008020 <__sfp_lock_acquire>
 8008040:	6a23      	ldr	r3, [r4, #32]
 8008042:	b11b      	cbz	r3, 800804c <__sinit+0x14>
 8008044:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008048:	f7ff bff0 	b.w	800802c <__sfp_lock_release>
 800804c:	4b04      	ldr	r3, [pc, #16]	@ (8008060 <__sinit+0x28>)
 800804e:	6223      	str	r3, [r4, #32]
 8008050:	4b04      	ldr	r3, [pc, #16]	@ (8008064 <__sinit+0x2c>)
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d1f5      	bne.n	8008044 <__sinit+0xc>
 8008058:	f7ff ffc4 	bl	8007fe4 <global_stdio_init.part.0>
 800805c:	e7f2      	b.n	8008044 <__sinit+0xc>
 800805e:	bf00      	nop
 8008060:	08007fa5 	.word	0x08007fa5
 8008064:	2000053c 	.word	0x2000053c

08008068 <_fwalk_sglue>:
 8008068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800806c:	4607      	mov	r7, r0
 800806e:	4688      	mov	r8, r1
 8008070:	4614      	mov	r4, r2
 8008072:	2600      	movs	r6, #0
 8008074:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008078:	f1b9 0901 	subs.w	r9, r9, #1
 800807c:	d505      	bpl.n	800808a <_fwalk_sglue+0x22>
 800807e:	6824      	ldr	r4, [r4, #0]
 8008080:	2c00      	cmp	r4, #0
 8008082:	d1f7      	bne.n	8008074 <_fwalk_sglue+0xc>
 8008084:	4630      	mov	r0, r6
 8008086:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800808a:	89ab      	ldrh	r3, [r5, #12]
 800808c:	2b01      	cmp	r3, #1
 800808e:	d907      	bls.n	80080a0 <_fwalk_sglue+0x38>
 8008090:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008094:	3301      	adds	r3, #1
 8008096:	d003      	beq.n	80080a0 <_fwalk_sglue+0x38>
 8008098:	4629      	mov	r1, r5
 800809a:	4638      	mov	r0, r7
 800809c:	47c0      	blx	r8
 800809e:	4306      	orrs	r6, r0
 80080a0:	3568      	adds	r5, #104	@ 0x68
 80080a2:	e7e9      	b.n	8008078 <_fwalk_sglue+0x10>

080080a4 <iprintf>:
 80080a4:	b40f      	push	{r0, r1, r2, r3}
 80080a6:	b507      	push	{r0, r1, r2, lr}
 80080a8:	4906      	ldr	r1, [pc, #24]	@ (80080c4 <iprintf+0x20>)
 80080aa:	ab04      	add	r3, sp, #16
 80080ac:	6808      	ldr	r0, [r1, #0]
 80080ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80080b2:	6881      	ldr	r1, [r0, #8]
 80080b4:	9301      	str	r3, [sp, #4]
 80080b6:	f001 fdf7 	bl	8009ca8 <_vfiprintf_r>
 80080ba:	b003      	add	sp, #12
 80080bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80080c0:	b004      	add	sp, #16
 80080c2:	4770      	bx	lr
 80080c4:	20000058 	.word	0x20000058

080080c8 <setvbuf>:
 80080c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80080cc:	461d      	mov	r5, r3
 80080ce:	4b57      	ldr	r3, [pc, #348]	@ (800822c <setvbuf+0x164>)
 80080d0:	681f      	ldr	r7, [r3, #0]
 80080d2:	4604      	mov	r4, r0
 80080d4:	460e      	mov	r6, r1
 80080d6:	4690      	mov	r8, r2
 80080d8:	b127      	cbz	r7, 80080e4 <setvbuf+0x1c>
 80080da:	6a3b      	ldr	r3, [r7, #32]
 80080dc:	b913      	cbnz	r3, 80080e4 <setvbuf+0x1c>
 80080de:	4638      	mov	r0, r7
 80080e0:	f7ff ffaa 	bl	8008038 <__sinit>
 80080e4:	f1b8 0f02 	cmp.w	r8, #2
 80080e8:	d006      	beq.n	80080f8 <setvbuf+0x30>
 80080ea:	f1b8 0f01 	cmp.w	r8, #1
 80080ee:	f200 809a 	bhi.w	8008226 <setvbuf+0x15e>
 80080f2:	2d00      	cmp	r5, #0
 80080f4:	f2c0 8097 	blt.w	8008226 <setvbuf+0x15e>
 80080f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80080fa:	07d9      	lsls	r1, r3, #31
 80080fc:	d405      	bmi.n	800810a <setvbuf+0x42>
 80080fe:	89a3      	ldrh	r3, [r4, #12]
 8008100:	059a      	lsls	r2, r3, #22
 8008102:	d402      	bmi.n	800810a <setvbuf+0x42>
 8008104:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008106:	f000 f976 	bl	80083f6 <__retarget_lock_acquire_recursive>
 800810a:	4621      	mov	r1, r4
 800810c:	4638      	mov	r0, r7
 800810e:	f001 ff67 	bl	8009fe0 <_fflush_r>
 8008112:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008114:	b141      	cbz	r1, 8008128 <setvbuf+0x60>
 8008116:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800811a:	4299      	cmp	r1, r3
 800811c:	d002      	beq.n	8008124 <setvbuf+0x5c>
 800811e:	4638      	mov	r0, r7
 8008120:	f000 ffc6 	bl	80090b0 <_free_r>
 8008124:	2300      	movs	r3, #0
 8008126:	6363      	str	r3, [r4, #52]	@ 0x34
 8008128:	2300      	movs	r3, #0
 800812a:	61a3      	str	r3, [r4, #24]
 800812c:	6063      	str	r3, [r4, #4]
 800812e:	89a3      	ldrh	r3, [r4, #12]
 8008130:	061b      	lsls	r3, r3, #24
 8008132:	d503      	bpl.n	800813c <setvbuf+0x74>
 8008134:	6921      	ldr	r1, [r4, #16]
 8008136:	4638      	mov	r0, r7
 8008138:	f000 ffba 	bl	80090b0 <_free_r>
 800813c:	89a3      	ldrh	r3, [r4, #12]
 800813e:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8008142:	f023 0303 	bic.w	r3, r3, #3
 8008146:	f1b8 0f02 	cmp.w	r8, #2
 800814a:	81a3      	strh	r3, [r4, #12]
 800814c:	d061      	beq.n	8008212 <setvbuf+0x14a>
 800814e:	ab01      	add	r3, sp, #4
 8008150:	466a      	mov	r2, sp
 8008152:	4621      	mov	r1, r4
 8008154:	4638      	mov	r0, r7
 8008156:	f001 ff6b 	bl	800a030 <__swhatbuf_r>
 800815a:	89a3      	ldrh	r3, [r4, #12]
 800815c:	4318      	orrs	r0, r3
 800815e:	81a0      	strh	r0, [r4, #12]
 8008160:	bb2d      	cbnz	r5, 80081ae <setvbuf+0xe6>
 8008162:	9d00      	ldr	r5, [sp, #0]
 8008164:	4628      	mov	r0, r5
 8008166:	f000 ffed 	bl	8009144 <malloc>
 800816a:	4606      	mov	r6, r0
 800816c:	2800      	cmp	r0, #0
 800816e:	d152      	bne.n	8008216 <setvbuf+0x14e>
 8008170:	f8dd 9000 	ldr.w	r9, [sp]
 8008174:	45a9      	cmp	r9, r5
 8008176:	d140      	bne.n	80081fa <setvbuf+0x132>
 8008178:	f04f 35ff 	mov.w	r5, #4294967295
 800817c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008180:	f043 0202 	orr.w	r2, r3, #2
 8008184:	81a2      	strh	r2, [r4, #12]
 8008186:	2200      	movs	r2, #0
 8008188:	60a2      	str	r2, [r4, #8]
 800818a:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800818e:	6022      	str	r2, [r4, #0]
 8008190:	6122      	str	r2, [r4, #16]
 8008192:	2201      	movs	r2, #1
 8008194:	6162      	str	r2, [r4, #20]
 8008196:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008198:	07d6      	lsls	r6, r2, #31
 800819a:	d404      	bmi.n	80081a6 <setvbuf+0xde>
 800819c:	0598      	lsls	r0, r3, #22
 800819e:	d402      	bmi.n	80081a6 <setvbuf+0xde>
 80081a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80081a2:	f000 f929 	bl	80083f8 <__retarget_lock_release_recursive>
 80081a6:	4628      	mov	r0, r5
 80081a8:	b003      	add	sp, #12
 80081aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80081ae:	2e00      	cmp	r6, #0
 80081b0:	d0d8      	beq.n	8008164 <setvbuf+0x9c>
 80081b2:	6a3b      	ldr	r3, [r7, #32]
 80081b4:	b913      	cbnz	r3, 80081bc <setvbuf+0xf4>
 80081b6:	4638      	mov	r0, r7
 80081b8:	f7ff ff3e 	bl	8008038 <__sinit>
 80081bc:	f1b8 0f01 	cmp.w	r8, #1
 80081c0:	bf08      	it	eq
 80081c2:	89a3      	ldrheq	r3, [r4, #12]
 80081c4:	6026      	str	r6, [r4, #0]
 80081c6:	bf04      	itt	eq
 80081c8:	f043 0301 	orreq.w	r3, r3, #1
 80081cc:	81a3      	strheq	r3, [r4, #12]
 80081ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081d2:	f013 0208 	ands.w	r2, r3, #8
 80081d6:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80081da:	d01e      	beq.n	800821a <setvbuf+0x152>
 80081dc:	07d9      	lsls	r1, r3, #31
 80081de:	bf41      	itttt	mi
 80081e0:	2200      	movmi	r2, #0
 80081e2:	426d      	negmi	r5, r5
 80081e4:	60a2      	strmi	r2, [r4, #8]
 80081e6:	61a5      	strmi	r5, [r4, #24]
 80081e8:	bf58      	it	pl
 80081ea:	60a5      	strpl	r5, [r4, #8]
 80081ec:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80081ee:	07d2      	lsls	r2, r2, #31
 80081f0:	d401      	bmi.n	80081f6 <setvbuf+0x12e>
 80081f2:	059b      	lsls	r3, r3, #22
 80081f4:	d513      	bpl.n	800821e <setvbuf+0x156>
 80081f6:	2500      	movs	r5, #0
 80081f8:	e7d5      	b.n	80081a6 <setvbuf+0xde>
 80081fa:	4648      	mov	r0, r9
 80081fc:	f000 ffa2 	bl	8009144 <malloc>
 8008200:	4606      	mov	r6, r0
 8008202:	2800      	cmp	r0, #0
 8008204:	d0b8      	beq.n	8008178 <setvbuf+0xb0>
 8008206:	89a3      	ldrh	r3, [r4, #12]
 8008208:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800820c:	81a3      	strh	r3, [r4, #12]
 800820e:	464d      	mov	r5, r9
 8008210:	e7cf      	b.n	80081b2 <setvbuf+0xea>
 8008212:	2500      	movs	r5, #0
 8008214:	e7b2      	b.n	800817c <setvbuf+0xb4>
 8008216:	46a9      	mov	r9, r5
 8008218:	e7f5      	b.n	8008206 <setvbuf+0x13e>
 800821a:	60a2      	str	r2, [r4, #8]
 800821c:	e7e6      	b.n	80081ec <setvbuf+0x124>
 800821e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008220:	f000 f8ea 	bl	80083f8 <__retarget_lock_release_recursive>
 8008224:	e7e7      	b.n	80081f6 <setvbuf+0x12e>
 8008226:	f04f 35ff 	mov.w	r5, #4294967295
 800822a:	e7bc      	b.n	80081a6 <setvbuf+0xde>
 800822c:	20000058 	.word	0x20000058

08008230 <siprintf>:
 8008230:	b40e      	push	{r1, r2, r3}
 8008232:	b510      	push	{r4, lr}
 8008234:	b09d      	sub	sp, #116	@ 0x74
 8008236:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008238:	9002      	str	r0, [sp, #8]
 800823a:	9006      	str	r0, [sp, #24]
 800823c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008240:	480a      	ldr	r0, [pc, #40]	@ (800826c <siprintf+0x3c>)
 8008242:	9107      	str	r1, [sp, #28]
 8008244:	9104      	str	r1, [sp, #16]
 8008246:	490a      	ldr	r1, [pc, #40]	@ (8008270 <siprintf+0x40>)
 8008248:	f853 2b04 	ldr.w	r2, [r3], #4
 800824c:	9105      	str	r1, [sp, #20]
 800824e:	2400      	movs	r4, #0
 8008250:	a902      	add	r1, sp, #8
 8008252:	6800      	ldr	r0, [r0, #0]
 8008254:	9301      	str	r3, [sp, #4]
 8008256:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008258:	f001 fc00 	bl	8009a5c <_svfiprintf_r>
 800825c:	9b02      	ldr	r3, [sp, #8]
 800825e:	701c      	strb	r4, [r3, #0]
 8008260:	b01d      	add	sp, #116	@ 0x74
 8008262:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008266:	b003      	add	sp, #12
 8008268:	4770      	bx	lr
 800826a:	bf00      	nop
 800826c:	20000058 	.word	0x20000058
 8008270:	ffff0208 	.word	0xffff0208

08008274 <__sread>:
 8008274:	b510      	push	{r4, lr}
 8008276:	460c      	mov	r4, r1
 8008278:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800827c:	f000 f86c 	bl	8008358 <_read_r>
 8008280:	2800      	cmp	r0, #0
 8008282:	bfab      	itete	ge
 8008284:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008286:	89a3      	ldrhlt	r3, [r4, #12]
 8008288:	181b      	addge	r3, r3, r0
 800828a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800828e:	bfac      	ite	ge
 8008290:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008292:	81a3      	strhlt	r3, [r4, #12]
 8008294:	bd10      	pop	{r4, pc}

08008296 <__swrite>:
 8008296:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800829a:	461f      	mov	r7, r3
 800829c:	898b      	ldrh	r3, [r1, #12]
 800829e:	05db      	lsls	r3, r3, #23
 80082a0:	4605      	mov	r5, r0
 80082a2:	460c      	mov	r4, r1
 80082a4:	4616      	mov	r6, r2
 80082a6:	d505      	bpl.n	80082b4 <__swrite+0x1e>
 80082a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082ac:	2302      	movs	r3, #2
 80082ae:	2200      	movs	r2, #0
 80082b0:	f000 f840 	bl	8008334 <_lseek_r>
 80082b4:	89a3      	ldrh	r3, [r4, #12]
 80082b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80082be:	81a3      	strh	r3, [r4, #12]
 80082c0:	4632      	mov	r2, r6
 80082c2:	463b      	mov	r3, r7
 80082c4:	4628      	mov	r0, r5
 80082c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80082ca:	f000 b857 	b.w	800837c <_write_r>

080082ce <__sseek>:
 80082ce:	b510      	push	{r4, lr}
 80082d0:	460c      	mov	r4, r1
 80082d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082d6:	f000 f82d 	bl	8008334 <_lseek_r>
 80082da:	1c43      	adds	r3, r0, #1
 80082dc:	89a3      	ldrh	r3, [r4, #12]
 80082de:	bf15      	itete	ne
 80082e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80082e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80082e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80082ea:	81a3      	strheq	r3, [r4, #12]
 80082ec:	bf18      	it	ne
 80082ee:	81a3      	strhne	r3, [r4, #12]
 80082f0:	bd10      	pop	{r4, pc}

080082f2 <__sclose>:
 80082f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082f6:	f000 b80d 	b.w	8008314 <_close_r>

080082fa <memset>:
 80082fa:	4402      	add	r2, r0
 80082fc:	4603      	mov	r3, r0
 80082fe:	4293      	cmp	r3, r2
 8008300:	d100      	bne.n	8008304 <memset+0xa>
 8008302:	4770      	bx	lr
 8008304:	f803 1b01 	strb.w	r1, [r3], #1
 8008308:	e7f9      	b.n	80082fe <memset+0x4>
	...

0800830c <_localeconv_r>:
 800830c:	4800      	ldr	r0, [pc, #0]	@ (8008310 <_localeconv_r+0x4>)
 800830e:	4770      	bx	lr
 8008310:	20000198 	.word	0x20000198

08008314 <_close_r>:
 8008314:	b538      	push	{r3, r4, r5, lr}
 8008316:	4d06      	ldr	r5, [pc, #24]	@ (8008330 <_close_r+0x1c>)
 8008318:	2300      	movs	r3, #0
 800831a:	4604      	mov	r4, r0
 800831c:	4608      	mov	r0, r1
 800831e:	602b      	str	r3, [r5, #0]
 8008320:	f7fa f946 	bl	80025b0 <_close>
 8008324:	1c43      	adds	r3, r0, #1
 8008326:	d102      	bne.n	800832e <_close_r+0x1a>
 8008328:	682b      	ldr	r3, [r5, #0]
 800832a:	b103      	cbz	r3, 800832e <_close_r+0x1a>
 800832c:	6023      	str	r3, [r4, #0]
 800832e:	bd38      	pop	{r3, r4, r5, pc}
 8008330:	20000540 	.word	0x20000540

08008334 <_lseek_r>:
 8008334:	b538      	push	{r3, r4, r5, lr}
 8008336:	4d07      	ldr	r5, [pc, #28]	@ (8008354 <_lseek_r+0x20>)
 8008338:	4604      	mov	r4, r0
 800833a:	4608      	mov	r0, r1
 800833c:	4611      	mov	r1, r2
 800833e:	2200      	movs	r2, #0
 8008340:	602a      	str	r2, [r5, #0]
 8008342:	461a      	mov	r2, r3
 8008344:	f7fa f95b 	bl	80025fe <_lseek>
 8008348:	1c43      	adds	r3, r0, #1
 800834a:	d102      	bne.n	8008352 <_lseek_r+0x1e>
 800834c:	682b      	ldr	r3, [r5, #0]
 800834e:	b103      	cbz	r3, 8008352 <_lseek_r+0x1e>
 8008350:	6023      	str	r3, [r4, #0]
 8008352:	bd38      	pop	{r3, r4, r5, pc}
 8008354:	20000540 	.word	0x20000540

08008358 <_read_r>:
 8008358:	b538      	push	{r3, r4, r5, lr}
 800835a:	4d07      	ldr	r5, [pc, #28]	@ (8008378 <_read_r+0x20>)
 800835c:	4604      	mov	r4, r0
 800835e:	4608      	mov	r0, r1
 8008360:	4611      	mov	r1, r2
 8008362:	2200      	movs	r2, #0
 8008364:	602a      	str	r2, [r5, #0]
 8008366:	461a      	mov	r2, r3
 8008368:	f7fa f905 	bl	8002576 <_read>
 800836c:	1c43      	adds	r3, r0, #1
 800836e:	d102      	bne.n	8008376 <_read_r+0x1e>
 8008370:	682b      	ldr	r3, [r5, #0]
 8008372:	b103      	cbz	r3, 8008376 <_read_r+0x1e>
 8008374:	6023      	str	r3, [r4, #0]
 8008376:	bd38      	pop	{r3, r4, r5, pc}
 8008378:	20000540 	.word	0x20000540

0800837c <_write_r>:
 800837c:	b538      	push	{r3, r4, r5, lr}
 800837e:	4d07      	ldr	r5, [pc, #28]	@ (800839c <_write_r+0x20>)
 8008380:	4604      	mov	r4, r0
 8008382:	4608      	mov	r0, r1
 8008384:	4611      	mov	r1, r2
 8008386:	2200      	movs	r2, #0
 8008388:	602a      	str	r2, [r5, #0]
 800838a:	461a      	mov	r2, r3
 800838c:	f7f9 f8d8 	bl	8001540 <_write>
 8008390:	1c43      	adds	r3, r0, #1
 8008392:	d102      	bne.n	800839a <_write_r+0x1e>
 8008394:	682b      	ldr	r3, [r5, #0]
 8008396:	b103      	cbz	r3, 800839a <_write_r+0x1e>
 8008398:	6023      	str	r3, [r4, #0]
 800839a:	bd38      	pop	{r3, r4, r5, pc}
 800839c:	20000540 	.word	0x20000540

080083a0 <__errno>:
 80083a0:	4b01      	ldr	r3, [pc, #4]	@ (80083a8 <__errno+0x8>)
 80083a2:	6818      	ldr	r0, [r3, #0]
 80083a4:	4770      	bx	lr
 80083a6:	bf00      	nop
 80083a8:	20000058 	.word	0x20000058

080083ac <__libc_init_array>:
 80083ac:	b570      	push	{r4, r5, r6, lr}
 80083ae:	4d0d      	ldr	r5, [pc, #52]	@ (80083e4 <__libc_init_array+0x38>)
 80083b0:	4c0d      	ldr	r4, [pc, #52]	@ (80083e8 <__libc_init_array+0x3c>)
 80083b2:	1b64      	subs	r4, r4, r5
 80083b4:	10a4      	asrs	r4, r4, #2
 80083b6:	2600      	movs	r6, #0
 80083b8:	42a6      	cmp	r6, r4
 80083ba:	d109      	bne.n	80083d0 <__libc_init_array+0x24>
 80083bc:	4d0b      	ldr	r5, [pc, #44]	@ (80083ec <__libc_init_array+0x40>)
 80083be:	4c0c      	ldr	r4, [pc, #48]	@ (80083f0 <__libc_init_array+0x44>)
 80083c0:	f002 f86c 	bl	800a49c <_init>
 80083c4:	1b64      	subs	r4, r4, r5
 80083c6:	10a4      	asrs	r4, r4, #2
 80083c8:	2600      	movs	r6, #0
 80083ca:	42a6      	cmp	r6, r4
 80083cc:	d105      	bne.n	80083da <__libc_init_array+0x2e>
 80083ce:	bd70      	pop	{r4, r5, r6, pc}
 80083d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80083d4:	4798      	blx	r3
 80083d6:	3601      	adds	r6, #1
 80083d8:	e7ee      	b.n	80083b8 <__libc_init_array+0xc>
 80083da:	f855 3b04 	ldr.w	r3, [r5], #4
 80083de:	4798      	blx	r3
 80083e0:	3601      	adds	r6, #1
 80083e2:	e7f2      	b.n	80083ca <__libc_init_array+0x1e>
 80083e4:	0800a890 	.word	0x0800a890
 80083e8:	0800a890 	.word	0x0800a890
 80083ec:	0800a890 	.word	0x0800a890
 80083f0:	0800a894 	.word	0x0800a894

080083f4 <__retarget_lock_init_recursive>:
 80083f4:	4770      	bx	lr

080083f6 <__retarget_lock_acquire_recursive>:
 80083f6:	4770      	bx	lr

080083f8 <__retarget_lock_release_recursive>:
 80083f8:	4770      	bx	lr

080083fa <quorem>:
 80083fa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083fe:	6903      	ldr	r3, [r0, #16]
 8008400:	690c      	ldr	r4, [r1, #16]
 8008402:	42a3      	cmp	r3, r4
 8008404:	4607      	mov	r7, r0
 8008406:	db7e      	blt.n	8008506 <quorem+0x10c>
 8008408:	3c01      	subs	r4, #1
 800840a:	f101 0814 	add.w	r8, r1, #20
 800840e:	00a3      	lsls	r3, r4, #2
 8008410:	f100 0514 	add.w	r5, r0, #20
 8008414:	9300      	str	r3, [sp, #0]
 8008416:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800841a:	9301      	str	r3, [sp, #4]
 800841c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008420:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008424:	3301      	adds	r3, #1
 8008426:	429a      	cmp	r2, r3
 8008428:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800842c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008430:	d32e      	bcc.n	8008490 <quorem+0x96>
 8008432:	f04f 0a00 	mov.w	sl, #0
 8008436:	46c4      	mov	ip, r8
 8008438:	46ae      	mov	lr, r5
 800843a:	46d3      	mov	fp, sl
 800843c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008440:	b298      	uxth	r0, r3
 8008442:	fb06 a000 	mla	r0, r6, r0, sl
 8008446:	0c02      	lsrs	r2, r0, #16
 8008448:	0c1b      	lsrs	r3, r3, #16
 800844a:	fb06 2303 	mla	r3, r6, r3, r2
 800844e:	f8de 2000 	ldr.w	r2, [lr]
 8008452:	b280      	uxth	r0, r0
 8008454:	b292      	uxth	r2, r2
 8008456:	1a12      	subs	r2, r2, r0
 8008458:	445a      	add	r2, fp
 800845a:	f8de 0000 	ldr.w	r0, [lr]
 800845e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008462:	b29b      	uxth	r3, r3
 8008464:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008468:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800846c:	b292      	uxth	r2, r2
 800846e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008472:	45e1      	cmp	r9, ip
 8008474:	f84e 2b04 	str.w	r2, [lr], #4
 8008478:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800847c:	d2de      	bcs.n	800843c <quorem+0x42>
 800847e:	9b00      	ldr	r3, [sp, #0]
 8008480:	58eb      	ldr	r3, [r5, r3]
 8008482:	b92b      	cbnz	r3, 8008490 <quorem+0x96>
 8008484:	9b01      	ldr	r3, [sp, #4]
 8008486:	3b04      	subs	r3, #4
 8008488:	429d      	cmp	r5, r3
 800848a:	461a      	mov	r2, r3
 800848c:	d32f      	bcc.n	80084ee <quorem+0xf4>
 800848e:	613c      	str	r4, [r7, #16]
 8008490:	4638      	mov	r0, r7
 8008492:	f001 f97f 	bl	8009794 <__mcmp>
 8008496:	2800      	cmp	r0, #0
 8008498:	db25      	blt.n	80084e6 <quorem+0xec>
 800849a:	4629      	mov	r1, r5
 800849c:	2000      	movs	r0, #0
 800849e:	f858 2b04 	ldr.w	r2, [r8], #4
 80084a2:	f8d1 c000 	ldr.w	ip, [r1]
 80084a6:	fa1f fe82 	uxth.w	lr, r2
 80084aa:	fa1f f38c 	uxth.w	r3, ip
 80084ae:	eba3 030e 	sub.w	r3, r3, lr
 80084b2:	4403      	add	r3, r0
 80084b4:	0c12      	lsrs	r2, r2, #16
 80084b6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80084ba:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80084be:	b29b      	uxth	r3, r3
 80084c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084c4:	45c1      	cmp	r9, r8
 80084c6:	f841 3b04 	str.w	r3, [r1], #4
 80084ca:	ea4f 4022 	mov.w	r0, r2, asr #16
 80084ce:	d2e6      	bcs.n	800849e <quorem+0xa4>
 80084d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80084d4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80084d8:	b922      	cbnz	r2, 80084e4 <quorem+0xea>
 80084da:	3b04      	subs	r3, #4
 80084dc:	429d      	cmp	r5, r3
 80084de:	461a      	mov	r2, r3
 80084e0:	d30b      	bcc.n	80084fa <quorem+0x100>
 80084e2:	613c      	str	r4, [r7, #16]
 80084e4:	3601      	adds	r6, #1
 80084e6:	4630      	mov	r0, r6
 80084e8:	b003      	add	sp, #12
 80084ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084ee:	6812      	ldr	r2, [r2, #0]
 80084f0:	3b04      	subs	r3, #4
 80084f2:	2a00      	cmp	r2, #0
 80084f4:	d1cb      	bne.n	800848e <quorem+0x94>
 80084f6:	3c01      	subs	r4, #1
 80084f8:	e7c6      	b.n	8008488 <quorem+0x8e>
 80084fa:	6812      	ldr	r2, [r2, #0]
 80084fc:	3b04      	subs	r3, #4
 80084fe:	2a00      	cmp	r2, #0
 8008500:	d1ef      	bne.n	80084e2 <quorem+0xe8>
 8008502:	3c01      	subs	r4, #1
 8008504:	e7ea      	b.n	80084dc <quorem+0xe2>
 8008506:	2000      	movs	r0, #0
 8008508:	e7ee      	b.n	80084e8 <quorem+0xee>
 800850a:	0000      	movs	r0, r0
 800850c:	0000      	movs	r0, r0
	...

08008510 <_dtoa_r>:
 8008510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008514:	69c7      	ldr	r7, [r0, #28]
 8008516:	b097      	sub	sp, #92	@ 0x5c
 8008518:	ed8d 0b04 	vstr	d0, [sp, #16]
 800851c:	ec55 4b10 	vmov	r4, r5, d0
 8008520:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008522:	9107      	str	r1, [sp, #28]
 8008524:	4681      	mov	r9, r0
 8008526:	920c      	str	r2, [sp, #48]	@ 0x30
 8008528:	9311      	str	r3, [sp, #68]	@ 0x44
 800852a:	b97f      	cbnz	r7, 800854c <_dtoa_r+0x3c>
 800852c:	2010      	movs	r0, #16
 800852e:	f000 fe09 	bl	8009144 <malloc>
 8008532:	4602      	mov	r2, r0
 8008534:	f8c9 001c 	str.w	r0, [r9, #28]
 8008538:	b920      	cbnz	r0, 8008544 <_dtoa_r+0x34>
 800853a:	4ba9      	ldr	r3, [pc, #676]	@ (80087e0 <_dtoa_r+0x2d0>)
 800853c:	21ef      	movs	r1, #239	@ 0xef
 800853e:	48a9      	ldr	r0, [pc, #676]	@ (80087e4 <_dtoa_r+0x2d4>)
 8008540:	f001 fec6 	bl	800a2d0 <__assert_func>
 8008544:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008548:	6007      	str	r7, [r0, #0]
 800854a:	60c7      	str	r7, [r0, #12]
 800854c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008550:	6819      	ldr	r1, [r3, #0]
 8008552:	b159      	cbz	r1, 800856c <_dtoa_r+0x5c>
 8008554:	685a      	ldr	r2, [r3, #4]
 8008556:	604a      	str	r2, [r1, #4]
 8008558:	2301      	movs	r3, #1
 800855a:	4093      	lsls	r3, r2
 800855c:	608b      	str	r3, [r1, #8]
 800855e:	4648      	mov	r0, r9
 8008560:	f000 fee6 	bl	8009330 <_Bfree>
 8008564:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008568:	2200      	movs	r2, #0
 800856a:	601a      	str	r2, [r3, #0]
 800856c:	1e2b      	subs	r3, r5, #0
 800856e:	bfb9      	ittee	lt
 8008570:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008574:	9305      	strlt	r3, [sp, #20]
 8008576:	2300      	movge	r3, #0
 8008578:	6033      	strge	r3, [r6, #0]
 800857a:	9f05      	ldr	r7, [sp, #20]
 800857c:	4b9a      	ldr	r3, [pc, #616]	@ (80087e8 <_dtoa_r+0x2d8>)
 800857e:	bfbc      	itt	lt
 8008580:	2201      	movlt	r2, #1
 8008582:	6032      	strlt	r2, [r6, #0]
 8008584:	43bb      	bics	r3, r7
 8008586:	d112      	bne.n	80085ae <_dtoa_r+0x9e>
 8008588:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800858a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800858e:	6013      	str	r3, [r2, #0]
 8008590:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008594:	4323      	orrs	r3, r4
 8008596:	f000 855a 	beq.w	800904e <_dtoa_r+0xb3e>
 800859a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800859c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80087fc <_dtoa_r+0x2ec>
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	f000 855c 	beq.w	800905e <_dtoa_r+0xb4e>
 80085a6:	f10a 0303 	add.w	r3, sl, #3
 80085aa:	f000 bd56 	b.w	800905a <_dtoa_r+0xb4a>
 80085ae:	ed9d 7b04 	vldr	d7, [sp, #16]
 80085b2:	2200      	movs	r2, #0
 80085b4:	ec51 0b17 	vmov	r0, r1, d7
 80085b8:	2300      	movs	r3, #0
 80085ba:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80085be:	f7f8 faa3 	bl	8000b08 <__aeabi_dcmpeq>
 80085c2:	4680      	mov	r8, r0
 80085c4:	b158      	cbz	r0, 80085de <_dtoa_r+0xce>
 80085c6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80085c8:	2301      	movs	r3, #1
 80085ca:	6013      	str	r3, [r2, #0]
 80085cc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80085ce:	b113      	cbz	r3, 80085d6 <_dtoa_r+0xc6>
 80085d0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80085d2:	4b86      	ldr	r3, [pc, #536]	@ (80087ec <_dtoa_r+0x2dc>)
 80085d4:	6013      	str	r3, [r2, #0]
 80085d6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008800 <_dtoa_r+0x2f0>
 80085da:	f000 bd40 	b.w	800905e <_dtoa_r+0xb4e>
 80085de:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80085e2:	aa14      	add	r2, sp, #80	@ 0x50
 80085e4:	a915      	add	r1, sp, #84	@ 0x54
 80085e6:	4648      	mov	r0, r9
 80085e8:	f001 f984 	bl	80098f4 <__d2b>
 80085ec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80085f0:	9002      	str	r0, [sp, #8]
 80085f2:	2e00      	cmp	r6, #0
 80085f4:	d078      	beq.n	80086e8 <_dtoa_r+0x1d8>
 80085f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80085f8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80085fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008600:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008604:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008608:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800860c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008610:	4619      	mov	r1, r3
 8008612:	2200      	movs	r2, #0
 8008614:	4b76      	ldr	r3, [pc, #472]	@ (80087f0 <_dtoa_r+0x2e0>)
 8008616:	f7f7 fe57 	bl	80002c8 <__aeabi_dsub>
 800861a:	a36b      	add	r3, pc, #428	@ (adr r3, 80087c8 <_dtoa_r+0x2b8>)
 800861c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008620:	f7f8 f80a 	bl	8000638 <__aeabi_dmul>
 8008624:	a36a      	add	r3, pc, #424	@ (adr r3, 80087d0 <_dtoa_r+0x2c0>)
 8008626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800862a:	f7f7 fe4f 	bl	80002cc <__adddf3>
 800862e:	4604      	mov	r4, r0
 8008630:	4630      	mov	r0, r6
 8008632:	460d      	mov	r5, r1
 8008634:	f7f7 ff96 	bl	8000564 <__aeabi_i2d>
 8008638:	a367      	add	r3, pc, #412	@ (adr r3, 80087d8 <_dtoa_r+0x2c8>)
 800863a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800863e:	f7f7 fffb 	bl	8000638 <__aeabi_dmul>
 8008642:	4602      	mov	r2, r0
 8008644:	460b      	mov	r3, r1
 8008646:	4620      	mov	r0, r4
 8008648:	4629      	mov	r1, r5
 800864a:	f7f7 fe3f 	bl	80002cc <__adddf3>
 800864e:	4604      	mov	r4, r0
 8008650:	460d      	mov	r5, r1
 8008652:	f7f8 faa1 	bl	8000b98 <__aeabi_d2iz>
 8008656:	2200      	movs	r2, #0
 8008658:	4607      	mov	r7, r0
 800865a:	2300      	movs	r3, #0
 800865c:	4620      	mov	r0, r4
 800865e:	4629      	mov	r1, r5
 8008660:	f7f8 fa5c 	bl	8000b1c <__aeabi_dcmplt>
 8008664:	b140      	cbz	r0, 8008678 <_dtoa_r+0x168>
 8008666:	4638      	mov	r0, r7
 8008668:	f7f7 ff7c 	bl	8000564 <__aeabi_i2d>
 800866c:	4622      	mov	r2, r4
 800866e:	462b      	mov	r3, r5
 8008670:	f7f8 fa4a 	bl	8000b08 <__aeabi_dcmpeq>
 8008674:	b900      	cbnz	r0, 8008678 <_dtoa_r+0x168>
 8008676:	3f01      	subs	r7, #1
 8008678:	2f16      	cmp	r7, #22
 800867a:	d852      	bhi.n	8008722 <_dtoa_r+0x212>
 800867c:	4b5d      	ldr	r3, [pc, #372]	@ (80087f4 <_dtoa_r+0x2e4>)
 800867e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008686:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800868a:	f7f8 fa47 	bl	8000b1c <__aeabi_dcmplt>
 800868e:	2800      	cmp	r0, #0
 8008690:	d049      	beq.n	8008726 <_dtoa_r+0x216>
 8008692:	3f01      	subs	r7, #1
 8008694:	2300      	movs	r3, #0
 8008696:	9310      	str	r3, [sp, #64]	@ 0x40
 8008698:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800869a:	1b9b      	subs	r3, r3, r6
 800869c:	1e5a      	subs	r2, r3, #1
 800869e:	bf45      	ittet	mi
 80086a0:	f1c3 0301 	rsbmi	r3, r3, #1
 80086a4:	9300      	strmi	r3, [sp, #0]
 80086a6:	2300      	movpl	r3, #0
 80086a8:	2300      	movmi	r3, #0
 80086aa:	9206      	str	r2, [sp, #24]
 80086ac:	bf54      	ite	pl
 80086ae:	9300      	strpl	r3, [sp, #0]
 80086b0:	9306      	strmi	r3, [sp, #24]
 80086b2:	2f00      	cmp	r7, #0
 80086b4:	db39      	blt.n	800872a <_dtoa_r+0x21a>
 80086b6:	9b06      	ldr	r3, [sp, #24]
 80086b8:	970d      	str	r7, [sp, #52]	@ 0x34
 80086ba:	443b      	add	r3, r7
 80086bc:	9306      	str	r3, [sp, #24]
 80086be:	2300      	movs	r3, #0
 80086c0:	9308      	str	r3, [sp, #32]
 80086c2:	9b07      	ldr	r3, [sp, #28]
 80086c4:	2b09      	cmp	r3, #9
 80086c6:	d863      	bhi.n	8008790 <_dtoa_r+0x280>
 80086c8:	2b05      	cmp	r3, #5
 80086ca:	bfc4      	itt	gt
 80086cc:	3b04      	subgt	r3, #4
 80086ce:	9307      	strgt	r3, [sp, #28]
 80086d0:	9b07      	ldr	r3, [sp, #28]
 80086d2:	f1a3 0302 	sub.w	r3, r3, #2
 80086d6:	bfcc      	ite	gt
 80086d8:	2400      	movgt	r4, #0
 80086da:	2401      	movle	r4, #1
 80086dc:	2b03      	cmp	r3, #3
 80086de:	d863      	bhi.n	80087a8 <_dtoa_r+0x298>
 80086e0:	e8df f003 	tbb	[pc, r3]
 80086e4:	2b375452 	.word	0x2b375452
 80086e8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80086ec:	441e      	add	r6, r3
 80086ee:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80086f2:	2b20      	cmp	r3, #32
 80086f4:	bfc1      	itttt	gt
 80086f6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80086fa:	409f      	lslgt	r7, r3
 80086fc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008700:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008704:	bfd6      	itet	le
 8008706:	f1c3 0320 	rsble	r3, r3, #32
 800870a:	ea47 0003 	orrgt.w	r0, r7, r3
 800870e:	fa04 f003 	lslle.w	r0, r4, r3
 8008712:	f7f7 ff17 	bl	8000544 <__aeabi_ui2d>
 8008716:	2201      	movs	r2, #1
 8008718:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800871c:	3e01      	subs	r6, #1
 800871e:	9212      	str	r2, [sp, #72]	@ 0x48
 8008720:	e776      	b.n	8008610 <_dtoa_r+0x100>
 8008722:	2301      	movs	r3, #1
 8008724:	e7b7      	b.n	8008696 <_dtoa_r+0x186>
 8008726:	9010      	str	r0, [sp, #64]	@ 0x40
 8008728:	e7b6      	b.n	8008698 <_dtoa_r+0x188>
 800872a:	9b00      	ldr	r3, [sp, #0]
 800872c:	1bdb      	subs	r3, r3, r7
 800872e:	9300      	str	r3, [sp, #0]
 8008730:	427b      	negs	r3, r7
 8008732:	9308      	str	r3, [sp, #32]
 8008734:	2300      	movs	r3, #0
 8008736:	930d      	str	r3, [sp, #52]	@ 0x34
 8008738:	e7c3      	b.n	80086c2 <_dtoa_r+0x1b2>
 800873a:	2301      	movs	r3, #1
 800873c:	9309      	str	r3, [sp, #36]	@ 0x24
 800873e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008740:	eb07 0b03 	add.w	fp, r7, r3
 8008744:	f10b 0301 	add.w	r3, fp, #1
 8008748:	2b01      	cmp	r3, #1
 800874a:	9303      	str	r3, [sp, #12]
 800874c:	bfb8      	it	lt
 800874e:	2301      	movlt	r3, #1
 8008750:	e006      	b.n	8008760 <_dtoa_r+0x250>
 8008752:	2301      	movs	r3, #1
 8008754:	9309      	str	r3, [sp, #36]	@ 0x24
 8008756:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008758:	2b00      	cmp	r3, #0
 800875a:	dd28      	ble.n	80087ae <_dtoa_r+0x29e>
 800875c:	469b      	mov	fp, r3
 800875e:	9303      	str	r3, [sp, #12]
 8008760:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008764:	2100      	movs	r1, #0
 8008766:	2204      	movs	r2, #4
 8008768:	f102 0514 	add.w	r5, r2, #20
 800876c:	429d      	cmp	r5, r3
 800876e:	d926      	bls.n	80087be <_dtoa_r+0x2ae>
 8008770:	6041      	str	r1, [r0, #4]
 8008772:	4648      	mov	r0, r9
 8008774:	f000 fd9c 	bl	80092b0 <_Balloc>
 8008778:	4682      	mov	sl, r0
 800877a:	2800      	cmp	r0, #0
 800877c:	d142      	bne.n	8008804 <_dtoa_r+0x2f4>
 800877e:	4b1e      	ldr	r3, [pc, #120]	@ (80087f8 <_dtoa_r+0x2e8>)
 8008780:	4602      	mov	r2, r0
 8008782:	f240 11af 	movw	r1, #431	@ 0x1af
 8008786:	e6da      	b.n	800853e <_dtoa_r+0x2e>
 8008788:	2300      	movs	r3, #0
 800878a:	e7e3      	b.n	8008754 <_dtoa_r+0x244>
 800878c:	2300      	movs	r3, #0
 800878e:	e7d5      	b.n	800873c <_dtoa_r+0x22c>
 8008790:	2401      	movs	r4, #1
 8008792:	2300      	movs	r3, #0
 8008794:	9307      	str	r3, [sp, #28]
 8008796:	9409      	str	r4, [sp, #36]	@ 0x24
 8008798:	f04f 3bff 	mov.w	fp, #4294967295
 800879c:	2200      	movs	r2, #0
 800879e:	f8cd b00c 	str.w	fp, [sp, #12]
 80087a2:	2312      	movs	r3, #18
 80087a4:	920c      	str	r2, [sp, #48]	@ 0x30
 80087a6:	e7db      	b.n	8008760 <_dtoa_r+0x250>
 80087a8:	2301      	movs	r3, #1
 80087aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80087ac:	e7f4      	b.n	8008798 <_dtoa_r+0x288>
 80087ae:	f04f 0b01 	mov.w	fp, #1
 80087b2:	f8cd b00c 	str.w	fp, [sp, #12]
 80087b6:	465b      	mov	r3, fp
 80087b8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80087bc:	e7d0      	b.n	8008760 <_dtoa_r+0x250>
 80087be:	3101      	adds	r1, #1
 80087c0:	0052      	lsls	r2, r2, #1
 80087c2:	e7d1      	b.n	8008768 <_dtoa_r+0x258>
 80087c4:	f3af 8000 	nop.w
 80087c8:	636f4361 	.word	0x636f4361
 80087cc:	3fd287a7 	.word	0x3fd287a7
 80087d0:	8b60c8b3 	.word	0x8b60c8b3
 80087d4:	3fc68a28 	.word	0x3fc68a28
 80087d8:	509f79fb 	.word	0x509f79fb
 80087dc:	3fd34413 	.word	0x3fd34413
 80087e0:	0800a65a 	.word	0x0800a65a
 80087e4:	0800a671 	.word	0x0800a671
 80087e8:	7ff00000 	.word	0x7ff00000
 80087ec:	0800a62a 	.word	0x0800a62a
 80087f0:	3ff80000 	.word	0x3ff80000
 80087f4:	0800a7c0 	.word	0x0800a7c0
 80087f8:	0800a6c9 	.word	0x0800a6c9
 80087fc:	0800a656 	.word	0x0800a656
 8008800:	0800a629 	.word	0x0800a629
 8008804:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008808:	6018      	str	r0, [r3, #0]
 800880a:	9b03      	ldr	r3, [sp, #12]
 800880c:	2b0e      	cmp	r3, #14
 800880e:	f200 80a1 	bhi.w	8008954 <_dtoa_r+0x444>
 8008812:	2c00      	cmp	r4, #0
 8008814:	f000 809e 	beq.w	8008954 <_dtoa_r+0x444>
 8008818:	2f00      	cmp	r7, #0
 800881a:	dd33      	ble.n	8008884 <_dtoa_r+0x374>
 800881c:	4b9c      	ldr	r3, [pc, #624]	@ (8008a90 <_dtoa_r+0x580>)
 800881e:	f007 020f 	and.w	r2, r7, #15
 8008822:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008826:	ed93 7b00 	vldr	d7, [r3]
 800882a:	05f8      	lsls	r0, r7, #23
 800882c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008830:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008834:	d516      	bpl.n	8008864 <_dtoa_r+0x354>
 8008836:	4b97      	ldr	r3, [pc, #604]	@ (8008a94 <_dtoa_r+0x584>)
 8008838:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800883c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008840:	f7f8 f824 	bl	800088c <__aeabi_ddiv>
 8008844:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008848:	f004 040f 	and.w	r4, r4, #15
 800884c:	2603      	movs	r6, #3
 800884e:	4d91      	ldr	r5, [pc, #580]	@ (8008a94 <_dtoa_r+0x584>)
 8008850:	b954      	cbnz	r4, 8008868 <_dtoa_r+0x358>
 8008852:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008856:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800885a:	f7f8 f817 	bl	800088c <__aeabi_ddiv>
 800885e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008862:	e028      	b.n	80088b6 <_dtoa_r+0x3a6>
 8008864:	2602      	movs	r6, #2
 8008866:	e7f2      	b.n	800884e <_dtoa_r+0x33e>
 8008868:	07e1      	lsls	r1, r4, #31
 800886a:	d508      	bpl.n	800887e <_dtoa_r+0x36e>
 800886c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008870:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008874:	f7f7 fee0 	bl	8000638 <__aeabi_dmul>
 8008878:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800887c:	3601      	adds	r6, #1
 800887e:	1064      	asrs	r4, r4, #1
 8008880:	3508      	adds	r5, #8
 8008882:	e7e5      	b.n	8008850 <_dtoa_r+0x340>
 8008884:	f000 80af 	beq.w	80089e6 <_dtoa_r+0x4d6>
 8008888:	427c      	negs	r4, r7
 800888a:	4b81      	ldr	r3, [pc, #516]	@ (8008a90 <_dtoa_r+0x580>)
 800888c:	4d81      	ldr	r5, [pc, #516]	@ (8008a94 <_dtoa_r+0x584>)
 800888e:	f004 020f 	and.w	r2, r4, #15
 8008892:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800889a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800889e:	f7f7 fecb 	bl	8000638 <__aeabi_dmul>
 80088a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80088a6:	1124      	asrs	r4, r4, #4
 80088a8:	2300      	movs	r3, #0
 80088aa:	2602      	movs	r6, #2
 80088ac:	2c00      	cmp	r4, #0
 80088ae:	f040 808f 	bne.w	80089d0 <_dtoa_r+0x4c0>
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d1d3      	bne.n	800885e <_dtoa_r+0x34e>
 80088b6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80088b8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	f000 8094 	beq.w	80089ea <_dtoa_r+0x4da>
 80088c2:	4b75      	ldr	r3, [pc, #468]	@ (8008a98 <_dtoa_r+0x588>)
 80088c4:	2200      	movs	r2, #0
 80088c6:	4620      	mov	r0, r4
 80088c8:	4629      	mov	r1, r5
 80088ca:	f7f8 f927 	bl	8000b1c <__aeabi_dcmplt>
 80088ce:	2800      	cmp	r0, #0
 80088d0:	f000 808b 	beq.w	80089ea <_dtoa_r+0x4da>
 80088d4:	9b03      	ldr	r3, [sp, #12]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	f000 8087 	beq.w	80089ea <_dtoa_r+0x4da>
 80088dc:	f1bb 0f00 	cmp.w	fp, #0
 80088e0:	dd34      	ble.n	800894c <_dtoa_r+0x43c>
 80088e2:	4620      	mov	r0, r4
 80088e4:	4b6d      	ldr	r3, [pc, #436]	@ (8008a9c <_dtoa_r+0x58c>)
 80088e6:	2200      	movs	r2, #0
 80088e8:	4629      	mov	r1, r5
 80088ea:	f7f7 fea5 	bl	8000638 <__aeabi_dmul>
 80088ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80088f2:	f107 38ff 	add.w	r8, r7, #4294967295
 80088f6:	3601      	adds	r6, #1
 80088f8:	465c      	mov	r4, fp
 80088fa:	4630      	mov	r0, r6
 80088fc:	f7f7 fe32 	bl	8000564 <__aeabi_i2d>
 8008900:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008904:	f7f7 fe98 	bl	8000638 <__aeabi_dmul>
 8008908:	4b65      	ldr	r3, [pc, #404]	@ (8008aa0 <_dtoa_r+0x590>)
 800890a:	2200      	movs	r2, #0
 800890c:	f7f7 fcde 	bl	80002cc <__adddf3>
 8008910:	4605      	mov	r5, r0
 8008912:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008916:	2c00      	cmp	r4, #0
 8008918:	d16a      	bne.n	80089f0 <_dtoa_r+0x4e0>
 800891a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800891e:	4b61      	ldr	r3, [pc, #388]	@ (8008aa4 <_dtoa_r+0x594>)
 8008920:	2200      	movs	r2, #0
 8008922:	f7f7 fcd1 	bl	80002c8 <__aeabi_dsub>
 8008926:	4602      	mov	r2, r0
 8008928:	460b      	mov	r3, r1
 800892a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800892e:	462a      	mov	r2, r5
 8008930:	4633      	mov	r3, r6
 8008932:	f7f8 f911 	bl	8000b58 <__aeabi_dcmpgt>
 8008936:	2800      	cmp	r0, #0
 8008938:	f040 8298 	bne.w	8008e6c <_dtoa_r+0x95c>
 800893c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008940:	462a      	mov	r2, r5
 8008942:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008946:	f7f8 f8e9 	bl	8000b1c <__aeabi_dcmplt>
 800894a:	bb38      	cbnz	r0, 800899c <_dtoa_r+0x48c>
 800894c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008950:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008954:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008956:	2b00      	cmp	r3, #0
 8008958:	f2c0 8157 	blt.w	8008c0a <_dtoa_r+0x6fa>
 800895c:	2f0e      	cmp	r7, #14
 800895e:	f300 8154 	bgt.w	8008c0a <_dtoa_r+0x6fa>
 8008962:	4b4b      	ldr	r3, [pc, #300]	@ (8008a90 <_dtoa_r+0x580>)
 8008964:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008968:	ed93 7b00 	vldr	d7, [r3]
 800896c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800896e:	2b00      	cmp	r3, #0
 8008970:	ed8d 7b00 	vstr	d7, [sp]
 8008974:	f280 80e5 	bge.w	8008b42 <_dtoa_r+0x632>
 8008978:	9b03      	ldr	r3, [sp, #12]
 800897a:	2b00      	cmp	r3, #0
 800897c:	f300 80e1 	bgt.w	8008b42 <_dtoa_r+0x632>
 8008980:	d10c      	bne.n	800899c <_dtoa_r+0x48c>
 8008982:	4b48      	ldr	r3, [pc, #288]	@ (8008aa4 <_dtoa_r+0x594>)
 8008984:	2200      	movs	r2, #0
 8008986:	ec51 0b17 	vmov	r0, r1, d7
 800898a:	f7f7 fe55 	bl	8000638 <__aeabi_dmul>
 800898e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008992:	f7f8 f8d7 	bl	8000b44 <__aeabi_dcmpge>
 8008996:	2800      	cmp	r0, #0
 8008998:	f000 8266 	beq.w	8008e68 <_dtoa_r+0x958>
 800899c:	2400      	movs	r4, #0
 800899e:	4625      	mov	r5, r4
 80089a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80089a2:	4656      	mov	r6, sl
 80089a4:	ea6f 0803 	mvn.w	r8, r3
 80089a8:	2700      	movs	r7, #0
 80089aa:	4621      	mov	r1, r4
 80089ac:	4648      	mov	r0, r9
 80089ae:	f000 fcbf 	bl	8009330 <_Bfree>
 80089b2:	2d00      	cmp	r5, #0
 80089b4:	f000 80bd 	beq.w	8008b32 <_dtoa_r+0x622>
 80089b8:	b12f      	cbz	r7, 80089c6 <_dtoa_r+0x4b6>
 80089ba:	42af      	cmp	r7, r5
 80089bc:	d003      	beq.n	80089c6 <_dtoa_r+0x4b6>
 80089be:	4639      	mov	r1, r7
 80089c0:	4648      	mov	r0, r9
 80089c2:	f000 fcb5 	bl	8009330 <_Bfree>
 80089c6:	4629      	mov	r1, r5
 80089c8:	4648      	mov	r0, r9
 80089ca:	f000 fcb1 	bl	8009330 <_Bfree>
 80089ce:	e0b0      	b.n	8008b32 <_dtoa_r+0x622>
 80089d0:	07e2      	lsls	r2, r4, #31
 80089d2:	d505      	bpl.n	80089e0 <_dtoa_r+0x4d0>
 80089d4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80089d8:	f7f7 fe2e 	bl	8000638 <__aeabi_dmul>
 80089dc:	3601      	adds	r6, #1
 80089de:	2301      	movs	r3, #1
 80089e0:	1064      	asrs	r4, r4, #1
 80089e2:	3508      	adds	r5, #8
 80089e4:	e762      	b.n	80088ac <_dtoa_r+0x39c>
 80089e6:	2602      	movs	r6, #2
 80089e8:	e765      	b.n	80088b6 <_dtoa_r+0x3a6>
 80089ea:	9c03      	ldr	r4, [sp, #12]
 80089ec:	46b8      	mov	r8, r7
 80089ee:	e784      	b.n	80088fa <_dtoa_r+0x3ea>
 80089f0:	4b27      	ldr	r3, [pc, #156]	@ (8008a90 <_dtoa_r+0x580>)
 80089f2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80089f4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80089f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80089fc:	4454      	add	r4, sl
 80089fe:	2900      	cmp	r1, #0
 8008a00:	d054      	beq.n	8008aac <_dtoa_r+0x59c>
 8008a02:	4929      	ldr	r1, [pc, #164]	@ (8008aa8 <_dtoa_r+0x598>)
 8008a04:	2000      	movs	r0, #0
 8008a06:	f7f7 ff41 	bl	800088c <__aeabi_ddiv>
 8008a0a:	4633      	mov	r3, r6
 8008a0c:	462a      	mov	r2, r5
 8008a0e:	f7f7 fc5b 	bl	80002c8 <__aeabi_dsub>
 8008a12:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008a16:	4656      	mov	r6, sl
 8008a18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a1c:	f7f8 f8bc 	bl	8000b98 <__aeabi_d2iz>
 8008a20:	4605      	mov	r5, r0
 8008a22:	f7f7 fd9f 	bl	8000564 <__aeabi_i2d>
 8008a26:	4602      	mov	r2, r0
 8008a28:	460b      	mov	r3, r1
 8008a2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a2e:	f7f7 fc4b 	bl	80002c8 <__aeabi_dsub>
 8008a32:	3530      	adds	r5, #48	@ 0x30
 8008a34:	4602      	mov	r2, r0
 8008a36:	460b      	mov	r3, r1
 8008a38:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008a3c:	f806 5b01 	strb.w	r5, [r6], #1
 8008a40:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008a44:	f7f8 f86a 	bl	8000b1c <__aeabi_dcmplt>
 8008a48:	2800      	cmp	r0, #0
 8008a4a:	d172      	bne.n	8008b32 <_dtoa_r+0x622>
 8008a4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a50:	4911      	ldr	r1, [pc, #68]	@ (8008a98 <_dtoa_r+0x588>)
 8008a52:	2000      	movs	r0, #0
 8008a54:	f7f7 fc38 	bl	80002c8 <__aeabi_dsub>
 8008a58:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008a5c:	f7f8 f85e 	bl	8000b1c <__aeabi_dcmplt>
 8008a60:	2800      	cmp	r0, #0
 8008a62:	f040 80b4 	bne.w	8008bce <_dtoa_r+0x6be>
 8008a66:	42a6      	cmp	r6, r4
 8008a68:	f43f af70 	beq.w	800894c <_dtoa_r+0x43c>
 8008a6c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008a70:	4b0a      	ldr	r3, [pc, #40]	@ (8008a9c <_dtoa_r+0x58c>)
 8008a72:	2200      	movs	r2, #0
 8008a74:	f7f7 fde0 	bl	8000638 <__aeabi_dmul>
 8008a78:	4b08      	ldr	r3, [pc, #32]	@ (8008a9c <_dtoa_r+0x58c>)
 8008a7a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008a7e:	2200      	movs	r2, #0
 8008a80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a84:	f7f7 fdd8 	bl	8000638 <__aeabi_dmul>
 8008a88:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a8c:	e7c4      	b.n	8008a18 <_dtoa_r+0x508>
 8008a8e:	bf00      	nop
 8008a90:	0800a7c0 	.word	0x0800a7c0
 8008a94:	0800a798 	.word	0x0800a798
 8008a98:	3ff00000 	.word	0x3ff00000
 8008a9c:	40240000 	.word	0x40240000
 8008aa0:	401c0000 	.word	0x401c0000
 8008aa4:	40140000 	.word	0x40140000
 8008aa8:	3fe00000 	.word	0x3fe00000
 8008aac:	4631      	mov	r1, r6
 8008aae:	4628      	mov	r0, r5
 8008ab0:	f7f7 fdc2 	bl	8000638 <__aeabi_dmul>
 8008ab4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008ab8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008aba:	4656      	mov	r6, sl
 8008abc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ac0:	f7f8 f86a 	bl	8000b98 <__aeabi_d2iz>
 8008ac4:	4605      	mov	r5, r0
 8008ac6:	f7f7 fd4d 	bl	8000564 <__aeabi_i2d>
 8008aca:	4602      	mov	r2, r0
 8008acc:	460b      	mov	r3, r1
 8008ace:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ad2:	f7f7 fbf9 	bl	80002c8 <__aeabi_dsub>
 8008ad6:	3530      	adds	r5, #48	@ 0x30
 8008ad8:	f806 5b01 	strb.w	r5, [r6], #1
 8008adc:	4602      	mov	r2, r0
 8008ade:	460b      	mov	r3, r1
 8008ae0:	42a6      	cmp	r6, r4
 8008ae2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008ae6:	f04f 0200 	mov.w	r2, #0
 8008aea:	d124      	bne.n	8008b36 <_dtoa_r+0x626>
 8008aec:	4baf      	ldr	r3, [pc, #700]	@ (8008dac <_dtoa_r+0x89c>)
 8008aee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008af2:	f7f7 fbeb 	bl	80002cc <__adddf3>
 8008af6:	4602      	mov	r2, r0
 8008af8:	460b      	mov	r3, r1
 8008afa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008afe:	f7f8 f82b 	bl	8000b58 <__aeabi_dcmpgt>
 8008b02:	2800      	cmp	r0, #0
 8008b04:	d163      	bne.n	8008bce <_dtoa_r+0x6be>
 8008b06:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008b0a:	49a8      	ldr	r1, [pc, #672]	@ (8008dac <_dtoa_r+0x89c>)
 8008b0c:	2000      	movs	r0, #0
 8008b0e:	f7f7 fbdb 	bl	80002c8 <__aeabi_dsub>
 8008b12:	4602      	mov	r2, r0
 8008b14:	460b      	mov	r3, r1
 8008b16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b1a:	f7f7 ffff 	bl	8000b1c <__aeabi_dcmplt>
 8008b1e:	2800      	cmp	r0, #0
 8008b20:	f43f af14 	beq.w	800894c <_dtoa_r+0x43c>
 8008b24:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008b26:	1e73      	subs	r3, r6, #1
 8008b28:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008b2a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008b2e:	2b30      	cmp	r3, #48	@ 0x30
 8008b30:	d0f8      	beq.n	8008b24 <_dtoa_r+0x614>
 8008b32:	4647      	mov	r7, r8
 8008b34:	e03b      	b.n	8008bae <_dtoa_r+0x69e>
 8008b36:	4b9e      	ldr	r3, [pc, #632]	@ (8008db0 <_dtoa_r+0x8a0>)
 8008b38:	f7f7 fd7e 	bl	8000638 <__aeabi_dmul>
 8008b3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b40:	e7bc      	b.n	8008abc <_dtoa_r+0x5ac>
 8008b42:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008b46:	4656      	mov	r6, sl
 8008b48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b4c:	4620      	mov	r0, r4
 8008b4e:	4629      	mov	r1, r5
 8008b50:	f7f7 fe9c 	bl	800088c <__aeabi_ddiv>
 8008b54:	f7f8 f820 	bl	8000b98 <__aeabi_d2iz>
 8008b58:	4680      	mov	r8, r0
 8008b5a:	f7f7 fd03 	bl	8000564 <__aeabi_i2d>
 8008b5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b62:	f7f7 fd69 	bl	8000638 <__aeabi_dmul>
 8008b66:	4602      	mov	r2, r0
 8008b68:	460b      	mov	r3, r1
 8008b6a:	4620      	mov	r0, r4
 8008b6c:	4629      	mov	r1, r5
 8008b6e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008b72:	f7f7 fba9 	bl	80002c8 <__aeabi_dsub>
 8008b76:	f806 4b01 	strb.w	r4, [r6], #1
 8008b7a:	9d03      	ldr	r5, [sp, #12]
 8008b7c:	eba6 040a 	sub.w	r4, r6, sl
 8008b80:	42a5      	cmp	r5, r4
 8008b82:	4602      	mov	r2, r0
 8008b84:	460b      	mov	r3, r1
 8008b86:	d133      	bne.n	8008bf0 <_dtoa_r+0x6e0>
 8008b88:	f7f7 fba0 	bl	80002cc <__adddf3>
 8008b8c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b90:	4604      	mov	r4, r0
 8008b92:	460d      	mov	r5, r1
 8008b94:	f7f7 ffe0 	bl	8000b58 <__aeabi_dcmpgt>
 8008b98:	b9c0      	cbnz	r0, 8008bcc <_dtoa_r+0x6bc>
 8008b9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b9e:	4620      	mov	r0, r4
 8008ba0:	4629      	mov	r1, r5
 8008ba2:	f7f7 ffb1 	bl	8000b08 <__aeabi_dcmpeq>
 8008ba6:	b110      	cbz	r0, 8008bae <_dtoa_r+0x69e>
 8008ba8:	f018 0f01 	tst.w	r8, #1
 8008bac:	d10e      	bne.n	8008bcc <_dtoa_r+0x6bc>
 8008bae:	9902      	ldr	r1, [sp, #8]
 8008bb0:	4648      	mov	r0, r9
 8008bb2:	f000 fbbd 	bl	8009330 <_Bfree>
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	7033      	strb	r3, [r6, #0]
 8008bba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008bbc:	3701      	adds	r7, #1
 8008bbe:	601f      	str	r7, [r3, #0]
 8008bc0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	f000 824b 	beq.w	800905e <_dtoa_r+0xb4e>
 8008bc8:	601e      	str	r6, [r3, #0]
 8008bca:	e248      	b.n	800905e <_dtoa_r+0xb4e>
 8008bcc:	46b8      	mov	r8, r7
 8008bce:	4633      	mov	r3, r6
 8008bd0:	461e      	mov	r6, r3
 8008bd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008bd6:	2a39      	cmp	r2, #57	@ 0x39
 8008bd8:	d106      	bne.n	8008be8 <_dtoa_r+0x6d8>
 8008bda:	459a      	cmp	sl, r3
 8008bdc:	d1f8      	bne.n	8008bd0 <_dtoa_r+0x6c0>
 8008bde:	2230      	movs	r2, #48	@ 0x30
 8008be0:	f108 0801 	add.w	r8, r8, #1
 8008be4:	f88a 2000 	strb.w	r2, [sl]
 8008be8:	781a      	ldrb	r2, [r3, #0]
 8008bea:	3201      	adds	r2, #1
 8008bec:	701a      	strb	r2, [r3, #0]
 8008bee:	e7a0      	b.n	8008b32 <_dtoa_r+0x622>
 8008bf0:	4b6f      	ldr	r3, [pc, #444]	@ (8008db0 <_dtoa_r+0x8a0>)
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	f7f7 fd20 	bl	8000638 <__aeabi_dmul>
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	4604      	mov	r4, r0
 8008bfe:	460d      	mov	r5, r1
 8008c00:	f7f7 ff82 	bl	8000b08 <__aeabi_dcmpeq>
 8008c04:	2800      	cmp	r0, #0
 8008c06:	d09f      	beq.n	8008b48 <_dtoa_r+0x638>
 8008c08:	e7d1      	b.n	8008bae <_dtoa_r+0x69e>
 8008c0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c0c:	2a00      	cmp	r2, #0
 8008c0e:	f000 80ea 	beq.w	8008de6 <_dtoa_r+0x8d6>
 8008c12:	9a07      	ldr	r2, [sp, #28]
 8008c14:	2a01      	cmp	r2, #1
 8008c16:	f300 80cd 	bgt.w	8008db4 <_dtoa_r+0x8a4>
 8008c1a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008c1c:	2a00      	cmp	r2, #0
 8008c1e:	f000 80c1 	beq.w	8008da4 <_dtoa_r+0x894>
 8008c22:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008c26:	9c08      	ldr	r4, [sp, #32]
 8008c28:	9e00      	ldr	r6, [sp, #0]
 8008c2a:	9a00      	ldr	r2, [sp, #0]
 8008c2c:	441a      	add	r2, r3
 8008c2e:	9200      	str	r2, [sp, #0]
 8008c30:	9a06      	ldr	r2, [sp, #24]
 8008c32:	2101      	movs	r1, #1
 8008c34:	441a      	add	r2, r3
 8008c36:	4648      	mov	r0, r9
 8008c38:	9206      	str	r2, [sp, #24]
 8008c3a:	f000 fc2d 	bl	8009498 <__i2b>
 8008c3e:	4605      	mov	r5, r0
 8008c40:	b166      	cbz	r6, 8008c5c <_dtoa_r+0x74c>
 8008c42:	9b06      	ldr	r3, [sp, #24]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	dd09      	ble.n	8008c5c <_dtoa_r+0x74c>
 8008c48:	42b3      	cmp	r3, r6
 8008c4a:	9a00      	ldr	r2, [sp, #0]
 8008c4c:	bfa8      	it	ge
 8008c4e:	4633      	movge	r3, r6
 8008c50:	1ad2      	subs	r2, r2, r3
 8008c52:	9200      	str	r2, [sp, #0]
 8008c54:	9a06      	ldr	r2, [sp, #24]
 8008c56:	1af6      	subs	r6, r6, r3
 8008c58:	1ad3      	subs	r3, r2, r3
 8008c5a:	9306      	str	r3, [sp, #24]
 8008c5c:	9b08      	ldr	r3, [sp, #32]
 8008c5e:	b30b      	cbz	r3, 8008ca4 <_dtoa_r+0x794>
 8008c60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	f000 80c6 	beq.w	8008df4 <_dtoa_r+0x8e4>
 8008c68:	2c00      	cmp	r4, #0
 8008c6a:	f000 80c0 	beq.w	8008dee <_dtoa_r+0x8de>
 8008c6e:	4629      	mov	r1, r5
 8008c70:	4622      	mov	r2, r4
 8008c72:	4648      	mov	r0, r9
 8008c74:	f000 fcc8 	bl	8009608 <__pow5mult>
 8008c78:	9a02      	ldr	r2, [sp, #8]
 8008c7a:	4601      	mov	r1, r0
 8008c7c:	4605      	mov	r5, r0
 8008c7e:	4648      	mov	r0, r9
 8008c80:	f000 fc20 	bl	80094c4 <__multiply>
 8008c84:	9902      	ldr	r1, [sp, #8]
 8008c86:	4680      	mov	r8, r0
 8008c88:	4648      	mov	r0, r9
 8008c8a:	f000 fb51 	bl	8009330 <_Bfree>
 8008c8e:	9b08      	ldr	r3, [sp, #32]
 8008c90:	1b1b      	subs	r3, r3, r4
 8008c92:	9308      	str	r3, [sp, #32]
 8008c94:	f000 80b1 	beq.w	8008dfa <_dtoa_r+0x8ea>
 8008c98:	9a08      	ldr	r2, [sp, #32]
 8008c9a:	4641      	mov	r1, r8
 8008c9c:	4648      	mov	r0, r9
 8008c9e:	f000 fcb3 	bl	8009608 <__pow5mult>
 8008ca2:	9002      	str	r0, [sp, #8]
 8008ca4:	2101      	movs	r1, #1
 8008ca6:	4648      	mov	r0, r9
 8008ca8:	f000 fbf6 	bl	8009498 <__i2b>
 8008cac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008cae:	4604      	mov	r4, r0
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	f000 81d8 	beq.w	8009066 <_dtoa_r+0xb56>
 8008cb6:	461a      	mov	r2, r3
 8008cb8:	4601      	mov	r1, r0
 8008cba:	4648      	mov	r0, r9
 8008cbc:	f000 fca4 	bl	8009608 <__pow5mult>
 8008cc0:	9b07      	ldr	r3, [sp, #28]
 8008cc2:	2b01      	cmp	r3, #1
 8008cc4:	4604      	mov	r4, r0
 8008cc6:	f300 809f 	bgt.w	8008e08 <_dtoa_r+0x8f8>
 8008cca:	9b04      	ldr	r3, [sp, #16]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	f040 8097 	bne.w	8008e00 <_dtoa_r+0x8f0>
 8008cd2:	9b05      	ldr	r3, [sp, #20]
 8008cd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	f040 8093 	bne.w	8008e04 <_dtoa_r+0x8f4>
 8008cde:	9b05      	ldr	r3, [sp, #20]
 8008ce0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008ce4:	0d1b      	lsrs	r3, r3, #20
 8008ce6:	051b      	lsls	r3, r3, #20
 8008ce8:	b133      	cbz	r3, 8008cf8 <_dtoa_r+0x7e8>
 8008cea:	9b00      	ldr	r3, [sp, #0]
 8008cec:	3301      	adds	r3, #1
 8008cee:	9300      	str	r3, [sp, #0]
 8008cf0:	9b06      	ldr	r3, [sp, #24]
 8008cf2:	3301      	adds	r3, #1
 8008cf4:	9306      	str	r3, [sp, #24]
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	9308      	str	r3, [sp, #32]
 8008cfa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	f000 81b8 	beq.w	8009072 <_dtoa_r+0xb62>
 8008d02:	6923      	ldr	r3, [r4, #16]
 8008d04:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008d08:	6918      	ldr	r0, [r3, #16]
 8008d0a:	f000 fb79 	bl	8009400 <__hi0bits>
 8008d0e:	f1c0 0020 	rsb	r0, r0, #32
 8008d12:	9b06      	ldr	r3, [sp, #24]
 8008d14:	4418      	add	r0, r3
 8008d16:	f010 001f 	ands.w	r0, r0, #31
 8008d1a:	f000 8082 	beq.w	8008e22 <_dtoa_r+0x912>
 8008d1e:	f1c0 0320 	rsb	r3, r0, #32
 8008d22:	2b04      	cmp	r3, #4
 8008d24:	dd73      	ble.n	8008e0e <_dtoa_r+0x8fe>
 8008d26:	9b00      	ldr	r3, [sp, #0]
 8008d28:	f1c0 001c 	rsb	r0, r0, #28
 8008d2c:	4403      	add	r3, r0
 8008d2e:	9300      	str	r3, [sp, #0]
 8008d30:	9b06      	ldr	r3, [sp, #24]
 8008d32:	4403      	add	r3, r0
 8008d34:	4406      	add	r6, r0
 8008d36:	9306      	str	r3, [sp, #24]
 8008d38:	9b00      	ldr	r3, [sp, #0]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	dd05      	ble.n	8008d4a <_dtoa_r+0x83a>
 8008d3e:	9902      	ldr	r1, [sp, #8]
 8008d40:	461a      	mov	r2, r3
 8008d42:	4648      	mov	r0, r9
 8008d44:	f000 fcba 	bl	80096bc <__lshift>
 8008d48:	9002      	str	r0, [sp, #8]
 8008d4a:	9b06      	ldr	r3, [sp, #24]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	dd05      	ble.n	8008d5c <_dtoa_r+0x84c>
 8008d50:	4621      	mov	r1, r4
 8008d52:	461a      	mov	r2, r3
 8008d54:	4648      	mov	r0, r9
 8008d56:	f000 fcb1 	bl	80096bc <__lshift>
 8008d5a:	4604      	mov	r4, r0
 8008d5c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d061      	beq.n	8008e26 <_dtoa_r+0x916>
 8008d62:	9802      	ldr	r0, [sp, #8]
 8008d64:	4621      	mov	r1, r4
 8008d66:	f000 fd15 	bl	8009794 <__mcmp>
 8008d6a:	2800      	cmp	r0, #0
 8008d6c:	da5b      	bge.n	8008e26 <_dtoa_r+0x916>
 8008d6e:	2300      	movs	r3, #0
 8008d70:	9902      	ldr	r1, [sp, #8]
 8008d72:	220a      	movs	r2, #10
 8008d74:	4648      	mov	r0, r9
 8008d76:	f000 fafd 	bl	8009374 <__multadd>
 8008d7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d7c:	9002      	str	r0, [sp, #8]
 8008d7e:	f107 38ff 	add.w	r8, r7, #4294967295
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	f000 8177 	beq.w	8009076 <_dtoa_r+0xb66>
 8008d88:	4629      	mov	r1, r5
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	220a      	movs	r2, #10
 8008d8e:	4648      	mov	r0, r9
 8008d90:	f000 faf0 	bl	8009374 <__multadd>
 8008d94:	f1bb 0f00 	cmp.w	fp, #0
 8008d98:	4605      	mov	r5, r0
 8008d9a:	dc6f      	bgt.n	8008e7c <_dtoa_r+0x96c>
 8008d9c:	9b07      	ldr	r3, [sp, #28]
 8008d9e:	2b02      	cmp	r3, #2
 8008da0:	dc49      	bgt.n	8008e36 <_dtoa_r+0x926>
 8008da2:	e06b      	b.n	8008e7c <_dtoa_r+0x96c>
 8008da4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008da6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008daa:	e73c      	b.n	8008c26 <_dtoa_r+0x716>
 8008dac:	3fe00000 	.word	0x3fe00000
 8008db0:	40240000 	.word	0x40240000
 8008db4:	9b03      	ldr	r3, [sp, #12]
 8008db6:	1e5c      	subs	r4, r3, #1
 8008db8:	9b08      	ldr	r3, [sp, #32]
 8008dba:	42a3      	cmp	r3, r4
 8008dbc:	db09      	blt.n	8008dd2 <_dtoa_r+0x8c2>
 8008dbe:	1b1c      	subs	r4, r3, r4
 8008dc0:	9b03      	ldr	r3, [sp, #12]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	f6bf af30 	bge.w	8008c28 <_dtoa_r+0x718>
 8008dc8:	9b00      	ldr	r3, [sp, #0]
 8008dca:	9a03      	ldr	r2, [sp, #12]
 8008dcc:	1a9e      	subs	r6, r3, r2
 8008dce:	2300      	movs	r3, #0
 8008dd0:	e72b      	b.n	8008c2a <_dtoa_r+0x71a>
 8008dd2:	9b08      	ldr	r3, [sp, #32]
 8008dd4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008dd6:	9408      	str	r4, [sp, #32]
 8008dd8:	1ae3      	subs	r3, r4, r3
 8008dda:	441a      	add	r2, r3
 8008ddc:	9e00      	ldr	r6, [sp, #0]
 8008dde:	9b03      	ldr	r3, [sp, #12]
 8008de0:	920d      	str	r2, [sp, #52]	@ 0x34
 8008de2:	2400      	movs	r4, #0
 8008de4:	e721      	b.n	8008c2a <_dtoa_r+0x71a>
 8008de6:	9c08      	ldr	r4, [sp, #32]
 8008de8:	9e00      	ldr	r6, [sp, #0]
 8008dea:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008dec:	e728      	b.n	8008c40 <_dtoa_r+0x730>
 8008dee:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008df2:	e751      	b.n	8008c98 <_dtoa_r+0x788>
 8008df4:	9a08      	ldr	r2, [sp, #32]
 8008df6:	9902      	ldr	r1, [sp, #8]
 8008df8:	e750      	b.n	8008c9c <_dtoa_r+0x78c>
 8008dfa:	f8cd 8008 	str.w	r8, [sp, #8]
 8008dfe:	e751      	b.n	8008ca4 <_dtoa_r+0x794>
 8008e00:	2300      	movs	r3, #0
 8008e02:	e779      	b.n	8008cf8 <_dtoa_r+0x7e8>
 8008e04:	9b04      	ldr	r3, [sp, #16]
 8008e06:	e777      	b.n	8008cf8 <_dtoa_r+0x7e8>
 8008e08:	2300      	movs	r3, #0
 8008e0a:	9308      	str	r3, [sp, #32]
 8008e0c:	e779      	b.n	8008d02 <_dtoa_r+0x7f2>
 8008e0e:	d093      	beq.n	8008d38 <_dtoa_r+0x828>
 8008e10:	9a00      	ldr	r2, [sp, #0]
 8008e12:	331c      	adds	r3, #28
 8008e14:	441a      	add	r2, r3
 8008e16:	9200      	str	r2, [sp, #0]
 8008e18:	9a06      	ldr	r2, [sp, #24]
 8008e1a:	441a      	add	r2, r3
 8008e1c:	441e      	add	r6, r3
 8008e1e:	9206      	str	r2, [sp, #24]
 8008e20:	e78a      	b.n	8008d38 <_dtoa_r+0x828>
 8008e22:	4603      	mov	r3, r0
 8008e24:	e7f4      	b.n	8008e10 <_dtoa_r+0x900>
 8008e26:	9b03      	ldr	r3, [sp, #12]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	46b8      	mov	r8, r7
 8008e2c:	dc20      	bgt.n	8008e70 <_dtoa_r+0x960>
 8008e2e:	469b      	mov	fp, r3
 8008e30:	9b07      	ldr	r3, [sp, #28]
 8008e32:	2b02      	cmp	r3, #2
 8008e34:	dd1e      	ble.n	8008e74 <_dtoa_r+0x964>
 8008e36:	f1bb 0f00 	cmp.w	fp, #0
 8008e3a:	f47f adb1 	bne.w	80089a0 <_dtoa_r+0x490>
 8008e3e:	4621      	mov	r1, r4
 8008e40:	465b      	mov	r3, fp
 8008e42:	2205      	movs	r2, #5
 8008e44:	4648      	mov	r0, r9
 8008e46:	f000 fa95 	bl	8009374 <__multadd>
 8008e4a:	4601      	mov	r1, r0
 8008e4c:	4604      	mov	r4, r0
 8008e4e:	9802      	ldr	r0, [sp, #8]
 8008e50:	f000 fca0 	bl	8009794 <__mcmp>
 8008e54:	2800      	cmp	r0, #0
 8008e56:	f77f ada3 	ble.w	80089a0 <_dtoa_r+0x490>
 8008e5a:	4656      	mov	r6, sl
 8008e5c:	2331      	movs	r3, #49	@ 0x31
 8008e5e:	f806 3b01 	strb.w	r3, [r6], #1
 8008e62:	f108 0801 	add.w	r8, r8, #1
 8008e66:	e59f      	b.n	80089a8 <_dtoa_r+0x498>
 8008e68:	9c03      	ldr	r4, [sp, #12]
 8008e6a:	46b8      	mov	r8, r7
 8008e6c:	4625      	mov	r5, r4
 8008e6e:	e7f4      	b.n	8008e5a <_dtoa_r+0x94a>
 8008e70:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008e74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	f000 8101 	beq.w	800907e <_dtoa_r+0xb6e>
 8008e7c:	2e00      	cmp	r6, #0
 8008e7e:	dd05      	ble.n	8008e8c <_dtoa_r+0x97c>
 8008e80:	4629      	mov	r1, r5
 8008e82:	4632      	mov	r2, r6
 8008e84:	4648      	mov	r0, r9
 8008e86:	f000 fc19 	bl	80096bc <__lshift>
 8008e8a:	4605      	mov	r5, r0
 8008e8c:	9b08      	ldr	r3, [sp, #32]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d05c      	beq.n	8008f4c <_dtoa_r+0xa3c>
 8008e92:	6869      	ldr	r1, [r5, #4]
 8008e94:	4648      	mov	r0, r9
 8008e96:	f000 fa0b 	bl	80092b0 <_Balloc>
 8008e9a:	4606      	mov	r6, r0
 8008e9c:	b928      	cbnz	r0, 8008eaa <_dtoa_r+0x99a>
 8008e9e:	4b82      	ldr	r3, [pc, #520]	@ (80090a8 <_dtoa_r+0xb98>)
 8008ea0:	4602      	mov	r2, r0
 8008ea2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008ea6:	f7ff bb4a 	b.w	800853e <_dtoa_r+0x2e>
 8008eaa:	692a      	ldr	r2, [r5, #16]
 8008eac:	3202      	adds	r2, #2
 8008eae:	0092      	lsls	r2, r2, #2
 8008eb0:	f105 010c 	add.w	r1, r5, #12
 8008eb4:	300c      	adds	r0, #12
 8008eb6:	f001 f9fd 	bl	800a2b4 <memcpy>
 8008eba:	2201      	movs	r2, #1
 8008ebc:	4631      	mov	r1, r6
 8008ebe:	4648      	mov	r0, r9
 8008ec0:	f000 fbfc 	bl	80096bc <__lshift>
 8008ec4:	f10a 0301 	add.w	r3, sl, #1
 8008ec8:	9300      	str	r3, [sp, #0]
 8008eca:	eb0a 030b 	add.w	r3, sl, fp
 8008ece:	9308      	str	r3, [sp, #32]
 8008ed0:	9b04      	ldr	r3, [sp, #16]
 8008ed2:	f003 0301 	and.w	r3, r3, #1
 8008ed6:	462f      	mov	r7, r5
 8008ed8:	9306      	str	r3, [sp, #24]
 8008eda:	4605      	mov	r5, r0
 8008edc:	9b00      	ldr	r3, [sp, #0]
 8008ede:	9802      	ldr	r0, [sp, #8]
 8008ee0:	4621      	mov	r1, r4
 8008ee2:	f103 3bff 	add.w	fp, r3, #4294967295
 8008ee6:	f7ff fa88 	bl	80083fa <quorem>
 8008eea:	4603      	mov	r3, r0
 8008eec:	3330      	adds	r3, #48	@ 0x30
 8008eee:	9003      	str	r0, [sp, #12]
 8008ef0:	4639      	mov	r1, r7
 8008ef2:	9802      	ldr	r0, [sp, #8]
 8008ef4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ef6:	f000 fc4d 	bl	8009794 <__mcmp>
 8008efa:	462a      	mov	r2, r5
 8008efc:	9004      	str	r0, [sp, #16]
 8008efe:	4621      	mov	r1, r4
 8008f00:	4648      	mov	r0, r9
 8008f02:	f000 fc63 	bl	80097cc <__mdiff>
 8008f06:	68c2      	ldr	r2, [r0, #12]
 8008f08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f0a:	4606      	mov	r6, r0
 8008f0c:	bb02      	cbnz	r2, 8008f50 <_dtoa_r+0xa40>
 8008f0e:	4601      	mov	r1, r0
 8008f10:	9802      	ldr	r0, [sp, #8]
 8008f12:	f000 fc3f 	bl	8009794 <__mcmp>
 8008f16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f18:	4602      	mov	r2, r0
 8008f1a:	4631      	mov	r1, r6
 8008f1c:	4648      	mov	r0, r9
 8008f1e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008f20:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f22:	f000 fa05 	bl	8009330 <_Bfree>
 8008f26:	9b07      	ldr	r3, [sp, #28]
 8008f28:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008f2a:	9e00      	ldr	r6, [sp, #0]
 8008f2c:	ea42 0103 	orr.w	r1, r2, r3
 8008f30:	9b06      	ldr	r3, [sp, #24]
 8008f32:	4319      	orrs	r1, r3
 8008f34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f36:	d10d      	bne.n	8008f54 <_dtoa_r+0xa44>
 8008f38:	2b39      	cmp	r3, #57	@ 0x39
 8008f3a:	d027      	beq.n	8008f8c <_dtoa_r+0xa7c>
 8008f3c:	9a04      	ldr	r2, [sp, #16]
 8008f3e:	2a00      	cmp	r2, #0
 8008f40:	dd01      	ble.n	8008f46 <_dtoa_r+0xa36>
 8008f42:	9b03      	ldr	r3, [sp, #12]
 8008f44:	3331      	adds	r3, #49	@ 0x31
 8008f46:	f88b 3000 	strb.w	r3, [fp]
 8008f4a:	e52e      	b.n	80089aa <_dtoa_r+0x49a>
 8008f4c:	4628      	mov	r0, r5
 8008f4e:	e7b9      	b.n	8008ec4 <_dtoa_r+0x9b4>
 8008f50:	2201      	movs	r2, #1
 8008f52:	e7e2      	b.n	8008f1a <_dtoa_r+0xa0a>
 8008f54:	9904      	ldr	r1, [sp, #16]
 8008f56:	2900      	cmp	r1, #0
 8008f58:	db04      	blt.n	8008f64 <_dtoa_r+0xa54>
 8008f5a:	9807      	ldr	r0, [sp, #28]
 8008f5c:	4301      	orrs	r1, r0
 8008f5e:	9806      	ldr	r0, [sp, #24]
 8008f60:	4301      	orrs	r1, r0
 8008f62:	d120      	bne.n	8008fa6 <_dtoa_r+0xa96>
 8008f64:	2a00      	cmp	r2, #0
 8008f66:	ddee      	ble.n	8008f46 <_dtoa_r+0xa36>
 8008f68:	9902      	ldr	r1, [sp, #8]
 8008f6a:	9300      	str	r3, [sp, #0]
 8008f6c:	2201      	movs	r2, #1
 8008f6e:	4648      	mov	r0, r9
 8008f70:	f000 fba4 	bl	80096bc <__lshift>
 8008f74:	4621      	mov	r1, r4
 8008f76:	9002      	str	r0, [sp, #8]
 8008f78:	f000 fc0c 	bl	8009794 <__mcmp>
 8008f7c:	2800      	cmp	r0, #0
 8008f7e:	9b00      	ldr	r3, [sp, #0]
 8008f80:	dc02      	bgt.n	8008f88 <_dtoa_r+0xa78>
 8008f82:	d1e0      	bne.n	8008f46 <_dtoa_r+0xa36>
 8008f84:	07da      	lsls	r2, r3, #31
 8008f86:	d5de      	bpl.n	8008f46 <_dtoa_r+0xa36>
 8008f88:	2b39      	cmp	r3, #57	@ 0x39
 8008f8a:	d1da      	bne.n	8008f42 <_dtoa_r+0xa32>
 8008f8c:	2339      	movs	r3, #57	@ 0x39
 8008f8e:	f88b 3000 	strb.w	r3, [fp]
 8008f92:	4633      	mov	r3, r6
 8008f94:	461e      	mov	r6, r3
 8008f96:	3b01      	subs	r3, #1
 8008f98:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008f9c:	2a39      	cmp	r2, #57	@ 0x39
 8008f9e:	d04e      	beq.n	800903e <_dtoa_r+0xb2e>
 8008fa0:	3201      	adds	r2, #1
 8008fa2:	701a      	strb	r2, [r3, #0]
 8008fa4:	e501      	b.n	80089aa <_dtoa_r+0x49a>
 8008fa6:	2a00      	cmp	r2, #0
 8008fa8:	dd03      	ble.n	8008fb2 <_dtoa_r+0xaa2>
 8008faa:	2b39      	cmp	r3, #57	@ 0x39
 8008fac:	d0ee      	beq.n	8008f8c <_dtoa_r+0xa7c>
 8008fae:	3301      	adds	r3, #1
 8008fb0:	e7c9      	b.n	8008f46 <_dtoa_r+0xa36>
 8008fb2:	9a00      	ldr	r2, [sp, #0]
 8008fb4:	9908      	ldr	r1, [sp, #32]
 8008fb6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008fba:	428a      	cmp	r2, r1
 8008fbc:	d028      	beq.n	8009010 <_dtoa_r+0xb00>
 8008fbe:	9902      	ldr	r1, [sp, #8]
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	220a      	movs	r2, #10
 8008fc4:	4648      	mov	r0, r9
 8008fc6:	f000 f9d5 	bl	8009374 <__multadd>
 8008fca:	42af      	cmp	r7, r5
 8008fcc:	9002      	str	r0, [sp, #8]
 8008fce:	f04f 0300 	mov.w	r3, #0
 8008fd2:	f04f 020a 	mov.w	r2, #10
 8008fd6:	4639      	mov	r1, r7
 8008fd8:	4648      	mov	r0, r9
 8008fda:	d107      	bne.n	8008fec <_dtoa_r+0xadc>
 8008fdc:	f000 f9ca 	bl	8009374 <__multadd>
 8008fe0:	4607      	mov	r7, r0
 8008fe2:	4605      	mov	r5, r0
 8008fe4:	9b00      	ldr	r3, [sp, #0]
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	9300      	str	r3, [sp, #0]
 8008fea:	e777      	b.n	8008edc <_dtoa_r+0x9cc>
 8008fec:	f000 f9c2 	bl	8009374 <__multadd>
 8008ff0:	4629      	mov	r1, r5
 8008ff2:	4607      	mov	r7, r0
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	220a      	movs	r2, #10
 8008ff8:	4648      	mov	r0, r9
 8008ffa:	f000 f9bb 	bl	8009374 <__multadd>
 8008ffe:	4605      	mov	r5, r0
 8009000:	e7f0      	b.n	8008fe4 <_dtoa_r+0xad4>
 8009002:	f1bb 0f00 	cmp.w	fp, #0
 8009006:	bfcc      	ite	gt
 8009008:	465e      	movgt	r6, fp
 800900a:	2601      	movle	r6, #1
 800900c:	4456      	add	r6, sl
 800900e:	2700      	movs	r7, #0
 8009010:	9902      	ldr	r1, [sp, #8]
 8009012:	9300      	str	r3, [sp, #0]
 8009014:	2201      	movs	r2, #1
 8009016:	4648      	mov	r0, r9
 8009018:	f000 fb50 	bl	80096bc <__lshift>
 800901c:	4621      	mov	r1, r4
 800901e:	9002      	str	r0, [sp, #8]
 8009020:	f000 fbb8 	bl	8009794 <__mcmp>
 8009024:	2800      	cmp	r0, #0
 8009026:	dcb4      	bgt.n	8008f92 <_dtoa_r+0xa82>
 8009028:	d102      	bne.n	8009030 <_dtoa_r+0xb20>
 800902a:	9b00      	ldr	r3, [sp, #0]
 800902c:	07db      	lsls	r3, r3, #31
 800902e:	d4b0      	bmi.n	8008f92 <_dtoa_r+0xa82>
 8009030:	4633      	mov	r3, r6
 8009032:	461e      	mov	r6, r3
 8009034:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009038:	2a30      	cmp	r2, #48	@ 0x30
 800903a:	d0fa      	beq.n	8009032 <_dtoa_r+0xb22>
 800903c:	e4b5      	b.n	80089aa <_dtoa_r+0x49a>
 800903e:	459a      	cmp	sl, r3
 8009040:	d1a8      	bne.n	8008f94 <_dtoa_r+0xa84>
 8009042:	2331      	movs	r3, #49	@ 0x31
 8009044:	f108 0801 	add.w	r8, r8, #1
 8009048:	f88a 3000 	strb.w	r3, [sl]
 800904c:	e4ad      	b.n	80089aa <_dtoa_r+0x49a>
 800904e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009050:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80090ac <_dtoa_r+0xb9c>
 8009054:	b11b      	cbz	r3, 800905e <_dtoa_r+0xb4e>
 8009056:	f10a 0308 	add.w	r3, sl, #8
 800905a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800905c:	6013      	str	r3, [r2, #0]
 800905e:	4650      	mov	r0, sl
 8009060:	b017      	add	sp, #92	@ 0x5c
 8009062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009066:	9b07      	ldr	r3, [sp, #28]
 8009068:	2b01      	cmp	r3, #1
 800906a:	f77f ae2e 	ble.w	8008cca <_dtoa_r+0x7ba>
 800906e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009070:	9308      	str	r3, [sp, #32]
 8009072:	2001      	movs	r0, #1
 8009074:	e64d      	b.n	8008d12 <_dtoa_r+0x802>
 8009076:	f1bb 0f00 	cmp.w	fp, #0
 800907a:	f77f aed9 	ble.w	8008e30 <_dtoa_r+0x920>
 800907e:	4656      	mov	r6, sl
 8009080:	9802      	ldr	r0, [sp, #8]
 8009082:	4621      	mov	r1, r4
 8009084:	f7ff f9b9 	bl	80083fa <quorem>
 8009088:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800908c:	f806 3b01 	strb.w	r3, [r6], #1
 8009090:	eba6 020a 	sub.w	r2, r6, sl
 8009094:	4593      	cmp	fp, r2
 8009096:	ddb4      	ble.n	8009002 <_dtoa_r+0xaf2>
 8009098:	9902      	ldr	r1, [sp, #8]
 800909a:	2300      	movs	r3, #0
 800909c:	220a      	movs	r2, #10
 800909e:	4648      	mov	r0, r9
 80090a0:	f000 f968 	bl	8009374 <__multadd>
 80090a4:	9002      	str	r0, [sp, #8]
 80090a6:	e7eb      	b.n	8009080 <_dtoa_r+0xb70>
 80090a8:	0800a6c9 	.word	0x0800a6c9
 80090ac:	0800a64d 	.word	0x0800a64d

080090b0 <_free_r>:
 80090b0:	b538      	push	{r3, r4, r5, lr}
 80090b2:	4605      	mov	r5, r0
 80090b4:	2900      	cmp	r1, #0
 80090b6:	d041      	beq.n	800913c <_free_r+0x8c>
 80090b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090bc:	1f0c      	subs	r4, r1, #4
 80090be:	2b00      	cmp	r3, #0
 80090c0:	bfb8      	it	lt
 80090c2:	18e4      	addlt	r4, r4, r3
 80090c4:	f000 f8e8 	bl	8009298 <__malloc_lock>
 80090c8:	4a1d      	ldr	r2, [pc, #116]	@ (8009140 <_free_r+0x90>)
 80090ca:	6813      	ldr	r3, [r2, #0]
 80090cc:	b933      	cbnz	r3, 80090dc <_free_r+0x2c>
 80090ce:	6063      	str	r3, [r4, #4]
 80090d0:	6014      	str	r4, [r2, #0]
 80090d2:	4628      	mov	r0, r5
 80090d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80090d8:	f000 b8e4 	b.w	80092a4 <__malloc_unlock>
 80090dc:	42a3      	cmp	r3, r4
 80090de:	d908      	bls.n	80090f2 <_free_r+0x42>
 80090e0:	6820      	ldr	r0, [r4, #0]
 80090e2:	1821      	adds	r1, r4, r0
 80090e4:	428b      	cmp	r3, r1
 80090e6:	bf01      	itttt	eq
 80090e8:	6819      	ldreq	r1, [r3, #0]
 80090ea:	685b      	ldreq	r3, [r3, #4]
 80090ec:	1809      	addeq	r1, r1, r0
 80090ee:	6021      	streq	r1, [r4, #0]
 80090f0:	e7ed      	b.n	80090ce <_free_r+0x1e>
 80090f2:	461a      	mov	r2, r3
 80090f4:	685b      	ldr	r3, [r3, #4]
 80090f6:	b10b      	cbz	r3, 80090fc <_free_r+0x4c>
 80090f8:	42a3      	cmp	r3, r4
 80090fa:	d9fa      	bls.n	80090f2 <_free_r+0x42>
 80090fc:	6811      	ldr	r1, [r2, #0]
 80090fe:	1850      	adds	r0, r2, r1
 8009100:	42a0      	cmp	r0, r4
 8009102:	d10b      	bne.n	800911c <_free_r+0x6c>
 8009104:	6820      	ldr	r0, [r4, #0]
 8009106:	4401      	add	r1, r0
 8009108:	1850      	adds	r0, r2, r1
 800910a:	4283      	cmp	r3, r0
 800910c:	6011      	str	r1, [r2, #0]
 800910e:	d1e0      	bne.n	80090d2 <_free_r+0x22>
 8009110:	6818      	ldr	r0, [r3, #0]
 8009112:	685b      	ldr	r3, [r3, #4]
 8009114:	6053      	str	r3, [r2, #4]
 8009116:	4408      	add	r0, r1
 8009118:	6010      	str	r0, [r2, #0]
 800911a:	e7da      	b.n	80090d2 <_free_r+0x22>
 800911c:	d902      	bls.n	8009124 <_free_r+0x74>
 800911e:	230c      	movs	r3, #12
 8009120:	602b      	str	r3, [r5, #0]
 8009122:	e7d6      	b.n	80090d2 <_free_r+0x22>
 8009124:	6820      	ldr	r0, [r4, #0]
 8009126:	1821      	adds	r1, r4, r0
 8009128:	428b      	cmp	r3, r1
 800912a:	bf04      	itt	eq
 800912c:	6819      	ldreq	r1, [r3, #0]
 800912e:	685b      	ldreq	r3, [r3, #4]
 8009130:	6063      	str	r3, [r4, #4]
 8009132:	bf04      	itt	eq
 8009134:	1809      	addeq	r1, r1, r0
 8009136:	6021      	streq	r1, [r4, #0]
 8009138:	6054      	str	r4, [r2, #4]
 800913a:	e7ca      	b.n	80090d2 <_free_r+0x22>
 800913c:	bd38      	pop	{r3, r4, r5, pc}
 800913e:	bf00      	nop
 8009140:	2000054c 	.word	0x2000054c

08009144 <malloc>:
 8009144:	4b02      	ldr	r3, [pc, #8]	@ (8009150 <malloc+0xc>)
 8009146:	4601      	mov	r1, r0
 8009148:	6818      	ldr	r0, [r3, #0]
 800914a:	f000 b825 	b.w	8009198 <_malloc_r>
 800914e:	bf00      	nop
 8009150:	20000058 	.word	0x20000058

08009154 <sbrk_aligned>:
 8009154:	b570      	push	{r4, r5, r6, lr}
 8009156:	4e0f      	ldr	r6, [pc, #60]	@ (8009194 <sbrk_aligned+0x40>)
 8009158:	460c      	mov	r4, r1
 800915a:	6831      	ldr	r1, [r6, #0]
 800915c:	4605      	mov	r5, r0
 800915e:	b911      	cbnz	r1, 8009166 <sbrk_aligned+0x12>
 8009160:	f001 f898 	bl	800a294 <_sbrk_r>
 8009164:	6030      	str	r0, [r6, #0]
 8009166:	4621      	mov	r1, r4
 8009168:	4628      	mov	r0, r5
 800916a:	f001 f893 	bl	800a294 <_sbrk_r>
 800916e:	1c43      	adds	r3, r0, #1
 8009170:	d103      	bne.n	800917a <sbrk_aligned+0x26>
 8009172:	f04f 34ff 	mov.w	r4, #4294967295
 8009176:	4620      	mov	r0, r4
 8009178:	bd70      	pop	{r4, r5, r6, pc}
 800917a:	1cc4      	adds	r4, r0, #3
 800917c:	f024 0403 	bic.w	r4, r4, #3
 8009180:	42a0      	cmp	r0, r4
 8009182:	d0f8      	beq.n	8009176 <sbrk_aligned+0x22>
 8009184:	1a21      	subs	r1, r4, r0
 8009186:	4628      	mov	r0, r5
 8009188:	f001 f884 	bl	800a294 <_sbrk_r>
 800918c:	3001      	adds	r0, #1
 800918e:	d1f2      	bne.n	8009176 <sbrk_aligned+0x22>
 8009190:	e7ef      	b.n	8009172 <sbrk_aligned+0x1e>
 8009192:	bf00      	nop
 8009194:	20000548 	.word	0x20000548

08009198 <_malloc_r>:
 8009198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800919c:	1ccd      	adds	r5, r1, #3
 800919e:	f025 0503 	bic.w	r5, r5, #3
 80091a2:	3508      	adds	r5, #8
 80091a4:	2d0c      	cmp	r5, #12
 80091a6:	bf38      	it	cc
 80091a8:	250c      	movcc	r5, #12
 80091aa:	2d00      	cmp	r5, #0
 80091ac:	4606      	mov	r6, r0
 80091ae:	db01      	blt.n	80091b4 <_malloc_r+0x1c>
 80091b0:	42a9      	cmp	r1, r5
 80091b2:	d904      	bls.n	80091be <_malloc_r+0x26>
 80091b4:	230c      	movs	r3, #12
 80091b6:	6033      	str	r3, [r6, #0]
 80091b8:	2000      	movs	r0, #0
 80091ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009294 <_malloc_r+0xfc>
 80091c2:	f000 f869 	bl	8009298 <__malloc_lock>
 80091c6:	f8d8 3000 	ldr.w	r3, [r8]
 80091ca:	461c      	mov	r4, r3
 80091cc:	bb44      	cbnz	r4, 8009220 <_malloc_r+0x88>
 80091ce:	4629      	mov	r1, r5
 80091d0:	4630      	mov	r0, r6
 80091d2:	f7ff ffbf 	bl	8009154 <sbrk_aligned>
 80091d6:	1c43      	adds	r3, r0, #1
 80091d8:	4604      	mov	r4, r0
 80091da:	d158      	bne.n	800928e <_malloc_r+0xf6>
 80091dc:	f8d8 4000 	ldr.w	r4, [r8]
 80091e0:	4627      	mov	r7, r4
 80091e2:	2f00      	cmp	r7, #0
 80091e4:	d143      	bne.n	800926e <_malloc_r+0xd6>
 80091e6:	2c00      	cmp	r4, #0
 80091e8:	d04b      	beq.n	8009282 <_malloc_r+0xea>
 80091ea:	6823      	ldr	r3, [r4, #0]
 80091ec:	4639      	mov	r1, r7
 80091ee:	4630      	mov	r0, r6
 80091f0:	eb04 0903 	add.w	r9, r4, r3
 80091f4:	f001 f84e 	bl	800a294 <_sbrk_r>
 80091f8:	4581      	cmp	r9, r0
 80091fa:	d142      	bne.n	8009282 <_malloc_r+0xea>
 80091fc:	6821      	ldr	r1, [r4, #0]
 80091fe:	1a6d      	subs	r5, r5, r1
 8009200:	4629      	mov	r1, r5
 8009202:	4630      	mov	r0, r6
 8009204:	f7ff ffa6 	bl	8009154 <sbrk_aligned>
 8009208:	3001      	adds	r0, #1
 800920a:	d03a      	beq.n	8009282 <_malloc_r+0xea>
 800920c:	6823      	ldr	r3, [r4, #0]
 800920e:	442b      	add	r3, r5
 8009210:	6023      	str	r3, [r4, #0]
 8009212:	f8d8 3000 	ldr.w	r3, [r8]
 8009216:	685a      	ldr	r2, [r3, #4]
 8009218:	bb62      	cbnz	r2, 8009274 <_malloc_r+0xdc>
 800921a:	f8c8 7000 	str.w	r7, [r8]
 800921e:	e00f      	b.n	8009240 <_malloc_r+0xa8>
 8009220:	6822      	ldr	r2, [r4, #0]
 8009222:	1b52      	subs	r2, r2, r5
 8009224:	d420      	bmi.n	8009268 <_malloc_r+0xd0>
 8009226:	2a0b      	cmp	r2, #11
 8009228:	d917      	bls.n	800925a <_malloc_r+0xc2>
 800922a:	1961      	adds	r1, r4, r5
 800922c:	42a3      	cmp	r3, r4
 800922e:	6025      	str	r5, [r4, #0]
 8009230:	bf18      	it	ne
 8009232:	6059      	strne	r1, [r3, #4]
 8009234:	6863      	ldr	r3, [r4, #4]
 8009236:	bf08      	it	eq
 8009238:	f8c8 1000 	streq.w	r1, [r8]
 800923c:	5162      	str	r2, [r4, r5]
 800923e:	604b      	str	r3, [r1, #4]
 8009240:	4630      	mov	r0, r6
 8009242:	f000 f82f 	bl	80092a4 <__malloc_unlock>
 8009246:	f104 000b 	add.w	r0, r4, #11
 800924a:	1d23      	adds	r3, r4, #4
 800924c:	f020 0007 	bic.w	r0, r0, #7
 8009250:	1ac2      	subs	r2, r0, r3
 8009252:	bf1c      	itt	ne
 8009254:	1a1b      	subne	r3, r3, r0
 8009256:	50a3      	strne	r3, [r4, r2]
 8009258:	e7af      	b.n	80091ba <_malloc_r+0x22>
 800925a:	6862      	ldr	r2, [r4, #4]
 800925c:	42a3      	cmp	r3, r4
 800925e:	bf0c      	ite	eq
 8009260:	f8c8 2000 	streq.w	r2, [r8]
 8009264:	605a      	strne	r2, [r3, #4]
 8009266:	e7eb      	b.n	8009240 <_malloc_r+0xa8>
 8009268:	4623      	mov	r3, r4
 800926a:	6864      	ldr	r4, [r4, #4]
 800926c:	e7ae      	b.n	80091cc <_malloc_r+0x34>
 800926e:	463c      	mov	r4, r7
 8009270:	687f      	ldr	r7, [r7, #4]
 8009272:	e7b6      	b.n	80091e2 <_malloc_r+0x4a>
 8009274:	461a      	mov	r2, r3
 8009276:	685b      	ldr	r3, [r3, #4]
 8009278:	42a3      	cmp	r3, r4
 800927a:	d1fb      	bne.n	8009274 <_malloc_r+0xdc>
 800927c:	2300      	movs	r3, #0
 800927e:	6053      	str	r3, [r2, #4]
 8009280:	e7de      	b.n	8009240 <_malloc_r+0xa8>
 8009282:	230c      	movs	r3, #12
 8009284:	6033      	str	r3, [r6, #0]
 8009286:	4630      	mov	r0, r6
 8009288:	f000 f80c 	bl	80092a4 <__malloc_unlock>
 800928c:	e794      	b.n	80091b8 <_malloc_r+0x20>
 800928e:	6005      	str	r5, [r0, #0]
 8009290:	e7d6      	b.n	8009240 <_malloc_r+0xa8>
 8009292:	bf00      	nop
 8009294:	2000054c 	.word	0x2000054c

08009298 <__malloc_lock>:
 8009298:	4801      	ldr	r0, [pc, #4]	@ (80092a0 <__malloc_lock+0x8>)
 800929a:	f7ff b8ac 	b.w	80083f6 <__retarget_lock_acquire_recursive>
 800929e:	bf00      	nop
 80092a0:	20000544 	.word	0x20000544

080092a4 <__malloc_unlock>:
 80092a4:	4801      	ldr	r0, [pc, #4]	@ (80092ac <__malloc_unlock+0x8>)
 80092a6:	f7ff b8a7 	b.w	80083f8 <__retarget_lock_release_recursive>
 80092aa:	bf00      	nop
 80092ac:	20000544 	.word	0x20000544

080092b0 <_Balloc>:
 80092b0:	b570      	push	{r4, r5, r6, lr}
 80092b2:	69c6      	ldr	r6, [r0, #28]
 80092b4:	4604      	mov	r4, r0
 80092b6:	460d      	mov	r5, r1
 80092b8:	b976      	cbnz	r6, 80092d8 <_Balloc+0x28>
 80092ba:	2010      	movs	r0, #16
 80092bc:	f7ff ff42 	bl	8009144 <malloc>
 80092c0:	4602      	mov	r2, r0
 80092c2:	61e0      	str	r0, [r4, #28]
 80092c4:	b920      	cbnz	r0, 80092d0 <_Balloc+0x20>
 80092c6:	4b18      	ldr	r3, [pc, #96]	@ (8009328 <_Balloc+0x78>)
 80092c8:	4818      	ldr	r0, [pc, #96]	@ (800932c <_Balloc+0x7c>)
 80092ca:	216b      	movs	r1, #107	@ 0x6b
 80092cc:	f001 f800 	bl	800a2d0 <__assert_func>
 80092d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80092d4:	6006      	str	r6, [r0, #0]
 80092d6:	60c6      	str	r6, [r0, #12]
 80092d8:	69e6      	ldr	r6, [r4, #28]
 80092da:	68f3      	ldr	r3, [r6, #12]
 80092dc:	b183      	cbz	r3, 8009300 <_Balloc+0x50>
 80092de:	69e3      	ldr	r3, [r4, #28]
 80092e0:	68db      	ldr	r3, [r3, #12]
 80092e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80092e6:	b9b8      	cbnz	r0, 8009318 <_Balloc+0x68>
 80092e8:	2101      	movs	r1, #1
 80092ea:	fa01 f605 	lsl.w	r6, r1, r5
 80092ee:	1d72      	adds	r2, r6, #5
 80092f0:	0092      	lsls	r2, r2, #2
 80092f2:	4620      	mov	r0, r4
 80092f4:	f001 f80a 	bl	800a30c <_calloc_r>
 80092f8:	b160      	cbz	r0, 8009314 <_Balloc+0x64>
 80092fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80092fe:	e00e      	b.n	800931e <_Balloc+0x6e>
 8009300:	2221      	movs	r2, #33	@ 0x21
 8009302:	2104      	movs	r1, #4
 8009304:	4620      	mov	r0, r4
 8009306:	f001 f801 	bl	800a30c <_calloc_r>
 800930a:	69e3      	ldr	r3, [r4, #28]
 800930c:	60f0      	str	r0, [r6, #12]
 800930e:	68db      	ldr	r3, [r3, #12]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d1e4      	bne.n	80092de <_Balloc+0x2e>
 8009314:	2000      	movs	r0, #0
 8009316:	bd70      	pop	{r4, r5, r6, pc}
 8009318:	6802      	ldr	r2, [r0, #0]
 800931a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800931e:	2300      	movs	r3, #0
 8009320:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009324:	e7f7      	b.n	8009316 <_Balloc+0x66>
 8009326:	bf00      	nop
 8009328:	0800a65a 	.word	0x0800a65a
 800932c:	0800a6da 	.word	0x0800a6da

08009330 <_Bfree>:
 8009330:	b570      	push	{r4, r5, r6, lr}
 8009332:	69c6      	ldr	r6, [r0, #28]
 8009334:	4605      	mov	r5, r0
 8009336:	460c      	mov	r4, r1
 8009338:	b976      	cbnz	r6, 8009358 <_Bfree+0x28>
 800933a:	2010      	movs	r0, #16
 800933c:	f7ff ff02 	bl	8009144 <malloc>
 8009340:	4602      	mov	r2, r0
 8009342:	61e8      	str	r0, [r5, #28]
 8009344:	b920      	cbnz	r0, 8009350 <_Bfree+0x20>
 8009346:	4b09      	ldr	r3, [pc, #36]	@ (800936c <_Bfree+0x3c>)
 8009348:	4809      	ldr	r0, [pc, #36]	@ (8009370 <_Bfree+0x40>)
 800934a:	218f      	movs	r1, #143	@ 0x8f
 800934c:	f000 ffc0 	bl	800a2d0 <__assert_func>
 8009350:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009354:	6006      	str	r6, [r0, #0]
 8009356:	60c6      	str	r6, [r0, #12]
 8009358:	b13c      	cbz	r4, 800936a <_Bfree+0x3a>
 800935a:	69eb      	ldr	r3, [r5, #28]
 800935c:	6862      	ldr	r2, [r4, #4]
 800935e:	68db      	ldr	r3, [r3, #12]
 8009360:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009364:	6021      	str	r1, [r4, #0]
 8009366:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800936a:	bd70      	pop	{r4, r5, r6, pc}
 800936c:	0800a65a 	.word	0x0800a65a
 8009370:	0800a6da 	.word	0x0800a6da

08009374 <__multadd>:
 8009374:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009378:	690d      	ldr	r5, [r1, #16]
 800937a:	4607      	mov	r7, r0
 800937c:	460c      	mov	r4, r1
 800937e:	461e      	mov	r6, r3
 8009380:	f101 0c14 	add.w	ip, r1, #20
 8009384:	2000      	movs	r0, #0
 8009386:	f8dc 3000 	ldr.w	r3, [ip]
 800938a:	b299      	uxth	r1, r3
 800938c:	fb02 6101 	mla	r1, r2, r1, r6
 8009390:	0c1e      	lsrs	r6, r3, #16
 8009392:	0c0b      	lsrs	r3, r1, #16
 8009394:	fb02 3306 	mla	r3, r2, r6, r3
 8009398:	b289      	uxth	r1, r1
 800939a:	3001      	adds	r0, #1
 800939c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80093a0:	4285      	cmp	r5, r0
 80093a2:	f84c 1b04 	str.w	r1, [ip], #4
 80093a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80093aa:	dcec      	bgt.n	8009386 <__multadd+0x12>
 80093ac:	b30e      	cbz	r6, 80093f2 <__multadd+0x7e>
 80093ae:	68a3      	ldr	r3, [r4, #8]
 80093b0:	42ab      	cmp	r3, r5
 80093b2:	dc19      	bgt.n	80093e8 <__multadd+0x74>
 80093b4:	6861      	ldr	r1, [r4, #4]
 80093b6:	4638      	mov	r0, r7
 80093b8:	3101      	adds	r1, #1
 80093ba:	f7ff ff79 	bl	80092b0 <_Balloc>
 80093be:	4680      	mov	r8, r0
 80093c0:	b928      	cbnz	r0, 80093ce <__multadd+0x5a>
 80093c2:	4602      	mov	r2, r0
 80093c4:	4b0c      	ldr	r3, [pc, #48]	@ (80093f8 <__multadd+0x84>)
 80093c6:	480d      	ldr	r0, [pc, #52]	@ (80093fc <__multadd+0x88>)
 80093c8:	21ba      	movs	r1, #186	@ 0xba
 80093ca:	f000 ff81 	bl	800a2d0 <__assert_func>
 80093ce:	6922      	ldr	r2, [r4, #16]
 80093d0:	3202      	adds	r2, #2
 80093d2:	f104 010c 	add.w	r1, r4, #12
 80093d6:	0092      	lsls	r2, r2, #2
 80093d8:	300c      	adds	r0, #12
 80093da:	f000 ff6b 	bl	800a2b4 <memcpy>
 80093de:	4621      	mov	r1, r4
 80093e0:	4638      	mov	r0, r7
 80093e2:	f7ff ffa5 	bl	8009330 <_Bfree>
 80093e6:	4644      	mov	r4, r8
 80093e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80093ec:	3501      	adds	r5, #1
 80093ee:	615e      	str	r6, [r3, #20]
 80093f0:	6125      	str	r5, [r4, #16]
 80093f2:	4620      	mov	r0, r4
 80093f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093f8:	0800a6c9 	.word	0x0800a6c9
 80093fc:	0800a6da 	.word	0x0800a6da

08009400 <__hi0bits>:
 8009400:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009404:	4603      	mov	r3, r0
 8009406:	bf36      	itet	cc
 8009408:	0403      	lslcc	r3, r0, #16
 800940a:	2000      	movcs	r0, #0
 800940c:	2010      	movcc	r0, #16
 800940e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009412:	bf3c      	itt	cc
 8009414:	021b      	lslcc	r3, r3, #8
 8009416:	3008      	addcc	r0, #8
 8009418:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800941c:	bf3c      	itt	cc
 800941e:	011b      	lslcc	r3, r3, #4
 8009420:	3004      	addcc	r0, #4
 8009422:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009426:	bf3c      	itt	cc
 8009428:	009b      	lslcc	r3, r3, #2
 800942a:	3002      	addcc	r0, #2
 800942c:	2b00      	cmp	r3, #0
 800942e:	db05      	blt.n	800943c <__hi0bits+0x3c>
 8009430:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009434:	f100 0001 	add.w	r0, r0, #1
 8009438:	bf08      	it	eq
 800943a:	2020      	moveq	r0, #32
 800943c:	4770      	bx	lr

0800943e <__lo0bits>:
 800943e:	6803      	ldr	r3, [r0, #0]
 8009440:	4602      	mov	r2, r0
 8009442:	f013 0007 	ands.w	r0, r3, #7
 8009446:	d00b      	beq.n	8009460 <__lo0bits+0x22>
 8009448:	07d9      	lsls	r1, r3, #31
 800944a:	d421      	bmi.n	8009490 <__lo0bits+0x52>
 800944c:	0798      	lsls	r0, r3, #30
 800944e:	bf49      	itett	mi
 8009450:	085b      	lsrmi	r3, r3, #1
 8009452:	089b      	lsrpl	r3, r3, #2
 8009454:	2001      	movmi	r0, #1
 8009456:	6013      	strmi	r3, [r2, #0]
 8009458:	bf5c      	itt	pl
 800945a:	6013      	strpl	r3, [r2, #0]
 800945c:	2002      	movpl	r0, #2
 800945e:	4770      	bx	lr
 8009460:	b299      	uxth	r1, r3
 8009462:	b909      	cbnz	r1, 8009468 <__lo0bits+0x2a>
 8009464:	0c1b      	lsrs	r3, r3, #16
 8009466:	2010      	movs	r0, #16
 8009468:	b2d9      	uxtb	r1, r3
 800946a:	b909      	cbnz	r1, 8009470 <__lo0bits+0x32>
 800946c:	3008      	adds	r0, #8
 800946e:	0a1b      	lsrs	r3, r3, #8
 8009470:	0719      	lsls	r1, r3, #28
 8009472:	bf04      	itt	eq
 8009474:	091b      	lsreq	r3, r3, #4
 8009476:	3004      	addeq	r0, #4
 8009478:	0799      	lsls	r1, r3, #30
 800947a:	bf04      	itt	eq
 800947c:	089b      	lsreq	r3, r3, #2
 800947e:	3002      	addeq	r0, #2
 8009480:	07d9      	lsls	r1, r3, #31
 8009482:	d403      	bmi.n	800948c <__lo0bits+0x4e>
 8009484:	085b      	lsrs	r3, r3, #1
 8009486:	f100 0001 	add.w	r0, r0, #1
 800948a:	d003      	beq.n	8009494 <__lo0bits+0x56>
 800948c:	6013      	str	r3, [r2, #0]
 800948e:	4770      	bx	lr
 8009490:	2000      	movs	r0, #0
 8009492:	4770      	bx	lr
 8009494:	2020      	movs	r0, #32
 8009496:	4770      	bx	lr

08009498 <__i2b>:
 8009498:	b510      	push	{r4, lr}
 800949a:	460c      	mov	r4, r1
 800949c:	2101      	movs	r1, #1
 800949e:	f7ff ff07 	bl	80092b0 <_Balloc>
 80094a2:	4602      	mov	r2, r0
 80094a4:	b928      	cbnz	r0, 80094b2 <__i2b+0x1a>
 80094a6:	4b05      	ldr	r3, [pc, #20]	@ (80094bc <__i2b+0x24>)
 80094a8:	4805      	ldr	r0, [pc, #20]	@ (80094c0 <__i2b+0x28>)
 80094aa:	f240 1145 	movw	r1, #325	@ 0x145
 80094ae:	f000 ff0f 	bl	800a2d0 <__assert_func>
 80094b2:	2301      	movs	r3, #1
 80094b4:	6144      	str	r4, [r0, #20]
 80094b6:	6103      	str	r3, [r0, #16]
 80094b8:	bd10      	pop	{r4, pc}
 80094ba:	bf00      	nop
 80094bc:	0800a6c9 	.word	0x0800a6c9
 80094c0:	0800a6da 	.word	0x0800a6da

080094c4 <__multiply>:
 80094c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094c8:	4617      	mov	r7, r2
 80094ca:	690a      	ldr	r2, [r1, #16]
 80094cc:	693b      	ldr	r3, [r7, #16]
 80094ce:	429a      	cmp	r2, r3
 80094d0:	bfa8      	it	ge
 80094d2:	463b      	movge	r3, r7
 80094d4:	4689      	mov	r9, r1
 80094d6:	bfa4      	itt	ge
 80094d8:	460f      	movge	r7, r1
 80094da:	4699      	movge	r9, r3
 80094dc:	693d      	ldr	r5, [r7, #16]
 80094de:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80094e2:	68bb      	ldr	r3, [r7, #8]
 80094e4:	6879      	ldr	r1, [r7, #4]
 80094e6:	eb05 060a 	add.w	r6, r5, sl
 80094ea:	42b3      	cmp	r3, r6
 80094ec:	b085      	sub	sp, #20
 80094ee:	bfb8      	it	lt
 80094f0:	3101      	addlt	r1, #1
 80094f2:	f7ff fedd 	bl	80092b0 <_Balloc>
 80094f6:	b930      	cbnz	r0, 8009506 <__multiply+0x42>
 80094f8:	4602      	mov	r2, r0
 80094fa:	4b41      	ldr	r3, [pc, #260]	@ (8009600 <__multiply+0x13c>)
 80094fc:	4841      	ldr	r0, [pc, #260]	@ (8009604 <__multiply+0x140>)
 80094fe:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009502:	f000 fee5 	bl	800a2d0 <__assert_func>
 8009506:	f100 0414 	add.w	r4, r0, #20
 800950a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800950e:	4623      	mov	r3, r4
 8009510:	2200      	movs	r2, #0
 8009512:	4573      	cmp	r3, lr
 8009514:	d320      	bcc.n	8009558 <__multiply+0x94>
 8009516:	f107 0814 	add.w	r8, r7, #20
 800951a:	f109 0114 	add.w	r1, r9, #20
 800951e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009522:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009526:	9302      	str	r3, [sp, #8]
 8009528:	1beb      	subs	r3, r5, r7
 800952a:	3b15      	subs	r3, #21
 800952c:	f023 0303 	bic.w	r3, r3, #3
 8009530:	3304      	adds	r3, #4
 8009532:	3715      	adds	r7, #21
 8009534:	42bd      	cmp	r5, r7
 8009536:	bf38      	it	cc
 8009538:	2304      	movcc	r3, #4
 800953a:	9301      	str	r3, [sp, #4]
 800953c:	9b02      	ldr	r3, [sp, #8]
 800953e:	9103      	str	r1, [sp, #12]
 8009540:	428b      	cmp	r3, r1
 8009542:	d80c      	bhi.n	800955e <__multiply+0x9a>
 8009544:	2e00      	cmp	r6, #0
 8009546:	dd03      	ble.n	8009550 <__multiply+0x8c>
 8009548:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800954c:	2b00      	cmp	r3, #0
 800954e:	d055      	beq.n	80095fc <__multiply+0x138>
 8009550:	6106      	str	r6, [r0, #16]
 8009552:	b005      	add	sp, #20
 8009554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009558:	f843 2b04 	str.w	r2, [r3], #4
 800955c:	e7d9      	b.n	8009512 <__multiply+0x4e>
 800955e:	f8b1 a000 	ldrh.w	sl, [r1]
 8009562:	f1ba 0f00 	cmp.w	sl, #0
 8009566:	d01f      	beq.n	80095a8 <__multiply+0xe4>
 8009568:	46c4      	mov	ip, r8
 800956a:	46a1      	mov	r9, r4
 800956c:	2700      	movs	r7, #0
 800956e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009572:	f8d9 3000 	ldr.w	r3, [r9]
 8009576:	fa1f fb82 	uxth.w	fp, r2
 800957a:	b29b      	uxth	r3, r3
 800957c:	fb0a 330b 	mla	r3, sl, fp, r3
 8009580:	443b      	add	r3, r7
 8009582:	f8d9 7000 	ldr.w	r7, [r9]
 8009586:	0c12      	lsrs	r2, r2, #16
 8009588:	0c3f      	lsrs	r7, r7, #16
 800958a:	fb0a 7202 	mla	r2, sl, r2, r7
 800958e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009592:	b29b      	uxth	r3, r3
 8009594:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009598:	4565      	cmp	r5, ip
 800959a:	f849 3b04 	str.w	r3, [r9], #4
 800959e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80095a2:	d8e4      	bhi.n	800956e <__multiply+0xaa>
 80095a4:	9b01      	ldr	r3, [sp, #4]
 80095a6:	50e7      	str	r7, [r4, r3]
 80095a8:	9b03      	ldr	r3, [sp, #12]
 80095aa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80095ae:	3104      	adds	r1, #4
 80095b0:	f1b9 0f00 	cmp.w	r9, #0
 80095b4:	d020      	beq.n	80095f8 <__multiply+0x134>
 80095b6:	6823      	ldr	r3, [r4, #0]
 80095b8:	4647      	mov	r7, r8
 80095ba:	46a4      	mov	ip, r4
 80095bc:	f04f 0a00 	mov.w	sl, #0
 80095c0:	f8b7 b000 	ldrh.w	fp, [r7]
 80095c4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80095c8:	fb09 220b 	mla	r2, r9, fp, r2
 80095cc:	4452      	add	r2, sl
 80095ce:	b29b      	uxth	r3, r3
 80095d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80095d4:	f84c 3b04 	str.w	r3, [ip], #4
 80095d8:	f857 3b04 	ldr.w	r3, [r7], #4
 80095dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80095e0:	f8bc 3000 	ldrh.w	r3, [ip]
 80095e4:	fb09 330a 	mla	r3, r9, sl, r3
 80095e8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80095ec:	42bd      	cmp	r5, r7
 80095ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80095f2:	d8e5      	bhi.n	80095c0 <__multiply+0xfc>
 80095f4:	9a01      	ldr	r2, [sp, #4]
 80095f6:	50a3      	str	r3, [r4, r2]
 80095f8:	3404      	adds	r4, #4
 80095fa:	e79f      	b.n	800953c <__multiply+0x78>
 80095fc:	3e01      	subs	r6, #1
 80095fe:	e7a1      	b.n	8009544 <__multiply+0x80>
 8009600:	0800a6c9 	.word	0x0800a6c9
 8009604:	0800a6da 	.word	0x0800a6da

08009608 <__pow5mult>:
 8009608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800960c:	4615      	mov	r5, r2
 800960e:	f012 0203 	ands.w	r2, r2, #3
 8009612:	4607      	mov	r7, r0
 8009614:	460e      	mov	r6, r1
 8009616:	d007      	beq.n	8009628 <__pow5mult+0x20>
 8009618:	4c25      	ldr	r4, [pc, #148]	@ (80096b0 <__pow5mult+0xa8>)
 800961a:	3a01      	subs	r2, #1
 800961c:	2300      	movs	r3, #0
 800961e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009622:	f7ff fea7 	bl	8009374 <__multadd>
 8009626:	4606      	mov	r6, r0
 8009628:	10ad      	asrs	r5, r5, #2
 800962a:	d03d      	beq.n	80096a8 <__pow5mult+0xa0>
 800962c:	69fc      	ldr	r4, [r7, #28]
 800962e:	b97c      	cbnz	r4, 8009650 <__pow5mult+0x48>
 8009630:	2010      	movs	r0, #16
 8009632:	f7ff fd87 	bl	8009144 <malloc>
 8009636:	4602      	mov	r2, r0
 8009638:	61f8      	str	r0, [r7, #28]
 800963a:	b928      	cbnz	r0, 8009648 <__pow5mult+0x40>
 800963c:	4b1d      	ldr	r3, [pc, #116]	@ (80096b4 <__pow5mult+0xac>)
 800963e:	481e      	ldr	r0, [pc, #120]	@ (80096b8 <__pow5mult+0xb0>)
 8009640:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009644:	f000 fe44 	bl	800a2d0 <__assert_func>
 8009648:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800964c:	6004      	str	r4, [r0, #0]
 800964e:	60c4      	str	r4, [r0, #12]
 8009650:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009654:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009658:	b94c      	cbnz	r4, 800966e <__pow5mult+0x66>
 800965a:	f240 2171 	movw	r1, #625	@ 0x271
 800965e:	4638      	mov	r0, r7
 8009660:	f7ff ff1a 	bl	8009498 <__i2b>
 8009664:	2300      	movs	r3, #0
 8009666:	f8c8 0008 	str.w	r0, [r8, #8]
 800966a:	4604      	mov	r4, r0
 800966c:	6003      	str	r3, [r0, #0]
 800966e:	f04f 0900 	mov.w	r9, #0
 8009672:	07eb      	lsls	r3, r5, #31
 8009674:	d50a      	bpl.n	800968c <__pow5mult+0x84>
 8009676:	4631      	mov	r1, r6
 8009678:	4622      	mov	r2, r4
 800967a:	4638      	mov	r0, r7
 800967c:	f7ff ff22 	bl	80094c4 <__multiply>
 8009680:	4631      	mov	r1, r6
 8009682:	4680      	mov	r8, r0
 8009684:	4638      	mov	r0, r7
 8009686:	f7ff fe53 	bl	8009330 <_Bfree>
 800968a:	4646      	mov	r6, r8
 800968c:	106d      	asrs	r5, r5, #1
 800968e:	d00b      	beq.n	80096a8 <__pow5mult+0xa0>
 8009690:	6820      	ldr	r0, [r4, #0]
 8009692:	b938      	cbnz	r0, 80096a4 <__pow5mult+0x9c>
 8009694:	4622      	mov	r2, r4
 8009696:	4621      	mov	r1, r4
 8009698:	4638      	mov	r0, r7
 800969a:	f7ff ff13 	bl	80094c4 <__multiply>
 800969e:	6020      	str	r0, [r4, #0]
 80096a0:	f8c0 9000 	str.w	r9, [r0]
 80096a4:	4604      	mov	r4, r0
 80096a6:	e7e4      	b.n	8009672 <__pow5mult+0x6a>
 80096a8:	4630      	mov	r0, r6
 80096aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096ae:	bf00      	nop
 80096b0:	0800a78c 	.word	0x0800a78c
 80096b4:	0800a65a 	.word	0x0800a65a
 80096b8:	0800a6da 	.word	0x0800a6da

080096bc <__lshift>:
 80096bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096c0:	460c      	mov	r4, r1
 80096c2:	6849      	ldr	r1, [r1, #4]
 80096c4:	6923      	ldr	r3, [r4, #16]
 80096c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80096ca:	68a3      	ldr	r3, [r4, #8]
 80096cc:	4607      	mov	r7, r0
 80096ce:	4691      	mov	r9, r2
 80096d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80096d4:	f108 0601 	add.w	r6, r8, #1
 80096d8:	42b3      	cmp	r3, r6
 80096da:	db0b      	blt.n	80096f4 <__lshift+0x38>
 80096dc:	4638      	mov	r0, r7
 80096de:	f7ff fde7 	bl	80092b0 <_Balloc>
 80096e2:	4605      	mov	r5, r0
 80096e4:	b948      	cbnz	r0, 80096fa <__lshift+0x3e>
 80096e6:	4602      	mov	r2, r0
 80096e8:	4b28      	ldr	r3, [pc, #160]	@ (800978c <__lshift+0xd0>)
 80096ea:	4829      	ldr	r0, [pc, #164]	@ (8009790 <__lshift+0xd4>)
 80096ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80096f0:	f000 fdee 	bl	800a2d0 <__assert_func>
 80096f4:	3101      	adds	r1, #1
 80096f6:	005b      	lsls	r3, r3, #1
 80096f8:	e7ee      	b.n	80096d8 <__lshift+0x1c>
 80096fa:	2300      	movs	r3, #0
 80096fc:	f100 0114 	add.w	r1, r0, #20
 8009700:	f100 0210 	add.w	r2, r0, #16
 8009704:	4618      	mov	r0, r3
 8009706:	4553      	cmp	r3, sl
 8009708:	db33      	blt.n	8009772 <__lshift+0xb6>
 800970a:	6920      	ldr	r0, [r4, #16]
 800970c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009710:	f104 0314 	add.w	r3, r4, #20
 8009714:	f019 091f 	ands.w	r9, r9, #31
 8009718:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800971c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009720:	d02b      	beq.n	800977a <__lshift+0xbe>
 8009722:	f1c9 0e20 	rsb	lr, r9, #32
 8009726:	468a      	mov	sl, r1
 8009728:	2200      	movs	r2, #0
 800972a:	6818      	ldr	r0, [r3, #0]
 800972c:	fa00 f009 	lsl.w	r0, r0, r9
 8009730:	4310      	orrs	r0, r2
 8009732:	f84a 0b04 	str.w	r0, [sl], #4
 8009736:	f853 2b04 	ldr.w	r2, [r3], #4
 800973a:	459c      	cmp	ip, r3
 800973c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009740:	d8f3      	bhi.n	800972a <__lshift+0x6e>
 8009742:	ebac 0304 	sub.w	r3, ip, r4
 8009746:	3b15      	subs	r3, #21
 8009748:	f023 0303 	bic.w	r3, r3, #3
 800974c:	3304      	adds	r3, #4
 800974e:	f104 0015 	add.w	r0, r4, #21
 8009752:	4560      	cmp	r0, ip
 8009754:	bf88      	it	hi
 8009756:	2304      	movhi	r3, #4
 8009758:	50ca      	str	r2, [r1, r3]
 800975a:	b10a      	cbz	r2, 8009760 <__lshift+0xa4>
 800975c:	f108 0602 	add.w	r6, r8, #2
 8009760:	3e01      	subs	r6, #1
 8009762:	4638      	mov	r0, r7
 8009764:	612e      	str	r6, [r5, #16]
 8009766:	4621      	mov	r1, r4
 8009768:	f7ff fde2 	bl	8009330 <_Bfree>
 800976c:	4628      	mov	r0, r5
 800976e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009772:	f842 0f04 	str.w	r0, [r2, #4]!
 8009776:	3301      	adds	r3, #1
 8009778:	e7c5      	b.n	8009706 <__lshift+0x4a>
 800977a:	3904      	subs	r1, #4
 800977c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009780:	f841 2f04 	str.w	r2, [r1, #4]!
 8009784:	459c      	cmp	ip, r3
 8009786:	d8f9      	bhi.n	800977c <__lshift+0xc0>
 8009788:	e7ea      	b.n	8009760 <__lshift+0xa4>
 800978a:	bf00      	nop
 800978c:	0800a6c9 	.word	0x0800a6c9
 8009790:	0800a6da 	.word	0x0800a6da

08009794 <__mcmp>:
 8009794:	690a      	ldr	r2, [r1, #16]
 8009796:	4603      	mov	r3, r0
 8009798:	6900      	ldr	r0, [r0, #16]
 800979a:	1a80      	subs	r0, r0, r2
 800979c:	b530      	push	{r4, r5, lr}
 800979e:	d10e      	bne.n	80097be <__mcmp+0x2a>
 80097a0:	3314      	adds	r3, #20
 80097a2:	3114      	adds	r1, #20
 80097a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80097a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80097ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80097b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80097b4:	4295      	cmp	r5, r2
 80097b6:	d003      	beq.n	80097c0 <__mcmp+0x2c>
 80097b8:	d205      	bcs.n	80097c6 <__mcmp+0x32>
 80097ba:	f04f 30ff 	mov.w	r0, #4294967295
 80097be:	bd30      	pop	{r4, r5, pc}
 80097c0:	42a3      	cmp	r3, r4
 80097c2:	d3f3      	bcc.n	80097ac <__mcmp+0x18>
 80097c4:	e7fb      	b.n	80097be <__mcmp+0x2a>
 80097c6:	2001      	movs	r0, #1
 80097c8:	e7f9      	b.n	80097be <__mcmp+0x2a>
	...

080097cc <__mdiff>:
 80097cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097d0:	4689      	mov	r9, r1
 80097d2:	4606      	mov	r6, r0
 80097d4:	4611      	mov	r1, r2
 80097d6:	4648      	mov	r0, r9
 80097d8:	4614      	mov	r4, r2
 80097da:	f7ff ffdb 	bl	8009794 <__mcmp>
 80097de:	1e05      	subs	r5, r0, #0
 80097e0:	d112      	bne.n	8009808 <__mdiff+0x3c>
 80097e2:	4629      	mov	r1, r5
 80097e4:	4630      	mov	r0, r6
 80097e6:	f7ff fd63 	bl	80092b0 <_Balloc>
 80097ea:	4602      	mov	r2, r0
 80097ec:	b928      	cbnz	r0, 80097fa <__mdiff+0x2e>
 80097ee:	4b3f      	ldr	r3, [pc, #252]	@ (80098ec <__mdiff+0x120>)
 80097f0:	f240 2137 	movw	r1, #567	@ 0x237
 80097f4:	483e      	ldr	r0, [pc, #248]	@ (80098f0 <__mdiff+0x124>)
 80097f6:	f000 fd6b 	bl	800a2d0 <__assert_func>
 80097fa:	2301      	movs	r3, #1
 80097fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009800:	4610      	mov	r0, r2
 8009802:	b003      	add	sp, #12
 8009804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009808:	bfbc      	itt	lt
 800980a:	464b      	movlt	r3, r9
 800980c:	46a1      	movlt	r9, r4
 800980e:	4630      	mov	r0, r6
 8009810:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009814:	bfba      	itte	lt
 8009816:	461c      	movlt	r4, r3
 8009818:	2501      	movlt	r5, #1
 800981a:	2500      	movge	r5, #0
 800981c:	f7ff fd48 	bl	80092b0 <_Balloc>
 8009820:	4602      	mov	r2, r0
 8009822:	b918      	cbnz	r0, 800982c <__mdiff+0x60>
 8009824:	4b31      	ldr	r3, [pc, #196]	@ (80098ec <__mdiff+0x120>)
 8009826:	f240 2145 	movw	r1, #581	@ 0x245
 800982a:	e7e3      	b.n	80097f4 <__mdiff+0x28>
 800982c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009830:	6926      	ldr	r6, [r4, #16]
 8009832:	60c5      	str	r5, [r0, #12]
 8009834:	f109 0310 	add.w	r3, r9, #16
 8009838:	f109 0514 	add.w	r5, r9, #20
 800983c:	f104 0e14 	add.w	lr, r4, #20
 8009840:	f100 0b14 	add.w	fp, r0, #20
 8009844:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009848:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800984c:	9301      	str	r3, [sp, #4]
 800984e:	46d9      	mov	r9, fp
 8009850:	f04f 0c00 	mov.w	ip, #0
 8009854:	9b01      	ldr	r3, [sp, #4]
 8009856:	f85e 0b04 	ldr.w	r0, [lr], #4
 800985a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800985e:	9301      	str	r3, [sp, #4]
 8009860:	fa1f f38a 	uxth.w	r3, sl
 8009864:	4619      	mov	r1, r3
 8009866:	b283      	uxth	r3, r0
 8009868:	1acb      	subs	r3, r1, r3
 800986a:	0c00      	lsrs	r0, r0, #16
 800986c:	4463      	add	r3, ip
 800986e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009872:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009876:	b29b      	uxth	r3, r3
 8009878:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800987c:	4576      	cmp	r6, lr
 800987e:	f849 3b04 	str.w	r3, [r9], #4
 8009882:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009886:	d8e5      	bhi.n	8009854 <__mdiff+0x88>
 8009888:	1b33      	subs	r3, r6, r4
 800988a:	3b15      	subs	r3, #21
 800988c:	f023 0303 	bic.w	r3, r3, #3
 8009890:	3415      	adds	r4, #21
 8009892:	3304      	adds	r3, #4
 8009894:	42a6      	cmp	r6, r4
 8009896:	bf38      	it	cc
 8009898:	2304      	movcc	r3, #4
 800989a:	441d      	add	r5, r3
 800989c:	445b      	add	r3, fp
 800989e:	461e      	mov	r6, r3
 80098a0:	462c      	mov	r4, r5
 80098a2:	4544      	cmp	r4, r8
 80098a4:	d30e      	bcc.n	80098c4 <__mdiff+0xf8>
 80098a6:	f108 0103 	add.w	r1, r8, #3
 80098aa:	1b49      	subs	r1, r1, r5
 80098ac:	f021 0103 	bic.w	r1, r1, #3
 80098b0:	3d03      	subs	r5, #3
 80098b2:	45a8      	cmp	r8, r5
 80098b4:	bf38      	it	cc
 80098b6:	2100      	movcc	r1, #0
 80098b8:	440b      	add	r3, r1
 80098ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80098be:	b191      	cbz	r1, 80098e6 <__mdiff+0x11a>
 80098c0:	6117      	str	r7, [r2, #16]
 80098c2:	e79d      	b.n	8009800 <__mdiff+0x34>
 80098c4:	f854 1b04 	ldr.w	r1, [r4], #4
 80098c8:	46e6      	mov	lr, ip
 80098ca:	0c08      	lsrs	r0, r1, #16
 80098cc:	fa1c fc81 	uxtah	ip, ip, r1
 80098d0:	4471      	add	r1, lr
 80098d2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80098d6:	b289      	uxth	r1, r1
 80098d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80098dc:	f846 1b04 	str.w	r1, [r6], #4
 80098e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80098e4:	e7dd      	b.n	80098a2 <__mdiff+0xd6>
 80098e6:	3f01      	subs	r7, #1
 80098e8:	e7e7      	b.n	80098ba <__mdiff+0xee>
 80098ea:	bf00      	nop
 80098ec:	0800a6c9 	.word	0x0800a6c9
 80098f0:	0800a6da 	.word	0x0800a6da

080098f4 <__d2b>:
 80098f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80098f8:	460f      	mov	r7, r1
 80098fa:	2101      	movs	r1, #1
 80098fc:	ec59 8b10 	vmov	r8, r9, d0
 8009900:	4616      	mov	r6, r2
 8009902:	f7ff fcd5 	bl	80092b0 <_Balloc>
 8009906:	4604      	mov	r4, r0
 8009908:	b930      	cbnz	r0, 8009918 <__d2b+0x24>
 800990a:	4602      	mov	r2, r0
 800990c:	4b23      	ldr	r3, [pc, #140]	@ (800999c <__d2b+0xa8>)
 800990e:	4824      	ldr	r0, [pc, #144]	@ (80099a0 <__d2b+0xac>)
 8009910:	f240 310f 	movw	r1, #783	@ 0x30f
 8009914:	f000 fcdc 	bl	800a2d0 <__assert_func>
 8009918:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800991c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009920:	b10d      	cbz	r5, 8009926 <__d2b+0x32>
 8009922:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009926:	9301      	str	r3, [sp, #4]
 8009928:	f1b8 0300 	subs.w	r3, r8, #0
 800992c:	d023      	beq.n	8009976 <__d2b+0x82>
 800992e:	4668      	mov	r0, sp
 8009930:	9300      	str	r3, [sp, #0]
 8009932:	f7ff fd84 	bl	800943e <__lo0bits>
 8009936:	e9dd 1200 	ldrd	r1, r2, [sp]
 800993a:	b1d0      	cbz	r0, 8009972 <__d2b+0x7e>
 800993c:	f1c0 0320 	rsb	r3, r0, #32
 8009940:	fa02 f303 	lsl.w	r3, r2, r3
 8009944:	430b      	orrs	r3, r1
 8009946:	40c2      	lsrs	r2, r0
 8009948:	6163      	str	r3, [r4, #20]
 800994a:	9201      	str	r2, [sp, #4]
 800994c:	9b01      	ldr	r3, [sp, #4]
 800994e:	61a3      	str	r3, [r4, #24]
 8009950:	2b00      	cmp	r3, #0
 8009952:	bf0c      	ite	eq
 8009954:	2201      	moveq	r2, #1
 8009956:	2202      	movne	r2, #2
 8009958:	6122      	str	r2, [r4, #16]
 800995a:	b1a5      	cbz	r5, 8009986 <__d2b+0x92>
 800995c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009960:	4405      	add	r5, r0
 8009962:	603d      	str	r5, [r7, #0]
 8009964:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009968:	6030      	str	r0, [r6, #0]
 800996a:	4620      	mov	r0, r4
 800996c:	b003      	add	sp, #12
 800996e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009972:	6161      	str	r1, [r4, #20]
 8009974:	e7ea      	b.n	800994c <__d2b+0x58>
 8009976:	a801      	add	r0, sp, #4
 8009978:	f7ff fd61 	bl	800943e <__lo0bits>
 800997c:	9b01      	ldr	r3, [sp, #4]
 800997e:	6163      	str	r3, [r4, #20]
 8009980:	3020      	adds	r0, #32
 8009982:	2201      	movs	r2, #1
 8009984:	e7e8      	b.n	8009958 <__d2b+0x64>
 8009986:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800998a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800998e:	6038      	str	r0, [r7, #0]
 8009990:	6918      	ldr	r0, [r3, #16]
 8009992:	f7ff fd35 	bl	8009400 <__hi0bits>
 8009996:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800999a:	e7e5      	b.n	8009968 <__d2b+0x74>
 800999c:	0800a6c9 	.word	0x0800a6c9
 80099a0:	0800a6da 	.word	0x0800a6da

080099a4 <__ssputs_r>:
 80099a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099a8:	688e      	ldr	r6, [r1, #8]
 80099aa:	461f      	mov	r7, r3
 80099ac:	42be      	cmp	r6, r7
 80099ae:	680b      	ldr	r3, [r1, #0]
 80099b0:	4682      	mov	sl, r0
 80099b2:	460c      	mov	r4, r1
 80099b4:	4690      	mov	r8, r2
 80099b6:	d82d      	bhi.n	8009a14 <__ssputs_r+0x70>
 80099b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80099bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80099c0:	d026      	beq.n	8009a10 <__ssputs_r+0x6c>
 80099c2:	6965      	ldr	r5, [r4, #20]
 80099c4:	6909      	ldr	r1, [r1, #16]
 80099c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80099ca:	eba3 0901 	sub.w	r9, r3, r1
 80099ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80099d2:	1c7b      	adds	r3, r7, #1
 80099d4:	444b      	add	r3, r9
 80099d6:	106d      	asrs	r5, r5, #1
 80099d8:	429d      	cmp	r5, r3
 80099da:	bf38      	it	cc
 80099dc:	461d      	movcc	r5, r3
 80099de:	0553      	lsls	r3, r2, #21
 80099e0:	d527      	bpl.n	8009a32 <__ssputs_r+0x8e>
 80099e2:	4629      	mov	r1, r5
 80099e4:	f7ff fbd8 	bl	8009198 <_malloc_r>
 80099e8:	4606      	mov	r6, r0
 80099ea:	b360      	cbz	r0, 8009a46 <__ssputs_r+0xa2>
 80099ec:	6921      	ldr	r1, [r4, #16]
 80099ee:	464a      	mov	r2, r9
 80099f0:	f000 fc60 	bl	800a2b4 <memcpy>
 80099f4:	89a3      	ldrh	r3, [r4, #12]
 80099f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80099fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099fe:	81a3      	strh	r3, [r4, #12]
 8009a00:	6126      	str	r6, [r4, #16]
 8009a02:	6165      	str	r5, [r4, #20]
 8009a04:	444e      	add	r6, r9
 8009a06:	eba5 0509 	sub.w	r5, r5, r9
 8009a0a:	6026      	str	r6, [r4, #0]
 8009a0c:	60a5      	str	r5, [r4, #8]
 8009a0e:	463e      	mov	r6, r7
 8009a10:	42be      	cmp	r6, r7
 8009a12:	d900      	bls.n	8009a16 <__ssputs_r+0x72>
 8009a14:	463e      	mov	r6, r7
 8009a16:	6820      	ldr	r0, [r4, #0]
 8009a18:	4632      	mov	r2, r6
 8009a1a:	4641      	mov	r1, r8
 8009a1c:	f000 fbfe 	bl	800a21c <memmove>
 8009a20:	68a3      	ldr	r3, [r4, #8]
 8009a22:	1b9b      	subs	r3, r3, r6
 8009a24:	60a3      	str	r3, [r4, #8]
 8009a26:	6823      	ldr	r3, [r4, #0]
 8009a28:	4433      	add	r3, r6
 8009a2a:	6023      	str	r3, [r4, #0]
 8009a2c:	2000      	movs	r0, #0
 8009a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a32:	462a      	mov	r2, r5
 8009a34:	f000 fc90 	bl	800a358 <_realloc_r>
 8009a38:	4606      	mov	r6, r0
 8009a3a:	2800      	cmp	r0, #0
 8009a3c:	d1e0      	bne.n	8009a00 <__ssputs_r+0x5c>
 8009a3e:	6921      	ldr	r1, [r4, #16]
 8009a40:	4650      	mov	r0, sl
 8009a42:	f7ff fb35 	bl	80090b0 <_free_r>
 8009a46:	230c      	movs	r3, #12
 8009a48:	f8ca 3000 	str.w	r3, [sl]
 8009a4c:	89a3      	ldrh	r3, [r4, #12]
 8009a4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a52:	81a3      	strh	r3, [r4, #12]
 8009a54:	f04f 30ff 	mov.w	r0, #4294967295
 8009a58:	e7e9      	b.n	8009a2e <__ssputs_r+0x8a>
	...

08009a5c <_svfiprintf_r>:
 8009a5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a60:	4698      	mov	r8, r3
 8009a62:	898b      	ldrh	r3, [r1, #12]
 8009a64:	061b      	lsls	r3, r3, #24
 8009a66:	b09d      	sub	sp, #116	@ 0x74
 8009a68:	4607      	mov	r7, r0
 8009a6a:	460d      	mov	r5, r1
 8009a6c:	4614      	mov	r4, r2
 8009a6e:	d510      	bpl.n	8009a92 <_svfiprintf_r+0x36>
 8009a70:	690b      	ldr	r3, [r1, #16]
 8009a72:	b973      	cbnz	r3, 8009a92 <_svfiprintf_r+0x36>
 8009a74:	2140      	movs	r1, #64	@ 0x40
 8009a76:	f7ff fb8f 	bl	8009198 <_malloc_r>
 8009a7a:	6028      	str	r0, [r5, #0]
 8009a7c:	6128      	str	r0, [r5, #16]
 8009a7e:	b930      	cbnz	r0, 8009a8e <_svfiprintf_r+0x32>
 8009a80:	230c      	movs	r3, #12
 8009a82:	603b      	str	r3, [r7, #0]
 8009a84:	f04f 30ff 	mov.w	r0, #4294967295
 8009a88:	b01d      	add	sp, #116	@ 0x74
 8009a8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a8e:	2340      	movs	r3, #64	@ 0x40
 8009a90:	616b      	str	r3, [r5, #20]
 8009a92:	2300      	movs	r3, #0
 8009a94:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a96:	2320      	movs	r3, #32
 8009a98:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009a9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009aa0:	2330      	movs	r3, #48	@ 0x30
 8009aa2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009c40 <_svfiprintf_r+0x1e4>
 8009aa6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009aaa:	f04f 0901 	mov.w	r9, #1
 8009aae:	4623      	mov	r3, r4
 8009ab0:	469a      	mov	sl, r3
 8009ab2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ab6:	b10a      	cbz	r2, 8009abc <_svfiprintf_r+0x60>
 8009ab8:	2a25      	cmp	r2, #37	@ 0x25
 8009aba:	d1f9      	bne.n	8009ab0 <_svfiprintf_r+0x54>
 8009abc:	ebba 0b04 	subs.w	fp, sl, r4
 8009ac0:	d00b      	beq.n	8009ada <_svfiprintf_r+0x7e>
 8009ac2:	465b      	mov	r3, fp
 8009ac4:	4622      	mov	r2, r4
 8009ac6:	4629      	mov	r1, r5
 8009ac8:	4638      	mov	r0, r7
 8009aca:	f7ff ff6b 	bl	80099a4 <__ssputs_r>
 8009ace:	3001      	adds	r0, #1
 8009ad0:	f000 80a7 	beq.w	8009c22 <_svfiprintf_r+0x1c6>
 8009ad4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ad6:	445a      	add	r2, fp
 8009ad8:	9209      	str	r2, [sp, #36]	@ 0x24
 8009ada:	f89a 3000 	ldrb.w	r3, [sl]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	f000 809f 	beq.w	8009c22 <_svfiprintf_r+0x1c6>
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	f04f 32ff 	mov.w	r2, #4294967295
 8009aea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009aee:	f10a 0a01 	add.w	sl, sl, #1
 8009af2:	9304      	str	r3, [sp, #16]
 8009af4:	9307      	str	r3, [sp, #28]
 8009af6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009afa:	931a      	str	r3, [sp, #104]	@ 0x68
 8009afc:	4654      	mov	r4, sl
 8009afe:	2205      	movs	r2, #5
 8009b00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b04:	484e      	ldr	r0, [pc, #312]	@ (8009c40 <_svfiprintf_r+0x1e4>)
 8009b06:	f7f6 fb83 	bl	8000210 <memchr>
 8009b0a:	9a04      	ldr	r2, [sp, #16]
 8009b0c:	b9d8      	cbnz	r0, 8009b46 <_svfiprintf_r+0xea>
 8009b0e:	06d0      	lsls	r0, r2, #27
 8009b10:	bf44      	itt	mi
 8009b12:	2320      	movmi	r3, #32
 8009b14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b18:	0711      	lsls	r1, r2, #28
 8009b1a:	bf44      	itt	mi
 8009b1c:	232b      	movmi	r3, #43	@ 0x2b
 8009b1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b22:	f89a 3000 	ldrb.w	r3, [sl]
 8009b26:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b28:	d015      	beq.n	8009b56 <_svfiprintf_r+0xfa>
 8009b2a:	9a07      	ldr	r2, [sp, #28]
 8009b2c:	4654      	mov	r4, sl
 8009b2e:	2000      	movs	r0, #0
 8009b30:	f04f 0c0a 	mov.w	ip, #10
 8009b34:	4621      	mov	r1, r4
 8009b36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b3a:	3b30      	subs	r3, #48	@ 0x30
 8009b3c:	2b09      	cmp	r3, #9
 8009b3e:	d94b      	bls.n	8009bd8 <_svfiprintf_r+0x17c>
 8009b40:	b1b0      	cbz	r0, 8009b70 <_svfiprintf_r+0x114>
 8009b42:	9207      	str	r2, [sp, #28]
 8009b44:	e014      	b.n	8009b70 <_svfiprintf_r+0x114>
 8009b46:	eba0 0308 	sub.w	r3, r0, r8
 8009b4a:	fa09 f303 	lsl.w	r3, r9, r3
 8009b4e:	4313      	orrs	r3, r2
 8009b50:	9304      	str	r3, [sp, #16]
 8009b52:	46a2      	mov	sl, r4
 8009b54:	e7d2      	b.n	8009afc <_svfiprintf_r+0xa0>
 8009b56:	9b03      	ldr	r3, [sp, #12]
 8009b58:	1d19      	adds	r1, r3, #4
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	9103      	str	r1, [sp, #12]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	bfbb      	ittet	lt
 8009b62:	425b      	neglt	r3, r3
 8009b64:	f042 0202 	orrlt.w	r2, r2, #2
 8009b68:	9307      	strge	r3, [sp, #28]
 8009b6a:	9307      	strlt	r3, [sp, #28]
 8009b6c:	bfb8      	it	lt
 8009b6e:	9204      	strlt	r2, [sp, #16]
 8009b70:	7823      	ldrb	r3, [r4, #0]
 8009b72:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b74:	d10a      	bne.n	8009b8c <_svfiprintf_r+0x130>
 8009b76:	7863      	ldrb	r3, [r4, #1]
 8009b78:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b7a:	d132      	bne.n	8009be2 <_svfiprintf_r+0x186>
 8009b7c:	9b03      	ldr	r3, [sp, #12]
 8009b7e:	1d1a      	adds	r2, r3, #4
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	9203      	str	r2, [sp, #12]
 8009b84:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009b88:	3402      	adds	r4, #2
 8009b8a:	9305      	str	r3, [sp, #20]
 8009b8c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009c50 <_svfiprintf_r+0x1f4>
 8009b90:	7821      	ldrb	r1, [r4, #0]
 8009b92:	2203      	movs	r2, #3
 8009b94:	4650      	mov	r0, sl
 8009b96:	f7f6 fb3b 	bl	8000210 <memchr>
 8009b9a:	b138      	cbz	r0, 8009bac <_svfiprintf_r+0x150>
 8009b9c:	9b04      	ldr	r3, [sp, #16]
 8009b9e:	eba0 000a 	sub.w	r0, r0, sl
 8009ba2:	2240      	movs	r2, #64	@ 0x40
 8009ba4:	4082      	lsls	r2, r0
 8009ba6:	4313      	orrs	r3, r2
 8009ba8:	3401      	adds	r4, #1
 8009baa:	9304      	str	r3, [sp, #16]
 8009bac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bb0:	4824      	ldr	r0, [pc, #144]	@ (8009c44 <_svfiprintf_r+0x1e8>)
 8009bb2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009bb6:	2206      	movs	r2, #6
 8009bb8:	f7f6 fb2a 	bl	8000210 <memchr>
 8009bbc:	2800      	cmp	r0, #0
 8009bbe:	d036      	beq.n	8009c2e <_svfiprintf_r+0x1d2>
 8009bc0:	4b21      	ldr	r3, [pc, #132]	@ (8009c48 <_svfiprintf_r+0x1ec>)
 8009bc2:	bb1b      	cbnz	r3, 8009c0c <_svfiprintf_r+0x1b0>
 8009bc4:	9b03      	ldr	r3, [sp, #12]
 8009bc6:	3307      	adds	r3, #7
 8009bc8:	f023 0307 	bic.w	r3, r3, #7
 8009bcc:	3308      	adds	r3, #8
 8009bce:	9303      	str	r3, [sp, #12]
 8009bd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bd2:	4433      	add	r3, r6
 8009bd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bd6:	e76a      	b.n	8009aae <_svfiprintf_r+0x52>
 8009bd8:	fb0c 3202 	mla	r2, ip, r2, r3
 8009bdc:	460c      	mov	r4, r1
 8009bde:	2001      	movs	r0, #1
 8009be0:	e7a8      	b.n	8009b34 <_svfiprintf_r+0xd8>
 8009be2:	2300      	movs	r3, #0
 8009be4:	3401      	adds	r4, #1
 8009be6:	9305      	str	r3, [sp, #20]
 8009be8:	4619      	mov	r1, r3
 8009bea:	f04f 0c0a 	mov.w	ip, #10
 8009bee:	4620      	mov	r0, r4
 8009bf0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bf4:	3a30      	subs	r2, #48	@ 0x30
 8009bf6:	2a09      	cmp	r2, #9
 8009bf8:	d903      	bls.n	8009c02 <_svfiprintf_r+0x1a6>
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d0c6      	beq.n	8009b8c <_svfiprintf_r+0x130>
 8009bfe:	9105      	str	r1, [sp, #20]
 8009c00:	e7c4      	b.n	8009b8c <_svfiprintf_r+0x130>
 8009c02:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c06:	4604      	mov	r4, r0
 8009c08:	2301      	movs	r3, #1
 8009c0a:	e7f0      	b.n	8009bee <_svfiprintf_r+0x192>
 8009c0c:	ab03      	add	r3, sp, #12
 8009c0e:	9300      	str	r3, [sp, #0]
 8009c10:	462a      	mov	r2, r5
 8009c12:	4b0e      	ldr	r3, [pc, #56]	@ (8009c4c <_svfiprintf_r+0x1f0>)
 8009c14:	a904      	add	r1, sp, #16
 8009c16:	4638      	mov	r0, r7
 8009c18:	f7fd fdcc 	bl	80077b4 <_printf_float>
 8009c1c:	1c42      	adds	r2, r0, #1
 8009c1e:	4606      	mov	r6, r0
 8009c20:	d1d6      	bne.n	8009bd0 <_svfiprintf_r+0x174>
 8009c22:	89ab      	ldrh	r3, [r5, #12]
 8009c24:	065b      	lsls	r3, r3, #25
 8009c26:	f53f af2d 	bmi.w	8009a84 <_svfiprintf_r+0x28>
 8009c2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c2c:	e72c      	b.n	8009a88 <_svfiprintf_r+0x2c>
 8009c2e:	ab03      	add	r3, sp, #12
 8009c30:	9300      	str	r3, [sp, #0]
 8009c32:	462a      	mov	r2, r5
 8009c34:	4b05      	ldr	r3, [pc, #20]	@ (8009c4c <_svfiprintf_r+0x1f0>)
 8009c36:	a904      	add	r1, sp, #16
 8009c38:	4638      	mov	r0, r7
 8009c3a:	f7fe f853 	bl	8007ce4 <_printf_i>
 8009c3e:	e7ed      	b.n	8009c1c <_svfiprintf_r+0x1c0>
 8009c40:	0800a733 	.word	0x0800a733
 8009c44:	0800a73d 	.word	0x0800a73d
 8009c48:	080077b5 	.word	0x080077b5
 8009c4c:	080099a5 	.word	0x080099a5
 8009c50:	0800a739 	.word	0x0800a739

08009c54 <__sfputc_r>:
 8009c54:	6893      	ldr	r3, [r2, #8]
 8009c56:	3b01      	subs	r3, #1
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	b410      	push	{r4}
 8009c5c:	6093      	str	r3, [r2, #8]
 8009c5e:	da08      	bge.n	8009c72 <__sfputc_r+0x1e>
 8009c60:	6994      	ldr	r4, [r2, #24]
 8009c62:	42a3      	cmp	r3, r4
 8009c64:	db01      	blt.n	8009c6a <__sfputc_r+0x16>
 8009c66:	290a      	cmp	r1, #10
 8009c68:	d103      	bne.n	8009c72 <__sfputc_r+0x1e>
 8009c6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c6e:	f000 ba41 	b.w	800a0f4 <__swbuf_r>
 8009c72:	6813      	ldr	r3, [r2, #0]
 8009c74:	1c58      	adds	r0, r3, #1
 8009c76:	6010      	str	r0, [r2, #0]
 8009c78:	7019      	strb	r1, [r3, #0]
 8009c7a:	4608      	mov	r0, r1
 8009c7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c80:	4770      	bx	lr

08009c82 <__sfputs_r>:
 8009c82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c84:	4606      	mov	r6, r0
 8009c86:	460f      	mov	r7, r1
 8009c88:	4614      	mov	r4, r2
 8009c8a:	18d5      	adds	r5, r2, r3
 8009c8c:	42ac      	cmp	r4, r5
 8009c8e:	d101      	bne.n	8009c94 <__sfputs_r+0x12>
 8009c90:	2000      	movs	r0, #0
 8009c92:	e007      	b.n	8009ca4 <__sfputs_r+0x22>
 8009c94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c98:	463a      	mov	r2, r7
 8009c9a:	4630      	mov	r0, r6
 8009c9c:	f7ff ffda 	bl	8009c54 <__sfputc_r>
 8009ca0:	1c43      	adds	r3, r0, #1
 8009ca2:	d1f3      	bne.n	8009c8c <__sfputs_r+0xa>
 8009ca4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009ca8 <_vfiprintf_r>:
 8009ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cac:	460d      	mov	r5, r1
 8009cae:	b09d      	sub	sp, #116	@ 0x74
 8009cb0:	4614      	mov	r4, r2
 8009cb2:	4698      	mov	r8, r3
 8009cb4:	4606      	mov	r6, r0
 8009cb6:	b118      	cbz	r0, 8009cc0 <_vfiprintf_r+0x18>
 8009cb8:	6a03      	ldr	r3, [r0, #32]
 8009cba:	b90b      	cbnz	r3, 8009cc0 <_vfiprintf_r+0x18>
 8009cbc:	f7fe f9bc 	bl	8008038 <__sinit>
 8009cc0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009cc2:	07d9      	lsls	r1, r3, #31
 8009cc4:	d405      	bmi.n	8009cd2 <_vfiprintf_r+0x2a>
 8009cc6:	89ab      	ldrh	r3, [r5, #12]
 8009cc8:	059a      	lsls	r2, r3, #22
 8009cca:	d402      	bmi.n	8009cd2 <_vfiprintf_r+0x2a>
 8009ccc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009cce:	f7fe fb92 	bl	80083f6 <__retarget_lock_acquire_recursive>
 8009cd2:	89ab      	ldrh	r3, [r5, #12]
 8009cd4:	071b      	lsls	r3, r3, #28
 8009cd6:	d501      	bpl.n	8009cdc <_vfiprintf_r+0x34>
 8009cd8:	692b      	ldr	r3, [r5, #16]
 8009cda:	b99b      	cbnz	r3, 8009d04 <_vfiprintf_r+0x5c>
 8009cdc:	4629      	mov	r1, r5
 8009cde:	4630      	mov	r0, r6
 8009ce0:	f000 fa46 	bl	800a170 <__swsetup_r>
 8009ce4:	b170      	cbz	r0, 8009d04 <_vfiprintf_r+0x5c>
 8009ce6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ce8:	07dc      	lsls	r4, r3, #31
 8009cea:	d504      	bpl.n	8009cf6 <_vfiprintf_r+0x4e>
 8009cec:	f04f 30ff 	mov.w	r0, #4294967295
 8009cf0:	b01d      	add	sp, #116	@ 0x74
 8009cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cf6:	89ab      	ldrh	r3, [r5, #12]
 8009cf8:	0598      	lsls	r0, r3, #22
 8009cfa:	d4f7      	bmi.n	8009cec <_vfiprintf_r+0x44>
 8009cfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009cfe:	f7fe fb7b 	bl	80083f8 <__retarget_lock_release_recursive>
 8009d02:	e7f3      	b.n	8009cec <_vfiprintf_r+0x44>
 8009d04:	2300      	movs	r3, #0
 8009d06:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d08:	2320      	movs	r3, #32
 8009d0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d12:	2330      	movs	r3, #48	@ 0x30
 8009d14:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009ec4 <_vfiprintf_r+0x21c>
 8009d18:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009d1c:	f04f 0901 	mov.w	r9, #1
 8009d20:	4623      	mov	r3, r4
 8009d22:	469a      	mov	sl, r3
 8009d24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d28:	b10a      	cbz	r2, 8009d2e <_vfiprintf_r+0x86>
 8009d2a:	2a25      	cmp	r2, #37	@ 0x25
 8009d2c:	d1f9      	bne.n	8009d22 <_vfiprintf_r+0x7a>
 8009d2e:	ebba 0b04 	subs.w	fp, sl, r4
 8009d32:	d00b      	beq.n	8009d4c <_vfiprintf_r+0xa4>
 8009d34:	465b      	mov	r3, fp
 8009d36:	4622      	mov	r2, r4
 8009d38:	4629      	mov	r1, r5
 8009d3a:	4630      	mov	r0, r6
 8009d3c:	f7ff ffa1 	bl	8009c82 <__sfputs_r>
 8009d40:	3001      	adds	r0, #1
 8009d42:	f000 80a7 	beq.w	8009e94 <_vfiprintf_r+0x1ec>
 8009d46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d48:	445a      	add	r2, fp
 8009d4a:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d4c:	f89a 3000 	ldrb.w	r3, [sl]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	f000 809f 	beq.w	8009e94 <_vfiprintf_r+0x1ec>
 8009d56:	2300      	movs	r3, #0
 8009d58:	f04f 32ff 	mov.w	r2, #4294967295
 8009d5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d60:	f10a 0a01 	add.w	sl, sl, #1
 8009d64:	9304      	str	r3, [sp, #16]
 8009d66:	9307      	str	r3, [sp, #28]
 8009d68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d6c:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d6e:	4654      	mov	r4, sl
 8009d70:	2205      	movs	r2, #5
 8009d72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d76:	4853      	ldr	r0, [pc, #332]	@ (8009ec4 <_vfiprintf_r+0x21c>)
 8009d78:	f7f6 fa4a 	bl	8000210 <memchr>
 8009d7c:	9a04      	ldr	r2, [sp, #16]
 8009d7e:	b9d8      	cbnz	r0, 8009db8 <_vfiprintf_r+0x110>
 8009d80:	06d1      	lsls	r1, r2, #27
 8009d82:	bf44      	itt	mi
 8009d84:	2320      	movmi	r3, #32
 8009d86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d8a:	0713      	lsls	r3, r2, #28
 8009d8c:	bf44      	itt	mi
 8009d8e:	232b      	movmi	r3, #43	@ 0x2b
 8009d90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d94:	f89a 3000 	ldrb.w	r3, [sl]
 8009d98:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d9a:	d015      	beq.n	8009dc8 <_vfiprintf_r+0x120>
 8009d9c:	9a07      	ldr	r2, [sp, #28]
 8009d9e:	4654      	mov	r4, sl
 8009da0:	2000      	movs	r0, #0
 8009da2:	f04f 0c0a 	mov.w	ip, #10
 8009da6:	4621      	mov	r1, r4
 8009da8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009dac:	3b30      	subs	r3, #48	@ 0x30
 8009dae:	2b09      	cmp	r3, #9
 8009db0:	d94b      	bls.n	8009e4a <_vfiprintf_r+0x1a2>
 8009db2:	b1b0      	cbz	r0, 8009de2 <_vfiprintf_r+0x13a>
 8009db4:	9207      	str	r2, [sp, #28]
 8009db6:	e014      	b.n	8009de2 <_vfiprintf_r+0x13a>
 8009db8:	eba0 0308 	sub.w	r3, r0, r8
 8009dbc:	fa09 f303 	lsl.w	r3, r9, r3
 8009dc0:	4313      	orrs	r3, r2
 8009dc2:	9304      	str	r3, [sp, #16]
 8009dc4:	46a2      	mov	sl, r4
 8009dc6:	e7d2      	b.n	8009d6e <_vfiprintf_r+0xc6>
 8009dc8:	9b03      	ldr	r3, [sp, #12]
 8009dca:	1d19      	adds	r1, r3, #4
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	9103      	str	r1, [sp, #12]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	bfbb      	ittet	lt
 8009dd4:	425b      	neglt	r3, r3
 8009dd6:	f042 0202 	orrlt.w	r2, r2, #2
 8009dda:	9307      	strge	r3, [sp, #28]
 8009ddc:	9307      	strlt	r3, [sp, #28]
 8009dde:	bfb8      	it	lt
 8009de0:	9204      	strlt	r2, [sp, #16]
 8009de2:	7823      	ldrb	r3, [r4, #0]
 8009de4:	2b2e      	cmp	r3, #46	@ 0x2e
 8009de6:	d10a      	bne.n	8009dfe <_vfiprintf_r+0x156>
 8009de8:	7863      	ldrb	r3, [r4, #1]
 8009dea:	2b2a      	cmp	r3, #42	@ 0x2a
 8009dec:	d132      	bne.n	8009e54 <_vfiprintf_r+0x1ac>
 8009dee:	9b03      	ldr	r3, [sp, #12]
 8009df0:	1d1a      	adds	r2, r3, #4
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	9203      	str	r2, [sp, #12]
 8009df6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009dfa:	3402      	adds	r4, #2
 8009dfc:	9305      	str	r3, [sp, #20]
 8009dfe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009ed4 <_vfiprintf_r+0x22c>
 8009e02:	7821      	ldrb	r1, [r4, #0]
 8009e04:	2203      	movs	r2, #3
 8009e06:	4650      	mov	r0, sl
 8009e08:	f7f6 fa02 	bl	8000210 <memchr>
 8009e0c:	b138      	cbz	r0, 8009e1e <_vfiprintf_r+0x176>
 8009e0e:	9b04      	ldr	r3, [sp, #16]
 8009e10:	eba0 000a 	sub.w	r0, r0, sl
 8009e14:	2240      	movs	r2, #64	@ 0x40
 8009e16:	4082      	lsls	r2, r0
 8009e18:	4313      	orrs	r3, r2
 8009e1a:	3401      	adds	r4, #1
 8009e1c:	9304      	str	r3, [sp, #16]
 8009e1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e22:	4829      	ldr	r0, [pc, #164]	@ (8009ec8 <_vfiprintf_r+0x220>)
 8009e24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009e28:	2206      	movs	r2, #6
 8009e2a:	f7f6 f9f1 	bl	8000210 <memchr>
 8009e2e:	2800      	cmp	r0, #0
 8009e30:	d03f      	beq.n	8009eb2 <_vfiprintf_r+0x20a>
 8009e32:	4b26      	ldr	r3, [pc, #152]	@ (8009ecc <_vfiprintf_r+0x224>)
 8009e34:	bb1b      	cbnz	r3, 8009e7e <_vfiprintf_r+0x1d6>
 8009e36:	9b03      	ldr	r3, [sp, #12]
 8009e38:	3307      	adds	r3, #7
 8009e3a:	f023 0307 	bic.w	r3, r3, #7
 8009e3e:	3308      	adds	r3, #8
 8009e40:	9303      	str	r3, [sp, #12]
 8009e42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e44:	443b      	add	r3, r7
 8009e46:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e48:	e76a      	b.n	8009d20 <_vfiprintf_r+0x78>
 8009e4a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e4e:	460c      	mov	r4, r1
 8009e50:	2001      	movs	r0, #1
 8009e52:	e7a8      	b.n	8009da6 <_vfiprintf_r+0xfe>
 8009e54:	2300      	movs	r3, #0
 8009e56:	3401      	adds	r4, #1
 8009e58:	9305      	str	r3, [sp, #20]
 8009e5a:	4619      	mov	r1, r3
 8009e5c:	f04f 0c0a 	mov.w	ip, #10
 8009e60:	4620      	mov	r0, r4
 8009e62:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e66:	3a30      	subs	r2, #48	@ 0x30
 8009e68:	2a09      	cmp	r2, #9
 8009e6a:	d903      	bls.n	8009e74 <_vfiprintf_r+0x1cc>
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d0c6      	beq.n	8009dfe <_vfiprintf_r+0x156>
 8009e70:	9105      	str	r1, [sp, #20]
 8009e72:	e7c4      	b.n	8009dfe <_vfiprintf_r+0x156>
 8009e74:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e78:	4604      	mov	r4, r0
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	e7f0      	b.n	8009e60 <_vfiprintf_r+0x1b8>
 8009e7e:	ab03      	add	r3, sp, #12
 8009e80:	9300      	str	r3, [sp, #0]
 8009e82:	462a      	mov	r2, r5
 8009e84:	4b12      	ldr	r3, [pc, #72]	@ (8009ed0 <_vfiprintf_r+0x228>)
 8009e86:	a904      	add	r1, sp, #16
 8009e88:	4630      	mov	r0, r6
 8009e8a:	f7fd fc93 	bl	80077b4 <_printf_float>
 8009e8e:	4607      	mov	r7, r0
 8009e90:	1c78      	adds	r0, r7, #1
 8009e92:	d1d6      	bne.n	8009e42 <_vfiprintf_r+0x19a>
 8009e94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e96:	07d9      	lsls	r1, r3, #31
 8009e98:	d405      	bmi.n	8009ea6 <_vfiprintf_r+0x1fe>
 8009e9a:	89ab      	ldrh	r3, [r5, #12]
 8009e9c:	059a      	lsls	r2, r3, #22
 8009e9e:	d402      	bmi.n	8009ea6 <_vfiprintf_r+0x1fe>
 8009ea0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ea2:	f7fe faa9 	bl	80083f8 <__retarget_lock_release_recursive>
 8009ea6:	89ab      	ldrh	r3, [r5, #12]
 8009ea8:	065b      	lsls	r3, r3, #25
 8009eaa:	f53f af1f 	bmi.w	8009cec <_vfiprintf_r+0x44>
 8009eae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009eb0:	e71e      	b.n	8009cf0 <_vfiprintf_r+0x48>
 8009eb2:	ab03      	add	r3, sp, #12
 8009eb4:	9300      	str	r3, [sp, #0]
 8009eb6:	462a      	mov	r2, r5
 8009eb8:	4b05      	ldr	r3, [pc, #20]	@ (8009ed0 <_vfiprintf_r+0x228>)
 8009eba:	a904      	add	r1, sp, #16
 8009ebc:	4630      	mov	r0, r6
 8009ebe:	f7fd ff11 	bl	8007ce4 <_printf_i>
 8009ec2:	e7e4      	b.n	8009e8e <_vfiprintf_r+0x1e6>
 8009ec4:	0800a733 	.word	0x0800a733
 8009ec8:	0800a73d 	.word	0x0800a73d
 8009ecc:	080077b5 	.word	0x080077b5
 8009ed0:	08009c83 	.word	0x08009c83
 8009ed4:	0800a739 	.word	0x0800a739

08009ed8 <__sflush_r>:
 8009ed8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009edc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ee0:	0716      	lsls	r6, r2, #28
 8009ee2:	4605      	mov	r5, r0
 8009ee4:	460c      	mov	r4, r1
 8009ee6:	d454      	bmi.n	8009f92 <__sflush_r+0xba>
 8009ee8:	684b      	ldr	r3, [r1, #4]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	dc02      	bgt.n	8009ef4 <__sflush_r+0x1c>
 8009eee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	dd48      	ble.n	8009f86 <__sflush_r+0xae>
 8009ef4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ef6:	2e00      	cmp	r6, #0
 8009ef8:	d045      	beq.n	8009f86 <__sflush_r+0xae>
 8009efa:	2300      	movs	r3, #0
 8009efc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009f00:	682f      	ldr	r7, [r5, #0]
 8009f02:	6a21      	ldr	r1, [r4, #32]
 8009f04:	602b      	str	r3, [r5, #0]
 8009f06:	d030      	beq.n	8009f6a <__sflush_r+0x92>
 8009f08:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009f0a:	89a3      	ldrh	r3, [r4, #12]
 8009f0c:	0759      	lsls	r1, r3, #29
 8009f0e:	d505      	bpl.n	8009f1c <__sflush_r+0x44>
 8009f10:	6863      	ldr	r3, [r4, #4]
 8009f12:	1ad2      	subs	r2, r2, r3
 8009f14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009f16:	b10b      	cbz	r3, 8009f1c <__sflush_r+0x44>
 8009f18:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009f1a:	1ad2      	subs	r2, r2, r3
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009f20:	6a21      	ldr	r1, [r4, #32]
 8009f22:	4628      	mov	r0, r5
 8009f24:	47b0      	blx	r6
 8009f26:	1c43      	adds	r3, r0, #1
 8009f28:	89a3      	ldrh	r3, [r4, #12]
 8009f2a:	d106      	bne.n	8009f3a <__sflush_r+0x62>
 8009f2c:	6829      	ldr	r1, [r5, #0]
 8009f2e:	291d      	cmp	r1, #29
 8009f30:	d82b      	bhi.n	8009f8a <__sflush_r+0xb2>
 8009f32:	4a2a      	ldr	r2, [pc, #168]	@ (8009fdc <__sflush_r+0x104>)
 8009f34:	40ca      	lsrs	r2, r1
 8009f36:	07d6      	lsls	r6, r2, #31
 8009f38:	d527      	bpl.n	8009f8a <__sflush_r+0xb2>
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	6062      	str	r2, [r4, #4]
 8009f3e:	04d9      	lsls	r1, r3, #19
 8009f40:	6922      	ldr	r2, [r4, #16]
 8009f42:	6022      	str	r2, [r4, #0]
 8009f44:	d504      	bpl.n	8009f50 <__sflush_r+0x78>
 8009f46:	1c42      	adds	r2, r0, #1
 8009f48:	d101      	bne.n	8009f4e <__sflush_r+0x76>
 8009f4a:	682b      	ldr	r3, [r5, #0]
 8009f4c:	b903      	cbnz	r3, 8009f50 <__sflush_r+0x78>
 8009f4e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009f50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009f52:	602f      	str	r7, [r5, #0]
 8009f54:	b1b9      	cbz	r1, 8009f86 <__sflush_r+0xae>
 8009f56:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009f5a:	4299      	cmp	r1, r3
 8009f5c:	d002      	beq.n	8009f64 <__sflush_r+0x8c>
 8009f5e:	4628      	mov	r0, r5
 8009f60:	f7ff f8a6 	bl	80090b0 <_free_r>
 8009f64:	2300      	movs	r3, #0
 8009f66:	6363      	str	r3, [r4, #52]	@ 0x34
 8009f68:	e00d      	b.n	8009f86 <__sflush_r+0xae>
 8009f6a:	2301      	movs	r3, #1
 8009f6c:	4628      	mov	r0, r5
 8009f6e:	47b0      	blx	r6
 8009f70:	4602      	mov	r2, r0
 8009f72:	1c50      	adds	r0, r2, #1
 8009f74:	d1c9      	bne.n	8009f0a <__sflush_r+0x32>
 8009f76:	682b      	ldr	r3, [r5, #0]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d0c6      	beq.n	8009f0a <__sflush_r+0x32>
 8009f7c:	2b1d      	cmp	r3, #29
 8009f7e:	d001      	beq.n	8009f84 <__sflush_r+0xac>
 8009f80:	2b16      	cmp	r3, #22
 8009f82:	d11e      	bne.n	8009fc2 <__sflush_r+0xea>
 8009f84:	602f      	str	r7, [r5, #0]
 8009f86:	2000      	movs	r0, #0
 8009f88:	e022      	b.n	8009fd0 <__sflush_r+0xf8>
 8009f8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f8e:	b21b      	sxth	r3, r3
 8009f90:	e01b      	b.n	8009fca <__sflush_r+0xf2>
 8009f92:	690f      	ldr	r7, [r1, #16]
 8009f94:	2f00      	cmp	r7, #0
 8009f96:	d0f6      	beq.n	8009f86 <__sflush_r+0xae>
 8009f98:	0793      	lsls	r3, r2, #30
 8009f9a:	680e      	ldr	r6, [r1, #0]
 8009f9c:	bf08      	it	eq
 8009f9e:	694b      	ldreq	r3, [r1, #20]
 8009fa0:	600f      	str	r7, [r1, #0]
 8009fa2:	bf18      	it	ne
 8009fa4:	2300      	movne	r3, #0
 8009fa6:	eba6 0807 	sub.w	r8, r6, r7
 8009faa:	608b      	str	r3, [r1, #8]
 8009fac:	f1b8 0f00 	cmp.w	r8, #0
 8009fb0:	dde9      	ble.n	8009f86 <__sflush_r+0xae>
 8009fb2:	6a21      	ldr	r1, [r4, #32]
 8009fb4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009fb6:	4643      	mov	r3, r8
 8009fb8:	463a      	mov	r2, r7
 8009fba:	4628      	mov	r0, r5
 8009fbc:	47b0      	blx	r6
 8009fbe:	2800      	cmp	r0, #0
 8009fc0:	dc08      	bgt.n	8009fd4 <__sflush_r+0xfc>
 8009fc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009fca:	81a3      	strh	r3, [r4, #12]
 8009fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8009fd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fd4:	4407      	add	r7, r0
 8009fd6:	eba8 0800 	sub.w	r8, r8, r0
 8009fda:	e7e7      	b.n	8009fac <__sflush_r+0xd4>
 8009fdc:	20400001 	.word	0x20400001

08009fe0 <_fflush_r>:
 8009fe0:	b538      	push	{r3, r4, r5, lr}
 8009fe2:	690b      	ldr	r3, [r1, #16]
 8009fe4:	4605      	mov	r5, r0
 8009fe6:	460c      	mov	r4, r1
 8009fe8:	b913      	cbnz	r3, 8009ff0 <_fflush_r+0x10>
 8009fea:	2500      	movs	r5, #0
 8009fec:	4628      	mov	r0, r5
 8009fee:	bd38      	pop	{r3, r4, r5, pc}
 8009ff0:	b118      	cbz	r0, 8009ffa <_fflush_r+0x1a>
 8009ff2:	6a03      	ldr	r3, [r0, #32]
 8009ff4:	b90b      	cbnz	r3, 8009ffa <_fflush_r+0x1a>
 8009ff6:	f7fe f81f 	bl	8008038 <__sinit>
 8009ffa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d0f3      	beq.n	8009fea <_fflush_r+0xa>
 800a002:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a004:	07d0      	lsls	r0, r2, #31
 800a006:	d404      	bmi.n	800a012 <_fflush_r+0x32>
 800a008:	0599      	lsls	r1, r3, #22
 800a00a:	d402      	bmi.n	800a012 <_fflush_r+0x32>
 800a00c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a00e:	f7fe f9f2 	bl	80083f6 <__retarget_lock_acquire_recursive>
 800a012:	4628      	mov	r0, r5
 800a014:	4621      	mov	r1, r4
 800a016:	f7ff ff5f 	bl	8009ed8 <__sflush_r>
 800a01a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a01c:	07da      	lsls	r2, r3, #31
 800a01e:	4605      	mov	r5, r0
 800a020:	d4e4      	bmi.n	8009fec <_fflush_r+0xc>
 800a022:	89a3      	ldrh	r3, [r4, #12]
 800a024:	059b      	lsls	r3, r3, #22
 800a026:	d4e1      	bmi.n	8009fec <_fflush_r+0xc>
 800a028:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a02a:	f7fe f9e5 	bl	80083f8 <__retarget_lock_release_recursive>
 800a02e:	e7dd      	b.n	8009fec <_fflush_r+0xc>

0800a030 <__swhatbuf_r>:
 800a030:	b570      	push	{r4, r5, r6, lr}
 800a032:	460c      	mov	r4, r1
 800a034:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a038:	2900      	cmp	r1, #0
 800a03a:	b096      	sub	sp, #88	@ 0x58
 800a03c:	4615      	mov	r5, r2
 800a03e:	461e      	mov	r6, r3
 800a040:	da0d      	bge.n	800a05e <__swhatbuf_r+0x2e>
 800a042:	89a3      	ldrh	r3, [r4, #12]
 800a044:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a048:	f04f 0100 	mov.w	r1, #0
 800a04c:	bf14      	ite	ne
 800a04e:	2340      	movne	r3, #64	@ 0x40
 800a050:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a054:	2000      	movs	r0, #0
 800a056:	6031      	str	r1, [r6, #0]
 800a058:	602b      	str	r3, [r5, #0]
 800a05a:	b016      	add	sp, #88	@ 0x58
 800a05c:	bd70      	pop	{r4, r5, r6, pc}
 800a05e:	466a      	mov	r2, sp
 800a060:	f000 f8f6 	bl	800a250 <_fstat_r>
 800a064:	2800      	cmp	r0, #0
 800a066:	dbec      	blt.n	800a042 <__swhatbuf_r+0x12>
 800a068:	9901      	ldr	r1, [sp, #4]
 800a06a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a06e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a072:	4259      	negs	r1, r3
 800a074:	4159      	adcs	r1, r3
 800a076:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a07a:	e7eb      	b.n	800a054 <__swhatbuf_r+0x24>

0800a07c <__smakebuf_r>:
 800a07c:	898b      	ldrh	r3, [r1, #12]
 800a07e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a080:	079d      	lsls	r5, r3, #30
 800a082:	4606      	mov	r6, r0
 800a084:	460c      	mov	r4, r1
 800a086:	d507      	bpl.n	800a098 <__smakebuf_r+0x1c>
 800a088:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a08c:	6023      	str	r3, [r4, #0]
 800a08e:	6123      	str	r3, [r4, #16]
 800a090:	2301      	movs	r3, #1
 800a092:	6163      	str	r3, [r4, #20]
 800a094:	b003      	add	sp, #12
 800a096:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a098:	ab01      	add	r3, sp, #4
 800a09a:	466a      	mov	r2, sp
 800a09c:	f7ff ffc8 	bl	800a030 <__swhatbuf_r>
 800a0a0:	9f00      	ldr	r7, [sp, #0]
 800a0a2:	4605      	mov	r5, r0
 800a0a4:	4639      	mov	r1, r7
 800a0a6:	4630      	mov	r0, r6
 800a0a8:	f7ff f876 	bl	8009198 <_malloc_r>
 800a0ac:	b948      	cbnz	r0, 800a0c2 <__smakebuf_r+0x46>
 800a0ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0b2:	059a      	lsls	r2, r3, #22
 800a0b4:	d4ee      	bmi.n	800a094 <__smakebuf_r+0x18>
 800a0b6:	f023 0303 	bic.w	r3, r3, #3
 800a0ba:	f043 0302 	orr.w	r3, r3, #2
 800a0be:	81a3      	strh	r3, [r4, #12]
 800a0c0:	e7e2      	b.n	800a088 <__smakebuf_r+0xc>
 800a0c2:	89a3      	ldrh	r3, [r4, #12]
 800a0c4:	6020      	str	r0, [r4, #0]
 800a0c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0ca:	81a3      	strh	r3, [r4, #12]
 800a0cc:	9b01      	ldr	r3, [sp, #4]
 800a0ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a0d2:	b15b      	cbz	r3, 800a0ec <__smakebuf_r+0x70>
 800a0d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a0d8:	4630      	mov	r0, r6
 800a0da:	f000 f8cb 	bl	800a274 <_isatty_r>
 800a0de:	b128      	cbz	r0, 800a0ec <__smakebuf_r+0x70>
 800a0e0:	89a3      	ldrh	r3, [r4, #12]
 800a0e2:	f023 0303 	bic.w	r3, r3, #3
 800a0e6:	f043 0301 	orr.w	r3, r3, #1
 800a0ea:	81a3      	strh	r3, [r4, #12]
 800a0ec:	89a3      	ldrh	r3, [r4, #12]
 800a0ee:	431d      	orrs	r5, r3
 800a0f0:	81a5      	strh	r5, [r4, #12]
 800a0f2:	e7cf      	b.n	800a094 <__smakebuf_r+0x18>

0800a0f4 <__swbuf_r>:
 800a0f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0f6:	460e      	mov	r6, r1
 800a0f8:	4614      	mov	r4, r2
 800a0fa:	4605      	mov	r5, r0
 800a0fc:	b118      	cbz	r0, 800a106 <__swbuf_r+0x12>
 800a0fe:	6a03      	ldr	r3, [r0, #32]
 800a100:	b90b      	cbnz	r3, 800a106 <__swbuf_r+0x12>
 800a102:	f7fd ff99 	bl	8008038 <__sinit>
 800a106:	69a3      	ldr	r3, [r4, #24]
 800a108:	60a3      	str	r3, [r4, #8]
 800a10a:	89a3      	ldrh	r3, [r4, #12]
 800a10c:	071a      	lsls	r2, r3, #28
 800a10e:	d501      	bpl.n	800a114 <__swbuf_r+0x20>
 800a110:	6923      	ldr	r3, [r4, #16]
 800a112:	b943      	cbnz	r3, 800a126 <__swbuf_r+0x32>
 800a114:	4621      	mov	r1, r4
 800a116:	4628      	mov	r0, r5
 800a118:	f000 f82a 	bl	800a170 <__swsetup_r>
 800a11c:	b118      	cbz	r0, 800a126 <__swbuf_r+0x32>
 800a11e:	f04f 37ff 	mov.w	r7, #4294967295
 800a122:	4638      	mov	r0, r7
 800a124:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a126:	6823      	ldr	r3, [r4, #0]
 800a128:	6922      	ldr	r2, [r4, #16]
 800a12a:	1a98      	subs	r0, r3, r2
 800a12c:	6963      	ldr	r3, [r4, #20]
 800a12e:	b2f6      	uxtb	r6, r6
 800a130:	4283      	cmp	r3, r0
 800a132:	4637      	mov	r7, r6
 800a134:	dc05      	bgt.n	800a142 <__swbuf_r+0x4e>
 800a136:	4621      	mov	r1, r4
 800a138:	4628      	mov	r0, r5
 800a13a:	f7ff ff51 	bl	8009fe0 <_fflush_r>
 800a13e:	2800      	cmp	r0, #0
 800a140:	d1ed      	bne.n	800a11e <__swbuf_r+0x2a>
 800a142:	68a3      	ldr	r3, [r4, #8]
 800a144:	3b01      	subs	r3, #1
 800a146:	60a3      	str	r3, [r4, #8]
 800a148:	6823      	ldr	r3, [r4, #0]
 800a14a:	1c5a      	adds	r2, r3, #1
 800a14c:	6022      	str	r2, [r4, #0]
 800a14e:	701e      	strb	r6, [r3, #0]
 800a150:	6962      	ldr	r2, [r4, #20]
 800a152:	1c43      	adds	r3, r0, #1
 800a154:	429a      	cmp	r2, r3
 800a156:	d004      	beq.n	800a162 <__swbuf_r+0x6e>
 800a158:	89a3      	ldrh	r3, [r4, #12]
 800a15a:	07db      	lsls	r3, r3, #31
 800a15c:	d5e1      	bpl.n	800a122 <__swbuf_r+0x2e>
 800a15e:	2e0a      	cmp	r6, #10
 800a160:	d1df      	bne.n	800a122 <__swbuf_r+0x2e>
 800a162:	4621      	mov	r1, r4
 800a164:	4628      	mov	r0, r5
 800a166:	f7ff ff3b 	bl	8009fe0 <_fflush_r>
 800a16a:	2800      	cmp	r0, #0
 800a16c:	d0d9      	beq.n	800a122 <__swbuf_r+0x2e>
 800a16e:	e7d6      	b.n	800a11e <__swbuf_r+0x2a>

0800a170 <__swsetup_r>:
 800a170:	b538      	push	{r3, r4, r5, lr}
 800a172:	4b29      	ldr	r3, [pc, #164]	@ (800a218 <__swsetup_r+0xa8>)
 800a174:	4605      	mov	r5, r0
 800a176:	6818      	ldr	r0, [r3, #0]
 800a178:	460c      	mov	r4, r1
 800a17a:	b118      	cbz	r0, 800a184 <__swsetup_r+0x14>
 800a17c:	6a03      	ldr	r3, [r0, #32]
 800a17e:	b90b      	cbnz	r3, 800a184 <__swsetup_r+0x14>
 800a180:	f7fd ff5a 	bl	8008038 <__sinit>
 800a184:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a188:	0719      	lsls	r1, r3, #28
 800a18a:	d422      	bmi.n	800a1d2 <__swsetup_r+0x62>
 800a18c:	06da      	lsls	r2, r3, #27
 800a18e:	d407      	bmi.n	800a1a0 <__swsetup_r+0x30>
 800a190:	2209      	movs	r2, #9
 800a192:	602a      	str	r2, [r5, #0]
 800a194:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a198:	81a3      	strh	r3, [r4, #12]
 800a19a:	f04f 30ff 	mov.w	r0, #4294967295
 800a19e:	e033      	b.n	800a208 <__swsetup_r+0x98>
 800a1a0:	0758      	lsls	r0, r3, #29
 800a1a2:	d512      	bpl.n	800a1ca <__swsetup_r+0x5a>
 800a1a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a1a6:	b141      	cbz	r1, 800a1ba <__swsetup_r+0x4a>
 800a1a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a1ac:	4299      	cmp	r1, r3
 800a1ae:	d002      	beq.n	800a1b6 <__swsetup_r+0x46>
 800a1b0:	4628      	mov	r0, r5
 800a1b2:	f7fe ff7d 	bl	80090b0 <_free_r>
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	6363      	str	r3, [r4, #52]	@ 0x34
 800a1ba:	89a3      	ldrh	r3, [r4, #12]
 800a1bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a1c0:	81a3      	strh	r3, [r4, #12]
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	6063      	str	r3, [r4, #4]
 800a1c6:	6923      	ldr	r3, [r4, #16]
 800a1c8:	6023      	str	r3, [r4, #0]
 800a1ca:	89a3      	ldrh	r3, [r4, #12]
 800a1cc:	f043 0308 	orr.w	r3, r3, #8
 800a1d0:	81a3      	strh	r3, [r4, #12]
 800a1d2:	6923      	ldr	r3, [r4, #16]
 800a1d4:	b94b      	cbnz	r3, 800a1ea <__swsetup_r+0x7a>
 800a1d6:	89a3      	ldrh	r3, [r4, #12]
 800a1d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a1dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a1e0:	d003      	beq.n	800a1ea <__swsetup_r+0x7a>
 800a1e2:	4621      	mov	r1, r4
 800a1e4:	4628      	mov	r0, r5
 800a1e6:	f7ff ff49 	bl	800a07c <__smakebuf_r>
 800a1ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1ee:	f013 0201 	ands.w	r2, r3, #1
 800a1f2:	d00a      	beq.n	800a20a <__swsetup_r+0x9a>
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	60a2      	str	r2, [r4, #8]
 800a1f8:	6962      	ldr	r2, [r4, #20]
 800a1fa:	4252      	negs	r2, r2
 800a1fc:	61a2      	str	r2, [r4, #24]
 800a1fe:	6922      	ldr	r2, [r4, #16]
 800a200:	b942      	cbnz	r2, 800a214 <__swsetup_r+0xa4>
 800a202:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a206:	d1c5      	bne.n	800a194 <__swsetup_r+0x24>
 800a208:	bd38      	pop	{r3, r4, r5, pc}
 800a20a:	0799      	lsls	r1, r3, #30
 800a20c:	bf58      	it	pl
 800a20e:	6962      	ldrpl	r2, [r4, #20]
 800a210:	60a2      	str	r2, [r4, #8]
 800a212:	e7f4      	b.n	800a1fe <__swsetup_r+0x8e>
 800a214:	2000      	movs	r0, #0
 800a216:	e7f7      	b.n	800a208 <__swsetup_r+0x98>
 800a218:	20000058 	.word	0x20000058

0800a21c <memmove>:
 800a21c:	4288      	cmp	r0, r1
 800a21e:	b510      	push	{r4, lr}
 800a220:	eb01 0402 	add.w	r4, r1, r2
 800a224:	d902      	bls.n	800a22c <memmove+0x10>
 800a226:	4284      	cmp	r4, r0
 800a228:	4623      	mov	r3, r4
 800a22a:	d807      	bhi.n	800a23c <memmove+0x20>
 800a22c:	1e43      	subs	r3, r0, #1
 800a22e:	42a1      	cmp	r1, r4
 800a230:	d008      	beq.n	800a244 <memmove+0x28>
 800a232:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a236:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a23a:	e7f8      	b.n	800a22e <memmove+0x12>
 800a23c:	4402      	add	r2, r0
 800a23e:	4601      	mov	r1, r0
 800a240:	428a      	cmp	r2, r1
 800a242:	d100      	bne.n	800a246 <memmove+0x2a>
 800a244:	bd10      	pop	{r4, pc}
 800a246:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a24a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a24e:	e7f7      	b.n	800a240 <memmove+0x24>

0800a250 <_fstat_r>:
 800a250:	b538      	push	{r3, r4, r5, lr}
 800a252:	4d07      	ldr	r5, [pc, #28]	@ (800a270 <_fstat_r+0x20>)
 800a254:	2300      	movs	r3, #0
 800a256:	4604      	mov	r4, r0
 800a258:	4608      	mov	r0, r1
 800a25a:	4611      	mov	r1, r2
 800a25c:	602b      	str	r3, [r5, #0]
 800a25e:	f7f8 f9b3 	bl	80025c8 <_fstat>
 800a262:	1c43      	adds	r3, r0, #1
 800a264:	d102      	bne.n	800a26c <_fstat_r+0x1c>
 800a266:	682b      	ldr	r3, [r5, #0]
 800a268:	b103      	cbz	r3, 800a26c <_fstat_r+0x1c>
 800a26a:	6023      	str	r3, [r4, #0]
 800a26c:	bd38      	pop	{r3, r4, r5, pc}
 800a26e:	bf00      	nop
 800a270:	20000540 	.word	0x20000540

0800a274 <_isatty_r>:
 800a274:	b538      	push	{r3, r4, r5, lr}
 800a276:	4d06      	ldr	r5, [pc, #24]	@ (800a290 <_isatty_r+0x1c>)
 800a278:	2300      	movs	r3, #0
 800a27a:	4604      	mov	r4, r0
 800a27c:	4608      	mov	r0, r1
 800a27e:	602b      	str	r3, [r5, #0]
 800a280:	f7f8 f9b2 	bl	80025e8 <_isatty>
 800a284:	1c43      	adds	r3, r0, #1
 800a286:	d102      	bne.n	800a28e <_isatty_r+0x1a>
 800a288:	682b      	ldr	r3, [r5, #0]
 800a28a:	b103      	cbz	r3, 800a28e <_isatty_r+0x1a>
 800a28c:	6023      	str	r3, [r4, #0]
 800a28e:	bd38      	pop	{r3, r4, r5, pc}
 800a290:	20000540 	.word	0x20000540

0800a294 <_sbrk_r>:
 800a294:	b538      	push	{r3, r4, r5, lr}
 800a296:	4d06      	ldr	r5, [pc, #24]	@ (800a2b0 <_sbrk_r+0x1c>)
 800a298:	2300      	movs	r3, #0
 800a29a:	4604      	mov	r4, r0
 800a29c:	4608      	mov	r0, r1
 800a29e:	602b      	str	r3, [r5, #0]
 800a2a0:	f7f8 f9ba 	bl	8002618 <_sbrk>
 800a2a4:	1c43      	adds	r3, r0, #1
 800a2a6:	d102      	bne.n	800a2ae <_sbrk_r+0x1a>
 800a2a8:	682b      	ldr	r3, [r5, #0]
 800a2aa:	b103      	cbz	r3, 800a2ae <_sbrk_r+0x1a>
 800a2ac:	6023      	str	r3, [r4, #0]
 800a2ae:	bd38      	pop	{r3, r4, r5, pc}
 800a2b0:	20000540 	.word	0x20000540

0800a2b4 <memcpy>:
 800a2b4:	440a      	add	r2, r1
 800a2b6:	4291      	cmp	r1, r2
 800a2b8:	f100 33ff 	add.w	r3, r0, #4294967295
 800a2bc:	d100      	bne.n	800a2c0 <memcpy+0xc>
 800a2be:	4770      	bx	lr
 800a2c0:	b510      	push	{r4, lr}
 800a2c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a2c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a2ca:	4291      	cmp	r1, r2
 800a2cc:	d1f9      	bne.n	800a2c2 <memcpy+0xe>
 800a2ce:	bd10      	pop	{r4, pc}

0800a2d0 <__assert_func>:
 800a2d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a2d2:	4614      	mov	r4, r2
 800a2d4:	461a      	mov	r2, r3
 800a2d6:	4b09      	ldr	r3, [pc, #36]	@ (800a2fc <__assert_func+0x2c>)
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	4605      	mov	r5, r0
 800a2dc:	68d8      	ldr	r0, [r3, #12]
 800a2de:	b14c      	cbz	r4, 800a2f4 <__assert_func+0x24>
 800a2e0:	4b07      	ldr	r3, [pc, #28]	@ (800a300 <__assert_func+0x30>)
 800a2e2:	9100      	str	r1, [sp, #0]
 800a2e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a2e8:	4906      	ldr	r1, [pc, #24]	@ (800a304 <__assert_func+0x34>)
 800a2ea:	462b      	mov	r3, r5
 800a2ec:	f000 f870 	bl	800a3d0 <fiprintf>
 800a2f0:	f000 f880 	bl	800a3f4 <abort>
 800a2f4:	4b04      	ldr	r3, [pc, #16]	@ (800a308 <__assert_func+0x38>)
 800a2f6:	461c      	mov	r4, r3
 800a2f8:	e7f3      	b.n	800a2e2 <__assert_func+0x12>
 800a2fa:	bf00      	nop
 800a2fc:	20000058 	.word	0x20000058
 800a300:	0800a74e 	.word	0x0800a74e
 800a304:	0800a75b 	.word	0x0800a75b
 800a308:	0800a789 	.word	0x0800a789

0800a30c <_calloc_r>:
 800a30c:	b570      	push	{r4, r5, r6, lr}
 800a30e:	fba1 5402 	umull	r5, r4, r1, r2
 800a312:	b934      	cbnz	r4, 800a322 <_calloc_r+0x16>
 800a314:	4629      	mov	r1, r5
 800a316:	f7fe ff3f 	bl	8009198 <_malloc_r>
 800a31a:	4606      	mov	r6, r0
 800a31c:	b928      	cbnz	r0, 800a32a <_calloc_r+0x1e>
 800a31e:	4630      	mov	r0, r6
 800a320:	bd70      	pop	{r4, r5, r6, pc}
 800a322:	220c      	movs	r2, #12
 800a324:	6002      	str	r2, [r0, #0]
 800a326:	2600      	movs	r6, #0
 800a328:	e7f9      	b.n	800a31e <_calloc_r+0x12>
 800a32a:	462a      	mov	r2, r5
 800a32c:	4621      	mov	r1, r4
 800a32e:	f7fd ffe4 	bl	80082fa <memset>
 800a332:	e7f4      	b.n	800a31e <_calloc_r+0x12>

0800a334 <__ascii_mbtowc>:
 800a334:	b082      	sub	sp, #8
 800a336:	b901      	cbnz	r1, 800a33a <__ascii_mbtowc+0x6>
 800a338:	a901      	add	r1, sp, #4
 800a33a:	b142      	cbz	r2, 800a34e <__ascii_mbtowc+0x1a>
 800a33c:	b14b      	cbz	r3, 800a352 <__ascii_mbtowc+0x1e>
 800a33e:	7813      	ldrb	r3, [r2, #0]
 800a340:	600b      	str	r3, [r1, #0]
 800a342:	7812      	ldrb	r2, [r2, #0]
 800a344:	1e10      	subs	r0, r2, #0
 800a346:	bf18      	it	ne
 800a348:	2001      	movne	r0, #1
 800a34a:	b002      	add	sp, #8
 800a34c:	4770      	bx	lr
 800a34e:	4610      	mov	r0, r2
 800a350:	e7fb      	b.n	800a34a <__ascii_mbtowc+0x16>
 800a352:	f06f 0001 	mvn.w	r0, #1
 800a356:	e7f8      	b.n	800a34a <__ascii_mbtowc+0x16>

0800a358 <_realloc_r>:
 800a358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a35c:	4607      	mov	r7, r0
 800a35e:	4614      	mov	r4, r2
 800a360:	460d      	mov	r5, r1
 800a362:	b921      	cbnz	r1, 800a36e <_realloc_r+0x16>
 800a364:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a368:	4611      	mov	r1, r2
 800a36a:	f7fe bf15 	b.w	8009198 <_malloc_r>
 800a36e:	b92a      	cbnz	r2, 800a37c <_realloc_r+0x24>
 800a370:	f7fe fe9e 	bl	80090b0 <_free_r>
 800a374:	4625      	mov	r5, r4
 800a376:	4628      	mov	r0, r5
 800a378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a37c:	f000 f841 	bl	800a402 <_malloc_usable_size_r>
 800a380:	4284      	cmp	r4, r0
 800a382:	4606      	mov	r6, r0
 800a384:	d802      	bhi.n	800a38c <_realloc_r+0x34>
 800a386:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a38a:	d8f4      	bhi.n	800a376 <_realloc_r+0x1e>
 800a38c:	4621      	mov	r1, r4
 800a38e:	4638      	mov	r0, r7
 800a390:	f7fe ff02 	bl	8009198 <_malloc_r>
 800a394:	4680      	mov	r8, r0
 800a396:	b908      	cbnz	r0, 800a39c <_realloc_r+0x44>
 800a398:	4645      	mov	r5, r8
 800a39a:	e7ec      	b.n	800a376 <_realloc_r+0x1e>
 800a39c:	42b4      	cmp	r4, r6
 800a39e:	4622      	mov	r2, r4
 800a3a0:	4629      	mov	r1, r5
 800a3a2:	bf28      	it	cs
 800a3a4:	4632      	movcs	r2, r6
 800a3a6:	f7ff ff85 	bl	800a2b4 <memcpy>
 800a3aa:	4629      	mov	r1, r5
 800a3ac:	4638      	mov	r0, r7
 800a3ae:	f7fe fe7f 	bl	80090b0 <_free_r>
 800a3b2:	e7f1      	b.n	800a398 <_realloc_r+0x40>

0800a3b4 <__ascii_wctomb>:
 800a3b4:	4603      	mov	r3, r0
 800a3b6:	4608      	mov	r0, r1
 800a3b8:	b141      	cbz	r1, 800a3cc <__ascii_wctomb+0x18>
 800a3ba:	2aff      	cmp	r2, #255	@ 0xff
 800a3bc:	d904      	bls.n	800a3c8 <__ascii_wctomb+0x14>
 800a3be:	228a      	movs	r2, #138	@ 0x8a
 800a3c0:	601a      	str	r2, [r3, #0]
 800a3c2:	f04f 30ff 	mov.w	r0, #4294967295
 800a3c6:	4770      	bx	lr
 800a3c8:	700a      	strb	r2, [r1, #0]
 800a3ca:	2001      	movs	r0, #1
 800a3cc:	4770      	bx	lr
	...

0800a3d0 <fiprintf>:
 800a3d0:	b40e      	push	{r1, r2, r3}
 800a3d2:	b503      	push	{r0, r1, lr}
 800a3d4:	4601      	mov	r1, r0
 800a3d6:	ab03      	add	r3, sp, #12
 800a3d8:	4805      	ldr	r0, [pc, #20]	@ (800a3f0 <fiprintf+0x20>)
 800a3da:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3de:	6800      	ldr	r0, [r0, #0]
 800a3e0:	9301      	str	r3, [sp, #4]
 800a3e2:	f7ff fc61 	bl	8009ca8 <_vfiprintf_r>
 800a3e6:	b002      	add	sp, #8
 800a3e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a3ec:	b003      	add	sp, #12
 800a3ee:	4770      	bx	lr
 800a3f0:	20000058 	.word	0x20000058

0800a3f4 <abort>:
 800a3f4:	b508      	push	{r3, lr}
 800a3f6:	2006      	movs	r0, #6
 800a3f8:	f000 f834 	bl	800a464 <raise>
 800a3fc:	2001      	movs	r0, #1
 800a3fe:	f7f8 f8af 	bl	8002560 <_exit>

0800a402 <_malloc_usable_size_r>:
 800a402:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a406:	1f18      	subs	r0, r3, #4
 800a408:	2b00      	cmp	r3, #0
 800a40a:	bfbc      	itt	lt
 800a40c:	580b      	ldrlt	r3, [r1, r0]
 800a40e:	18c0      	addlt	r0, r0, r3
 800a410:	4770      	bx	lr

0800a412 <_raise_r>:
 800a412:	291f      	cmp	r1, #31
 800a414:	b538      	push	{r3, r4, r5, lr}
 800a416:	4605      	mov	r5, r0
 800a418:	460c      	mov	r4, r1
 800a41a:	d904      	bls.n	800a426 <_raise_r+0x14>
 800a41c:	2316      	movs	r3, #22
 800a41e:	6003      	str	r3, [r0, #0]
 800a420:	f04f 30ff 	mov.w	r0, #4294967295
 800a424:	bd38      	pop	{r3, r4, r5, pc}
 800a426:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a428:	b112      	cbz	r2, 800a430 <_raise_r+0x1e>
 800a42a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a42e:	b94b      	cbnz	r3, 800a444 <_raise_r+0x32>
 800a430:	4628      	mov	r0, r5
 800a432:	f000 f831 	bl	800a498 <_getpid_r>
 800a436:	4622      	mov	r2, r4
 800a438:	4601      	mov	r1, r0
 800a43a:	4628      	mov	r0, r5
 800a43c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a440:	f000 b818 	b.w	800a474 <_kill_r>
 800a444:	2b01      	cmp	r3, #1
 800a446:	d00a      	beq.n	800a45e <_raise_r+0x4c>
 800a448:	1c59      	adds	r1, r3, #1
 800a44a:	d103      	bne.n	800a454 <_raise_r+0x42>
 800a44c:	2316      	movs	r3, #22
 800a44e:	6003      	str	r3, [r0, #0]
 800a450:	2001      	movs	r0, #1
 800a452:	e7e7      	b.n	800a424 <_raise_r+0x12>
 800a454:	2100      	movs	r1, #0
 800a456:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a45a:	4620      	mov	r0, r4
 800a45c:	4798      	blx	r3
 800a45e:	2000      	movs	r0, #0
 800a460:	e7e0      	b.n	800a424 <_raise_r+0x12>
	...

0800a464 <raise>:
 800a464:	4b02      	ldr	r3, [pc, #8]	@ (800a470 <raise+0xc>)
 800a466:	4601      	mov	r1, r0
 800a468:	6818      	ldr	r0, [r3, #0]
 800a46a:	f7ff bfd2 	b.w	800a412 <_raise_r>
 800a46e:	bf00      	nop
 800a470:	20000058 	.word	0x20000058

0800a474 <_kill_r>:
 800a474:	b538      	push	{r3, r4, r5, lr}
 800a476:	4d07      	ldr	r5, [pc, #28]	@ (800a494 <_kill_r+0x20>)
 800a478:	2300      	movs	r3, #0
 800a47a:	4604      	mov	r4, r0
 800a47c:	4608      	mov	r0, r1
 800a47e:	4611      	mov	r1, r2
 800a480:	602b      	str	r3, [r5, #0]
 800a482:	f7f8 f85d 	bl	8002540 <_kill>
 800a486:	1c43      	adds	r3, r0, #1
 800a488:	d102      	bne.n	800a490 <_kill_r+0x1c>
 800a48a:	682b      	ldr	r3, [r5, #0]
 800a48c:	b103      	cbz	r3, 800a490 <_kill_r+0x1c>
 800a48e:	6023      	str	r3, [r4, #0]
 800a490:	bd38      	pop	{r3, r4, r5, pc}
 800a492:	bf00      	nop
 800a494:	20000540 	.word	0x20000540

0800a498 <_getpid_r>:
 800a498:	f7f8 b84a 	b.w	8002530 <_getpid>

0800a49c <_init>:
 800a49c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a49e:	bf00      	nop
 800a4a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4a2:	bc08      	pop	{r3}
 800a4a4:	469e      	mov	lr, r3
 800a4a6:	4770      	bx	lr

0800a4a8 <_fini>:
 800a4a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4aa:	bf00      	nop
 800a4ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4ae:	bc08      	pop	{r3}
 800a4b0:	469e      	mov	lr, r3
 800a4b2:	4770      	bx	lr
