// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/16/2019 17:43:03"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MyComputer (
	SW,
	KEY,
	CLOCK_50,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	[9:0] SW;
input 	[3:0] KEY;
input 	CLOCK_50;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \cpu|Mult1~23 ;
wire \cpu|Mult1~24 ;
wire \cpu|Mult1~25 ;
wire \cpu|Mult1~26 ;
wire \cpu|Mult1~27 ;
wire \cpu|Mult1~28 ;
wire \cpu|Mult1~29 ;
wire \cpu|Mult1~30 ;
wire \cpu|Mult1~31 ;
wire \cpu|Mult1~32 ;
wire \cpu|Mult1~33 ;
wire \cpu|Mult1~34 ;
wire \cpu|Mult1~35 ;
wire \cpu|Mult1~36 ;
wire \cpu|Mult1~37 ;
wire \cpu|Mult1~38 ;
wire \cpu|Mult1~39 ;
wire \cpu|Mult1~40 ;
wire \cpu|Mult1~41 ;
wire \cpu|Mult1~42 ;
wire \cpu|Mult1~43 ;
wire \cpu|Mult1~44 ;
wire \cpu|Mult1~45 ;
wire \cpu|Mult1~46 ;
wire \cpu|Mult1~47 ;
wire \cpu|Mult1~48 ;
wire \cpu|Mult1~49 ;
wire \cpu|Mult1~50 ;
wire \cpu|Mult1~51 ;
wire \cpu|Mult1~52 ;
wire \cpu|Mult1~53 ;
wire \cpu|Mult1~54 ;
wire \cpu|Mult1~55 ;
wire \cpu|Mult1~56 ;
wire \cpu|Mult1~57 ;
wire \cpu|Mult1~58 ;
wire \cpu|Mult1~59 ;
wire \cpu|Mult1~60 ;
wire \cpu|Mult1~61 ;
wire \cpu|Mult1~62 ;
wire \cpu|Mult1~63 ;
wire \cpu|Mult1~64 ;
wire \cpu|Mult1~65 ;
wire \cpu|Mult1~66 ;
wire \cpu|Mult1~67 ;
wire \cpu|Mult1~68 ;
wire \cpu|Mult1~69 ;
wire \cpu|Mult1~70 ;
wire \cpu|Mult1~71 ;
wire \cpu|Mult0~16 ;
wire \cpu|Mult0~17 ;
wire \cpu|Mult0~18 ;
wire \cpu|Mult0~19 ;
wire \cpu|Mult0~20 ;
wire \cpu|Mult0~21 ;
wire \cpu|Mult0~22 ;
wire \cpu|Mult0~23 ;
wire \cpu|Mult0~24 ;
wire \cpu|Mult0~25 ;
wire \cpu|Mult0~26 ;
wire \cpu|Mult0~27 ;
wire \cpu|Mult0~28 ;
wire \cpu|Mult0~29 ;
wire \cpu|Mult0~30 ;
wire \cpu|Mult0~31 ;
wire \cpu|Mult0~32 ;
wire \cpu|Mult0~33 ;
wire \cpu|Mult0~34 ;
wire \cpu|Mult0~35 ;
wire \cpu|Mult0~36 ;
wire \cpu|Mult0~37 ;
wire \cpu|Mult0~38 ;
wire \cpu|Mult0~39 ;
wire \cpu|Mult0~40 ;
wire \cpu|Mult0~41 ;
wire \cpu|Mult0~42 ;
wire \cpu|Mult0~43 ;
wire \cpu|Mult0~44 ;
wire \cpu|Mult0~45 ;
wire \cpu|Mult0~46 ;
wire \cpu|Mult0~47 ;
wire \cpu|Mult0~48 ;
wire \cpu|Mult0~49 ;
wire \cpu|Mult0~50 ;
wire \cpu|Mult0~51 ;
wire \cpu|Mult0~52 ;
wire \cpu|Mult0~53 ;
wire \cpu|Mult0~54 ;
wire \cpu|Mult0~55 ;
wire \cpu|Mult0~56 ;
wire \cpu|Mult0~57 ;
wire \cpu|Mult0~58 ;
wire \cpu|Mult0~59 ;
wire \cpu|Mult0~60 ;
wire \cpu|Mult0~61 ;
wire \cpu|Mult0~62 ;
wire \cpu|Mult0~63 ;
wire \cpu|Mult0~64 ;
wire \cpu|Mult0~65 ;
wire \cpu|Mult0~66 ;
wire \cpu|Mult0~67 ;
wire \cpu|Mult0~68 ;
wire \cpu|Mult0~69 ;
wire \cpu|Mult0~70 ;
wire \cpu|Mult0~71 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \SW[9]~input_o ;
wire \db|sync|ff1~q ;
wire \db|sync|in_sync~q ;
wire \db|nextcount~5_combout ;
wire \db|Add0~81_sumout ;
wire \db|nextcount[0]~20_combout ;
wire \db|Add0~82 ;
wire \db|Add0~77_sumout ;
wire \db|nextcount[1]~19_combout ;
wire \db|Add0~78 ;
wire \db|Add0~73_sumout ;
wire \db|nextcount[2]~18_combout ;
wire \db|Add0~74 ;
wire \db|Add0~69_sumout ;
wire \db|nextcount[3]~17_combout ;
wire \db|Add0~70 ;
wire \db|Add0~65_sumout ;
wire \db|nextcount[4]~16_combout ;
wire \db|Add0~66 ;
wire \db|Add0~53_sumout ;
wire \db|nextcount~14_combout ;
wire \db|Add0~54 ;
wire \db|Add0~57_sumout ;
wire \db|nextcount~15_combout ;
wire \db|Add0~58 ;
wire \db|Add0~49_sumout ;
wire \db|nextcount~1_combout ;
wire \db|Add0~50 ;
wire \db|Add0~45_sumout ;
wire \db|nextcount~0_combout ;
wire \db|Add0~46 ;
wire \db|Add0~41_sumout ;
wire \db|nextcount~13_combout ;
wire \db|Add0~42 ;
wire \db|Add0~29_sumout ;
wire \db|nextcount~10_combout ;
wire \db|Add0~30 ;
wire \db|Add0~33_sumout ;
wire \db|nextcount~11_combout ;
wire \db|Add0~34 ;
wire \db|Add0~37_sumout ;
wire \db|nextcount~12_combout ;
wire \db|Add0~38 ;
wire \db|Add0~17_sumout ;
wire \db|nextcount~7_combout ;
wire \db|Add0~18 ;
wire \db|Add0~21_sumout ;
wire \db|nextcount~8_combout ;
wire \db|Add0~22 ;
wire \db|Add0~25_sumout ;
wire \db|nextcount~9_combout ;
wire \db|Add0~26 ;
wire \db|Add0~13_sumout ;
wire \db|nextcount~6_combout ;
wire \db|Add0~14 ;
wire \db|Add0~5_sumout ;
wire \db|nextcount~4_combout ;
wire \db|Add0~6 ;
wire \db|Add0~9_sumout ;
wire \db|nextcount~3_combout ;
wire \db|Add0~10 ;
wire \db|Add0~1_sumout ;
wire \db|Add0~2 ;
wire \db|Add0~61_sumout ;
wire \db|nextcount~2_combout ;
wire \db|LessThan0~0_combout ;
wire \db|LessThan0~1_combout ;
wire \db|LessThan0~2_combout ;
wire \db|LessThan0~3_combout ;
wire \db|out~0_combout ;
wire \db|out~q ;
wire \cpu|sync_r|ff1~q ;
wire \cpu|sync_r|in_sync~q ;
wire \cpu|Add0~37_sumout ;
wire \cpu|Add0~38 ;
wire \cpu|Add0~41_sumout ;
wire \cpu|Add0~42 ;
wire \cpu|Add0~45_sumout ;
wire \cpu|Add0~46 ;
wire \cpu|Add0~13_sumout ;
wire \cpu|Add0~14 ;
wire \cpu|Add0~17_sumout ;
wire \cpu|Add0~18 ;
wire \cpu|Add0~49_sumout ;
wire \cpu|Add0~50 ;
wire \cpu|Add0~1_sumout ;
wire \cpu|Add0~2 ;
wire \cpu|Add0~5_sumout ;
wire \cpu|Add0~6 ;
wire \cpu|Add0~29_sumout ;
wire \cpu|Add0~30 ;
wire \cpu|Add0~33_sumout ;
wire \cpu|Add0~34 ;
wire \cpu|Add0~93_sumout ;
wire \cpu|Add0~94 ;
wire \cpu|Add0~89_sumout ;
wire \cpu|Add0~90 ;
wire \cpu|Add0~85_sumout ;
wire \cpu|count[12]~DUPLICATE_q ;
wire \cpu|Add0~86 ;
wire \cpu|Add0~81_sumout ;
wire \cpu|Add0~82 ;
wire \cpu|Add0~9_sumout ;
wire \cpu|Add0~10 ;
wire \cpu|Add0~77_sumout ;
wire \cpu|Add0~78 ;
wire \cpu|Add0~25_sumout ;
wire \cpu|Add0~26 ;
wire \cpu|Add0~69_sumout ;
wire \cpu|count[17]~DUPLICATE_q ;
wire \cpu|Add0~70 ;
wire \cpu|Add0~74 ;
wire \cpu|Add0~65_sumout ;
wire \cpu|Add0~66 ;
wire \cpu|Add0~53_sumout ;
wire \cpu|count[21]~DUPLICATE_q ;
wire \cpu|Add0~54 ;
wire \cpu|Add0~61_sumout ;
wire \cpu|Add0~62 ;
wire \cpu|Add0~21_sumout ;
wire \cpu|Add0~22 ;
wire \cpu|Add0~57_sumout ;
wire \cpu|count[23]~DUPLICATE_q ;
wire \cpu|Equal0~3_combout ;
wire \cpu|count[16]~DUPLICATE_q ;
wire \cpu|Equal0~1_combout ;
wire \cpu|Equal0~0_combout ;
wire \cpu|Equal0~2_combout ;
wire \cpu|Equal0~4_combout ;
wire \cpu|Equal0~5_combout ;
wire \cpu|count[18]~DUPLICATE_q ;
wire \cpu|Add0~73_sumout ;
wire \cpu|Equal1~1_combout ;
wire \SW[8]~input_o ;
wire \cpu|sync_turbo|ff1~feeder_combout ;
wire \cpu|sync_turbo|ff1~q ;
wire \cpu|sync_turbo|in_sync~q ;
wire \cpu|Equal1~0_combout ;
wire \cpu|IP[0]~3_combout ;
wire \cpu|IP[6]~DUPLICATE_q ;
wire \cpu|IP[3]~DUPLICATE_q ;
wire \cpu|IP[1]~DUPLICATE_q ;
wire \cpu|IP[0]~DUPLICATE_q ;
wire \cpu|Add1~2 ;
wire \cpu|Add1~6 ;
wire \cpu|Add1~9_sumout ;
wire \cpu|Pmem|WideOr24~1_combout ;
wire \cpu|Pmem|WideOr24~0_combout ;
wire \cpu|Pmem|WideOr24~2_combout ;
wire \cpu|IP~5_combout ;
wire \cpu|IP[2]~DUPLICATE_q ;
wire \cpu|IP~16_combout ;
wire \cpu|IP~17_combout ;
wire \cpu|IP~18_combout ;
wire \cpu|Add1~5_sumout ;
wire \cpu|IP~4_combout ;
wire \cpu|Pmem|WideOr6~1_combout ;
wire \cpu|Pmem|WideOr6~0_combout ;
wire \cpu|Pmem|WideOr6~2_combout ;
wire \cpu|Pmem|WideOr6~3_combout ;
wire \cpu|Pmem|WideOr2~1_combout ;
wire \cpu|Pmem|WideOr2~2_combout ;
wire \cpu|Pmem|WideOr2~3_combout ;
wire \cpu|Pmem|WideOr2~0_combout ;
wire \cpu|Pmem|WideOr3~2_combout ;
wire \cpu|Pmem|WideOr3~1_combout ;
wire \cpu|Pmem|WideOr3~3_combout ;
wire \cpu|Pmem|WideOr3~0_combout ;
wire \cpu|Pmem|WideOr0~2_combout ;
wire \cpu|Pmem|WideOr0~1_combout ;
wire \cpu|Pmem|WideOr0~3_combout ;
wire \cpu|Pmem|WideOr0~0_combout ;
wire \cpu|Pmem|WideOr5~2_combout ;
wire \cpu|Pmem|WideOr5~1_combout ;
wire \cpu|Pmem|WideOr5~3_combout ;
wire \cpu|Pmem|WideOr5~0_combout ;
wire \cpu|Pmem|WideOr8~0_combout ;
wire \cpu|Selector31~1_combout ;
wire \cpu|Pmem|WideOr7~4_combout ;
wire \cpu|Selector31~0_combout ;
wire \cpu|Pmem|WideOr10~0_combout ;
wire \cpu|Pmem|WideOr7~0_combout ;
wire \cpu|Pmem|WideOr7~1_combout ;
wire \cpu|Selector33~0_combout ;
wire \cpu|Pmem|WideOr7~2_combout ;
wire \cpu|Pmem|data[22]~0_combout ;
wire \cpu|Selector30~0_combout ;
wire \cpu|Selector32~1_combout ;
wire \cpu|Pmem|WideOr9~2_combout ;
wire \cpu|Selector32~0_combout ;
wire \cpu|Pmem|WideOr11~3_combout ;
wire \cpu|Selector34~0_combout ;
wire \cpu|Decoder1~0_combout ;
wire \cpu|Reg~91_combout ;
wire \cpu|Pmem|WideOr16~0_combout ;
wire \cpu|Pmem|WideOr16~3_combout ;
wire \cpu|Pmem|WideOr16~2_combout ;
wire \cpu|Pmem|WideOr18~2_combout ;
wire \cpu|Pmem|WideOr18~1_combout ;
wire \cpu|Pmem|WideOr18~3_combout ;
wire \cpu|Pmem|WideOr12~1_combout ;
wire \cpu|Pmem|WideOr12~2_combout ;
wire \cpu|Pmem|WideOr12~3_combout ;
wire \cpu|Pmem|WideOr17~1_combout ;
wire \cpu|Pmem|WideOr17~2_combout ;
wire \cpu|Pmem|WideOr17~3_combout ;
wire \cpu|Pmem|WideOr19~1_combout ;
wire \cpu|Pmem|WideOr19~2_combout ;
wire \cpu|Pmem|WideOr19~3_combout ;
wire \cpu|Decoder0~0_combout ;
wire \cpu|Pmem|WideOr15~0_combout ;
wire \cpu|Pmem|WideOr11~2_combout ;
wire \cpu|Selector25~0_combout ;
wire \cpu|Selector17~0_combout ;
wire \cpu|Pmem|WideOr12~0_combout ;
wire \cpu|Decoder0~1_combout ;
wire \cpu|Reg~92_combout ;
wire \cpu|Pmem|WideOr7~3_combout ;
wire \cpu|Reg[2][5]~feeder_combout ;
wire \cpu|Pmem|WideOr4~1_combout ;
wire \cpu|Pmem|WideOr4~2_combout ;
wire \cpu|Pmem|WideOr4~3_combout ;
wire \cpu|Pmem|WideOr8~2_combout ;
wire \cpu|Pmem|WideOr9~0_combout ;
wire \cpu|Mux34~0_combout ;
wire \cpu|Reg[8][5]~feeder_combout ;
wire \cpu|Reg[24][0]~23_combout ;
wire \cpu|Reg[28][3]~1_combout ;
wire \cpu|Reg[0][0]~53_combout ;
wire \cpu|Reg[8][0]~63_combout ;
wire \cpu|Reg[29][0]~3_combout ;
wire \cpu|Reg[8][0]~62_combout ;
wire \cpu|Reg[8][0]~64_combout ;
wire \cpu|Reg[8][5]~q ;
wire \cpu|Reg[10][5]~feeder_combout ;
wire \cpu|Reg[2][0]~58_combout ;
wire \cpu|Reg[10][0]~68_combout ;
wire \cpu|Reg[10][0]~67_combout ;
wire \cpu|Reg[10][0]~69_combout ;
wire \cpu|Reg[10][5]~q ;
wire \cpu|Reg[11][5]~feeder_combout ;
wire \cpu|Reg[25][0]~33_combout ;
wire \cpu|Reg[9][0]~65_combout ;
wire \cpu|Reg[11][0]~70_combout ;
wire \cpu|Reg[11][5]~q ;
wire \cpu|Reg[9][5]~feeder_combout ;
wire \cpu|Reg[9][0]~66_combout ;
wire \cpu|Reg[9][5]~q ;
wire \cpu|Mux40~0_combout ;
wire \cpu|Reg[18][0]~40_combout ;
wire \cpu|Reg[22][0]~46_combout ;
wire \cpu|Reg[21][0]~38_combout ;
wire \cpu|Reg[23][0]~51_combout ;
wire \cpu|Reg[23][5]~DUPLICATE_q ;
wire \cpu|Reg~13_combout ;
wire \cpu|Pmem|data[22]~1_combout ;
wire \cpu|Mux50~0_combout ;
wire \cpu|Equal4~0_combout ;
wire \cpu|Pmem|WideOr11~0_combout ;
wire \cpu|Pmem|WideOr11~1_combout ;
wire \cpu|Reg[19][6]~feeder_combout ;
wire \cpu|Pmem|WideOr15~1_combout ;
wire \cpu|Pmem|WideOr14~2_combout ;
wire \cpu|Pmem|WideOr14~0_combout ;
wire \cpu|Pmem|WideOr14~1_combout ;
wire \cpu|Pmem|WideOr14~3_combout ;
wire \cpu|Pmem|WideOr18~0_combout ;
wire \cpu|Reg[22][6]~feeder_combout ;
wire \cpu|Reg[20][0]~26_combout ;
wire \cpu|Reg[22][0]~47_combout ;
wire \cpu|Reg[22][6]~q ;
wire \cpu|Reg[26][6]~feeder_combout ;
wire \cpu|Reg[18][0]~41_combout ;
wire \cpu|Reg[26][0]~44_combout ;
wire \cpu|Reg[30][7]~16_combout ;
wire \cpu|Reg[26][0]~45_combout ;
wire \cpu|Reg[26][6]~q ;
wire \cpu|Reg[30][6]~feeder_combout ;
wire \cpu|Reg[30][7]~17_combout ;
wire \cpu|Reg[28][3]~15_combout ;
wire \cpu|Reg[30][7]~18_combout ;
wire \cpu|Reg[30][6]~DUPLICATE_q ;
wire \cpu|Reg[18][6]~feeder_combout ;
wire \cpu|Reg[18][0]~42_combout ;
wire \cpu|Reg[16][0]~20_combout ;
wire \cpu|Reg[18][0]~43_combout ;
wire \cpu|Reg[18][6]~q ;
wire \cpu|Pmem|WideOr16~1_combout ;
wire \cpu|Pmem|WideOr17~0_combout ;
wire \cpu|Selector23~7_combout ;
wire \cpu|Reg[24][6]~feeder_combout ;
wire \cpu|Reg[28][3]~0_combout ;
wire \cpu|Reg[24][0]~24_combout ;
wire \cpu|Reg[24][0]~25_combout ;
wire \cpu|Reg[24][6]~q ;
wire \cpu|Reg[16][6]~feeder_combout ;
wire \cpu|Reg[16][0]~21_combout ;
wire \cpu|Reg[16][0]~19_combout ;
wire \cpu|Reg[16][0]~22_combout ;
wire \cpu|Reg[16][6]~DUPLICATE_q ;
wire \KEY[3]~input_o ;
wire \cpu|sync_sample|ff1~0_combout ;
wire \cpu|sync_sample|ff1~q ;
wire \cpu|sync_sample|in_sync~q ;
wire \cpu|pb[3].dfe|prev~q ;
wire \cpu|Reg~29_combout ;
wire \SW[6]~input_o ;
wire \cpu|din6|ff1~feeder_combout ;
wire \cpu|din6|ff1~q ;
wire \cpu|din6|in_sync~q ;
wire \cpu|Reg~90_combout ;
wire \cpu|Reg[28][3]~31_combout ;
wire \cpu|Reg[28][3]~32_combout ;
wire \cpu|Reg[28][6]~DUPLICATE_q ;
wire \cpu|Reg[20][6]~feeder_combout ;
wire \cpu|Reg[20][0]~27_combout ;
wire \cpu|Reg[20][0]~28_combout ;
wire \cpu|Reg[20][6]~q ;
wire \cpu|Selector23~5_combout ;
wire \cpu|Pmem|WideOr19~0_combout ;
wire \cpu|Reg[27][6]~feeder_combout ;
wire \cpu|Reg[27][0]~50_combout ;
wire \cpu|Reg[27][6]~q ;
wire \cpu|Reg[23][6]~feeder_combout ;
wire \cpu|Reg[23][6]~q ;
wire \cpu|Selector23~8_combout ;
wire \cpu|Reg[25][6]~feeder_combout ;
wire \cpu|Reg[25][0]~37_combout ;
wire \cpu|Reg[25][6]~q ;
wire \cpu|Reg[21][6]~feeder_combout ;
wire \cpu|Reg[21][0]~39_combout ;
wire \cpu|Reg[21][6]~q ;
wire \cpu|Reg[17][6]~feeder_combout ;
wire \cpu|Reg[17][0]~34_combout ;
wire \cpu|Reg[17][0]~35_combout ;
wire \cpu|Reg[17][0]~36_combout ;
wire \cpu|Reg[17][6]~q ;
wire \cpu|Reg[29][6]~feeder_combout ;
wire \cpu|Reg[29][0]~2_combout ;
wire \cpu|Reg[29][0]~4_combout ;
wire \cpu|Reg[29][6]~q ;
wire \cpu|Selector23~6_combout ;
wire \cpu|Selector23~9_combout ;
wire \cpu|Reg[10][6]~feeder_combout ;
wire \cpu|Reg[10][6]~q ;
wire \cpu|Reg[11][6]~feeder_combout ;
wire \cpu|Reg[11][6]~q ;
wire \cpu|Reg[8][6]~feeder_combout ;
wire \cpu|Reg[8][6]~q ;
wire \cpu|Reg[9][6]~feeder_combout ;
wire \cpu|Reg[9][6]~q ;
wire \cpu|Selector23~2_combout ;
wire \cpu|Reg[3][6]~feeder_combout ;
wire \cpu|Reg[2][0]~57_combout ;
wire \cpu|Reg[3][0]~61_combout ;
wire \cpu|Reg[3][6]~q ;
wire \cpu|Reg[1][6]~feeder_combout ;
wire \cpu|Reg[0][0]~52_combout ;
wire \cpu|Reg[1][0]~56_combout ;
wire \cpu|Reg[1][6]~q ;
wire \cpu|Reg[0][6]~feeder_combout ;
wire \cpu|Reg[0][0]~54_combout ;
wire \cpu|Reg[0][0]~55_combout ;
wire \cpu|Reg[0][6]~q ;
wire \cpu|Reg[2][6]~feeder_combout ;
wire \cpu|Reg[2][0]~59_combout ;
wire \cpu|Reg[2][0]~60_combout ;
wire \cpu|Reg[2][6]~q ;
wire \cpu|Selector23~0_combout ;
wire \cpu|Reg[13][6]~feeder_combout ;
wire \cpu|Reg[13][0]~79_combout ;
wire \cpu|Reg[13][0]~80_combout ;
wire \cpu|Reg[13][6]~q ;
wire \cpu|Reg[15][6]~feeder_combout ;
wire \cpu|Reg[15][0]~83_combout ;
wire \cpu|Reg[15][0]~84_combout ;
wire \cpu|Reg[15][6]~q ;
wire \cpu|Reg[12][6]~feeder_combout ;
wire \cpu|Reg[12][0]~77_combout ;
wire \cpu|Reg[12][0]~78_combout ;
wire \cpu|Reg[12][6]~q ;
wire \cpu|Reg[14][6]~feeder_combout ;
wire \cpu|Reg[14][0]~81_combout ;
wire \cpu|Reg[14][0]~82_combout ;
wire \cpu|Reg[14][6]~q ;
wire \cpu|Selector23~3_combout ;
wire \cpu|Reg[7][6]~feeder_combout ;
wire \cpu|Reg[5][0]~73_combout ;
wire \cpu|Reg[7][0]~76_combout ;
wire \cpu|Reg[7][6]~q ;
wire \cpu|Reg[6][6]~feeder_combout ;
wire \cpu|Reg[4][0]~71_combout ;
wire \cpu|Reg[6][0]~75_combout ;
wire \cpu|Reg[6][6]~q ;
wire \cpu|Reg[4][6]~feeder_combout ;
wire \cpu|Reg[4][0]~72_combout ;
wire \cpu|Reg[4][6]~q ;
wire \cpu|Reg[5][6]~feeder_combout ;
wire \cpu|Reg[5][0]~74_combout ;
wire \cpu|Reg[5][6]~q ;
wire \cpu|Selector23~1_combout ;
wire \cpu|Selector23~4_combout ;
wire \cpu|Selector23~10_combout ;
wire \cpu|Mux34~6_combout ;
wire \cpu|Mux34~3_combout ;
wire \cpu|Reg[30][6]~q ;
wire \cpu|Mux34~2_combout ;
wire \cpu|Mux34~1_combout ;
wire \cpu|Reg[16][6]~q ;
wire \cpu|Reg[28][6]~q ;
wire \cpu|Mux34~4_combout ;
wire \cpu|Mux34~5_combout ;
wire \cpu|Mux34~9_combout ;
wire \cpu|Mux34~8_combout ;
wire \cpu|Mux34~7_combout ;
wire \cpu|Mux34~10_combout ;
wire \cpu|Mux34~11_combout ;
wire \cpu|cnum~13_combout ;
wire \cpu|Selector23~11_combout ;
wire \cpu|Selector24~10_combout ;
wire \cpu|Selector24~11_combout ;
wire \cpu|Reg[24][5]~feeder_combout ;
wire \cpu|Reg[24][5]~q ;
wire \cpu|Reg[16][5]~feeder_combout ;
wire \cpu|Reg[16][5]~q ;
wire \SW[5]~input_o ;
wire \cpu|din5|ff1~feeder_combout ;
wire \cpu|din5|ff1~q ;
wire \cpu|din5|in_sync~feeder_combout ;
wire \cpu|din5|in_sync~q ;
wire \cpu|Reg~89_combout ;
wire \cpu|Reg[28][5]~q ;
wire \cpu|Reg[20][5]~feeder_combout ;
wire \cpu|Reg[20][5]~q ;
wire \cpu|Selector24~5_combout ;
wire \cpu|Reg[30][5]~feeder_combout ;
wire \cpu|Reg[30][5]~q ;
wire \cpu|Reg[22][5]~feeder_combout ;
wire \cpu|Reg[22][5]~DUPLICATE_q ;
wire \cpu|Reg[18][5]~feeder_combout ;
wire \cpu|Reg[18][5]~q ;
wire \cpu|Reg[26][5]~feeder_combout ;
wire \cpu|Reg[26][5]~q ;
wire \cpu|Selector24~7_combout ;
wire \cpu|Reg[25][5]~feeder_combout ;
wire \cpu|Reg[25][5]~q ;
wire \cpu|Reg[21][5]~feeder_combout ;
wire \cpu|Reg[21][5]~q ;
wire \cpu|Reg[17][5]~feeder_combout ;
wire \cpu|Reg[17][5]~q ;
wire \cpu|Reg[29][5]~feeder_combout ;
wire \cpu|Reg[29][5]~q ;
wire \cpu|Selector24~6_combout ;
wire \cpu|Reg[27][5]~feeder_combout ;
wire \cpu|Reg[27][5]~q ;
wire \cpu|Reg[19][5]~feeder_combout ;
wire \cpu|Reg[19][0]~48_combout ;
wire \cpu|Reg[19][0]~49_combout ;
wire \cpu|Reg[19][5]~q ;
wire \cpu|Selector24~8_combout ;
wire \cpu|Selector24~9_combout ;
wire \cpu|Reg[15][5]~feeder_combout ;
wire \cpu|Reg[15][5]~q ;
wire \cpu|Reg[14][5]~feeder_combout ;
wire \cpu|Reg[14][5]~q ;
wire \cpu|Reg[13][5]~feeder_combout ;
wire \cpu|Reg[13][5]~q ;
wire \cpu|Reg[12][5]~feeder_combout ;
wire \cpu|Reg[12][5]~q ;
wire \cpu|Selector24~3_combout ;
wire \cpu|Reg[8][5]~DUPLICATE_q ;
wire \cpu|Selector24~2_combout ;
wire \cpu|Reg[6][5]~feeder_combout ;
wire \cpu|Reg[6][5]~q ;
wire \cpu|Reg[4][5]~feeder_combout ;
wire \cpu|Reg[4][5]~q ;
wire \cpu|Reg[5][5]~feeder_combout ;
wire \cpu|Reg[5][5]~DUPLICATE_q ;
wire \cpu|Reg[7][5]~feeder_combout ;
wire \cpu|Reg[7][5]~q ;
wire \cpu|Selector24~1_combout ;
wire \cpu|Reg[1][5]~feeder_combout ;
wire \cpu|Reg[1][5]~q ;
wire \cpu|Reg[3][5]~q ;
wire \cpu|Reg[0][5]~feeder_combout ;
wire \cpu|Reg[0][5]~q ;
wire \cpu|Selector24~0_combout ;
wire \cpu|Selector24~4_combout ;
wire \cpu|Selector24~12_combout ;
wire \cpu|Mux40~1_combout ;
wire \cpu|Mux40~2_combout ;
wire \cpu|Mux40~3_combout ;
wire \cpu|Mux40~4_combout ;
wire \cpu|Mux40~11_combout ;
wire \cpu|Reg[20][4]~feeder_combout ;
wire \cpu|Reg[10][4]~feeder_combout ;
wire \cpu|Reg[10][4]~DUPLICATE_q ;
wire \cpu|Reg[11][4]~feeder_combout ;
wire \cpu|Reg[11][4]~q ;
wire \cpu|Reg[8][4]~feeder_combout ;
wire \cpu|Reg[8][4]~q ;
wire \cpu|Reg[9][4]~feeder_combout ;
wire \cpu|Reg[9][4]~q ;
wire \cpu|Mux35~5_combout ;
wire \cpu|Reg[2][4]~feeder_combout ;
wire \cpu|Reg[2][4]~q ;
wire \cpu|Reg[3][4]~feeder_combout ;
wire \cpu|Reg[3][4]~q ;
wire \cpu|Reg[1][4]~feeder_combout ;
wire \cpu|Reg[1][4]~DUPLICATE_q ;
wire \cpu|Reg[0][4]~feeder_combout ;
wire \cpu|Reg[0][4]~q ;
wire \cpu|Mux35~7_combout ;
wire \cpu|Reg[7][4]~feeder_combout ;
wire \cpu|Reg[7][4]~q ;
wire \cpu|Reg[5][4]~feeder_combout ;
wire \cpu|Reg[5][4]~q ;
wire \cpu|Reg[6][4]~feeder_combout ;
wire \cpu|Reg[6][4]~q ;
wire \cpu|Reg[4][4]~feeder_combout ;
wire \cpu|Reg[4][4]~q ;
wire \cpu|Mux35~8_combout ;
wire \cpu|Reg[14][4]~feeder_combout ;
wire \cpu|Reg[14][4]~q ;
wire \cpu|Reg[15][4]~feeder_combout ;
wire \cpu|Reg[15][4]~q ;
wire \cpu|Reg[13][4]~feeder_combout ;
wire \cpu|Reg[13][4]~DUPLICATE_q ;
wire \cpu|Reg[12][4]~feeder_combout ;
wire \cpu|Reg[12][4]~q ;
wire \cpu|Mux35~6_combout ;
wire \cpu|Mux35~9_combout ;
wire \cpu|Mux35~10_combout ;
wire \cpu|Reg[19][4]~feeder_combout ;
wire \cpu|Reg[19][4]~q ;
wire \cpu|Reg[23][4]~feeder_combout ;
wire \cpu|Reg[23][4]~q ;
wire \cpu|Reg~10_combout ;
wire \cpu|Reg~5_combout ;
wire \cpu|Selector25~7_combout ;
wire \cpu|Selector25~10_combout ;
wire \cpu|Selector25~8_combout ;
wire \cpu|Reg[10][4]~q ;
wire \cpu|Reg[9][4]~DUPLICATE_q ;
wire \cpu|Selector25~9_combout ;
wire \cpu|Selector25~11_combout ;
wire \cpu|Selector25~14_combout ;
wire \cpu|Mux35~11_combout ;
wire \cpu|Pmem|WideOr8~1_combout ;
wire \cpu|Pmem|WideOr9~1_combout ;
wire \cpu|Pmem|WideOr10~1_combout ;
wire \cpu|Reg[25][0]~feeder_combout ;
wire \cpu|Reg[18][0]~feeder_combout ;
wire \cpu|Reg[18][0]~q ;
wire \cpu|Reg[30][0]~feeder_combout ;
wire \cpu|Reg[30][0]~q ;
wire \cpu|Reg[26][0]~feeder_combout ;
wire \cpu|Reg[26][0]~q ;
wire \cpu|Reg[22][0]~feeder_combout ;
wire \cpu|Reg[22][0]~q ;
wire \cpu|Selector29~7_combout ;
wire \cpu|Reg[23][0]~feeder_combout ;
wire \cpu|Reg[23][0]~q ;
wire \cpu|Mux77~0_combout ;
wire \cpu|Mux77~1_combout ;
wire \cpu|s_word[0]~0_combout ;
wire \KEY[0]~input_o ;
wire \cpu|sync_btns0|ff1~0_combout ;
wire \cpu|sync_btns0|ff1~q ;
wire \cpu|sync_btns0|in_sync~q ;
wire \cpu|pb[0].dfe|prev~q ;
wire \cpu|Mux77~2_combout ;
wire \cpu|Mux80~2_combout ;
wire \cpu|Mux80~0_combout ;
wire \cpu|Mux80~1_combout ;
wire \cpu|Mux80~3_combout ;
wire \cpu|Mux80~4_combout ;
wire \cpu|Reg[31][0]~q ;
wire \cpu|Reg[27][0]~feeder_combout ;
wire \cpu|Reg[27][0]~q ;
wire \cpu|Reg[19][0]~feeder_combout ;
wire \cpu|Reg[19][0]~q ;
wire \cpu|Selector29~8_combout ;
wire \cpu|Reg[21][0]~feeder_combout ;
wire \cpu|Reg[21][0]~q ;
wire \cpu|Reg[17][0]~feeder_combout ;
wire \cpu|Reg[17][0]~q ;
wire \cpu|Selector29~6_combout ;
wire \cpu|Reg[16][0]~feeder_combout ;
wire \cpu|Reg[16][0]~q ;
wire \cpu|Reg[24][0]~feeder_combout ;
wire \cpu|Reg[24][0]~q ;
wire \cpu|Reg[20][0]~feeder_combout ;
wire \cpu|Reg[20][0]~q ;
wire \SW[0]~input_o ;
wire \cpu|din0|ff1~feeder_combout ;
wire \cpu|din0|ff1~q ;
wire \cpu|din0|in_sync~feeder_combout ;
wire \cpu|din0|in_sync~q ;
wire \cpu|Reg~85_combout ;
wire \cpu|Reg[28][0]~q ;
wire \cpu|Selector29~5_combout ;
wire \cpu|Selector29~9_combout ;
wire \cpu|Reg[5][0]~feeder_combout ;
wire \cpu|Reg[5][0]~DUPLICATE_q ;
wire \cpu|Reg[4][0]~feeder_combout ;
wire \cpu|Reg[4][0]~q ;
wire \cpu|Reg[6][0]~feeder_combout ;
wire \cpu|Reg[6][0]~q ;
wire \cpu|Reg[7][0]~feeder_combout ;
wire \cpu|Reg[7][0]~q ;
wire \cpu|Selector29~1_combout ;
wire \cpu|Reg[0][0]~feeder_combout ;
wire \cpu|Reg[0][0]~DUPLICATE_q ;
wire \cpu|Reg[1][0]~feeder_combout ;
wire \cpu|Reg[1][0]~q ;
wire \cpu|Reg[2][0]~feeder_combout ;
wire \cpu|Reg[2][0]~q ;
wire \cpu|Reg[3][0]~feeder_combout ;
wire \cpu|Reg[3][0]~q ;
wire \cpu|Selector29~0_combout ;
wire \cpu|Reg[11][0]~feeder_combout ;
wire \cpu|Reg[11][0]~q ;
wire \cpu|Reg[10][0]~feeder_combout ;
wire \cpu|Reg[10][0]~q ;
wire \cpu|Reg[8][0]~feeder_combout ;
wire \cpu|Reg[8][0]~DUPLICATE_q ;
wire \cpu|Reg[9][0]~feeder_combout ;
wire \cpu|Reg[9][0]~q ;
wire \cpu|Selector29~2_combout ;
wire \cpu|Reg[13][0]~feeder_combout ;
wire \cpu|Reg[13][0]~DUPLICATE_q ;
wire \cpu|Reg[14][0]~feeder_combout ;
wire \cpu|Reg[14][0]~q ;
wire \cpu|Reg[15][0]~q ;
wire \cpu|Reg[12][0]~feeder_combout ;
wire \cpu|Reg[12][0]~DUPLICATE_q ;
wire \cpu|Selector29~3_combout ;
wire \cpu|Selector29~4_combout ;
wire \cpu|Selector29~10_combout ;
wire \cpu|Mux39~5_combout ;
wire \cpu|Reg[0][0]~q ;
wire \cpu|Reg[3][0]~DUPLICATE_q ;
wire \cpu|Reg[2][0]~DUPLICATE_q ;
wire \cpu|Reg[1][0]~DUPLICATE_q ;
wire \cpu|Mux39~7_combout ;
wire \cpu|Mux39~6_combout ;
wire \cpu|Mux39~8_combout ;
wire \cpu|Reg[8][0]~q ;
wire \cpu|Mux39~10_combout ;
wire \cpu|Mux39~1_combout ;
wire \cpu|Reg[20][0]~DUPLICATE_q ;
wire \cpu|Mux39~3_combout ;
wire \cpu|Reg[21][0]~DUPLICATE_q ;
wire \cpu|Mux39~2_combout ;
wire \cpu|Mux39~0_combout ;
wire \cpu|Mux39~4_combout ;
wire \cpu|Mux48~0_combout ;
wire \cpu|Selector29~11_combout ;
wire \cpu|Mux39~9_combout ;
wire \cpu|Add3~1_sumout ;
wire \cpu|Mux48~1_combout ;
wire \cpu|s_word[0]~1_combout ;
wire \cpu|Reg[8][1]~feeder_combout ;
wire \cpu|Reg[21][1]~feeder_combout ;
wire \cpu|Reg[21][1]~q ;
wire \cpu|Reg[25][1]~feeder_combout ;
wire \cpu|Reg[25][1]~q ;
wire \cpu|Reg[17][1]~feeder_combout ;
wire \cpu|Reg[17][1]~q ;
wire \cpu|Reg[29][1]~feeder_combout ;
wire \cpu|Reg[29][1]~q ;
wire \cpu|Selector28~6_combout ;
wire \KEY[1]~input_o ;
wire \cpu|sync_btns1|ff1~0_combout ;
wire \cpu|sync_btns1|ff1~q ;
wire \cpu|sync_btns1|in_sync~q ;
wire \cpu|pb[1].dfe|prev~q ;
wire \cpu|Mux79~0_combout ;
wire \cpu|Mux79~1_combout ;
wire \cpu|Mux79~2_combout ;
wire \cpu|Reg[31][1]~q ;
wire \cpu|Reg[19][1]~feeder_combout ;
wire \cpu|Reg[19][1]~q ;
wire \cpu|Reg[23][1]~feeder_combout ;
wire \cpu|Reg[23][1]~q ;
wire \cpu|Selector28~8_combout ;
wire \SW[1]~input_o ;
wire \cpu|din1|ff1~feeder_combout ;
wire \cpu|din1|ff1~q ;
wire \cpu|din1|in_sync~q ;
wire \cpu|Reg~30_combout ;
wire \cpu|Reg[28][1]~q ;
wire \cpu|Reg[24][1]~feeder_combout ;
wire \cpu|Reg[24][1]~DUPLICATE_q ;
wire \cpu|Reg[20][1]~feeder_combout ;
wire \cpu|Reg[20][1]~q ;
wire \cpu|Reg[16][1]~feeder_combout ;
wire \cpu|Reg[16][1]~DUPLICATE_q ;
wire \cpu|Selector28~5_combout ;
wire \cpu|Reg[22][1]~feeder_combout ;
wire \cpu|Reg[22][1]~q ;
wire \cpu|Reg[18][1]~feeder_combout ;
wire \cpu|Reg[18][1]~q ;
wire \cpu|Reg[26][1]~feeder_combout ;
wire \cpu|Reg[26][1]~q ;
wire \cpu|Reg[30][1]~feeder_combout ;
wire \cpu|Reg[30][1]~q ;
wire \cpu|Selector28~7_combout ;
wire \cpu|Selector28~9_combout ;
wire \cpu|Reg[1][1]~feeder_combout ;
wire \cpu|Reg[1][1]~q ;
wire \cpu|Reg[0][1]~feeder_combout ;
wire \cpu|Reg[0][1]~DUPLICATE_q ;
wire \cpu|Reg[2][1]~feeder_combout ;
wire \cpu|Reg[2][1]~q ;
wire \cpu|Reg[3][1]~feeder_combout ;
wire \cpu|Reg[3][1]~DUPLICATE_q ;
wire \cpu|Selector28~0_combout ;
wire \cpu|Reg[11][1]~feeder_combout ;
wire \cpu|Reg[11][1]~q ;
wire \cpu|Reg[10][1]~feeder_combout ;
wire \cpu|Reg[10][1]~q ;
wire \cpu|Reg[9][1]~feeder_combout ;
wire \cpu|Reg[9][1]~q ;
wire \cpu|Selector28~2_combout ;
wire \cpu|Reg[14][1]~feeder_combout ;
wire \cpu|Reg[14][1]~DUPLICATE_q ;
wire \cpu|Reg[12][1]~feeder_combout ;
wire \cpu|Reg[12][1]~q ;
wire \cpu|Reg[15][1]~feeder_combout ;
wire \cpu|Reg[15][1]~q ;
wire \cpu|Reg[13][1]~feeder_combout ;
wire \cpu|Reg[13][1]~DUPLICATE_q ;
wire \cpu|Selector28~3_combout ;
wire \cpu|Reg[4][1]~feeder_combout ;
wire \cpu|Reg[4][1]~q ;
wire \cpu|Reg[6][1]~feeder_combout ;
wire \cpu|Reg[6][1]~q ;
wire \cpu|Reg[5][1]~feeder_combout ;
wire \cpu|Reg[5][1]~DUPLICATE_q ;
wire \cpu|Reg[7][1]~feeder_combout ;
wire \cpu|Reg[7][1]~q ;
wire \cpu|Selector28~1_combout ;
wire \cpu|Selector28~4_combout ;
wire \cpu|Selector28~10_combout ;
wire \cpu|cnum~1_combout ;
wire \cpu|Selector28~11_combout ;
wire \cpu|Add3~2 ;
wire \cpu|Add3~5_sumout ;
wire \cpu|Reg[11][2]~feeder_combout ;
wire \cpu|Reg[17][2]~feeder_combout ;
wire \cpu|Reg[17][2]~q ;
wire \cpu|Reg[29][2]~feeder_combout ;
wire \cpu|Reg[29][2]~q ;
wire \cpu|Reg[25][2]~feeder_combout ;
wire \cpu|Reg[25][2]~q ;
wire \cpu|Reg[21][2]~feeder_combout ;
wire \cpu|Reg[21][2]~q ;
wire \cpu|Selector27~6_combout ;
wire \KEY[2]~input_o ;
wire \cpu|sync_btns2|ff1~0_combout ;
wire \cpu|sync_btns2|ff1~q ;
wire \cpu|sync_btns2|in_sync~feeder_combout ;
wire \cpu|sync_btns2|in_sync~q ;
wire \cpu|pb[2].dfe|prev~q ;
wire \cpu|Reg[31][2]~q ;
wire \cpu|Mux78~0_combout ;
wire \cpu|Mux78~1_combout ;
wire \cpu|Mux78~2_combout ;
wire \cpu|Reg[31][2]~DUPLICATE_q ;
wire \cpu|Reg[23][2]~feeder_combout ;
wire \cpu|Reg[23][2]~q ;
wire \cpu|Reg[19][2]~feeder_combout ;
wire \cpu|Reg[19][2]~DUPLICATE_q ;
wire \cpu|Reg[27][2]~feeder_combout ;
wire \cpu|Reg[27][2]~q ;
wire \cpu|Selector27~8_combout ;
wire \cpu|Reg[24][2]~feeder_combout ;
wire \cpu|Reg[24][2]~q ;
wire \cpu|Reg[16][2]~feeder_combout ;
wire \cpu|Reg[16][2]~q ;
wire \SW[2]~input_o ;
wire \cpu|din2|ff1~feeder_combout ;
wire \cpu|din2|ff1~q ;
wire \cpu|din2|in_sync~feeder_combout ;
wire \cpu|din2|in_sync~q ;
wire \cpu|Reg~86_combout ;
wire \cpu|Reg[28][2]~DUPLICATE_q ;
wire \cpu|Reg[20][2]~feeder_combout ;
wire \cpu|Reg[20][2]~q ;
wire \cpu|Selector27~5_combout ;
wire \cpu|Reg[18][2]~feeder_combout ;
wire \cpu|Reg[18][2]~q ;
wire \cpu|Reg[30][2]~feeder_combout ;
wire \cpu|Reg[30][2]~q ;
wire \cpu|Reg[22][2]~feeder_combout ;
wire \cpu|Reg[22][2]~q ;
wire \cpu|Reg[26][2]~feeder_combout ;
wire \cpu|Reg[26][2]~q ;
wire \cpu|Selector27~7_combout ;
wire \cpu|Selector27~9_combout ;
wire \cpu|Reg[15][2]~feeder_combout ;
wire \cpu|Reg[15][2]~q ;
wire \cpu|Reg[12][2]~feeder_combout ;
wire \cpu|Reg[12][2]~q ;
wire \cpu|Reg[14][2]~feeder_combout ;
wire \cpu|Reg[14][2]~q ;
wire \cpu|Reg[13][2]~feeder_combout ;
wire \cpu|Reg[13][2]~q ;
wire \cpu|Selector27~3_combout ;
wire \cpu|Reg[7][2]~feeder_combout ;
wire \cpu|Reg[7][2]~DUPLICATE_q ;
wire \cpu|Reg[4][2]~feeder_combout ;
wire \cpu|Reg[4][2]~DUPLICATE_q ;
wire \cpu|Reg[6][2]~feeder_combout ;
wire \cpu|Reg[6][2]~q ;
wire \cpu|Reg[5][2]~feeder_combout ;
wire \cpu|Reg[5][2]~q ;
wire \cpu|Selector27~1_combout ;
wire \cpu|Reg[8][2]~feeder_combout ;
wire \cpu|Reg[8][2]~q ;
wire \cpu|Reg[9][2]~feeder_combout ;
wire \cpu|Reg[9][2]~q ;
wire \cpu|Reg[10][2]~feeder_combout ;
wire \cpu|Reg[10][2]~q ;
wire \cpu|Selector27~2_combout ;
wire \cpu|Reg[1][2]~feeder_combout ;
wire \cpu|Reg[1][2]~q ;
wire \cpu|Reg[2][2]~feeder_combout ;
wire \cpu|Reg[2][2]~DUPLICATE_q ;
wire \cpu|Reg[3][2]~feeder_combout ;
wire \cpu|Reg[3][2]~q ;
wire \cpu|Selector27~0_combout ;
wire \cpu|Selector27~4_combout ;
wire \cpu|Selector27~10_combout ;
wire \cpu|cnum~3_combout ;
wire \cpu|Mux70~0_combout ;
wire \cpu|Selector27~11_combout ;
wire \cpu|Add2~2 ;
wire \cpu|Add2~6 ;
wire \cpu|Add2~9_sumout ;
wire \cpu|Reg[8][3]~feeder_combout ;
wire \cpu|Reg[11][3]~feeder_combout ;
wire \cpu|Reg[11][3]~q ;
wire \cpu|Reg[8][3]~DUPLICATE_q ;
wire \cpu|Reg[10][3]~feeder_combout ;
wire \cpu|Reg[10][3]~q ;
wire \cpu|Reg[9][3]~feeder_combout ;
wire \cpu|Reg[9][3]~q ;
wire \cpu|Selector26~2_combout ;
wire \cpu|Reg[3][3]~feeder_combout ;
wire \cpu|Reg[3][3]~DUPLICATE_q ;
wire \cpu|Reg[0][3]~feeder_combout ;
wire \cpu|Reg[0][3]~q ;
wire \cpu|Reg[2][3]~feeder_combout ;
wire \cpu|Reg[2][3]~q ;
wire \cpu|Reg[1][3]~feeder_combout ;
wire \cpu|Reg[1][3]~q ;
wire \cpu|Selector26~0_combout ;
wire \cpu|Reg[15][3]~feeder_combout ;
wire \cpu|Reg[15][3]~DUPLICATE_q ;
wire \cpu|Reg[13][3]~feeder_combout ;
wire \cpu|Reg[13][3]~q ;
wire \cpu|Reg[14][3]~feeder_combout ;
wire \cpu|Reg[14][3]~q ;
wire \cpu|Reg[12][3]~feeder_combout ;
wire \cpu|Reg[12][3]~DUPLICATE_q ;
wire \cpu|Selector26~3_combout ;
wire \cpu|Reg[6][3]~feeder_combout ;
wire \cpu|Reg[6][3]~q ;
wire \cpu|Reg[5][3]~feeder_combout ;
wire \cpu|Reg[5][3]~q ;
wire \cpu|Reg[4][3]~feeder_combout ;
wire \cpu|Reg[4][3]~q ;
wire \cpu|Reg[7][3]~feeder_combout ;
wire \cpu|Reg[7][3]~q ;
wire \cpu|Selector26~1_combout ;
wire \cpu|Selector26~4_combout ;
wire \cpu|Selector26~10_combout ;
wire \cpu|cnum~5_combout ;
wire \cpu|Add3~6 ;
wire \cpu|Add3~10 ;
wire \cpu|Add3~13_sumout ;
wire \cpu|Reg[11][7]~feeder_combout ;
wire \cpu|Pmem|WideOr13~0_combout ;
wire \cpu|Pmem|WideOr13~1_combout ;
wire \cpu|Reg[3][7]~feeder_combout ;
wire \cpu|Reg[3][7]~q ;
wire \cpu|Reg[2][7]~feeder_combout ;
wire \cpu|Reg[2][7]~q ;
wire \cpu|Reg[1][7]~feeder_combout ;
wire \cpu|Reg[1][7]~q ;
wire \cpu|Reg[0][7]~feeder_combout ;
wire \cpu|Reg[0][7]~q ;
wire \cpu|Selector22~0_combout ;
wire \cpu|Reg[6][7]~feeder_combout ;
wire \cpu|Reg[6][7]~DUPLICATE_q ;
wire \cpu|Reg[7][7]~feeder_combout ;
wire \cpu|Reg[7][7]~q ;
wire \cpu|Reg[5][7]~feeder_combout ;
wire \cpu|Reg[5][7]~q ;
wire \cpu|Reg[4][7]~feeder_combout ;
wire \cpu|Reg[4][7]~DUPLICATE_q ;
wire \cpu|Selector22~1_combout ;
wire \cpu|Reg[15][7]~feeder_combout ;
wire \cpu|Reg[15][7]~q ;
wire \cpu|Reg[14][7]~feeder_combout ;
wire \cpu|Reg[14][7]~q ;
wire \cpu|Reg[12][7]~feeder_combout ;
wire \cpu|Reg[12][7]~q ;
wire \cpu|Reg[13][7]~feeder_combout ;
wire \cpu|Reg[13][7]~q ;
wire \cpu|Selector22~3_combout ;
wire \cpu|Reg[10][7]~feeder_combout ;
wire \cpu|Reg[10][7]~q ;
wire \cpu|Reg[8][7]~feeder_combout ;
wire \cpu|Reg[8][7]~q ;
wire \cpu|Reg[9][7]~feeder_combout ;
wire \cpu|Reg[9][7]~q ;
wire \cpu|Selector22~2_combout ;
wire \cpu|Selector22~4_combout ;
wire \cpu|Reg~95_combout ;
wire \cpu|Reg~96_combout ;
wire \cpu|Reg~97_combout ;
wire \cpu|Reg~12_combout ;
wire \cpu|Reg[31][7]~q ;
wire \cpu|Reg[27][7]~feeder_combout ;
wire \cpu|Reg[27][7]~q ;
wire \cpu|Reg[19][7]~DUPLICATE_q ;
wire \cpu|Reg[23][7]~feeder_combout ;
wire \cpu|Reg[23][7]~q ;
wire \cpu|Selector22~8_combout ;
wire \cpu|Reg[30][7]~feeder_combout ;
wire \cpu|Reg[30][7]~DUPLICATE_q ;
wire \cpu|Reg[18][7]~feeder_combout ;
wire \cpu|Reg[18][7]~q ;
wire \cpu|Reg[26][7]~feeder_combout ;
wire \cpu|Reg[26][7]~q ;
wire \cpu|Reg[22][7]~feeder_combout ;
wire \cpu|Reg[22][7]~q ;
wire \cpu|Selector22~7_combout ;
wire \cpu|Reg[25][7]~feeder_combout ;
wire \cpu|Reg[25][7]~q ;
wire \cpu|Reg[21][7]~feeder_combout ;
wire \cpu|Reg[21][7]~DUPLICATE_q ;
wire \cpu|Reg[29][7]~feeder_combout ;
wire \cpu|Reg[29][7]~DUPLICATE_q ;
wire \cpu|Reg[17][7]~feeder_combout ;
wire \cpu|Reg[17][7]~q ;
wire \cpu|Selector22~6_combout ;
wire \cpu|Reg[16][7]~feeder_combout ;
wire \cpu|Reg[16][7]~q ;
wire \SW[7]~input_o ;
wire \cpu|din7|ff1~feeder_combout ;
wire \cpu|din7|ff1~q ;
wire \cpu|din7|in_sync~q ;
wire \cpu|Reg~94_combout ;
wire \cpu|Reg[28][7]~DUPLICATE_q ;
wire \cpu|Reg[20][7]~feeder_combout ;
wire \cpu|Reg[20][7]~q ;
wire \cpu|Reg[24][7]~feeder_combout ;
wire \cpu|Reg[24][7]~DUPLICATE_q ;
wire \cpu|Selector22~5_combout ;
wire \cpu|Selector22~9_combout ;
wire \cpu|Selector22~10_combout ;
wire \cpu|cnum~11_combout ;
wire \cpu|Selector22~11_combout ;
wire \cpu|Add2~10 ;
wire \cpu|Add2~14 ;
wire \cpu|Add2~18 ;
wire \cpu|Add2~22 ;
wire \cpu|Add2~30 ;
wire \cpu|Add2~25_sumout ;
wire \cpu|Mult0~15 ;
wire \cpu|Mux64~0_combout ;
wire \cpu|Add3~34 ;
wire \cpu|Add3~29_sumout ;
wire \cpu|Mult1~15 ;
wire \cpu|Mux56~1_combout ;
wire \cpu|cnum~12_combout ;
wire \cpu|Reg[11][7]~q ;
wire \cpu|Mux33~5_combout ;
wire \cpu|Reg[15][7]~DUPLICATE_q ;
wire \cpu|Mux33~6_combout ;
wire \cpu|Reg[4][7]~q ;
wire \cpu|Reg[6][7]~q ;
wire \cpu|Mux33~8_combout ;
wire \cpu|Mux33~7_combout ;
wire \cpu|Mux33~9_combout ;
wire \cpu|Reg[18][7]~DUPLICATE_q ;
wire \cpu|Reg[26][7]~DUPLICATE_q ;
wire \cpu|Mux33~1_combout ;
wire \cpu|Mux33~0_combout ;
wire \cpu|Reg[28][7]~q ;
wire \cpu|Reg[24][7]~q ;
wire \cpu|Mux33~3_combout ;
wire \cpu|Reg[17][7]~DUPLICATE_q ;
wire \cpu|Reg[21][7]~q ;
wire \cpu|Reg[29][7]~q ;
wire \cpu|Mux33~2_combout ;
wire \cpu|Mux33~4_combout ;
wire \cpu|Mux33~10_combout ;
wire \cpu|Mult1~11 ;
wire \cpu|Mux60~0_combout ;
wire \cpu|Add2~13_sumout ;
wire \cpu|Mult0~11 ;
wire \cpu|Mux68~0_combout ;
wire \cpu|cnum~6_combout ;
wire \cpu|Reg[8][3]~q ;
wire \cpu|Mux36~5_combout ;
wire \cpu|Mux36~6_combout ;
wire \cpu|Reg[6][3]~DUPLICATE_q ;
wire \cpu|Reg[5][3]~DUPLICATE_q ;
wire \cpu|Reg[4][3]~DUPLICATE_q ;
wire \cpu|Mux36~8_combout ;
wire \cpu|Reg[3][3]~q ;
wire \cpu|Reg[1][3]~DUPLICATE_q ;
wire \cpu|Reg[0][3]~DUPLICATE_q ;
wire \cpu|Mux36~7_combout ;
wire \cpu|Mux36~9_combout ;
wire \SW[3]~input_o ;
wire \cpu|din3|ff1~q ;
wire \cpu|din3|in_sync~q ;
wire \cpu|Reg~87_combout ;
wire \cpu|Reg[28][3]~q ;
wire \cpu|Reg[16][3]~feeder_combout ;
wire \cpu|Reg[16][3]~q ;
wire \cpu|Reg[20][3]~q ;
wire \cpu|Reg[24][3]~feeder_combout ;
wire \cpu|Reg[24][3]~q ;
wire \cpu|Mux36~3_combout ;
wire \cpu|Reg[25][3]~feeder_combout ;
wire \cpu|Reg[25][3]~DUPLICATE_q ;
wire \cpu|Reg[21][3]~feeder_combout ;
wire \cpu|Reg[21][3]~q ;
wire \cpu|Reg[17][3]~feeder_combout ;
wire \cpu|Reg[17][3]~q ;
wire \cpu|Reg[29][3]~feeder_combout ;
wire \cpu|Reg[29][3]~q ;
wire \cpu|Mux36~2_combout ;
wire \cpu|Reg[19][3]~feeder_combout ;
wire \cpu|Reg[19][3]~DUPLICATE_q ;
wire \cpu|Reg[27][3]~feeder_combout ;
wire \cpu|Reg[27][3]~q ;
wire \cpu|Reg[23][3]~feeder_combout ;
wire \cpu|Reg[23][3]~DUPLICATE_q ;
wire \cpu|Mux77~3_combout ;
wire \cpu|Mux77~4_combout ;
wire \cpu|Mux77~5_combout ;
wire \cpu|Reg[31][3]~q ;
wire \cpu|Mux36~0_combout ;
wire \cpu|Reg[30][3]~feeder_combout ;
wire \cpu|Reg[30][3]~q ;
wire \cpu|Reg[22][3]~feeder_combout ;
wire \cpu|Reg[22][3]~q ;
wire \cpu|Reg[26][3]~feeder_combout ;
wire \cpu|Reg[26][3]~DUPLICATE_q ;
wire \cpu|Reg[18][3]~feeder_combout ;
wire \cpu|Reg[18][3]~q ;
wire \cpu|Mux36~1_combout ;
wire \cpu|Mux36~4_combout ;
wire \cpu|Mux36~10_combout ;
wire \cpu|Mult0~10 ;
wire \cpu|Mux69~0_combout ;
wire \cpu|Add3~9_sumout ;
wire \cpu|Mult1~10 ;
wire \cpu|Mux61~0_combout ;
wire \cpu|cnum~4_combout ;
wire \cpu|Reg[11][2]~q ;
wire \cpu|Mux37~5_combout ;
wire \cpu|Reg[7][2]~q ;
wire \cpu|Mux37~8_combout ;
wire \cpu|Reg[2][2]~q ;
wire \cpu|Reg[0][2]~q ;
wire \cpu|Mux37~7_combout ;
wire \cpu|Reg[12][2]~DUPLICATE_q ;
wire \cpu|Mux37~6_combout ;
wire \cpu|Mux37~9_combout ;
wire \cpu|Mux37~0_combout ;
wire \cpu|Mux37~3_combout ;
wire \cpu|Mux37~1_combout ;
wire \cpu|Mux37~2_combout ;
wire \cpu|Mux37~4_combout ;
wire \cpu|Mux37~10_combout ;
wire \cpu|Mult1~9 ;
wire \cpu|Mux62~0_combout ;
wire \cpu|Add2~5_sumout ;
wire \cpu|Mult0~9 ;
wire \cpu|Mux70~1_combout ;
wire \cpu|cnum~2_combout ;
wire \cpu|Reg[8][1]~q ;
wire \cpu|Mux38~5_combout ;
wire \cpu|Reg[16][1]~q ;
wire \cpu|Reg[24][1]~q ;
wire \cpu|Mux38~3_combout ;
wire \cpu|Reg[17][1]~DUPLICATE_q ;
wire \cpu|Mux38~2_combout ;
wire \cpu|Mux38~1_combout ;
wire \cpu|Mux38~0_combout ;
wire \cpu|Mux38~4_combout ;
wire \cpu|Reg[13][1]~q ;
wire \cpu|Reg[14][1]~q ;
wire \cpu|Mux38~6_combout ;
wire \cpu|Reg[6][1]~DUPLICATE_q ;
wire \cpu|Reg[5][1]~q ;
wire \cpu|Mux38~8_combout ;
wire \cpu|Reg[3][1]~q ;
wire \cpu|Mux38~7_combout ;
wire \cpu|Mux38~9_combout ;
wire \cpu|Mux38~10_combout ;
wire \cpu|Mult1~8_resulta ;
wire \cpu|Mux63~0_combout ;
wire \cpu|Add2~1_sumout ;
wire \cpu|Mult0~8_resulta ;
wire \cpu|Mux71~0_combout ;
wire \cpu|cnum~0_combout ;
wire \cpu|Reg[25][0]~q ;
wire \cpu|Selector7~1_combout ;
wire \cpu|Selector7~0_combout ;
wire \cpu|Selector7~2_combout ;
wire \cpu|Selector7~3_combout ;
wire \cpu|Selector7~4_combout ;
wire \cpu|Selector7~7_combout ;
wire \cpu|Reg[12][0]~q ;
wire \cpu|Selector7~5_combout ;
wire \cpu|Reg[5][0]~q ;
wire \cpu|Reg[13][0]~q ;
wire \cpu|Selector7~6_combout ;
wire \cpu|Selector7~8_combout ;
wire \cpu|Selector7~9_combout ;
wire \cpu|Selector7~10_combout ;
wire \cpu|Selector15~0_combout ;
wire \cpu|Reg[27][1]~feeder_combout ;
wire \cpu|Reg[27][1]~q ;
wire \cpu|Selector6~3_combout ;
wire \cpu|Selector6~2_combout ;
wire \cpu|Selector6~0_combout ;
wire \cpu|Selector6~1_combout ;
wire \cpu|Selector6~4_combout ;
wire \cpu|Selector6~6_combout ;
wire \cpu|Reg[0][1]~q ;
wire \cpu|Selector6~5_combout ;
wire \cpu|Selector6~7_combout ;
wire \cpu|Selector6~8_combout ;
wire \cpu|Selector6~9_combout ;
wire \cpu|Selector6~10_combout ;
wire \cpu|Reg[17][3]~DUPLICATE_q ;
wire \cpu|Reg[29][3]~DUPLICATE_q ;
wire \cpu|Reg[25][3]~q ;
wire \cpu|Selector4~1_combout ;
wire \cpu|Reg[16][3]~DUPLICATE_q ;
wire \cpu|Selector4~0_combout ;
wire \cpu|Reg[19][3]~q ;
wire \cpu|Reg[23][3]~q ;
wire \cpu|Selector4~3_combout ;
wire \cpu|Selector4~2_combout ;
wire \cpu|Selector4~4_combout ;
wire \cpu|Selector4~6_combout ;
wire \cpu|Selector4~7_combout ;
wire \cpu|Selector4~5_combout ;
wire \cpu|Reg[12][3]~q ;
wire \cpu|Reg[15][3]~q ;
wire \cpu|Selector4~8_combout ;
wire \cpu|Selector4~9_combout ;
wire \cpu|Selector4~10_combout ;
wire \cpu|Selector14~0_combout ;
wire \cpu|Reg[0][2]~feeder_combout ;
wire \cpu|Reg[0][2]~DUPLICATE_q ;
wire \cpu|Selector5~5_combout ;
wire \cpu|Selector5~8_combout ;
wire \cpu|Reg[4][2]~q ;
wire \cpu|Selector5~7_combout ;
wire \cpu|Selector5~6_combout ;
wire \cpu|Selector5~9_combout ;
wire \cpu|Selector5~1_combout ;
wire \cpu|Reg[16][2]~DUPLICATE_q ;
wire \cpu|Reg[28][2]~q ;
wire \cpu|Reg[24][2]~DUPLICATE_q ;
wire \cpu|Selector5~0_combout ;
wire \cpu|Selector5~2_combout ;
wire \cpu|Reg[19][2]~q ;
wire \cpu|Selector5~3_combout ;
wire \cpu|Selector5~4_combout ;
wire \cpu|Selector5~10_combout ;
wire \cpu|Selector13~0_combout ;
wire \cpu|Reg[20][3]~feeder_combout ;
wire \cpu|Reg[20][3]~DUPLICATE_q ;
wire \cpu|Selector26~5_combout ;
wire \cpu|Selector26~8_combout ;
wire \cpu|Selector26~6_combout ;
wire \cpu|Reg[26][3]~q ;
wire \cpu|Selector26~7_combout ;
wire \cpu|Selector26~9_combout ;
wire \cpu|Selector26~11_combout ;
wire \cpu|Add3~14 ;
wire \cpu|Add3~17_sumout ;
wire \cpu|Mult1~12 ;
wire \cpu|Mux59~0_combout ;
wire \cpu|Add2~17_sumout ;
wire \cpu|Mult0~12 ;
wire \cpu|Mux67~0_combout ;
wire \cpu|cnum~10_combout ;
wire \cpu|Add3~30 ;
wire \cpu|Add3~25_sumout ;
wire \cpu|Mult1~22 ;
wire \cpu|Mux49~0_combout ;
wire \cpu|Mult1~17 ;
wire \cpu|Mux54~1_combout ;
wire \cpu|Mux54~0_combout ;
wire \cpu|Mult1~16 ;
wire \cpu|Mux55~1_combout ;
wire \cpu|Mux55~0_combout ;
wire \cpu|Mult1~18 ;
wire \cpu|Mux53~1_combout ;
wire \cpu|Mux53~0_combout ;
wire \cpu|Mult1~19 ;
wire \cpu|Mux52~1_combout ;
wire \cpu|Mux52~0_combout ;
wire \cpu|Reg~6_combout ;
wire \cpu|Mult1~20 ;
wire \cpu|Mux51~1_combout ;
wire \cpu|s_word[12]~DUPLICATE_q ;
wire \cpu|Mult1~21 ;
wire \cpu|Mux50~2_combout ;
wire \cpu|s_word[13]~DUPLICATE_q ;
wire \cpu|Reg~98_combout ;
wire \cpu|Reg~104_combout ;
wire \cpu|Mux51~0_combout ;
wire \cpu|Mux50~1_combout ;
wire \cpu|Mux56~0_combout ;
wire \cpu|Reg~8_combout ;
wire \cpu|Reg~7_combout ;
wire \cpu|Reg~9_combout ;
wire \cpu|Reg~103_combout ;
wire \cpu|Reg~11_combout ;
wire \cpu|Reg[31][4]~q ;
wire \cpu|Reg[27][4]~feeder_combout ;
wire \cpu|Reg[27][4]~q ;
wire \cpu|Selector25~4_combout ;
wire \cpu|Reg[30][4]~feeder_combout ;
wire \cpu|Reg[30][4]~DUPLICATE_q ;
wire \cpu|Reg[22][4]~feeder_combout ;
wire \cpu|Reg[22][4]~q ;
wire \cpu|Reg[26][4]~feeder_combout ;
wire \cpu|Reg[26][4]~q ;
wire \cpu|Reg[18][4]~feeder_combout ;
wire \cpu|Reg[18][4]~q ;
wire \cpu|Selector25~3_combout ;
wire \cpu|Reg[21][4]~feeder_combout ;
wire \cpu|Reg[21][4]~q ;
wire \cpu|Reg[25][4]~feeder_combout ;
wire \cpu|Reg[25][4]~q ;
wire \cpu|Reg[17][4]~feeder_combout ;
wire \cpu|Reg[17][4]~q ;
wire \cpu|Selector25~2_combout ;
wire \SW[4]~input_o ;
wire \cpu|din4|ff1~feeder_combout ;
wire \cpu|din4|ff1~q ;
wire \cpu|din4|in_sync~feeder_combout ;
wire \cpu|din4|in_sync~q ;
wire \cpu|Reg~88_combout ;
wire \cpu|Reg[28][4]~q ;
wire \cpu|Reg[24][4]~feeder_combout ;
wire \cpu|Reg[24][4]~q ;
wire \cpu|Reg[16][4]~feeder_combout ;
wire \cpu|Reg[16][4]~DUPLICATE_q ;
wire \cpu|Selector25~1_combout ;
wire \cpu|Selector25~5_combout ;
wire \cpu|Selector25~6_combout ;
wire \cpu|Selector25~13_combout ;
wire \cpu|Selector25~12_combout ;
wire \cpu|Mux44~0_combout ;
wire \cpu|cnum~7_combout ;
wire \cpu|Reg[20][4]~q ;
wire \cpu|Reg[16][4]~q ;
wire \cpu|Mux35~3_combout ;
wire \cpu|Reg[30][4]~q ;
wire \cpu|Mux35~1_combout ;
wire \cpu|Mux35~2_combout ;
wire \cpu|Mux35~0_combout ;
wire \cpu|Mux35~4_combout ;
wire \cpu|Add3~18 ;
wire \cpu|Add3~22 ;
wire \cpu|Add3~33_sumout ;
wire \cpu|Mult1~14 ;
wire \cpu|Mux57~0_combout ;
wire \cpu|Add2~29_sumout ;
wire \cpu|Mult0~14 ;
wire \cpu|Mux65~0_combout ;
wire \cpu|cnum~14_combout ;
wire \cpu|Reg[19][6]~q ;
wire \cpu|Mux1~3_combout ;
wire \cpu|Mux1~1_combout ;
wire \cpu|Mux1~2_combout ;
wire \cpu|Mux1~0_combout ;
wire \cpu|Mux1~4_combout ;
wire \cpu|Mux1~8_combout ;
wire \cpu|Mux1~7_combout ;
wire \cpu|Mux1~5_combout ;
wire \cpu|Mux1~6_combout ;
wire \cpu|Mux1~9_combout ;
wire \cpu|Selector1~0_combout ;
wire \cpu|Selector9~0_combout ;
wire \cpu|Reg[19][7]~feeder_combout ;
wire \cpu|Reg[19][7]~q ;
wire \cpu|Reg[27][7]~DUPLICATE_q ;
wire \cpu|Selector0~3_combout ;
wire \cpu|Selector0~2_combout ;
wire \cpu|Selector0~1_combout ;
wire \cpu|Selector0~0_combout ;
wire \cpu|Selector0~4_combout ;
wire \cpu|Pmem|data[25]~2_combout ;
wire \cpu|Selector0~10_combout ;
wire \cpu|Selector0~5_combout ;
wire \cpu|Reg[14][7]~DUPLICATE_q ;
wire \cpu|Selector0~8_combout ;
wire \cpu|Selector0~7_combout ;
wire \cpu|Selector0~6_combout ;
wire \cpu|Selector0~9_combout ;
wire \cpu|Selector0~11_combout ;
wire \cpu|Reg~99_combout ;
wire \cpu|Reg~14_combout ;
wire \cpu|Reg[31][5]~q ;
wire \cpu|Mux40~5_combout ;
wire \cpu|Reg[26][5]~DUPLICATE_q ;
wire \cpu|Reg[18][5]~DUPLICATE_q ;
wire \cpu|Mux40~6_combout ;
wire \cpu|Reg[28][5]~DUPLICATE_q ;
wire \cpu|Reg[20][5]~DUPLICATE_q ;
wire \cpu|Reg[16][5]~DUPLICATE_q ;
wire \cpu|Mux40~8_combout ;
wire \cpu|Reg[29][5]~DUPLICATE_q ;
wire \cpu|Mux40~7_combout ;
wire \cpu|Mux40~9_combout ;
wire \cpu|Mux40~10_combout ;
wire \cpu|cnum~8_combout ;
wire \cpu|Add3~21_sumout ;
wire \cpu|Mult1~13 ;
wire \cpu|Mux58~0_combout ;
wire \cpu|Add2~21_sumout ;
wire \cpu|Mult0~13 ;
wire \cpu|Mux66~0_combout ;
wire \cpu|cnum~9_combout ;
wire \cpu|Reg[2][5]~q ;
wire \cpu|Mux2~8_combout ;
wire \cpu|Mux2~6_combout ;
wire \cpu|Reg[5][5]~q ;
wire \cpu|Mux2~7_combout ;
wire \cpu|Mux2~5_combout ;
wire \cpu|Mux2~9_combout ;
wire \cpu|Selector2~0_combout ;
wire \cpu|Selector12~0_combout ;
wire \cpu|Reg[29][4]~feeder_combout ;
wire \cpu|Reg[29][4]~q ;
wire \cpu|Selector3~6_combout ;
wire \cpu|Selector3~8_combout ;
wire \cpu|Selector3~7_combout ;
wire \cpu|Selector3~5_combout ;
wire \cpu|Selector3~9_combout ;
wire \cpu|Reg[13][4]~q ;
wire \cpu|Selector3~3_combout ;
wire \cpu|Reg[0][4]~DUPLICATE_q ;
wire \cpu|Reg[1][4]~q ;
wire \cpu|Selector3~0_combout ;
wire \cpu|Selector3~2_combout ;
wire \cpu|Selector3~1_combout ;
wire \cpu|Selector3~4_combout ;
wire \cpu|Selector3~10_combout ;
wire \cpu|Selector11~0_combout ;
wire \cpu|Reg[23][5]~feeder_combout ;
wire \cpu|Reg[23][5]~q ;
wire \cpu|Reg[22][5]~q ;
wire \cpu|Mux2~2_combout ;
wire \cpu|Mux2~0_combout ;
wire \cpu|Reg[30][5]~DUPLICATE_q ;
wire \cpu|Mux2~3_combout ;
wire \cpu|Mux2~1_combout ;
wire \cpu|Mux2~4_combout ;
wire \cpu|Selector10~0_combout ;
wire \cpu|Selector10~1_combout ;
wire \cpu|Reg~93_combout ;
wire \cpu|Reg[31][6]~q ;
wire \cpu|Mux72~4_combout ;
wire \cpu|Mux72~0_combout ;
wire \cpu|IP[0]~0_combout ;
wire \cpu|Mux21~3_combout ;
wire \cpu|Mux21~2_combout ;
wire \cpu|Mux21~0_combout ;
wire \cpu|Mux21~4_combout ;
wire \cpu|LessThan1~2_combout ;
wire \cpu|LessThan1~3_combout ;
wire \cpu|LessThan1~0_combout ;
wire \cpu|Equal8~0_combout ;
wire \cpu|LessThan1~1_combout ;
wire \cpu|LessThan1~4_combout ;
wire \cpu|LessThan3~3_combout ;
wire \cpu|LessThan3~2_combout ;
wire \cpu|LessThan3~0_combout ;
wire \cpu|LessThan3~1_combout ;
wire \cpu|LessThan3~4_combout ;
wire \cpu|Mux21~1_combout ;
wire \cpu|IP[0]~1_combout ;
wire \cpu|Add1~1_sumout ;
wire \cpu|Pmem|WideOr26~1_combout ;
wire \cpu|Pmem|WideOr26~0_combout ;
wire \cpu|Pmem|WideOr26~2_combout ;
wire \cpu|IP~2_combout ;
wire \cpu|Pmem|WideOr23~1_combout ;
wire \cpu|Pmem|WideOr23~0_combout ;
wire \cpu|Pmem|WideOr23~2_combout ;
wire \cpu|Add1~10 ;
wire \cpu|Add1~13_sumout ;
wire \cpu|IP~6_combout ;
wire \cpu|Add1~14 ;
wire \cpu|Add1~17_sumout ;
wire \cpu|Pmem|WideOr22~0_combout ;
wire \cpu|IP~7_combout ;
wire \cpu|IP[4]~DUPLICATE_q ;
wire \cpu|Add1~18 ;
wire \cpu|Add1~22 ;
wire \cpu|Add1~25_sumout ;
wire \cpu|IP~15_combout ;
wire \cpu|IP~11_combout ;
wire \cpu|Pmem|WideOr21~0_combout ;
wire \cpu|IP~8_combout ;
wire \cpu|IP~9_combout ;
wire \cpu|Add1~21_sumout ;
wire \cpu|IP~10_combout ;
wire \cpu|IP[5]~DUPLICATE_q ;
wire \cpu|Pmem|WideOr1~0_combout ;
wire \cpu|Pmem|WideOr1~1_combout ;
wire \cpu|IP~13_combout ;
wire \cpu|Add1~26 ;
wire \cpu|Add1~29_sumout ;
wire \cpu|IP~12_combout ;
wire \cpu|IP~14_combout ;
wire \cpu|IP[7]~DUPLICATE_q ;
wire \cpu|Pmem|WideOr4~0_combout ;
wire \cpu|Equal5~0_combout ;
wire \cpu|Selector16~0_combout ;
wire \cpu|Reg[29][0]~feeder_combout ;
wire \cpu|Reg[29][0]~q ;
wire \cpu|Reg[30][7]~q ;
wire \dnum|convert|Add0~14 ;
wire \dnum|convert|Add0~18 ;
wire \dnum|convert|Add0~22 ;
wire \dnum|convert|Add0~26 ;
wire \dnum|convert|Add0~2 ;
wire \dnum|convert|Add0~6 ;
wire \dnum|convert|Add0~9_sumout ;
wire \dnum|convert|Add0~5_sumout ;
wire \dnum|convert|Add0~1_sumout ;
wire \dnum|convert|Add0~25_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~10 ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~11 ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[18]~15_combout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[18]~14_combout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~9_combout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ;
wire \dnum|convert|Add0~21_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~18_cout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~6 ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~10 ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~22 ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~26 ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~14_cout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~10_combout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~21_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[15]~4_combout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~9_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \dnum|convert|Add0~17_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~22_cout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~6 ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~14 ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~25_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~25_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[17]~12_combout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~26 ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~18_cout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[22]~7_combout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[21]~5_combout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~13_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[20]~2_combout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \dnum|convert|Add0~13_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~26_cout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~18 ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~22_cout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \dnum|hex0|comb~0_combout ;
wire \dnum|hex0|comb~1_combout ;
wire \dnum|hex0|hex|segs[0]~0_combout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~17_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ;
wire \dnum|hex0|hex|WideOr6~0_combout ;
wire \dnum|hex0|hex|WideOr5~0_combout ;
wire \dnum|hex0|hex|WideOr4~0_combout ;
wire \dnum|hex0|hex|WideOr3~0_combout ;
wire \dnum|hex0|hex|WideOr2~0_combout ;
wire \dnum|hex0|hex|WideOr1~0_combout ;
wire \dnum|hex0|hex|WideOr0~0_combout ;
wire \dnum|hex0|hex|segs[6]~1_combout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[18]~6_combout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[18]~5_combout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~7_combout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~8_combout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_5~26_cout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_5~22 ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_5~18 ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_5~10 ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_5~14 ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~6 ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~7 ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~10 ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~11 ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~17_sumout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~18 ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~19 ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~14 ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~15 ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~13_sumout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~9_sumout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~7_combout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~1_combout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[15]~9_combout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_5~21_sumout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_6~26_cout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_6~22 ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_6~18 ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_6~14 ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~22_cout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~6 ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~14 ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~26 ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~18_cout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~25_sumout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~4_combout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~13_sumout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[20]~2_combout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[22]~0_combout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[22]~2_combout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[21]~10_combout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[20]~11_combout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_7~26_cout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_7~22_cout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_7~18_cout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_7~14_cout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_7~10_cout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \dnum|hex0|Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~26_cout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~18 ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~22_cout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~17_sumout ;
wire \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ;
wire \dnum|hex1|hex|segs[6]~0_combout ;
wire \dnum|hex1|hex|WideOr6~0_combout ;
wire \dnum|hex1|hex|WideOr5~0_combout ;
wire \dnum|hex1|hex|WideOr4~0_combout ;
wire \dnum|hex1|hex|WideOr3~0_combout ;
wire \dnum|hex1|hex|WideOr2~0_combout ;
wire \dnum|hex1|hex|WideOr1~0_combout ;
wire \dnum|hex1|hex|WideOr0~0_combout ;
wire \dnum|hex1|hex|segs[6]~1_combout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_5~18 ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_5~19 ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_5~14 ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_5~15 ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_5~10 ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_5~11 ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_5~6 ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_5~7 ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_5~5_sumout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_6~26_cout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_6~22 ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_6~18 ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_6~14 ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~6 ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~7 ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~11 ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~14 ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~15 ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~18 ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~19 ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~17_sumout ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~13_sumout ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~2_combout ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~3_combout ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~0_combout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[20]~3_combout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_7~26_cout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_7~22_cout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_7~18_cout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_7~14_cout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_7~10_cout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \dnum|hex1|Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~26_cout ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~18 ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~22_cout ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~17_sumout ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout ;
wire \dnum|hex2|hex|segs[4]~0_combout ;
wire \dnum|hex2|hex|WideOr6~0_combout ;
wire \dnum|hex2|hex|WideOr5~0_combout ;
wire \dnum|hex2|hex|WideOr4~0_combout ;
wire \dnum|hex2|hex|WideOr3~0_combout ;
wire \dnum|hex2|hex|WideOr2~0_combout ;
wire \dnum|hex2|hex|WideOr1~0_combout ;
wire \dnum|hex1|next_neg~0_combout ;
wire \dnum|hex2|hex|WideOr0~0_combout ;
wire \dnum|hex2|hex|segs[6]~1_combout ;
wire \dnum|hex2|next_neg~0_combout ;
wire \dh|ss0|WideOr6~0_combout ;
wire \dh|ss0|WideOr5~0_combout ;
wire \dh|ss0|WideOr4~0_combout ;
wire \dh|ss0|WideOr3~0_combout ;
wire \dh|ss0|WideOr2~0_combout ;
wire \dh|ss0|WideOr1~0_combout ;
wire \dh|ss0|WideOr0~0_combout ;
wire \dh|ss1|WideOr6~0_combout ;
wire \dh|ss1|WideOr5~0_combout ;
wire \dh|ss1|WideOr4~0_combout ;
wire \dh|ss1|WideOr3~0_combout ;
wire \dh|ss1|WideOr2~0_combout ;
wire \dh|ss1|WideOr1~0_combout ;
wire \dh|ss1|WideOr0~0_combout ;
wire [23:0] \cpu|count ;
wire [7:0] \cpu|IP ;
wire [20:0] \db|count ;
wire [3:0] \cpu|debug ;
wire [14:0] \cpu|s_word ;
wire [7:0] \cpu|word ;

wire [63:0] \cpu|Mult1~8_RESULTA_bus ;
wire [63:0] \cpu|Mult0~8_RESULTA_bus ;

assign \cpu|Mult1~8_resulta  = \cpu|Mult1~8_RESULTA_bus [0];
assign \cpu|Mult1~9  = \cpu|Mult1~8_RESULTA_bus [1];
assign \cpu|Mult1~10  = \cpu|Mult1~8_RESULTA_bus [2];
assign \cpu|Mult1~11  = \cpu|Mult1~8_RESULTA_bus [3];
assign \cpu|Mult1~12  = \cpu|Mult1~8_RESULTA_bus [4];
assign \cpu|Mult1~13  = \cpu|Mult1~8_RESULTA_bus [5];
assign \cpu|Mult1~14  = \cpu|Mult1~8_RESULTA_bus [6];
assign \cpu|Mult1~15  = \cpu|Mult1~8_RESULTA_bus [7];
assign \cpu|Mult1~16  = \cpu|Mult1~8_RESULTA_bus [8];
assign \cpu|Mult1~17  = \cpu|Mult1~8_RESULTA_bus [9];
assign \cpu|Mult1~18  = \cpu|Mult1~8_RESULTA_bus [10];
assign \cpu|Mult1~19  = \cpu|Mult1~8_RESULTA_bus [11];
assign \cpu|Mult1~20  = \cpu|Mult1~8_RESULTA_bus [12];
assign \cpu|Mult1~21  = \cpu|Mult1~8_RESULTA_bus [13];
assign \cpu|Mult1~22  = \cpu|Mult1~8_RESULTA_bus [14];
assign \cpu|Mult1~23  = \cpu|Mult1~8_RESULTA_bus [15];
assign \cpu|Mult1~24  = \cpu|Mult1~8_RESULTA_bus [16];
assign \cpu|Mult1~25  = \cpu|Mult1~8_RESULTA_bus [17];
assign \cpu|Mult1~26  = \cpu|Mult1~8_RESULTA_bus [18];
assign \cpu|Mult1~27  = \cpu|Mult1~8_RESULTA_bus [19];
assign \cpu|Mult1~28  = \cpu|Mult1~8_RESULTA_bus [20];
assign \cpu|Mult1~29  = \cpu|Mult1~8_RESULTA_bus [21];
assign \cpu|Mult1~30  = \cpu|Mult1~8_RESULTA_bus [22];
assign \cpu|Mult1~31  = \cpu|Mult1~8_RESULTA_bus [23];
assign \cpu|Mult1~32  = \cpu|Mult1~8_RESULTA_bus [24];
assign \cpu|Mult1~33  = \cpu|Mult1~8_RESULTA_bus [25];
assign \cpu|Mult1~34  = \cpu|Mult1~8_RESULTA_bus [26];
assign \cpu|Mult1~35  = \cpu|Mult1~8_RESULTA_bus [27];
assign \cpu|Mult1~36  = \cpu|Mult1~8_RESULTA_bus [28];
assign \cpu|Mult1~37  = \cpu|Mult1~8_RESULTA_bus [29];
assign \cpu|Mult1~38  = \cpu|Mult1~8_RESULTA_bus [30];
assign \cpu|Mult1~39  = \cpu|Mult1~8_RESULTA_bus [31];
assign \cpu|Mult1~40  = \cpu|Mult1~8_RESULTA_bus [32];
assign \cpu|Mult1~41  = \cpu|Mult1~8_RESULTA_bus [33];
assign \cpu|Mult1~42  = \cpu|Mult1~8_RESULTA_bus [34];
assign \cpu|Mult1~43  = \cpu|Mult1~8_RESULTA_bus [35];
assign \cpu|Mult1~44  = \cpu|Mult1~8_RESULTA_bus [36];
assign \cpu|Mult1~45  = \cpu|Mult1~8_RESULTA_bus [37];
assign \cpu|Mult1~46  = \cpu|Mult1~8_RESULTA_bus [38];
assign \cpu|Mult1~47  = \cpu|Mult1~8_RESULTA_bus [39];
assign \cpu|Mult1~48  = \cpu|Mult1~8_RESULTA_bus [40];
assign \cpu|Mult1~49  = \cpu|Mult1~8_RESULTA_bus [41];
assign \cpu|Mult1~50  = \cpu|Mult1~8_RESULTA_bus [42];
assign \cpu|Mult1~51  = \cpu|Mult1~8_RESULTA_bus [43];
assign \cpu|Mult1~52  = \cpu|Mult1~8_RESULTA_bus [44];
assign \cpu|Mult1~53  = \cpu|Mult1~8_RESULTA_bus [45];
assign \cpu|Mult1~54  = \cpu|Mult1~8_RESULTA_bus [46];
assign \cpu|Mult1~55  = \cpu|Mult1~8_RESULTA_bus [47];
assign \cpu|Mult1~56  = \cpu|Mult1~8_RESULTA_bus [48];
assign \cpu|Mult1~57  = \cpu|Mult1~8_RESULTA_bus [49];
assign \cpu|Mult1~58  = \cpu|Mult1~8_RESULTA_bus [50];
assign \cpu|Mult1~59  = \cpu|Mult1~8_RESULTA_bus [51];
assign \cpu|Mult1~60  = \cpu|Mult1~8_RESULTA_bus [52];
assign \cpu|Mult1~61  = \cpu|Mult1~8_RESULTA_bus [53];
assign \cpu|Mult1~62  = \cpu|Mult1~8_RESULTA_bus [54];
assign \cpu|Mult1~63  = \cpu|Mult1~8_RESULTA_bus [55];
assign \cpu|Mult1~64  = \cpu|Mult1~8_RESULTA_bus [56];
assign \cpu|Mult1~65  = \cpu|Mult1~8_RESULTA_bus [57];
assign \cpu|Mult1~66  = \cpu|Mult1~8_RESULTA_bus [58];
assign \cpu|Mult1~67  = \cpu|Mult1~8_RESULTA_bus [59];
assign \cpu|Mult1~68  = \cpu|Mult1~8_RESULTA_bus [60];
assign \cpu|Mult1~69  = \cpu|Mult1~8_RESULTA_bus [61];
assign \cpu|Mult1~70  = \cpu|Mult1~8_RESULTA_bus [62];
assign \cpu|Mult1~71  = \cpu|Mult1~8_RESULTA_bus [63];

assign \cpu|Mult0~8_resulta  = \cpu|Mult0~8_RESULTA_bus [0];
assign \cpu|Mult0~9  = \cpu|Mult0~8_RESULTA_bus [1];
assign \cpu|Mult0~10  = \cpu|Mult0~8_RESULTA_bus [2];
assign \cpu|Mult0~11  = \cpu|Mult0~8_RESULTA_bus [3];
assign \cpu|Mult0~12  = \cpu|Mult0~8_RESULTA_bus [4];
assign \cpu|Mult0~13  = \cpu|Mult0~8_RESULTA_bus [5];
assign \cpu|Mult0~14  = \cpu|Mult0~8_RESULTA_bus [6];
assign \cpu|Mult0~15  = \cpu|Mult0~8_RESULTA_bus [7];
assign \cpu|Mult0~16  = \cpu|Mult0~8_RESULTA_bus [8];
assign \cpu|Mult0~17  = \cpu|Mult0~8_RESULTA_bus [9];
assign \cpu|Mult0~18  = \cpu|Mult0~8_RESULTA_bus [10];
assign \cpu|Mult0~19  = \cpu|Mult0~8_RESULTA_bus [11];
assign \cpu|Mult0~20  = \cpu|Mult0~8_RESULTA_bus [12];
assign \cpu|Mult0~21  = \cpu|Mult0~8_RESULTA_bus [13];
assign \cpu|Mult0~22  = \cpu|Mult0~8_RESULTA_bus [14];
assign \cpu|Mult0~23  = \cpu|Mult0~8_RESULTA_bus [15];
assign \cpu|Mult0~24  = \cpu|Mult0~8_RESULTA_bus [16];
assign \cpu|Mult0~25  = \cpu|Mult0~8_RESULTA_bus [17];
assign \cpu|Mult0~26  = \cpu|Mult0~8_RESULTA_bus [18];
assign \cpu|Mult0~27  = \cpu|Mult0~8_RESULTA_bus [19];
assign \cpu|Mult0~28  = \cpu|Mult0~8_RESULTA_bus [20];
assign \cpu|Mult0~29  = \cpu|Mult0~8_RESULTA_bus [21];
assign \cpu|Mult0~30  = \cpu|Mult0~8_RESULTA_bus [22];
assign \cpu|Mult0~31  = \cpu|Mult0~8_RESULTA_bus [23];
assign \cpu|Mult0~32  = \cpu|Mult0~8_RESULTA_bus [24];
assign \cpu|Mult0~33  = \cpu|Mult0~8_RESULTA_bus [25];
assign \cpu|Mult0~34  = \cpu|Mult0~8_RESULTA_bus [26];
assign \cpu|Mult0~35  = \cpu|Mult0~8_RESULTA_bus [27];
assign \cpu|Mult0~36  = \cpu|Mult0~8_RESULTA_bus [28];
assign \cpu|Mult0~37  = \cpu|Mult0~8_RESULTA_bus [29];
assign \cpu|Mult0~38  = \cpu|Mult0~8_RESULTA_bus [30];
assign \cpu|Mult0~39  = \cpu|Mult0~8_RESULTA_bus [31];
assign \cpu|Mult0~40  = \cpu|Mult0~8_RESULTA_bus [32];
assign \cpu|Mult0~41  = \cpu|Mult0~8_RESULTA_bus [33];
assign \cpu|Mult0~42  = \cpu|Mult0~8_RESULTA_bus [34];
assign \cpu|Mult0~43  = \cpu|Mult0~8_RESULTA_bus [35];
assign \cpu|Mult0~44  = \cpu|Mult0~8_RESULTA_bus [36];
assign \cpu|Mult0~45  = \cpu|Mult0~8_RESULTA_bus [37];
assign \cpu|Mult0~46  = \cpu|Mult0~8_RESULTA_bus [38];
assign \cpu|Mult0~47  = \cpu|Mult0~8_RESULTA_bus [39];
assign \cpu|Mult0~48  = \cpu|Mult0~8_RESULTA_bus [40];
assign \cpu|Mult0~49  = \cpu|Mult0~8_RESULTA_bus [41];
assign \cpu|Mult0~50  = \cpu|Mult0~8_RESULTA_bus [42];
assign \cpu|Mult0~51  = \cpu|Mult0~8_RESULTA_bus [43];
assign \cpu|Mult0~52  = \cpu|Mult0~8_RESULTA_bus [44];
assign \cpu|Mult0~53  = \cpu|Mult0~8_RESULTA_bus [45];
assign \cpu|Mult0~54  = \cpu|Mult0~8_RESULTA_bus [46];
assign \cpu|Mult0~55  = \cpu|Mult0~8_RESULTA_bus [47];
assign \cpu|Mult0~56  = \cpu|Mult0~8_RESULTA_bus [48];
assign \cpu|Mult0~57  = \cpu|Mult0~8_RESULTA_bus [49];
assign \cpu|Mult0~58  = \cpu|Mult0~8_RESULTA_bus [50];
assign \cpu|Mult0~59  = \cpu|Mult0~8_RESULTA_bus [51];
assign \cpu|Mult0~60  = \cpu|Mult0~8_RESULTA_bus [52];
assign \cpu|Mult0~61  = \cpu|Mult0~8_RESULTA_bus [53];
assign \cpu|Mult0~62  = \cpu|Mult0~8_RESULTA_bus [54];
assign \cpu|Mult0~63  = \cpu|Mult0~8_RESULTA_bus [55];
assign \cpu|Mult0~64  = \cpu|Mult0~8_RESULTA_bus [56];
assign \cpu|Mult0~65  = \cpu|Mult0~8_RESULTA_bus [57];
assign \cpu|Mult0~66  = \cpu|Mult0~8_RESULTA_bus [58];
assign \cpu|Mult0~67  = \cpu|Mult0~8_RESULTA_bus [59];
assign \cpu|Mult0~68  = \cpu|Mult0~8_RESULTA_bus [60];
assign \cpu|Mult0~69  = \cpu|Mult0~8_RESULTA_bus [61];
assign \cpu|Mult0~70  = \cpu|Mult0~8_RESULTA_bus [62];
assign \cpu|Mult0~71  = \cpu|Mult0~8_RESULTA_bus [63];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\cpu|Reg[29][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\cpu|Reg[29][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\cpu|Reg[29][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\cpu|Reg[29][3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\cpu|Reg[29][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\cpu|Reg[29][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\cpu|debug [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\cpu|Reg[31][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\cpu|Reg[31][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\cpu|Reg[31][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\dnum|hex0|hex|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\dnum|hex0|hex|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\dnum|hex0|hex|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\dnum|hex0|hex|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\dnum|hex0|hex|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\dnum|hex0|hex|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(\dnum|hex0|hex|segs[6]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\dnum|hex1|hex|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\dnum|hex1|hex|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\dnum|hex1|hex|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\dnum|hex1|hex|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\dnum|hex1|hex|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\dnum|hex1|hex|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(\dnum|hex1|hex|segs[6]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\dnum|hex2|hex|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\dnum|hex2|hex|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\dnum|hex2|hex|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\dnum|hex2|hex|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\dnum|hex2|hex|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\dnum|hex2|hex|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(\dnum|hex2|hex|segs[6]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\dnum|hex2|next_neg~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\dh|ss0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\dh|ss0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\dh|ss0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\dh|ss0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\dh|ss0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\dh|ss0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\dh|ss0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\dh|ss1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\dh|ss1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\dh|ss1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\dh|ss1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\dh|ss1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\dh|ss1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\dh|ss1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y4_N5
dffeas \db|sync|ff1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|sync|ff1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db|sync|ff1 .is_wysiwyg = "true";
defparam \db|sync|ff1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N14
dffeas \db|sync|in_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\db|sync|ff1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|sync|in_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db|sync|in_sync .is_wysiwyg = "true";
defparam \db|sync|in_sync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N57
cyclonev_lcell_comb \db|nextcount~5 (
// Equation(s):
// \db|nextcount~5_combout  = ( \db|Add0~9_sumout  & ( !\db|sync|in_sync~q  $ (!\db|out~q ) ) )

	.dataa(!\db|sync|in_sync~q ),
	.datab(!\db|out~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\db|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount~5 .extended_lut = "off";
defparam \db|nextcount~5 .lut_mask = 64'h0000000066666666;
defparam \db|nextcount~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N59
dffeas \db|count[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|nextcount~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[18] .is_wysiwyg = "true";
defparam \db|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N30
cyclonev_lcell_comb \db|Add0~81 (
// Equation(s):
// \db|Add0~81_sumout  = SUM(( \db|count [0] ) + ( VCC ) + ( !VCC ))
// \db|Add0~82  = CARRY(( \db|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~81_sumout ),
	.cout(\db|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~81 .extended_lut = "off";
defparam \db|Add0~81 .lut_mask = 64'h0000000000000F0F;
defparam \db|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N0
cyclonev_lcell_comb \db|nextcount[0]~20 (
// Equation(s):
// \db|nextcount[0]~20_combout  = ( \db|Add0~81_sumout  & ( !\db|sync|in_sync~q  $ (!\db|out~q  $ (\db|LessThan0~3_combout )) ) )

	.dataa(!\db|sync|in_sync~q ),
	.datab(!\db|out~q ),
	.datac(!\db|LessThan0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\db|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount[0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount[0]~20 .extended_lut = "off";
defparam \db|nextcount[0]~20 .lut_mask = 64'h0000000069696969;
defparam \db|nextcount[0]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N2
dffeas \db|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|nextcount[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[0] .is_wysiwyg = "true";
defparam \db|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N33
cyclonev_lcell_comb \db|Add0~77 (
// Equation(s):
// \db|Add0~77_sumout  = SUM(( \db|count [1] ) + ( GND ) + ( \db|Add0~82  ))
// \db|Add0~78  = CARRY(( \db|count [1] ) + ( GND ) + ( \db|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~77_sumout ),
	.cout(\db|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~77 .extended_lut = "off";
defparam \db|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N15
cyclonev_lcell_comb \db|nextcount[1]~19 (
// Equation(s):
// \db|nextcount[1]~19_combout  = ( \db|Add0~77_sumout  & ( !\db|LessThan0~3_combout  $ (!\db|out~q  $ (\db|sync|in_sync~q )) ) )

	.dataa(!\db|LessThan0~3_combout ),
	.datab(!\db|out~q ),
	.datac(!\db|sync|in_sync~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\db|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount[1]~19 .extended_lut = "off";
defparam \db|nextcount[1]~19 .lut_mask = 64'h0000000069696969;
defparam \db|nextcount[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N17
dffeas \db|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|nextcount[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[1] .is_wysiwyg = "true";
defparam \db|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N36
cyclonev_lcell_comb \db|Add0~73 (
// Equation(s):
// \db|Add0~73_sumout  = SUM(( \db|count [2] ) + ( GND ) + ( \db|Add0~78  ))
// \db|Add0~74  = CARRY(( \db|count [2] ) + ( GND ) + ( \db|Add0~78  ))

	.dataa(gnd),
	.datab(!\db|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~73_sumout ),
	.cout(\db|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~73 .extended_lut = "off";
defparam \db|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N9
cyclonev_lcell_comb \db|nextcount[2]~18 (
// Equation(s):
// \db|nextcount[2]~18_combout  = ( \db|LessThan0~3_combout  & ( (\db|Add0~73_sumout  & (!\db|out~q  $ (\db|sync|in_sync~q ))) ) ) # ( !\db|LessThan0~3_combout  & ( (\db|Add0~73_sumout  & (!\db|out~q  $ (!\db|sync|in_sync~q ))) ) )

	.dataa(gnd),
	.datab(!\db|out~q ),
	.datac(!\db|sync|in_sync~q ),
	.datad(!\db|Add0~73_sumout ),
	.datae(gnd),
	.dataf(!\db|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount[2]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount[2]~18 .extended_lut = "off";
defparam \db|nextcount[2]~18 .lut_mask = 64'h003C003C00C300C3;
defparam \db|nextcount[2]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N11
dffeas \db|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|nextcount[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[2] .is_wysiwyg = "true";
defparam \db|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N39
cyclonev_lcell_comb \db|Add0~69 (
// Equation(s):
// \db|Add0~69_sumout  = SUM(( \db|count [3] ) + ( GND ) + ( \db|Add0~74  ))
// \db|Add0~70  = CARRY(( \db|count [3] ) + ( GND ) + ( \db|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~69_sumout ),
	.cout(\db|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~69 .extended_lut = "off";
defparam \db|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \db|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N21
cyclonev_lcell_comb \db|nextcount[3]~17 (
// Equation(s):
// \db|nextcount[3]~17_combout  = ( \db|out~q  & ( (\db|Add0~69_sumout  & (!\db|LessThan0~3_combout  $ (\db|sync|in_sync~q ))) ) ) # ( !\db|out~q  & ( (\db|Add0~69_sumout  & (!\db|LessThan0~3_combout  $ (!\db|sync|in_sync~q ))) ) )

	.dataa(!\db|LessThan0~3_combout ),
	.datab(gnd),
	.datac(!\db|sync|in_sync~q ),
	.datad(!\db|Add0~69_sumout ),
	.datae(gnd),
	.dataf(!\db|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount[3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount[3]~17 .extended_lut = "off";
defparam \db|nextcount[3]~17 .lut_mask = 64'h005A005A00A500A5;
defparam \db|nextcount[3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N23
dffeas \db|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|nextcount[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[3] .is_wysiwyg = "true";
defparam \db|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N42
cyclonev_lcell_comb \db|Add0~65 (
// Equation(s):
// \db|Add0~65_sumout  = SUM(( \db|count [4] ) + ( GND ) + ( \db|Add0~70  ))
// \db|Add0~66  = CARRY(( \db|count [4] ) + ( GND ) + ( \db|Add0~70  ))

	.dataa(gnd),
	.datab(!\db|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~65_sumout ),
	.cout(\db|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~65 .extended_lut = "off";
defparam \db|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N12
cyclonev_lcell_comb \db|nextcount[4]~16 (
// Equation(s):
// \db|nextcount[4]~16_combout  = ( \db|sync|in_sync~q  & ( (\db|Add0~65_sumout  & (!\db|LessThan0~3_combout  $ (\db|out~q ))) ) ) # ( !\db|sync|in_sync~q  & ( (\db|Add0~65_sumout  & (!\db|LessThan0~3_combout  $ (!\db|out~q ))) ) )

	.dataa(!\db|LessThan0~3_combout ),
	.datab(!\db|out~q ),
	.datac(gnd),
	.datad(!\db|Add0~65_sumout ),
	.datae(gnd),
	.dataf(!\db|sync|in_sync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount[4]~16 .extended_lut = "off";
defparam \db|nextcount[4]~16 .lut_mask = 64'h0066006600990099;
defparam \db|nextcount[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N14
dffeas \db|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|nextcount[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[4] .is_wysiwyg = "true";
defparam \db|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N45
cyclonev_lcell_comb \db|Add0~53 (
// Equation(s):
// \db|Add0~53_sumout  = SUM(( \db|count [5] ) + ( GND ) + ( \db|Add0~66  ))
// \db|Add0~54  = CARRY(( \db|count [5] ) + ( GND ) + ( \db|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~53_sumout ),
	.cout(\db|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~53 .extended_lut = "off";
defparam \db|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N6
cyclonev_lcell_comb \db|nextcount~14 (
// Equation(s):
// \db|nextcount~14_combout  = ( \db|sync|in_sync~q  & ( (!\db|out~q  & \db|Add0~53_sumout ) ) ) # ( !\db|sync|in_sync~q  & ( (\db|out~q  & \db|Add0~53_sumout ) ) )

	.dataa(gnd),
	.datab(!\db|out~q ),
	.datac(gnd),
	.datad(!\db|Add0~53_sumout ),
	.datae(gnd),
	.dataf(!\db|sync|in_sync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount~14 .extended_lut = "off";
defparam \db|nextcount~14 .lut_mask = 64'h0033003300CC00CC;
defparam \db|nextcount~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N8
dffeas \db|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|nextcount~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[5] .is_wysiwyg = "true";
defparam \db|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N48
cyclonev_lcell_comb \db|Add0~57 (
// Equation(s):
// \db|Add0~57_sumout  = SUM(( \db|count [6] ) + ( GND ) + ( \db|Add0~54  ))
// \db|Add0~58  = CARRY(( \db|count [6] ) + ( GND ) + ( \db|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~57_sumout ),
	.cout(\db|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~57 .extended_lut = "off";
defparam \db|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N3
cyclonev_lcell_comb \db|nextcount~15 (
// Equation(s):
// \db|nextcount~15_combout  = ( \db|Add0~57_sumout  & ( !\db|out~q  $ (!\db|sync|in_sync~q ) ) )

	.dataa(gnd),
	.datab(!\db|out~q ),
	.datac(!\db|sync|in_sync~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\db|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount~15 .extended_lut = "off";
defparam \db|nextcount~15 .lut_mask = 64'h000000003C3C3C3C;
defparam \db|nextcount~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N5
dffeas \db|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|nextcount~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[6] .is_wysiwyg = "true";
defparam \db|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N51
cyclonev_lcell_comb \db|Add0~49 (
// Equation(s):
// \db|Add0~49_sumout  = SUM(( \db|count [7] ) + ( GND ) + ( \db|Add0~58  ))
// \db|Add0~50  = CARRY(( \db|count [7] ) + ( GND ) + ( \db|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~49_sumout ),
	.cout(\db|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~49 .extended_lut = "off";
defparam \db|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N27
cyclonev_lcell_comb \db|nextcount~1 (
// Equation(s):
// \db|nextcount~1_combout  = ( \db|Add0~49_sumout  & ( !\db|out~q  $ (!\db|sync|in_sync~q ) ) )

	.dataa(gnd),
	.datab(!\db|out~q ),
	.datac(!\db|sync|in_sync~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\db|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount~1 .extended_lut = "off";
defparam \db|nextcount~1 .lut_mask = 64'h000000003C3C3C3C;
defparam \db|nextcount~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N28
dffeas \db|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|nextcount~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[7] .is_wysiwyg = "true";
defparam \db|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N54
cyclonev_lcell_comb \db|Add0~45 (
// Equation(s):
// \db|Add0~45_sumout  = SUM(( \db|count [8] ) + ( GND ) + ( \db|Add0~50  ))
// \db|Add0~46  = CARRY(( \db|count [8] ) + ( GND ) + ( \db|Add0~50  ))

	.dataa(gnd),
	.datab(!\db|count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~45_sumout ),
	.cout(\db|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~45 .extended_lut = "off";
defparam \db|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N24
cyclonev_lcell_comb \db|nextcount~0 (
// Equation(s):
// \db|nextcount~0_combout  = ( \db|sync|in_sync~q  & ( (!\db|out~q  & \db|Add0~45_sumout ) ) ) # ( !\db|sync|in_sync~q  & ( (\db|out~q  & \db|Add0~45_sumout ) ) )

	.dataa(gnd),
	.datab(!\db|out~q ),
	.datac(gnd),
	.datad(!\db|Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\db|sync|in_sync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount~0 .extended_lut = "off";
defparam \db|nextcount~0 .lut_mask = 64'h0033003300CC00CC;
defparam \db|nextcount~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N25
dffeas \db|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|nextcount~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[8] .is_wysiwyg = "true";
defparam \db|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N57
cyclonev_lcell_comb \db|Add0~41 (
// Equation(s):
// \db|Add0~41_sumout  = SUM(( \db|count [9] ) + ( GND ) + ( \db|Add0~46  ))
// \db|Add0~42  = CARRY(( \db|count [9] ) + ( GND ) + ( \db|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~41_sumout ),
	.cout(\db|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~41 .extended_lut = "off";
defparam \db|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N18
cyclonev_lcell_comb \db|nextcount~13 (
// Equation(s):
// \db|nextcount~13_combout  = ( \db|Add0~41_sumout  & ( !\db|sync|in_sync~q  $ (!\db|out~q ) ) )

	.dataa(gnd),
	.datab(!\db|sync|in_sync~q ),
	.datac(!\db|out~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\db|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount~13 .extended_lut = "off";
defparam \db|nextcount~13 .lut_mask = 64'h000000003C3C3C3C;
defparam \db|nextcount~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N59
dffeas \db|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\db|nextcount~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|LessThan0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[9] .is_wysiwyg = "true";
defparam \db|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N0
cyclonev_lcell_comb \db|Add0~29 (
// Equation(s):
// \db|Add0~29_sumout  = SUM(( \db|count [10] ) + ( GND ) + ( \db|Add0~42  ))
// \db|Add0~30  = CARRY(( \db|count [10] ) + ( GND ) + ( \db|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~29_sumout ),
	.cout(\db|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~29 .extended_lut = "off";
defparam \db|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N27
cyclonev_lcell_comb \db|nextcount~10 (
// Equation(s):
// \db|nextcount~10_combout  = ( \db|Add0~29_sumout  & ( \db|out~q  & ( !\db|sync|in_sync~q  ) ) ) # ( \db|Add0~29_sumout  & ( !\db|out~q  & ( \db|sync|in_sync~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|sync|in_sync~q ),
	.datad(gnd),
	.datae(!\db|Add0~29_sumout ),
	.dataf(!\db|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount~10 .extended_lut = "off";
defparam \db|nextcount~10 .lut_mask = 64'h00000F0F0000F0F0;
defparam \db|nextcount~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N28
dffeas \db|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|nextcount~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[10] .is_wysiwyg = "true";
defparam \db|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N3
cyclonev_lcell_comb \db|Add0~33 (
// Equation(s):
// \db|Add0~33_sumout  = SUM(( \db|count [11] ) + ( GND ) + ( \db|Add0~30  ))
// \db|Add0~34  = CARRY(( \db|count [11] ) + ( GND ) + ( \db|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db|count [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~33_sumout ),
	.cout(\db|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~33 .extended_lut = "off";
defparam \db|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \db|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N6
cyclonev_lcell_comb \db|nextcount~11 (
// Equation(s):
// \db|nextcount~11_combout  = ( \db|Add0~33_sumout  & ( \db|out~q  & ( !\db|sync|in_sync~q  ) ) ) # ( \db|Add0~33_sumout  & ( !\db|out~q  & ( \db|sync|in_sync~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db|sync|in_sync~q ),
	.datae(!\db|Add0~33_sumout ),
	.dataf(!\db|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount~11 .extended_lut = "off";
defparam \db|nextcount~11 .lut_mask = 64'h000000FF0000FF00;
defparam \db|nextcount~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N7
dffeas \db|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|nextcount~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[11] .is_wysiwyg = "true";
defparam \db|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \db|Add0~37 (
// Equation(s):
// \db|Add0~37_sumout  = SUM(( \db|count [12] ) + ( GND ) + ( \db|Add0~34  ))
// \db|Add0~38  = CARRY(( \db|count [12] ) + ( GND ) + ( \db|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~37_sumout ),
	.cout(\db|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~37 .extended_lut = "off";
defparam \db|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N51
cyclonev_lcell_comb \db|nextcount~12 (
// Equation(s):
// \db|nextcount~12_combout  = ( \db|Add0~37_sumout  & ( \db|out~q  & ( !\db|sync|in_sync~q  ) ) ) # ( \db|Add0~37_sumout  & ( !\db|out~q  & ( \db|sync|in_sync~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|sync|in_sync~q ),
	.datad(gnd),
	.datae(!\db|Add0~37_sumout ),
	.dataf(!\db|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount~12 .extended_lut = "off";
defparam \db|nextcount~12 .lut_mask = 64'h00000F0F0000F0F0;
defparam \db|nextcount~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N52
dffeas \db|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|nextcount~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[12] .is_wysiwyg = "true";
defparam \db|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N9
cyclonev_lcell_comb \db|Add0~17 (
// Equation(s):
// \db|Add0~17_sumout  = SUM(( \db|count [13] ) + ( GND ) + ( \db|Add0~38  ))
// \db|Add0~18  = CARRY(( \db|count [13] ) + ( GND ) + ( \db|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~17_sumout ),
	.cout(\db|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~17 .extended_lut = "off";
defparam \db|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N51
cyclonev_lcell_comb \db|nextcount~7 (
// Equation(s):
// \db|nextcount~7_combout  = (\db|Add0~17_sumout  & (!\db|out~q  $ (!\db|sync|in_sync~q )))

	.dataa(gnd),
	.datab(!\db|Add0~17_sumout ),
	.datac(!\db|out~q ),
	.datad(!\db|sync|in_sync~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount~7 .extended_lut = "off";
defparam \db|nextcount~7 .lut_mask = 64'h0330033003300330;
defparam \db|nextcount~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N52
dffeas \db|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|nextcount~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[13] .is_wysiwyg = "true";
defparam \db|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N12
cyclonev_lcell_comb \db|Add0~21 (
// Equation(s):
// \db|Add0~21_sumout  = SUM(( \db|count [14] ) + ( GND ) + ( \db|Add0~18  ))
// \db|Add0~22  = CARRY(( \db|count [14] ) + ( GND ) + ( \db|Add0~18  ))

	.dataa(gnd),
	.datab(!\db|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~21_sumout ),
	.cout(\db|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~21 .extended_lut = "off";
defparam \db|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N45
cyclonev_lcell_comb \db|nextcount~8 (
// Equation(s):
// \db|nextcount~8_combout  = ( \db|Add0~21_sumout  & ( !\db|out~q  $ (!\db|sync|in_sync~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|out~q ),
	.datad(!\db|sync|in_sync~q ),
	.datae(gnd),
	.dataf(!\db|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount~8 .extended_lut = "off";
defparam \db|nextcount~8 .lut_mask = 64'h000000000FF00FF0;
defparam \db|nextcount~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N47
dffeas \db|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|nextcount~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[14] .is_wysiwyg = "true";
defparam \db|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N15
cyclonev_lcell_comb \db|Add0~25 (
// Equation(s):
// \db|Add0~25_sumout  = SUM(( \db|count [15] ) + ( GND ) + ( \db|Add0~22  ))
// \db|Add0~26  = CARRY(( \db|count [15] ) + ( GND ) + ( \db|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~25_sumout ),
	.cout(\db|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~25 .extended_lut = "off";
defparam \db|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N42
cyclonev_lcell_comb \db|nextcount~9 (
// Equation(s):
// \db|nextcount~9_combout  = ( \db|Add0~25_sumout  & ( \db|out~q  & ( !\db|sync|in_sync~q  ) ) ) # ( \db|Add0~25_sumout  & ( !\db|out~q  & ( \db|sync|in_sync~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db|sync|in_sync~q ),
	.datae(!\db|Add0~25_sumout ),
	.dataf(!\db|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount~9 .extended_lut = "off";
defparam \db|nextcount~9 .lut_mask = 64'h000000FF0000FF00;
defparam \db|nextcount~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N43
dffeas \db|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|nextcount~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[15] .is_wysiwyg = "true";
defparam \db|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \db|Add0~13 (
// Equation(s):
// \db|Add0~13_sumout  = SUM(( \db|count [16] ) + ( GND ) + ( \db|Add0~26  ))
// \db|Add0~14  = CARRY(( \db|count [16] ) + ( GND ) + ( \db|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~13_sumout ),
	.cout(\db|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~13 .extended_lut = "off";
defparam \db|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N39
cyclonev_lcell_comb \db|nextcount~6 (
// Equation(s):
// \db|nextcount~6_combout  = ( \db|out~q  & ( (\db|Add0~13_sumout  & !\db|sync|in_sync~q ) ) ) # ( !\db|out~q  & ( (\db|Add0~13_sumout  & \db|sync|in_sync~q ) ) )

	.dataa(gnd),
	.datab(!\db|Add0~13_sumout ),
	.datac(!\db|sync|in_sync~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\db|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount~6 .extended_lut = "off";
defparam \db|nextcount~6 .lut_mask = 64'h0303030330303030;
defparam \db|nextcount~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N40
dffeas \db|count[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|nextcount~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[16] .is_wysiwyg = "true";
defparam \db|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N21
cyclonev_lcell_comb \db|Add0~5 (
// Equation(s):
// \db|Add0~5_sumout  = SUM(( \db|count [17] ) + ( GND ) + ( \db|Add0~14  ))
// \db|Add0~6  = CARRY(( \db|count [17] ) + ( GND ) + ( \db|Add0~14  ))

	.dataa(!\db|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~5_sumout ),
	.cout(\db|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~5 .extended_lut = "off";
defparam \db|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \db|nextcount~4 (
// Equation(s):
// \db|nextcount~4_combout  = (\db|Add0~5_sumout  & (!\db|sync|in_sync~q  $ (!\db|out~q )))

	.dataa(!\db|sync|in_sync~q ),
	.datab(!\db|out~q ),
	.datac(!\db|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount~4 .extended_lut = "off";
defparam \db|nextcount~4 .lut_mask = 64'h0606060606060606;
defparam \db|nextcount~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N38
dffeas \db|count[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|nextcount~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[17] .is_wysiwyg = "true";
defparam \db|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \db|Add0~9 (
// Equation(s):
// \db|Add0~9_sumout  = SUM(( \db|count [18] ) + ( GND ) + ( \db|Add0~6  ))
// \db|Add0~10  = CARRY(( \db|count [18] ) + ( GND ) + ( \db|Add0~6  ))

	.dataa(gnd),
	.datab(!\db|count [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~9_sumout ),
	.cout(\db|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~9 .extended_lut = "off";
defparam \db|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N39
cyclonev_lcell_comb \db|nextcount~3 (
// Equation(s):
// \db|nextcount~3_combout  = (\db|Add0~1_sumout  & (!\db|sync|in_sync~q  $ (!\db|out~q )))

	.dataa(!\db|sync|in_sync~q ),
	.datab(!\db|out~q ),
	.datac(gnd),
	.datad(!\db|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount~3 .extended_lut = "off";
defparam \db|nextcount~3 .lut_mask = 64'h0066006600660066;
defparam \db|nextcount~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N41
dffeas \db|count[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|nextcount~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[19] .is_wysiwyg = "true";
defparam \db|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N27
cyclonev_lcell_comb \db|Add0~1 (
// Equation(s):
// \db|Add0~1_sumout  = SUM(( \db|count [19] ) + ( GND ) + ( \db|Add0~10  ))
// \db|Add0~2  = CARRY(( \db|count [19] ) + ( GND ) + ( \db|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|count [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~1_sumout ),
	.cout(\db|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~1 .extended_lut = "off";
defparam \db|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N55
dffeas \db|count[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|nextcount~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \db|count[20] .is_wysiwyg = "true";
defparam \db|count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \db|Add0~61 (
// Equation(s):
// \db|Add0~61_sumout  = SUM(( \db|count [20] ) + ( GND ) + ( \db|Add0~2  ))

	.dataa(gnd),
	.datab(!\db|count [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Add0~61 .extended_lut = "off";
defparam \db|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \db|nextcount~2 (
// Equation(s):
// \db|nextcount~2_combout  = ( \db|Add0~61_sumout  & ( !\db|sync|in_sync~q  $ (!\db|out~q ) ) )

	.dataa(!\db|sync|in_sync~q ),
	.datab(!\db|out~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\db|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|nextcount~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|nextcount~2 .extended_lut = "off";
defparam \db|nextcount~2 .lut_mask = 64'h0000000066666666;
defparam \db|nextcount~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N18
cyclonev_lcell_comb \db|LessThan0~0 (
// Equation(s):
// \db|LessThan0~0_combout  = ( \db|nextcount~0_combout  & ( ((\db|Add0~53_sumout  & \db|Add0~57_sumout )) # (\db|nextcount~1_combout ) ) )

	.dataa(gnd),
	.datab(!\db|Add0~53_sumout ),
	.datac(!\db|Add0~57_sumout ),
	.datad(!\db|nextcount~1_combout ),
	.datae(gnd),
	.dataf(!\db|nextcount~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|LessThan0~0 .extended_lut = "off";
defparam \db|LessThan0~0 .lut_mask = 64'h0000000003FF03FF;
defparam \db|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N54
cyclonev_lcell_comb \db|LessThan0~1 (
// Equation(s):
// \db|LessThan0~1_combout  = ( !\db|Add0~29_sumout  & ( \db|LessThan0~0_combout  & ( (!\db|Add0~33_sumout  & (!\db|Add0~41_sumout  & !\db|Add0~37_sumout )) ) ) ) # ( !\db|Add0~29_sumout  & ( !\db|LessThan0~0_combout  & ( (!\db|Add0~33_sumout  & 
// !\db|Add0~37_sumout ) ) ) )

	.dataa(!\db|Add0~33_sumout ),
	.datab(!\db|Add0~41_sumout ),
	.datac(!\db|Add0~37_sumout ),
	.datad(gnd),
	.datae(!\db|Add0~29_sumout ),
	.dataf(!\db|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|LessThan0~1 .extended_lut = "off";
defparam \db|LessThan0~1 .lut_mask = 64'hA0A0000080800000;
defparam \db|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N48
cyclonev_lcell_comb \db|LessThan0~2 (
// Equation(s):
// \db|LessThan0~2_combout  = ( \db|LessThan0~1_combout  & ( !\db|Add0~13_sumout  ) ) # ( !\db|LessThan0~1_combout  & ( (!\db|Add0~13_sumout  & ((!\db|Add0~21_sumout ) # ((!\db|Add0~17_sumout ) # (!\db|Add0~25_sumout )))) ) )

	.dataa(!\db|Add0~21_sumout ),
	.datab(!\db|Add0~17_sumout ),
	.datac(!\db|Add0~13_sumout ),
	.datad(!\db|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\db|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|LessThan0~2 .extended_lut = "off";
defparam \db|LessThan0~2 .lut_mask = 64'hF0E0F0E0F0F0F0F0;
defparam \db|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \db|LessThan0~3 (
// Equation(s):
// \db|LessThan0~3_combout  = ( \db|LessThan0~2_combout  & ( (\db|Add0~1_sumout  & \db|nextcount~2_combout ) ) ) # ( !\db|LessThan0~2_combout  & ( (\db|nextcount~2_combout  & (((\db|Add0~9_sumout  & \db|Add0~5_sumout )) # (\db|Add0~1_sumout ))) ) )

	.dataa(!\db|Add0~9_sumout ),
	.datab(!\db|Add0~1_sumout ),
	.datac(!\db|Add0~5_sumout ),
	.datad(!\db|nextcount~2_combout ),
	.datae(gnd),
	.dataf(!\db|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|LessThan0~3 .extended_lut = "off";
defparam \db|LessThan0~3 .lut_mask = 64'h0037003700330033;
defparam \db|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N33
cyclonev_lcell_comb \db|out~0 (
// Equation(s):
// \db|out~0_combout  = ( \db|out~q  & ( \db|sync|in_sync~q  ) ) # ( !\db|out~q  & ( \db|sync|in_sync~q  & ( \db|LessThan0~3_combout  ) ) ) # ( \db|out~q  & ( !\db|sync|in_sync~q  & ( !\db|LessThan0~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|LessThan0~3_combout ),
	.datad(gnd),
	.datae(!\db|out~q ),
	.dataf(!\db|sync|in_sync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|out~0 .extended_lut = "off";
defparam \db|out~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \db|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N34
dffeas \db|out (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\db|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db|out .is_wysiwyg = "true";
defparam \db|out .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N34
dffeas \cpu|sync_r|ff1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\db|out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_r|ff1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_r|ff1 .is_wysiwyg = "true";
defparam \cpu|sync_r|ff1 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N8
dffeas \cpu|sync_r|in_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_r|ff1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_r|in_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_r|in_sync .is_wysiwyg = "true";
defparam \cpu|sync_r|in_sync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N30
cyclonev_lcell_comb \cpu|Add0~37 (
// Equation(s):
// \cpu|Add0~37_sumout  = SUM(( \cpu|count [0] ) + ( VCC ) + ( !VCC ))
// \cpu|Add0~38  = CARRY(( \cpu|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\cpu|count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~37_sumout ),
	.cout(\cpu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~37 .extended_lut = "off";
defparam \cpu|Add0~37 .lut_mask = 64'h0000000000003333;
defparam \cpu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N32
dffeas \cpu|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[0] .is_wysiwyg = "true";
defparam \cpu|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N33
cyclonev_lcell_comb \cpu|Add0~41 (
// Equation(s):
// \cpu|Add0~41_sumout  = SUM(( \cpu|count [1] ) + ( GND ) + ( \cpu|Add0~38  ))
// \cpu|Add0~42  = CARRY(( \cpu|count [1] ) + ( GND ) + ( \cpu|Add0~38  ))

	.dataa(!\cpu|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~41_sumout ),
	.cout(\cpu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~41 .extended_lut = "off";
defparam \cpu|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N35
dffeas \cpu|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[1] .is_wysiwyg = "true";
defparam \cpu|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N36
cyclonev_lcell_comb \cpu|Add0~45 (
// Equation(s):
// \cpu|Add0~45_sumout  = SUM(( \cpu|count [2] ) + ( GND ) + ( \cpu|Add0~42  ))
// \cpu|Add0~46  = CARRY(( \cpu|count [2] ) + ( GND ) + ( \cpu|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~45_sumout ),
	.cout(\cpu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~45 .extended_lut = "off";
defparam \cpu|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N38
dffeas \cpu|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[2] .is_wysiwyg = "true";
defparam \cpu|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N39
cyclonev_lcell_comb \cpu|Add0~13 (
// Equation(s):
// \cpu|Add0~13_sumout  = SUM(( \cpu|count [3] ) + ( GND ) + ( \cpu|Add0~46  ))
// \cpu|Add0~14  = CARRY(( \cpu|count [3] ) + ( GND ) + ( \cpu|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~13_sumout ),
	.cout(\cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~13 .extended_lut = "off";
defparam \cpu|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N41
dffeas \cpu|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[3] .is_wysiwyg = "true";
defparam \cpu|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N42
cyclonev_lcell_comb \cpu|Add0~17 (
// Equation(s):
// \cpu|Add0~17_sumout  = SUM(( \cpu|count [4] ) + ( GND ) + ( \cpu|Add0~14  ))
// \cpu|Add0~18  = CARRY(( \cpu|count [4] ) + ( GND ) + ( \cpu|Add0~14  ))

	.dataa(gnd),
	.datab(!\cpu|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~17_sumout ),
	.cout(\cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~17 .extended_lut = "off";
defparam \cpu|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N44
dffeas \cpu|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[4] .is_wysiwyg = "true";
defparam \cpu|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N45
cyclonev_lcell_comb \cpu|Add0~49 (
// Equation(s):
// \cpu|Add0~49_sumout  = SUM(( \cpu|count [5] ) + ( GND ) + ( \cpu|Add0~18  ))
// \cpu|Add0~50  = CARRY(( \cpu|count [5] ) + ( GND ) + ( \cpu|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~49_sumout ),
	.cout(\cpu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~49 .extended_lut = "off";
defparam \cpu|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N46
dffeas \cpu|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[5] .is_wysiwyg = "true";
defparam \cpu|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N48
cyclonev_lcell_comb \cpu|Add0~1 (
// Equation(s):
// \cpu|Add0~1_sumout  = SUM(( \cpu|count [6] ) + ( GND ) + ( \cpu|Add0~50  ))
// \cpu|Add0~2  = CARRY(( \cpu|count [6] ) + ( GND ) + ( \cpu|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~1_sumout ),
	.cout(\cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~1 .extended_lut = "off";
defparam \cpu|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N50
dffeas \cpu|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[6] .is_wysiwyg = "true";
defparam \cpu|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N51
cyclonev_lcell_comb \cpu|Add0~5 (
// Equation(s):
// \cpu|Add0~5_sumout  = SUM(( \cpu|count [7] ) + ( GND ) + ( \cpu|Add0~2  ))
// \cpu|Add0~6  = CARRY(( \cpu|count [7] ) + ( GND ) + ( \cpu|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~5_sumout ),
	.cout(\cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~5 .extended_lut = "off";
defparam \cpu|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N52
dffeas \cpu|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[7] .is_wysiwyg = "true";
defparam \cpu|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N54
cyclonev_lcell_comb \cpu|Add0~29 (
// Equation(s):
// \cpu|Add0~29_sumout  = SUM(( \cpu|count [8] ) + ( GND ) + ( \cpu|Add0~6  ))
// \cpu|Add0~30  = CARRY(( \cpu|count [8] ) + ( GND ) + ( \cpu|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~29_sumout ),
	.cout(\cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~29 .extended_lut = "off";
defparam \cpu|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N56
dffeas \cpu|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[8] .is_wysiwyg = "true";
defparam \cpu|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N57
cyclonev_lcell_comb \cpu|Add0~33 (
// Equation(s):
// \cpu|Add0~33_sumout  = SUM(( \cpu|count [9] ) + ( GND ) + ( \cpu|Add0~30  ))
// \cpu|Add0~34  = CARRY(( \cpu|count [9] ) + ( GND ) + ( \cpu|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~33_sumout ),
	.cout(\cpu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~33 .extended_lut = "off";
defparam \cpu|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N59
dffeas \cpu|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[9] .is_wysiwyg = "true";
defparam \cpu|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N0
cyclonev_lcell_comb \cpu|Add0~93 (
// Equation(s):
// \cpu|Add0~93_sumout  = SUM(( \cpu|count [10] ) + ( GND ) + ( \cpu|Add0~34  ))
// \cpu|Add0~94  = CARRY(( \cpu|count [10] ) + ( GND ) + ( \cpu|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~93_sumout ),
	.cout(\cpu|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~93 .extended_lut = "off";
defparam \cpu|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N2
dffeas \cpu|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[10] .is_wysiwyg = "true";
defparam \cpu|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N3
cyclonev_lcell_comb \cpu|Add0~89 (
// Equation(s):
// \cpu|Add0~89_sumout  = SUM(( \cpu|count [11] ) + ( GND ) + ( \cpu|Add0~94  ))
// \cpu|Add0~90  = CARRY(( \cpu|count [11] ) + ( GND ) + ( \cpu|Add0~94  ))

	.dataa(!\cpu|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~89_sumout ),
	.cout(\cpu|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~89 .extended_lut = "off";
defparam \cpu|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N5
dffeas \cpu|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[11] .is_wysiwyg = "true";
defparam \cpu|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N6
cyclonev_lcell_comb \cpu|Add0~85 (
// Equation(s):
// \cpu|Add0~85_sumout  = SUM(( \cpu|count[12]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~90  ))
// \cpu|Add0~86  = CARRY(( \cpu|count[12]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~90  ))

	.dataa(gnd),
	.datab(!\cpu|count[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~85_sumout ),
	.cout(\cpu|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~85 .extended_lut = "off";
defparam \cpu|Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N8
dffeas \cpu|count[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[12]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|count[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N9
cyclonev_lcell_comb \cpu|Add0~81 (
// Equation(s):
// \cpu|Add0~81_sumout  = SUM(( \cpu|count [13] ) + ( GND ) + ( \cpu|Add0~86  ))
// \cpu|Add0~82  = CARRY(( \cpu|count [13] ) + ( GND ) + ( \cpu|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~81_sumout ),
	.cout(\cpu|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~81 .extended_lut = "off";
defparam \cpu|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N11
dffeas \cpu|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[13] .is_wysiwyg = "true";
defparam \cpu|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N12
cyclonev_lcell_comb \cpu|Add0~9 (
// Equation(s):
// \cpu|Add0~9_sumout  = SUM(( \cpu|count [14] ) + ( GND ) + ( \cpu|Add0~82  ))
// \cpu|Add0~10  = CARRY(( \cpu|count [14] ) + ( GND ) + ( \cpu|Add0~82  ))

	.dataa(gnd),
	.datab(!\cpu|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~9_sumout ),
	.cout(\cpu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~9 .extended_lut = "off";
defparam \cpu|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N13
dffeas \cpu|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[14] .is_wysiwyg = "true";
defparam \cpu|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N15
cyclonev_lcell_comb \cpu|Add0~77 (
// Equation(s):
// \cpu|Add0~77_sumout  = SUM(( \cpu|count [15] ) + ( GND ) + ( \cpu|Add0~10  ))
// \cpu|Add0~78  = CARRY(( \cpu|count [15] ) + ( GND ) + ( \cpu|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~77_sumout ),
	.cout(\cpu|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~77 .extended_lut = "off";
defparam \cpu|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N17
dffeas \cpu|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[15] .is_wysiwyg = "true";
defparam \cpu|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N18
cyclonev_lcell_comb \cpu|Add0~25 (
// Equation(s):
// \cpu|Add0~25_sumout  = SUM(( \cpu|count [16] ) + ( GND ) + ( \cpu|Add0~78  ))
// \cpu|Add0~26  = CARRY(( \cpu|count [16] ) + ( GND ) + ( \cpu|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~25_sumout ),
	.cout(\cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~25 .extended_lut = "off";
defparam \cpu|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N20
dffeas \cpu|count[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[16] .is_wysiwyg = "true";
defparam \cpu|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N21
cyclonev_lcell_comb \cpu|Add0~69 (
// Equation(s):
// \cpu|Add0~69_sumout  = SUM(( \cpu|count[17]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~26  ))
// \cpu|Add0~70  = CARRY(( \cpu|count[17]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~26  ))

	.dataa(!\cpu|count[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~69_sumout ),
	.cout(\cpu|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~69 .extended_lut = "off";
defparam \cpu|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N23
dffeas \cpu|count[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[17]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|count[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N24
cyclonev_lcell_comb \cpu|Add0~73 (
// Equation(s):
// \cpu|Add0~73_sumout  = SUM(( \cpu|count[18]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~70  ))
// \cpu|Add0~74  = CARRY(( \cpu|count[18]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~70  ))

	.dataa(gnd),
	.datab(!\cpu|count[18]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~73_sumout ),
	.cout(\cpu|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~73 .extended_lut = "off";
defparam \cpu|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N27
cyclonev_lcell_comb \cpu|Add0~65 (
// Equation(s):
// \cpu|Add0~65_sumout  = SUM(( \cpu|count [19] ) + ( GND ) + ( \cpu|Add0~74  ))
// \cpu|Add0~66  = CARRY(( \cpu|count [19] ) + ( GND ) + ( \cpu|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|count [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~65_sumout ),
	.cout(\cpu|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~65 .extended_lut = "off";
defparam \cpu|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N28
dffeas \cpu|count[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[19] .is_wysiwyg = "true";
defparam \cpu|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N30
cyclonev_lcell_comb \cpu|Add0~53 (
// Equation(s):
// \cpu|Add0~53_sumout  = SUM(( \cpu|count [20] ) + ( GND ) + ( \cpu|Add0~66  ))
// \cpu|Add0~54  = CARRY(( \cpu|count [20] ) + ( GND ) + ( \cpu|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|count [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~53_sumout ),
	.cout(\cpu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~53 .extended_lut = "off";
defparam \cpu|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N31
dffeas \cpu|count[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[20] .is_wysiwyg = "true";
defparam \cpu|count[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N35
dffeas \cpu|count[21]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[21]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|count[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N33
cyclonev_lcell_comb \cpu|Add0~61 (
// Equation(s):
// \cpu|Add0~61_sumout  = SUM(( \cpu|count[21]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~54  ))
// \cpu|Add0~62  = CARRY(( \cpu|count[21]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~54  ))

	.dataa(!\cpu|count[21]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~61_sumout ),
	.cout(\cpu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~61 .extended_lut = "off";
defparam \cpu|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N34
dffeas \cpu|count[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[21] .is_wysiwyg = "true";
defparam \cpu|count[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N41
dffeas \cpu|count[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[23] .is_wysiwyg = "true";
defparam \cpu|count[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N36
cyclonev_lcell_comb \cpu|Add0~21 (
// Equation(s):
// \cpu|Add0~21_sumout  = SUM(( \cpu|count [22] ) + ( GND ) + ( \cpu|Add0~62  ))
// \cpu|Add0~22  = CARRY(( \cpu|count [22] ) + ( GND ) + ( \cpu|Add0~62  ))

	.dataa(gnd),
	.datab(!\cpu|count [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~21_sumout ),
	.cout(\cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~21 .extended_lut = "off";
defparam \cpu|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N37
dffeas \cpu|count[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[22] .is_wysiwyg = "true";
defparam \cpu|count[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N39
cyclonev_lcell_comb \cpu|Add0~57 (
// Equation(s):
// \cpu|Add0~57_sumout  = SUM(( \cpu|count [23] ) + ( GND ) + ( \cpu|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|count [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~57 .extended_lut = "off";
defparam \cpu|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N40
dffeas \cpu|count[23]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[23]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|count[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N54
cyclonev_lcell_comb \cpu|Equal0~3 (
// Equation(s):
// \cpu|Equal0~3_combout  = ( \cpu|count [19] & ( \cpu|count [5] & ( (\cpu|count [20] & (\cpu|count [21] & \cpu|count[23]~DUPLICATE_q )) ) ) )

	.dataa(!\cpu|count [20]),
	.datab(!\cpu|count [21]),
	.datac(!\cpu|count[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\cpu|count [19]),
	.dataf(!\cpu|count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~3 .extended_lut = "off";
defparam \cpu|Equal0~3 .lut_mask = 64'h0000000000000101;
defparam \cpu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N19
dffeas \cpu|count[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[16]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|count[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N0
cyclonev_lcell_comb \cpu|Equal0~1 (
// Equation(s):
// \cpu|Equal0~1_combout  = ( !\cpu|count [2] & ( !\cpu|count [0] & ( (!\cpu|count [8] & (!\cpu|count [9] & (!\cpu|count [1] & !\cpu|count[16]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|count [8]),
	.datab(!\cpu|count [9]),
	.datac(!\cpu|count [1]),
	.datad(!\cpu|count[16]~DUPLICATE_q ),
	.datae(!\cpu|count [2]),
	.dataf(!\cpu|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~1 .extended_lut = "off";
defparam \cpu|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \cpu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N18
cyclonev_lcell_comb \cpu|Equal0~0 (
// Equation(s):
// \cpu|Equal0~0_combout  = ( !\cpu|count [7] & ( !\cpu|count [3] & ( (!\cpu|count [6] & (!\cpu|count [14] & (!\cpu|count [22] & !\cpu|count [4]))) ) ) )

	.dataa(!\cpu|count [6]),
	.datab(!\cpu|count [14]),
	.datac(!\cpu|count [22]),
	.datad(!\cpu|count [4]),
	.datae(!\cpu|count [7]),
	.dataf(!\cpu|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~0 .extended_lut = "off";
defparam \cpu|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \cpu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N27
cyclonev_lcell_comb \cpu|Equal0~2 (
// Equation(s):
// \cpu|Equal0~2_combout  = ( \cpu|Equal0~0_combout  & ( \cpu|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~2 .extended_lut = "off";
defparam \cpu|Equal0~2 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N7
dffeas \cpu|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[12] .is_wysiwyg = "true";
defparam \cpu|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N48
cyclonev_lcell_comb \cpu|Equal0~4 (
// Equation(s):
// \cpu|Equal0~4_combout  = ( \cpu|count [11] & ( \cpu|count[18]~DUPLICATE_q  & ( (\cpu|count [15] & (\cpu|count [12] & \cpu|count [13])) ) ) )

	.dataa(gnd),
	.datab(!\cpu|count [15]),
	.datac(!\cpu|count [12]),
	.datad(!\cpu|count [13]),
	.datae(!\cpu|count [11]),
	.dataf(!\cpu|count[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~4 .extended_lut = "off";
defparam \cpu|Equal0~4 .lut_mask = 64'h0000000000000003;
defparam \cpu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N42
cyclonev_lcell_comb \cpu|Equal0~5 (
// Equation(s):
// \cpu|Equal0~5_combout  = ( \cpu|Equal0~2_combout  & ( \cpu|Equal0~4_combout  & ( (\cpu|count[17]~DUPLICATE_q  & (\cpu|Equal0~3_combout  & \cpu|count [10])) ) ) )

	.dataa(!\cpu|count[17]~DUPLICATE_q ),
	.datab(!\cpu|Equal0~3_combout ),
	.datac(!\cpu|count [10]),
	.datad(gnd),
	.datae(!\cpu|Equal0~2_combout ),
	.dataf(!\cpu|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~5 .extended_lut = "off";
defparam \cpu|Equal0~5 .lut_mask = 64'h0000000000000101;
defparam \cpu|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N25
dffeas \cpu|count[18]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[18]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|count[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N26
dffeas \cpu|count[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[18] .is_wysiwyg = "true";
defparam \cpu|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N54
cyclonev_lcell_comb \cpu|Equal1~1 (
// Equation(s):
// \cpu|Equal1~1_combout  = ( !\cpu|count [10] & ( !\cpu|count[12]~DUPLICATE_q  & ( (!\cpu|count [18] & (!\cpu|count [15] & (!\cpu|count [11] & !\cpu|count [13]))) ) ) )

	.dataa(!\cpu|count [18]),
	.datab(!\cpu|count [15]),
	.datac(!\cpu|count [11]),
	.datad(!\cpu|count [13]),
	.datae(!\cpu|count [10]),
	.dataf(!\cpu|count[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal1~1 .extended_lut = "off";
defparam \cpu|Equal1~1 .lut_mask = 64'h8000000000000000;
defparam \cpu|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N36
cyclonev_lcell_comb \cpu|sync_turbo|ff1~feeder (
// Equation(s):
// \cpu|sync_turbo|ff1~feeder_combout  = ( \SW[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|sync_turbo|ff1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|sync_turbo|ff1~feeder .extended_lut = "off";
defparam \cpu|sync_turbo|ff1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|sync_turbo|ff1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N37
dffeas \cpu|sync_turbo|ff1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|sync_turbo|ff1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_turbo|ff1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_turbo|ff1 .is_wysiwyg = "true";
defparam \cpu|sync_turbo|ff1 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N26
dffeas \cpu|sync_turbo|in_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_turbo|ff1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_turbo|in_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_turbo|in_sync .is_wysiwyg = "true";
defparam \cpu|sync_turbo|in_sync .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N22
dffeas \cpu|count[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count[17] .is_wysiwyg = "true";
defparam \cpu|count[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N0
cyclonev_lcell_comb \cpu|Equal1~0 (
// Equation(s):
// \cpu|Equal1~0_combout  = ( !\cpu|count [17] & ( !\cpu|count[23]~DUPLICATE_q  & ( (!\cpu|count [5] & (!\cpu|count [21] & (!\cpu|count [19] & !\cpu|count [20]))) ) ) )

	.dataa(!\cpu|count [5]),
	.datab(!\cpu|count [21]),
	.datac(!\cpu|count [19]),
	.datad(!\cpu|count [20]),
	.datae(!\cpu|count [17]),
	.dataf(!\cpu|count[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal1~0 .extended_lut = "off";
defparam \cpu|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \cpu|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N24
cyclonev_lcell_comb \cpu|IP[0]~3 (
// Equation(s):
// \cpu|IP[0]~3_combout  = ( \cpu|Equal1~0_combout  & ( (((\cpu|Equal1~1_combout  & \cpu|Equal0~2_combout )) # (\cpu|sync_turbo|in_sync~q )) # (\cpu|sync_r|in_sync~q ) ) ) # ( !\cpu|Equal1~0_combout  & ( (\cpu|sync_turbo|in_sync~q ) # (\cpu|sync_r|in_sync~q 
// ) ) )

	.dataa(!\cpu|Equal1~1_combout ),
	.datab(!\cpu|sync_r|in_sync~q ),
	.datac(!\cpu|Equal0~2_combout ),
	.datad(!\cpu|sync_turbo|in_sync~q ),
	.datae(gnd),
	.dataf(!\cpu|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP[0]~3 .extended_lut = "off";
defparam \cpu|IP[0]~3 .lut_mask = 64'h33FF33FF37FF37FF;
defparam \cpu|IP[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N2
dffeas \cpu|IP[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|IP~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(\cpu|IP[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y6_N40
dffeas \cpu|IP[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|IP~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(\cpu|IP[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N44
dffeas \cpu|IP[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|IP~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[7] .is_wysiwyg = "true";
defparam \cpu|IP[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N10
dffeas \cpu|IP[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|IP~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(\cpu|IP[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N32
dffeas \cpu|IP[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|IP~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(\cpu|IP[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N30
cyclonev_lcell_comb \cpu|Add1~1 (
// Equation(s):
// \cpu|Add1~1_sumout  = SUM(( \cpu|IP[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \cpu|Add1~2  = CARRY(( \cpu|IP[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~1_sumout ),
	.cout(\cpu|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~1 .extended_lut = "off";
defparam \cpu|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \cpu|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N33
cyclonev_lcell_comb \cpu|Add1~5 (
// Equation(s):
// \cpu|Add1~5_sumout  = SUM(( \cpu|IP [1] ) + ( GND ) + ( \cpu|Add1~2  ))
// \cpu|Add1~6  = CARRY(( \cpu|IP [1] ) + ( GND ) + ( \cpu|Add1~2  ))

	.dataa(!\cpu|IP [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~5_sumout ),
	.cout(\cpu|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~5 .extended_lut = "off";
defparam \cpu|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N36
cyclonev_lcell_comb \cpu|Add1~9 (
// Equation(s):
// \cpu|Add1~9_sumout  = SUM(( \cpu|IP[2]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~6  ))
// \cpu|Add1~10  = CARRY(( \cpu|IP[2]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~9_sumout ),
	.cout(\cpu|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~9 .extended_lut = "off";
defparam \cpu|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N18
cyclonev_lcell_comb \cpu|Pmem|WideOr24~1 (
// Equation(s):
// \cpu|Pmem|WideOr24~1_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( \cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP[6]~DUPLICATE_q  & ((!\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP[5]~DUPLICATE_q )) # (\cpu|IP[4]~DUPLICATE_q  & ((!\cpu|IP [3]))))) ) ) ) # ( 
// !\cpu|IP[2]~DUPLICATE_q  & ( \cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP[6]~DUPLICATE_q  & (\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP[5]~DUPLICATE_q  & !\cpu|IP [3]))) ) ) ) # ( \cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP[4]~DUPLICATE_q  & 
// (((!\cpu|IP[5]~DUPLICATE_q  & \cpu|IP [3])))) # (\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP[5]~DUPLICATE_q  $ (\cpu|IP [3])))) ) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP[6]~DUPLICATE_q  & 
// (\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP[5]~DUPLICATE_q  & \cpu|IP [3]))) ) ) )

	.dataa(!\cpu|IP[6]~DUPLICATE_q ),
	.datab(!\cpu|IP[4]~DUPLICATE_q ),
	.datac(!\cpu|IP[5]~DUPLICATE_q ),
	.datad(!\cpu|IP [3]),
	.datae(!\cpu|IP[2]~DUPLICATE_q ),
	.dataf(!\cpu|IP[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr24~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr24~1 .lut_mask = 64'h000220C220002A08;
defparam \cpu|Pmem|WideOr24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N12
cyclonev_lcell_comb \cpu|Pmem|WideOr24~0 (
// Equation(s):
// \cpu|Pmem|WideOr24~0_combout  = ( \cpu|IP[5]~DUPLICATE_q  & ( (\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  $ (\cpu|IP [3]))) ) ) # ( !\cpu|IP[5]~DUPLICATE_q  & ( (\cpu|IP [3] & !\cpu|IP[4]~DUPLICATE_q ) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|IP[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr24~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr24~0 .lut_mask = 64'h3030303009090909;
defparam \cpu|Pmem|WideOr24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N54
cyclonev_lcell_comb \cpu|Pmem|WideOr24~2 (
// Equation(s):
// \cpu|Pmem|WideOr24~2_combout  = ( \cpu|Pmem|WideOr24~0_combout  & ( (!\cpu|IP[1]~DUPLICATE_q  & (((\cpu|Pmem|WideOr24~1_combout )))) # (\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[2]~DUPLICATE_q  & ((!\cpu|IP[6]~DUPLICATE_q )))) ) ) # ( 
// !\cpu|Pmem|WideOr24~0_combout  & ( (!\cpu|IP[1]~DUPLICATE_q  & \cpu|Pmem|WideOr24~1_combout ) ) )

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(!\cpu|IP[2]~DUPLICATE_q ),
	.datac(!\cpu|Pmem|WideOr24~1_combout ),
	.datad(!\cpu|IP[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr24~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr24~2 .lut_mask = 64'h0A0A0A0A4E0A4E0A;
defparam \cpu|Pmem|WideOr24~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N30
cyclonev_lcell_comb \cpu|IP~5 (
// Equation(s):
// \cpu|IP~5_combout  = ( \cpu|IP[0]~1_combout  & ( (\cpu|Pmem|WideOr24~2_combout  & !\cpu|IP[7]~DUPLICATE_q ) ) ) # ( !\cpu|IP[0]~1_combout  & ( \cpu|Add1~9_sumout  ) )

	.dataa(gnd),
	.datab(!\cpu|Add1~9_sumout ),
	.datac(!\cpu|Pmem|WideOr24~2_combout ),
	.datad(!\cpu|IP[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~5 .extended_lut = "off";
defparam \cpu|IP~5 .lut_mask = 64'h333333330F000F00;
defparam \cpu|IP~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N31
dffeas \cpu|IP[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|IP~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(\cpu|IP[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N36
cyclonev_lcell_comb \cpu|IP~16 (
// Equation(s):
// \cpu|IP~16_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( \cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP[6]~DUPLICATE_q  & (\cpu|IP[5]~DUPLICATE_q  & \cpu|IP [3])) ) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( \cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP[6]~DUPLICATE_q  & 
// (!\cpu|IP[5]~DUPLICATE_q  & \cpu|IP [3])) ) ) ) # ( \cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP[6]~DUPLICATE_q  & (\cpu|IP [3] & (!\cpu|IP[1]~DUPLICATE_q  $ (!\cpu|IP[5]~DUPLICATE_q )))) # (\cpu|IP[6]~DUPLICATE_q  & 
// (!\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP[1]~DUPLICATE_q  $ (!\cpu|IP [3])))) ) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP[0]~DUPLICATE_q  & ( (\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[5]~DUPLICATE_q  & \cpu|IP [3])) ) ) )

	.dataa(!\cpu|IP[6]~DUPLICATE_q ),
	.datab(!\cpu|IP[1]~DUPLICATE_q ),
	.datac(!\cpu|IP[5]~DUPLICATE_q ),
	.datad(!\cpu|IP [3]),
	.datae(!\cpu|IP[2]~DUPLICATE_q ),
	.dataf(!\cpu|IP[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~16 .extended_lut = "off";
defparam \cpu|IP~16 .lut_mask = 64'h0030106800A0000A;
defparam \cpu|IP~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N42
cyclonev_lcell_comb \cpu|IP~17 (
// Equation(s):
// \cpu|IP~17_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP[3]~DUPLICATE_q  & (\cpu|IP [0] & !\cpu|IP[1]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q  & ( 
// (!\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP[3]~DUPLICATE_q  & \cpu|IP [0])) ) ) )

	.dataa(!\cpu|IP[5]~DUPLICATE_q ),
	.datab(!\cpu|IP[3]~DUPLICATE_q ),
	.datac(!\cpu|IP [0]),
	.datad(!\cpu|IP[1]~DUPLICATE_q ),
	.datae(!\cpu|IP[2]~DUPLICATE_q ),
	.dataf(!\cpu|IP[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~17 .extended_lut = "off";
defparam \cpu|IP~17 .lut_mask = 64'h0808080000000000;
defparam \cpu|IP~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N3
cyclonev_lcell_comb \cpu|IP~18 (
// Equation(s):
// \cpu|IP~18_combout  = (!\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP~16_combout )) # (\cpu|IP[4]~DUPLICATE_q  & ((\cpu|IP~17_combout )))

	.dataa(!\cpu|IP~16_combout ),
	.datab(gnd),
	.datac(!\cpu|IP~17_combout ),
	.datad(!\cpu|IP[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~18 .extended_lut = "off";
defparam \cpu|IP~18 .lut_mask = 64'h550F550F550F550F;
defparam \cpu|IP~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N9
cyclonev_lcell_comb \cpu|IP~4 (
// Equation(s):
// \cpu|IP~4_combout  = ( \cpu|IP[0]~1_combout  & ( (\cpu|IP~18_combout  & !\cpu|IP [7]) ) ) # ( !\cpu|IP[0]~1_combout  & ( \cpu|Add1~5_sumout  ) )

	.dataa(!\cpu|IP~18_combout ),
	.datab(gnd),
	.datac(!\cpu|Add1~5_sumout ),
	.datad(!\cpu|IP [7]),
	.datae(gnd),
	.dataf(!\cpu|IP[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~4 .extended_lut = "off";
defparam \cpu|IP~4 .lut_mask = 64'h0F0F0F0F55005500;
defparam \cpu|IP~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N11
dffeas \cpu|IP[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|IP~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(\cpu|IP[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[1] .is_wysiwyg = "true";
defparam \cpu|IP[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N42
cyclonev_lcell_comb \cpu|Pmem|WideOr6~1 (
// Equation(s):
// \cpu|Pmem|WideOr6~1_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( \cpu|IP [3] & ( (!\cpu|IP [0] & (((!\cpu|IP[5]~DUPLICATE_q  & !\cpu|IP[1]~DUPLICATE_q )))) # (\cpu|IP [0] & (\cpu|IP[1]~DUPLICATE_q  & ((\cpu|IP[5]~DUPLICATE_q ) # (\cpu|IP[6]~DUPLICATE_q )))) ) 
// ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( \cpu|IP [3] & ( (!\cpu|IP [0] & (((!\cpu|IP[5]~DUPLICATE_q )))) # (\cpu|IP [0] & (\cpu|IP[6]~DUPLICATE_q  & ((\cpu|IP[1]~DUPLICATE_q )))) ) ) ) # ( \cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP [3] & ( (\cpu|IP [0] & 
// (\cpu|IP[1]~DUPLICATE_q  & ((\cpu|IP[5]~DUPLICATE_q ) # (\cpu|IP[6]~DUPLICATE_q )))) ) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP [3] & ( (\cpu|IP[6]~DUPLICATE_q  & (\cpu|IP [0] & \cpu|IP[1]~DUPLICATE_q )) ) ) )

	.dataa(!\cpu|IP[6]~DUPLICATE_q ),
	.datab(!\cpu|IP[5]~DUPLICATE_q ),
	.datac(!\cpu|IP [0]),
	.datad(!\cpu|IP[1]~DUPLICATE_q ),
	.datae(!\cpu|IP[2]~DUPLICATE_q ),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr6~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr6~1 .lut_mask = 64'h00050007C0C5C007;
defparam \cpu|Pmem|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N51
cyclonev_lcell_comb \cpu|Pmem|WideOr6~0 (
// Equation(s):
// \cpu|Pmem|WideOr6~0_combout  = ( \cpu|IP [3] & ( (!\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP[5]~DUPLICATE_q  $ (\cpu|IP[4]~DUPLICATE_q ))) ) ) # ( !\cpu|IP [3] & ( (!\cpu|IP[5]~DUPLICATE_q  & !\cpu|IP[4]~DUPLICATE_q ) ) )

	.dataa(!\cpu|IP[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|IP[5]~DUPLICATE_q ),
	.datad(!\cpu|IP[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr6~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr6~0 .lut_mask = 64'hF000F000A00AA00A;
defparam \cpu|Pmem|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N27
cyclonev_lcell_comb \cpu|Pmem|WideOr6~2 (
// Equation(s):
// \cpu|Pmem|WideOr6~2_combout  = ( \cpu|Pmem|WideOr6~0_combout  & ( (\cpu|Pmem|WideOr6~1_combout  & ((\cpu|IP[2]~DUPLICATE_q ) # (\cpu|IP [1]))) ) )

	.dataa(!\cpu|IP [1]),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr6~1_combout ),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr6~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr6~2 .lut_mask = 64'h00000000050F050F;
defparam \cpu|Pmem|WideOr6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N21
cyclonev_lcell_comb \cpu|Pmem|WideOr6~3 (
// Equation(s):
// \cpu|Pmem|WideOr6~3_combout  = ( \cpu|IP[7]~DUPLICATE_q  ) # ( !\cpu|IP[7]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr6~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr6~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr6~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr6~3 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \cpu|Pmem|WideOr6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N54
cyclonev_lcell_comb \cpu|Pmem|WideOr2~1 (
// Equation(s):
// \cpu|Pmem|WideOr2~1_combout  = ( \cpu|IP[5]~DUPLICATE_q  & ( \cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP[1]~DUPLICATE_q  & (((!\cpu|IP[2]~DUPLICATE_q )))) # (\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP [3] & ((!\cpu|IP[2]~DUPLICATE_q ) # (\cpu|IP[4]~DUPLICATE_q )))) ) 
// ) ) # ( !\cpu|IP[5]~DUPLICATE_q  & ( \cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP [3] & ((!\cpu|IP[4]~DUPLICATE_q ) # ((\cpu|IP[2]~DUPLICATE_q  & \cpu|IP[1]~DUPLICATE_q )))) # (\cpu|IP [3] & (((\cpu|IP[4]~DUPLICATE_q )))) ) ) ) # ( \cpu|IP[5]~DUPLICATE_q  & ( 
// !\cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP [3] $ (((!\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP[4]~DUPLICATE_q ))))) # (\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[2]~DUPLICATE_q  $ (((!\cpu|IP [3] & \cpu|IP[4]~DUPLICATE_q ))))) ) ) ) # ( 
// !\cpu|IP[5]~DUPLICATE_q  & ( !\cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP[4]~DUPLICATE_q  & ((!\cpu|IP [3]) # ((!\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\cpu|IP [3]),
	.datab(!\cpu|IP[2]~DUPLICATE_q ),
	.datac(!\cpu|IP[1]~DUPLICATE_q ),
	.datad(!\cpu|IP[4]~DUPLICATE_q ),
	.datae(!\cpu|IP[5]~DUPLICATE_q ),
	.dataf(!\cpu|IP[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr2~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr2~1 .lut_mask = 64'hEA006CA6AA57C8CA;
defparam \cpu|Pmem|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N51
cyclonev_lcell_comb \cpu|Pmem|WideOr2~2 (
// Equation(s):
// \cpu|Pmem|WideOr2~2_combout  = ( !\cpu|IP[5]~DUPLICATE_q  & ( \cpu|IP [3] & ( (\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP[1]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP[5]~DUPLICATE_q  & ( !\cpu|IP [3] & ( 
// (\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(!\cpu|IP[4]~DUPLICATE_q ),
	.datac(!\cpu|IP[2]~DUPLICATE_q ),
	.datad(!\cpu|IP[1]~DUPLICATE_q ),
	.datae(!\cpu|IP[5]~DUPLICATE_q ),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr2~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr2~2 .lut_mask = 64'h0400000040000000;
defparam \cpu|Pmem|WideOr2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N15
cyclonev_lcell_comb \cpu|Pmem|WideOr2~3 (
// Equation(s):
// \cpu|Pmem|WideOr2~3_combout  = ( \cpu|Pmem|WideOr2~2_combout  & ( (\cpu|IP [6]) # (\cpu|Pmem|WideOr2~1_combout ) ) ) # ( !\cpu|Pmem|WideOr2~2_combout  & ( (\cpu|Pmem|WideOr2~1_combout  & !\cpu|IP [6]) ) )

	.dataa(!\cpu|Pmem|WideOr2~1_combout ),
	.datab(gnd),
	.datac(!\cpu|IP [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr2~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr2~3 .lut_mask = 64'h505050505F5F5F5F;
defparam \cpu|Pmem|WideOr2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N45
cyclonev_lcell_comb \cpu|Pmem|WideOr2~0 (
// Equation(s):
// \cpu|Pmem|WideOr2~0_combout  = ( \cpu|IP[7]~DUPLICATE_q  & ( \cpu|Pmem|WideOr2~3_combout  ) ) # ( \cpu|IP[7]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr2~3_combout  ) ) # ( !\cpu|IP[7]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr2~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|IP[7]~DUPLICATE_q ),
	.dataf(!\cpu|Pmem|WideOr2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr2~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr2~0 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \cpu|Pmem|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N18
cyclonev_lcell_comb \cpu|Pmem|WideOr3~2 (
// Equation(s):
// \cpu|Pmem|WideOr3~2_combout  = ( !\cpu|IP[6]~DUPLICATE_q  & ( \cpu|IP[2]~DUPLICATE_q  & ( (\cpu|IP [3] & (\cpu|IP[5]~DUPLICATE_q  & ((\cpu|IP [0]) # (\cpu|IP[1]~DUPLICATE_q )))) ) ) ) # ( !\cpu|IP[6]~DUPLICATE_q  & ( !\cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP 
// [3] & (!\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[5]~DUPLICATE_q  & !\cpu|IP [0]))) ) ) )

	.dataa(!\cpu|IP [3]),
	.datab(!\cpu|IP[1]~DUPLICATE_q ),
	.datac(!\cpu|IP[5]~DUPLICATE_q ),
	.datad(!\cpu|IP [0]),
	.datae(!\cpu|IP[6]~DUPLICATE_q ),
	.dataf(!\cpu|IP[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr3~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr3~2 .lut_mask = 64'h8000000001050000;
defparam \cpu|Pmem|WideOr3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N18
cyclonev_lcell_comb \cpu|Pmem|WideOr3~1 (
// Equation(s):
// \cpu|Pmem|WideOr3~1_combout  = ( !\cpu|IP[5]~DUPLICATE_q  & ( \cpu|IP [3] & ( (!\cpu|IP[6]~DUPLICATE_q  & (\cpu|IP[1]~DUPLICATE_q  & (\cpu|IP[2]~DUPLICATE_q  & \cpu|IP [0]))) # (\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP[2]~DUPLICATE_q  & 
// (!\cpu|IP[1]~DUPLICATE_q  $ (\cpu|IP [0])))) ) ) ) # ( \cpu|IP[5]~DUPLICATE_q  & ( !\cpu|IP [3] & ( (!\cpu|IP[6]~DUPLICATE_q  & (\cpu|IP[1]~DUPLICATE_q  & \cpu|IP[2]~DUPLICATE_q )) ) ) ) # ( !\cpu|IP[5]~DUPLICATE_q  & ( !\cpu|IP [3] & ( 
// (\cpu|IP[6]~DUPLICATE_q  & ((!\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[2]~DUPLICATE_q  & \cpu|IP [0])) # (\cpu|IP[1]~DUPLICATE_q  & ((!\cpu|IP[2]~DUPLICATE_q ) # (\cpu|IP [0]))))) ) ) )

	.dataa(!\cpu|IP[6]~DUPLICATE_q ),
	.datab(!\cpu|IP[1]~DUPLICATE_q ),
	.datac(!\cpu|IP[2]~DUPLICATE_q ),
	.datad(!\cpu|IP [0]),
	.datae(!\cpu|IP[5]~DUPLICATE_q ),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr3~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr3~1 .lut_mask = 64'h1051020240120000;
defparam \cpu|Pmem|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N27
cyclonev_lcell_comb \cpu|Pmem|WideOr3~3 (
// Equation(s):
// \cpu|Pmem|WideOr3~3_combout  = ( \cpu|Pmem|WideOr3~1_combout  & ( (!\cpu|IP[4]~DUPLICATE_q ) # (\cpu|Pmem|WideOr3~2_combout ) ) ) # ( !\cpu|Pmem|WideOr3~1_combout  & ( (\cpu|Pmem|WideOr3~2_combout  & \cpu|IP[4]~DUPLICATE_q ) ) )

	.dataa(!\cpu|Pmem|WideOr3~2_combout ),
	.datab(gnd),
	.datac(!\cpu|IP[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr3~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr3~3 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cpu|Pmem|WideOr3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N24
cyclonev_lcell_comb \cpu|Pmem|WideOr3~0 (
// Equation(s):
// \cpu|Pmem|WideOr3~0_combout  = ( !\cpu|IP[7]~DUPLICATE_q  & ( \cpu|Pmem|WideOr3~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr3~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr3~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr3~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \cpu|Pmem|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N0
cyclonev_lcell_comb \cpu|Pmem|WideOr0~2 (
// Equation(s):
// \cpu|Pmem|WideOr0~2_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( \cpu|IP [3] & ( (!\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP[4]~DUPLICATE_q  & \cpu|IP[5]~DUPLICATE_q )) ) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( \cpu|IP [3] & ( (!\cpu|IP[6]~DUPLICATE_q  & ((!\cpu|IP 
// [1] & (!\cpu|IP[4]~DUPLICATE_q  & !\cpu|IP[5]~DUPLICATE_q )) # (\cpu|IP [1] & ((\cpu|IP[5]~DUPLICATE_q ))))) ) ) ) # ( \cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP [3] & ( (!\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP [1] & ((\cpu|IP[5]~DUPLICATE_q ) # 
// (\cpu|IP[4]~DUPLICATE_q )))) ) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP [3] & ( (!\cpu|IP[6]~DUPLICATE_q  & (\cpu|IP[4]~DUPLICATE_q  & !\cpu|IP[5]~DUPLICATE_q )) ) ) )

	.dataa(!\cpu|IP[6]~DUPLICATE_q ),
	.datab(!\cpu|IP[4]~DUPLICATE_q ),
	.datac(!\cpu|IP [1]),
	.datad(!\cpu|IP[5]~DUPLICATE_q ),
	.datae(!\cpu|IP[2]~DUPLICATE_q ),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr0~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr0~2 .lut_mask = 64'h220020A0800A0088;
defparam \cpu|Pmem|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N21
cyclonev_lcell_comb \cpu|Pmem|WideOr0~1 (
// Equation(s):
// \cpu|Pmem|WideOr0~1_combout  = ( \cpu|IP [6] & ( \cpu|IP [3] & ( (!\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP[2]~DUPLICATE_q  $ (!\cpu|IP[1]~DUPLICATE_q )))) ) ) ) # ( !\cpu|IP [6] & ( \cpu|IP [3] & ( (!\cpu|IP[4]~DUPLICATE_q  & 
// (\cpu|IP[2]~DUPLICATE_q  & ((\cpu|IP[1]~DUPLICATE_q ) # (\cpu|IP[5]~DUPLICATE_q )))) # (\cpu|IP[4]~DUPLICATE_q  & ((!\cpu|IP[5]~DUPLICATE_q ) # ((!\cpu|IP[1]~DUPLICATE_q )))) ) ) ) # ( \cpu|IP [6] & ( !\cpu|IP [3] & ( (!\cpu|IP[5]~DUPLICATE_q  & 
// (!\cpu|IP[4]~DUPLICATE_q  & !\cpu|IP[1]~DUPLICATE_q )) ) ) ) # ( !\cpu|IP [6] & ( !\cpu|IP [3] & ( (!\cpu|IP[5]~DUPLICATE_q  & (\cpu|IP[4]~DUPLICATE_q  & ((\cpu|IP[1]~DUPLICATE_q ) # (\cpu|IP[2]~DUPLICATE_q )))) # (\cpu|IP[5]~DUPLICATE_q  & 
// (!\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[4]~DUPLICATE_q  $ (\cpu|IP[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\cpu|IP[5]~DUPLICATE_q ),
	.datab(!\cpu|IP[4]~DUPLICATE_q ),
	.datac(!\cpu|IP[2]~DUPLICATE_q ),
	.datad(!\cpu|IP[1]~DUPLICATE_q ),
	.datae(!\cpu|IP [6]),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr0~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr0~1 .lut_mask = 64'h42328800372E0880;
defparam \cpu|Pmem|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N6
cyclonev_lcell_comb \cpu|Pmem|WideOr0~3 (
// Equation(s):
// \cpu|Pmem|WideOr0~3_combout  = ( \cpu|Pmem|WideOr0~1_combout  & ( (!\cpu|IP [0]) # (\cpu|Pmem|WideOr0~2_combout ) ) ) # ( !\cpu|Pmem|WideOr0~1_combout  & ( (\cpu|Pmem|WideOr0~2_combout  & \cpu|IP [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr0~2_combout ),
	.datad(!\cpu|IP [0]),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr0~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr0~3 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu|Pmem|WideOr0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N54
cyclonev_lcell_comb \cpu|Pmem|WideOr0~0 (
// Equation(s):
// \cpu|Pmem|WideOr0~0_combout  = ( \cpu|Pmem|WideOr0~3_combout  & ( !\cpu|IP[7]~DUPLICATE_q  ) )

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr0~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr0~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \cpu|Pmem|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N12
cyclonev_lcell_comb \cpu|Pmem|WideOr5~2 (
// Equation(s):
// \cpu|Pmem|WideOr5~2_combout  = ( !\cpu|IP[3]~DUPLICATE_q  & ( \cpu|IP[1]~DUPLICATE_q  & ( (!\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[5]~DUPLICATE_q  & !\cpu|IP[6]~DUPLICATE_q )) ) ) ) # ( !\cpu|IP[3]~DUPLICATE_q  & ( !\cpu|IP[1]~DUPLICATE_q  & ( 
// (!\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP[6]~DUPLICATE_q  & ((\cpu|IP[0]~DUPLICATE_q ) # (\cpu|IP[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP[5]~DUPLICATE_q ),
	.datac(!\cpu|IP[6]~DUPLICATE_q ),
	.datad(!\cpu|IP[0]~DUPLICATE_q ),
	.datae(!\cpu|IP[3]~DUPLICATE_q ),
	.dataf(!\cpu|IP[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr5~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr5~2 .lut_mask = 64'h40C0000080800000;
defparam \cpu|Pmem|WideOr5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N24
cyclonev_lcell_comb \cpu|Pmem|WideOr5~1 (
// Equation(s):
// \cpu|Pmem|WideOr5~1_combout  = ( !\cpu|IP[2]~DUPLICATE_q  & ( \cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP[3]~DUPLICATE_q  & (\cpu|IP [0] & \cpu|IP[1]~DUPLICATE_q ))) ) ) ) # ( \cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q  & ( 
// (\cpu|IP[5]~DUPLICATE_q  & \cpu|IP[3]~DUPLICATE_q ) ) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q  & ( (\cpu|IP[3]~DUPLICATE_q  & (\cpu|IP[1]~DUPLICATE_q  & ((!\cpu|IP[5]~DUPLICATE_q ) # (\cpu|IP [0])))) ) ) )

	.dataa(!\cpu|IP[5]~DUPLICATE_q ),
	.datab(!\cpu|IP[3]~DUPLICATE_q ),
	.datac(!\cpu|IP [0]),
	.datad(!\cpu|IP[1]~DUPLICATE_q ),
	.datae(!\cpu|IP[2]~DUPLICATE_q ),
	.dataf(!\cpu|IP[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr5~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr5~1 .lut_mask = 64'h0023111100080000;
defparam \cpu|Pmem|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N9
cyclonev_lcell_comb \cpu|Pmem|WideOr5~3 (
// Equation(s):
// \cpu|Pmem|WideOr5~3_combout  = ( \cpu|IP[4]~DUPLICATE_q  & ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Pmem|WideOr5~2_combout  ) ) ) # ( !\cpu|IP[4]~DUPLICATE_q  & ( \cpu|Pmem|WideOr5~1_combout  ) ) # ( \cpu|IP[4]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr5~1_combout 
//  & ( \cpu|Pmem|WideOr5~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr5~2_combout ),
	.datad(gnd),
	.datae(!\cpu|IP[4]~DUPLICATE_q ),
	.dataf(!\cpu|Pmem|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr5~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr5~3 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \cpu|Pmem|WideOr5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N39
cyclonev_lcell_comb \cpu|Pmem|WideOr5~0 (
// Equation(s):
// \cpu|Pmem|WideOr5~0_combout  = (\cpu|Pmem|WideOr5~3_combout  & !\cpu|IP [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr5~3_combout ),
	.datad(!\cpu|IP [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr5~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr5~0 .lut_mask = 64'h0F000F000F000F00;
defparam \cpu|Pmem|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N7
dffeas \cpu|IP[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|IP~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(\cpu|IP[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[4] .is_wysiwyg = "true";
defparam \cpu|IP[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N36
cyclonev_lcell_comb \cpu|Pmem|WideOr8~0 (
// Equation(s):
// \cpu|Pmem|WideOr8~0_combout  = ( \cpu|IP [3] & ( (!\cpu|IP [6] & (\cpu|IP[2]~DUPLICATE_q  & \cpu|IP [4])) ) ) # ( !\cpu|IP [3] & ( (!\cpu|IP [6] & (\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP [4])) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [6]),
	.datac(!\cpu|IP[2]~DUPLICATE_q ),
	.datad(!\cpu|IP [4]),
	.datae(gnd),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr8~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr8~0 .lut_mask = 64'h0C000C00000C000C;
defparam \cpu|Pmem|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N33
cyclonev_lcell_comb \cpu|Selector31~1 (
// Equation(s):
// \cpu|Selector31~1_combout  = ( \cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP[5]~DUPLICATE_q  & !\cpu|IP [6]) ) ) # ( !\cpu|IP[0]~DUPLICATE_q  & ( (\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP[1]~DUPLICATE_q  & !\cpu|IP [6])) ) )

	.dataa(!\cpu|IP[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|IP[1]~DUPLICATE_q ),
	.datad(!\cpu|IP [6]),
	.datae(gnd),
	.dataf(!\cpu|IP[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector31~1 .extended_lut = "off";
defparam \cpu|Selector31~1 .lut_mask = 64'h50005000AA00AA00;
defparam \cpu|Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N55
dffeas \cpu|IP[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|IP~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(\cpu|IP[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[5] .is_wysiwyg = "true";
defparam \cpu|IP[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y6_N32
dffeas \cpu|IP[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|IP~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(\cpu|IP[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[2] .is_wysiwyg = "true";
defparam \cpu|IP[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N6
cyclonev_lcell_comb \cpu|Pmem|WideOr7~4 (
// Equation(s):
// \cpu|Pmem|WideOr7~4_combout  = ( \cpu|IP [4] & ( \cpu|IP[1]~DUPLICATE_q  & ( (!\cpu|IP [3] & (!\cpu|IP [5] & !\cpu|IP [2])) # (\cpu|IP [3] & (\cpu|IP [5] & \cpu|IP [2])) ) ) ) # ( !\cpu|IP [4] & ( \cpu|IP[1]~DUPLICATE_q  & ( (((!\cpu|IP [3] & !\cpu|IP 
// [2])) # (\cpu|IP [5])) # (\cpu|IP [0]) ) ) ) # ( \cpu|IP [4] & ( !\cpu|IP[1]~DUPLICATE_q  & ( (!\cpu|IP [3] & (((!\cpu|IP [5])))) # (\cpu|IP [3] & (\cpu|IP [0] & (\cpu|IP [5] & \cpu|IP [2]))) ) ) ) # ( !\cpu|IP [4] & ( !\cpu|IP[1]~DUPLICATE_q  & ( 
// (!\cpu|IP [3] & (!\cpu|IP [0] $ (((!\cpu|IP [5]) # (!\cpu|IP [2]))))) # (\cpu|IP [3] & (((!\cpu|IP [2]) # (\cpu|IP [5])))) ) ) )

	.dataa(!\cpu|IP [0]),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|IP [5]),
	.datad(!\cpu|IP [2]),
	.datae(!\cpu|IP [4]),
	.dataf(!\cpu|IP[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr7~4 .extended_lut = "off";
defparam \cpu|Pmem|WideOr7~4 .lut_mask = 64'h774BC0C1DF5FC003;
defparam \cpu|Pmem|WideOr7~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N15
cyclonev_lcell_comb \cpu|Selector31~0 (
// Equation(s):
// \cpu|Selector31~0_combout  = ( \cpu|Selector31~1_combout  & ( \cpu|Pmem|WideOr7~4_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Pmem|WideOr8~0_combout  & (!\cpu|IP [0] $ (\cpu|IP [4])))) ) ) )

	.dataa(!\cpu|IP [0]),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|IP [4]),
	.datad(!\cpu|Pmem|WideOr8~0_combout ),
	.datae(!\cpu|Selector31~1_combout ),
	.dataf(!\cpu|Pmem|WideOr7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector31~0 .extended_lut = "off";
defparam \cpu|Selector31~0 .lut_mask = 64'h0000000000000084;
defparam \cpu|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N48
cyclonev_lcell_comb \cpu|Pmem|WideOr10~0 (
// Equation(s):
// \cpu|Pmem|WideOr10~0_combout  = ( \cpu|IP[5]~DUPLICATE_q  & ( \cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP [1] & (!\cpu|IP[2]~DUPLICATE_q  & ((!\cpu|IP[4]~DUPLICATE_q ) # (!\cpu|IP [3])))) ) ) ) # ( !\cpu|IP[5]~DUPLICATE_q  & ( \cpu|IP[0]~DUPLICATE_q  & ( 
// (\cpu|IP[4]~DUPLICATE_q  & \cpu|IP [3]) ) ) ) # ( \cpu|IP[5]~DUPLICATE_q  & ( !\cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP [1] & (\cpu|IP [3] & !\cpu|IP[2]~DUPLICATE_q ))) # (\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP [1] & (!\cpu|IP [3] & 
// \cpu|IP[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|IP[4]~DUPLICATE_q ),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(!\cpu|IP[5]~DUPLICATE_q ),
	.dataf(!\cpu|IP[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr10~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr10~0 .lut_mask = 64'h000002400505C800;
defparam \cpu|Pmem|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N36
cyclonev_lcell_comb \cpu|Pmem|WideOr7~0 (
// Equation(s):
// \cpu|Pmem|WideOr7~0_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP[0]~DUPLICATE_q  & (((\cpu|IP[5]~DUPLICATE_q )))) # (\cpu|IP[0]~DUPLICATE_q  & ((!\cpu|IP [1] & (\cpu|IP [3] & \cpu|IP[5]~DUPLICATE_q )) # (\cpu|IP [1] & ((\cpu|IP[5]~DUPLICATE_q ) # 
// (\cpu|IP [3]))))) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( (\cpu|IP[5]~DUPLICATE_q  & (((\cpu|IP [3]) # (\cpu|IP [1])) # (\cpu|IP[0]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr7~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr7~0 .lut_mask = 64'h007F007F01BF01BF;
defparam \cpu|Pmem|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N45
cyclonev_lcell_comb \cpu|Pmem|WideOr7~1 (
// Equation(s):
// \cpu|Pmem|WideOr7~1_combout  = ( \cpu|IP [2] & ( (!\cpu|IP[5]~DUPLICATE_q  & (((!\cpu|IP [1] & !\cpu|IP[3]~DUPLICATE_q )))) # (\cpu|IP[5]~DUPLICATE_q  & (\cpu|IP[3]~DUPLICATE_q  & ((\cpu|IP [1]) # (\cpu|IP[0]~DUPLICATE_q )))) ) ) # ( !\cpu|IP [2] & ( 
// (!\cpu|IP[5]~DUPLICATE_q  & !\cpu|IP[3]~DUPLICATE_q ) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP[5]~DUPLICATE_q ),
	.datad(!\cpu|IP[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr7~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr7~1 .lut_mask = 64'hF000F000C007C007;
defparam \cpu|Pmem|WideOr7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N12
cyclonev_lcell_comb \cpu|Selector33~0 (
// Equation(s):
// \cpu|Selector33~0_combout  = ( \cpu|Pmem|WideOr7~0_combout  & ( \cpu|Pmem|WideOr7~1_combout  & ( ((!\cpu|Pmem|WideOr10~0_combout ) # (\cpu|IP[6]~DUPLICATE_q )) # (\cpu|IP [7]) ) ) ) # ( !\cpu|Pmem|WideOr7~0_combout  & ( \cpu|Pmem|WideOr7~1_combout  & ( 
// (!\cpu|IP [4]) # (((!\cpu|Pmem|WideOr10~0_combout ) # (\cpu|IP[6]~DUPLICATE_q )) # (\cpu|IP [7])) ) ) ) # ( \cpu|Pmem|WideOr7~0_combout  & ( !\cpu|Pmem|WideOr7~1_combout  & ( (((!\cpu|Pmem|WideOr10~0_combout ) # (\cpu|IP[6]~DUPLICATE_q )) # (\cpu|IP [7])) 
// # (\cpu|IP [4]) ) ) ) # ( !\cpu|Pmem|WideOr7~0_combout  & ( !\cpu|Pmem|WideOr7~1_combout  ) )

	.dataa(!\cpu|IP [4]),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|IP[6]~DUPLICATE_q ),
	.datad(!\cpu|Pmem|WideOr10~0_combout ),
	.datae(!\cpu|Pmem|WideOr7~0_combout ),
	.dataf(!\cpu|Pmem|WideOr7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector33~0 .extended_lut = "off";
defparam \cpu|Selector33~0 .lut_mask = 64'hFFFFFF7FFFBFFF3F;
defparam \cpu|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N57
cyclonev_lcell_comb \cpu|Pmem|WideOr7~2 (
// Equation(s):
// \cpu|Pmem|WideOr7~2_combout  = ( \cpu|IP [5] & ( \cpu|Pmem|WideOr7~4_combout  & ( !\cpu|IP [6] ) ) ) # ( !\cpu|IP [5] & ( \cpu|Pmem|WideOr7~4_combout  & ( !\cpu|IP [6] $ (((!\cpu|IP [4] & ((!\cpu|IP[2]~DUPLICATE_q ) # (!\cpu|IP [3]))))) ) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|IP [6]),
	.datad(!\cpu|IP [4]),
	.datae(!\cpu|IP [5]),
	.dataf(!\cpu|Pmem|WideOr7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr7~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr7~2 .lut_mask = 64'h000000001EF0F0F0;
defparam \cpu|Pmem|WideOr7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N45
cyclonev_lcell_comb \cpu|Pmem|data[22]~0 (
// Equation(s):
// \cpu|Pmem|data[22]~0_combout  = ( \cpu|Pmem|WideOr8~0_combout  & ( (!\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP [4] & !\cpu|IP[1]~DUPLICATE_q ))) # (\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP[5]~DUPLICATE_q  & (\cpu|IP [4] & 
// \cpu|IP[1]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(!\cpu|IP[5]~DUPLICATE_q ),
	.datac(!\cpu|IP [4]),
	.datad(!\cpu|IP[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[22]~0 .extended_lut = "off";
defparam \cpu|Pmem|data[22]~0 .lut_mask = 64'h0000000020042004;
defparam \cpu|Pmem|data[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N21
cyclonev_lcell_comb \cpu|Selector30~0 (
// Equation(s):
// \cpu|Selector30~0_combout  = ( \cpu|Pmem|data[22]~0_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & \cpu|Pmem|WideOr7~2_combout ) ) )

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr7~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[22]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector30~0 .extended_lut = "off";
defparam \cpu|Selector30~0 .lut_mask = 64'h0000000000AA00AA;
defparam \cpu|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N51
cyclonev_lcell_comb \cpu|Selector32~1 (
// Equation(s):
// \cpu|Selector32~1_combout  = ( \cpu|IP[3]~DUPLICATE_q  & ( (!\cpu|IP [5] & !\cpu|IP[2]~DUPLICATE_q ) ) ) # ( !\cpu|IP[3]~DUPLICATE_q  & ( !\cpu|IP [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP [5]),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector32~1 .extended_lut = "off";
defparam \cpu|Selector32~1 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \cpu|Selector32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N42
cyclonev_lcell_comb \cpu|Pmem|WideOr9~2 (
// Equation(s):
// \cpu|Pmem|WideOr9~2_combout  = ( \cpu|IP [4] & ( \cpu|IP [0] & ( (!\cpu|IP[1]~DUPLICATE_q  & ((!\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[3]~DUPLICATE_q )) # (\cpu|IP[2]~DUPLICATE_q  & ((!\cpu|IP [5]) # (\cpu|IP[3]~DUPLICATE_q ))))) # (\cpu|IP[1]~DUPLICATE_q  & 
// (!\cpu|IP [5] & ((!\cpu|IP[2]~DUPLICATE_q ) # (\cpu|IP[3]~DUPLICATE_q )))) ) ) ) # ( !\cpu|IP [4] & ( \cpu|IP [0] & ( (!\cpu|IP[2]~DUPLICATE_q  & ((!\cpu|IP[1]~DUPLICATE_q  & ((!\cpu|IP [5]))) # (\cpu|IP[1]~DUPLICATE_q  & (\cpu|IP[3]~DUPLICATE_q )))) # 
// (\cpu|IP[2]~DUPLICATE_q  & (((\cpu|IP[3]~DUPLICATE_q  & \cpu|IP [5])) # (\cpu|IP[1]~DUPLICATE_q ))) ) ) ) # ( \cpu|IP [4] & ( !\cpu|IP [0] & ( (!\cpu|IP[3]~DUPLICATE_q  & (!\cpu|IP [5] & ((!\cpu|IP[2]~DUPLICATE_q ) # (!\cpu|IP[1]~DUPLICATE_q )))) # 
// (\cpu|IP[3]~DUPLICATE_q  & (\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP[1]~DUPLICATE_q  & \cpu|IP [5]))) ) ) ) # ( !\cpu|IP [4] & ( !\cpu|IP [0] & ( (!\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP [5] & (!\cpu|IP[1]~DUPLICATE_q  $ (!\cpu|IP[3]~DUPLICATE_q )))) # 
// (\cpu|IP[2]~DUPLICATE_q  & (((\cpu|IP [5])))) ) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP[1]~DUPLICATE_q ),
	.datac(!\cpu|IP[3]~DUPLICATE_q ),
	.datad(!\cpu|IP [5]),
	.datae(!\cpu|IP [4]),
	.dataf(!\cpu|IP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr9~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr9~2 .lut_mask = 64'h2855E0019B17E784;
defparam \cpu|Pmem|WideOr9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N30
cyclonev_lcell_comb \cpu|Selector32~0 (
// Equation(s):
// \cpu|Selector32~0_combout  = ( \cpu|Pmem|WideOr7~4_combout  & ( \cpu|Pmem|WideOr9~2_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & (!\cpu|IP [6] $ (((\cpu|Selector32~1_combout  & !\cpu|IP [4]))))) ) ) )

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(!\cpu|IP [6]),
	.datac(!\cpu|Selector32~1_combout ),
	.datad(!\cpu|IP [4]),
	.datae(!\cpu|Pmem|WideOr7~4_combout ),
	.dataf(!\cpu|Pmem|WideOr9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector32~0 .extended_lut = "off";
defparam \cpu|Selector32~0 .lut_mask = 64'h0000000000008288;
defparam \cpu|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N54
cyclonev_lcell_comb \cpu|Pmem|WideOr11~3 (
// Equation(s):
// \cpu|Pmem|WideOr11~3_combout  = ( \cpu|IP [3] & ( \cpu|IP [2] & ( (\cpu|IP[0]~DUPLICATE_q  & (((\cpu|IP [1] & !\cpu|IP [5])) # (\cpu|IP [4]))) ) ) ) # ( !\cpu|IP [3] & ( \cpu|IP [2] & ( (!\cpu|IP [1] & (\cpu|IP [5] & (\cpu|IP [4] & !\cpu|IP[0]~DUPLICATE_q 
// ))) # (\cpu|IP [1] & (!\cpu|IP[0]~DUPLICATE_q  $ (((!\cpu|IP [5]) # (\cpu|IP [4]))))) ) ) ) # ( \cpu|IP [3] & ( !\cpu|IP [2] & ( (!\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP [4] & ((!\cpu|IP [1]) # (\cpu|IP [5])))) # (\cpu|IP[0]~DUPLICATE_q  & (((!\cpu|IP 
// [5])))) ) ) ) # ( !\cpu|IP [3] & ( !\cpu|IP [2] & ( (!\cpu|IP [1] & (\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP [5] $ (\cpu|IP [4])))) # (\cpu|IP [1] & (!\cpu|IP [4] & (!\cpu|IP [5] $ (!\cpu|IP[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\cpu|IP [1]),
	.datab(!\cpu|IP [5]),
	.datac(!\cpu|IP [4]),
	.datad(!\cpu|IP[0]~DUPLICATE_q ),
	.datae(!\cpu|IP [3]),
	.dataf(!\cpu|IP [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr11~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr11~3 .lut_mask = 64'h10C2B0CC1245004F;
defparam \cpu|Pmem|WideOr11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N36
cyclonev_lcell_comb \cpu|Selector34~0 (
// Equation(s):
// \cpu|Selector34~0_combout  = ( \cpu|Pmem|WideOr7~4_combout  & ( \cpu|Selector32~1_combout  & ( (!\cpu|Pmem|WideOr11~3_combout ) # ((!\cpu|IP [4] $ (\cpu|IP [6])) # (\cpu|IP [7])) ) ) ) # ( !\cpu|Pmem|WideOr7~4_combout  & ( \cpu|Selector32~1_combout  ) ) # 
// ( \cpu|Pmem|WideOr7~4_combout  & ( !\cpu|Selector32~1_combout  & ( ((!\cpu|Pmem|WideOr11~3_combout ) # (\cpu|IP [7])) # (\cpu|IP [6]) ) ) ) # ( !\cpu|Pmem|WideOr7~4_combout  & ( !\cpu|Selector32~1_combout  ) )

	.dataa(!\cpu|IP [4]),
	.datab(!\cpu|IP [6]),
	.datac(!\cpu|Pmem|WideOr11~3_combout ),
	.datad(!\cpu|IP [7]),
	.datae(!\cpu|Pmem|WideOr7~4_combout ),
	.dataf(!\cpu|Selector32~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector34~0 .extended_lut = "off";
defparam \cpu|Selector34~0 .lut_mask = 64'hFFFFF3FFFFFFF9FF;
defparam \cpu|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N18
cyclonev_lcell_comb \cpu|Decoder1~0 (
// Equation(s):
// \cpu|Decoder1~0_combout  = ( !\cpu|Selector34~0_combout  & ( (\cpu|Selector31~0_combout  & (!\cpu|Selector33~0_combout  & (\cpu|Selector30~0_combout  & \cpu|Selector32~0_combout ))) ) )

	.dataa(!\cpu|Selector31~0_combout ),
	.datab(!\cpu|Selector33~0_combout ),
	.datac(!\cpu|Selector30~0_combout ),
	.datad(!\cpu|Selector32~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Decoder1~0 .extended_lut = "off";
defparam \cpu|Decoder1~0 .lut_mask = 64'h0004000400000000;
defparam \cpu|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N48
cyclonev_lcell_comb \cpu|Reg~91 (
// Equation(s):
// \cpu|Reg~91_combout  = ( \cpu|Pmem|WideOr6~3_combout  & ( (!\cpu|Pmem|WideOr3~0_combout  & (\cpu|Pmem|WideOr5~0_combout  & ((\cpu|Pmem|WideOr4~0_combout )))) # (\cpu|Pmem|WideOr3~0_combout  & (((\cpu|Decoder1~0_combout )))) ) ) # ( 
// !\cpu|Pmem|WideOr6~3_combout  & ( (\cpu|Decoder1~0_combout  & \cpu|Pmem|WideOr3~0_combout ) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Decoder1~0_combout ),
	.datac(!\cpu|Pmem|WideOr3~0_combout ),
	.datad(!\cpu|Pmem|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~91 .extended_lut = "off";
defparam \cpu|Reg~91 .lut_mask = 64'h0303030303530353;
defparam \cpu|Reg~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N39
cyclonev_lcell_comb \cpu|Pmem|WideOr16~0 (
// Equation(s):
// \cpu|Pmem|WideOr16~0_combout  = ( \cpu|IP[3]~DUPLICATE_q  & ( (!\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP [2] & \cpu|IP[4]~DUPLICATE_q )) # (\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP [2] & !\cpu|IP[4]~DUPLICATE_q )) ) ) # ( !\cpu|IP[3]~DUPLICATE_q  & ( 
// (\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP [2] & !\cpu|IP[4]~DUPLICATE_q )) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|IP [2]),
	.datad(!\cpu|IP[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr16~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr16~0 .lut_mask = 64'h05000500500A500A;
defparam \cpu|Pmem|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N54
cyclonev_lcell_comb \cpu|Pmem|WideOr16~3 (
// Equation(s):
// \cpu|Pmem|WideOr16~3_combout  = ( !\cpu|IP[2]~DUPLICATE_q  & ( \cpu|IP[3]~DUPLICATE_q  & ( (!\cpu|IP [1] & (!\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  $ (\cpu|IP[6]~DUPLICATE_q )))) ) ) ) # ( \cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP[3]~DUPLICATE_q  
// & ( (\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP [1] & (!\cpu|IP[6]~DUPLICATE_q  $ (!\cpu|IP[4]~DUPLICATE_q )))) ) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP[3]~DUPLICATE_q  & ( (!\cpu|IP [1] & (!\cpu|IP[6]~DUPLICATE_q  & ((!\cpu|IP[0]~DUPLICATE_q ) # 
// (!\cpu|IP[4]~DUPLICATE_q )))) # (\cpu|IP [1] & (!\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP[6]~DUPLICATE_q  & !\cpu|IP[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP[6]~DUPLICATE_q ),
	.datad(!\cpu|IP[4]~DUPLICATE_q ),
	.datae(!\cpu|IP[2]~DUPLICATE_q ),
	.dataf(!\cpu|IP[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr16~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr16~3 .lut_mask = 64'hC280044084000000;
defparam \cpu|Pmem|WideOr16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N15
cyclonev_lcell_comb \cpu|Pmem|WideOr16~2 (
// Equation(s):
// \cpu|Pmem|WideOr16~2_combout  = ( \cpu|IP[1]~DUPLICATE_q  & ( (!\cpu|IP [5] & (((\cpu|Pmem|WideOr16~3_combout )))) # (\cpu|IP [5] & (!\cpu|IP [6] & (\cpu|Pmem|WideOr16~0_combout ))) ) ) # ( !\cpu|IP[1]~DUPLICATE_q  & ( (!\cpu|IP [5] & 
// \cpu|Pmem|WideOr16~3_combout ) ) )

	.dataa(!\cpu|IP [5]),
	.datab(!\cpu|IP [6]),
	.datac(!\cpu|Pmem|WideOr16~0_combout ),
	.datad(!\cpu|Pmem|WideOr16~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr16~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr16~2 .lut_mask = 64'h00AA00AA04AE04AE;
defparam \cpu|Pmem|WideOr16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N18
cyclonev_lcell_comb \cpu|Pmem|WideOr18~2 (
// Equation(s):
// \cpu|Pmem|WideOr18~2_combout  = ( \cpu|IP[5]~DUPLICATE_q  & ( \cpu|IP[4]~DUPLICATE_q  & ( (!\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP [2] & \cpu|IP[1]~DUPLICATE_q ))) ) ) ) # ( \cpu|IP[5]~DUPLICATE_q  & ( !\cpu|IP[4]~DUPLICATE_q  & ( 
// (!\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP [2] $ (!\cpu|IP[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|IP[6]~DUPLICATE_q ),
	.datab(!\cpu|IP[0]~DUPLICATE_q ),
	.datac(!\cpu|IP [2]),
	.datad(!\cpu|IP[1]~DUPLICATE_q ),
	.datae(!\cpu|IP[5]~DUPLICATE_q ),
	.dataf(!\cpu|IP[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr18~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr18~2 .lut_mask = 64'h00000AA000000008;
defparam \cpu|Pmem|WideOr18~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N30
cyclonev_lcell_comb \cpu|Pmem|WideOr18~1 (
// Equation(s):
// \cpu|Pmem|WideOr18~1_combout  = ( \cpu|IP[6]~DUPLICATE_q  & ( \cpu|IP[0]~DUPLICATE_q  & ( (\cpu|IP [2] & (!\cpu|IP [1] & (!\cpu|IP[4]~DUPLICATE_q  & !\cpu|IP[5]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP[6]~DUPLICATE_q  & ( \cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP 
// [2] & (!\cpu|IP [1] $ ((\cpu|IP[4]~DUPLICATE_q )))) # (\cpu|IP [2] & ((!\cpu|IP [1] & ((!\cpu|IP[5]~DUPLICATE_q ))) # (\cpu|IP [1] & (!\cpu|IP[4]~DUPLICATE_q  & \cpu|IP[5]~DUPLICATE_q )))) ) ) ) # ( \cpu|IP[6]~DUPLICATE_q  & ( !\cpu|IP[0]~DUPLICATE_q  & ( 
// (!\cpu|IP [2] & (\cpu|IP [1] & (!\cpu|IP[4]~DUPLICATE_q  & !\cpu|IP[5]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP[6]~DUPLICATE_q  & ( !\cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP[5]~DUPLICATE_q  & (((!\cpu|IP [1])))) # (\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP [2] & 
// (!\cpu|IP [1] $ (!\cpu|IP[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP[4]~DUPLICATE_q ),
	.datad(!\cpu|IP[5]~DUPLICATE_q ),
	.datae(!\cpu|IP[6]~DUPLICATE_q ),
	.dataf(!\cpu|IP[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr18~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr18~1 .lut_mask = 64'hCC282000C6924000;
defparam \cpu|Pmem|WideOr18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N9
cyclonev_lcell_comb \cpu|Pmem|WideOr18~3 (
// Equation(s):
// \cpu|Pmem|WideOr18~3_combout  = ( \cpu|Pmem|WideOr18~1_combout  & ( (!\cpu|IP[3]~DUPLICATE_q ) # (\cpu|Pmem|WideOr18~2_combout ) ) ) # ( !\cpu|Pmem|WideOr18~1_combout  & ( (\cpu|Pmem|WideOr18~2_combout  & \cpu|IP[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr18~2_combout ),
	.datad(!\cpu|IP[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr18~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr18~3 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu|Pmem|WideOr18~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N0
cyclonev_lcell_comb \cpu|Pmem|WideOr12~1 (
// Equation(s):
// \cpu|Pmem|WideOr12~1_combout  = ( \cpu|IP [4] & ( \cpu|IP[1]~DUPLICATE_q  & ( (!\cpu|IP [0] & (\cpu|IP [5] & (!\cpu|IP [3] $ (!\cpu|IP [2])))) # (\cpu|IP [0] & ((!\cpu|IP [3] $ (!\cpu|IP [5])) # (\cpu|IP [2]))) ) ) ) # ( !\cpu|IP [4] & ( 
// \cpu|IP[1]~DUPLICATE_q  & ( (!\cpu|IP [5] & (((!\cpu|IP [3])))) # (\cpu|IP [5] & (!\cpu|IP [2] & ((!\cpu|IP [0]) # (!\cpu|IP [3])))) ) ) ) # ( \cpu|IP [4] & ( !\cpu|IP[1]~DUPLICATE_q  & ( (!\cpu|IP [0] & (!\cpu|IP [3] & (\cpu|IP [5]))) # (\cpu|IP [0] & 
// ((!\cpu|IP [5] & (\cpu|IP [3])) # (\cpu|IP [5] & ((!\cpu|IP [2]))))) ) ) ) # ( !\cpu|IP [4] & ( !\cpu|IP[1]~DUPLICATE_q  & ( (!\cpu|IP [3] & ((!\cpu|IP [5]) # (!\cpu|IP [0] $ (!\cpu|IP [2])))) # (\cpu|IP [3] & (!\cpu|IP [2] & ((!\cpu|IP [0]) # (\cpu|IP 
// [5])))) ) ) )

	.dataa(!\cpu|IP [0]),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|IP [5]),
	.datad(!\cpu|IP [2]),
	.datae(!\cpu|IP [4]),
	.dataf(!\cpu|IP[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr12~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr12~1 .lut_mask = 64'hE7C81D18CEC0165D;
defparam \cpu|Pmem|WideOr12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N24
cyclonev_lcell_comb \cpu|Pmem|WideOr12~2 (
// Equation(s):
// \cpu|Pmem|WideOr12~2_combout  = ( !\cpu|IP [4] & ( \cpu|IP[1]~DUPLICATE_q  & ( (\cpu|IP [0] & (!\cpu|IP [2] & (!\cpu|IP [5] & !\cpu|IP [3]))) ) ) ) # ( !\cpu|IP [4] & ( !\cpu|IP[1]~DUPLICATE_q  & ( (!\cpu|IP [5] & ((!\cpu|IP [2] & ((\cpu|IP [3]))) # 
// (\cpu|IP [2] & (\cpu|IP [0] & !\cpu|IP [3])))) ) ) )

	.dataa(!\cpu|IP [0]),
	.datab(!\cpu|IP [2]),
	.datac(!\cpu|IP [5]),
	.datad(!\cpu|IP [3]),
	.datae(!\cpu|IP [4]),
	.dataf(!\cpu|IP[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr12~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr12~2 .lut_mask = 64'h10C0000040000000;
defparam \cpu|Pmem|WideOr12~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N21
cyclonev_lcell_comb \cpu|Pmem|WideOr12~3 (
// Equation(s):
// \cpu|Pmem|WideOr12~3_combout  = ( \cpu|Pmem|WideOr12~2_combout  & ( (\cpu|Pmem|WideOr12~1_combout ) # (\cpu|IP [6]) ) ) # ( !\cpu|Pmem|WideOr12~2_combout  & ( (!\cpu|IP [6] & \cpu|Pmem|WideOr12~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP [6]),
	.datad(!\cpu|Pmem|WideOr12~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr12~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr12~3 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpu|Pmem|WideOr12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N36
cyclonev_lcell_comb \cpu|Pmem|WideOr17~1 (
// Equation(s):
// \cpu|Pmem|WideOr17~1_combout  = ( \cpu|IP [6] & ( \cpu|IP [2] & ( (!\cpu|IP [3] & (!\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[5]~DUPLICATE_q  & \cpu|IP[0]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP [6] & ( \cpu|IP [2] & ( (!\cpu|IP [3] & (\cpu|IP[1]~DUPLICATE_q  & 
// ((!\cpu|IP[5]~DUPLICATE_q ) # (\cpu|IP[0]~DUPLICATE_q )))) # (\cpu|IP [3] & (!\cpu|IP[1]~DUPLICATE_q  & (\cpu|IP[5]~DUPLICATE_q  & !\cpu|IP[0]~DUPLICATE_q ))) ) ) ) # ( \cpu|IP [6] & ( !\cpu|IP [2] & ( (!\cpu|IP[5]~DUPLICATE_q  & ((!\cpu|IP [3] & 
// (\cpu|IP[1]~DUPLICATE_q  & !\cpu|IP[0]~DUPLICATE_q )) # (\cpu|IP [3] & (!\cpu|IP[1]~DUPLICATE_q )))) ) ) ) # ( !\cpu|IP [6] & ( !\cpu|IP [2] & ( (!\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[5]~DUPLICATE_q  & ((!\cpu|IP [3]) # (!\cpu|IP[0]~DUPLICATE_q )))) # 
// (\cpu|IP[1]~DUPLICATE_q  & (\cpu|IP [3] & (\cpu|IP[5]~DUPLICATE_q  & \cpu|IP[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|IP [3]),
	.datab(!\cpu|IP[1]~DUPLICATE_q ),
	.datac(!\cpu|IP[5]~DUPLICATE_q ),
	.datad(!\cpu|IP[0]~DUPLICATE_q ),
	.datae(!\cpu|IP [6]),
	.dataf(!\cpu|IP [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr17~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr17~1 .lut_mask = 64'hC081604024220080;
defparam \cpu|Pmem|WideOr17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N12
cyclonev_lcell_comb \cpu|Pmem|WideOr17~2 (
// Equation(s):
// \cpu|Pmem|WideOr17~2_combout  = ( \cpu|IP[5]~DUPLICATE_q  & ( \cpu|IP [2] & ( (!\cpu|IP[6]~DUPLICATE_q  & ((!\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP [3] $ (\cpu|IP[1]~DUPLICATE_q ))) # (\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP [3] & \cpu|IP[1]~DUPLICATE_q )))) ) ) 
// ) # ( !\cpu|IP[5]~DUPLICATE_q  & ( \cpu|IP [2] & ( (!\cpu|IP[6]~DUPLICATE_q  & (((!\cpu|IP [3] & !\cpu|IP[1]~DUPLICATE_q )) # (\cpu|IP[0]~DUPLICATE_q ))) ) ) ) # ( \cpu|IP[5]~DUPLICATE_q  & ( !\cpu|IP [2] & ( (!\cpu|IP[6]~DUPLICATE_q  & 
// ((!\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP [3] & \cpu|IP[1]~DUPLICATE_q )) # (\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP [3] & !\cpu|IP[1]~DUPLICATE_q )))) ) ) ) # ( !\cpu|IP[5]~DUPLICATE_q  & ( !\cpu|IP [2] & ( (!\cpu|IP[6]~DUPLICATE_q  & ((!\cpu|IP[0]~DUPLICATE_q  
// & (!\cpu|IP [3] & !\cpu|IP[1]~DUPLICATE_q )) # (\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP [3])))) ) ) )

	.dataa(!\cpu|IP[6]~DUPLICATE_q ),
	.datab(!\cpu|IP[0]~DUPLICATE_q ),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP[1]~DUPLICATE_q ),
	.datae(!\cpu|IP[5]~DUPLICATE_q ),
	.dataf(!\cpu|IP [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr17~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr17~2 .lut_mask = 64'h82022008A2228028;
defparam \cpu|Pmem|WideOr17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N57
cyclonev_lcell_comb \cpu|Pmem|WideOr17~3 (
// Equation(s):
// \cpu|Pmem|WideOr17~3_combout  = ( \cpu|Pmem|WideOr17~2_combout  & ( (\cpu|Pmem|WideOr17~1_combout ) # (\cpu|IP[4]~DUPLICATE_q ) ) ) # ( !\cpu|Pmem|WideOr17~2_combout  & ( (!\cpu|IP[4]~DUPLICATE_q  & \cpu|Pmem|WideOr17~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP[4]~DUPLICATE_q ),
	.datad(!\cpu|Pmem|WideOr17~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr17~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr17~3 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpu|Pmem|WideOr17~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N24
cyclonev_lcell_comb \cpu|Pmem|WideOr19~1 (
// Equation(s):
// \cpu|Pmem|WideOr19~1_combout  = ( \cpu|IP[3]~DUPLICATE_q  & ( \cpu|IP [2] & ( (!\cpu|IP[6]~DUPLICATE_q  & (\cpu|IP[5]~DUPLICATE_q  & ((!\cpu|IP[0]~DUPLICATE_q ) # (!\cpu|IP [1])))) ) ) ) # ( !\cpu|IP[3]~DUPLICATE_q  & ( \cpu|IP [2] & ( 
// (\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP[6]~DUPLICATE_q  & ((!\cpu|IP[5]~DUPLICATE_q ) # (\cpu|IP [1])))) ) ) ) # ( \cpu|IP[3]~DUPLICATE_q  & ( !\cpu|IP [2] & ( (!\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP [1] & (!\cpu|IP[0]~DUPLICATE_q  $ (\cpu|IP[6]~DUPLICATE_q 
// )))) # (\cpu|IP[5]~DUPLICATE_q  & (\cpu|IP[0]~DUPLICATE_q  & ((!\cpu|IP[6]~DUPLICATE_q )))) ) ) ) # ( !\cpu|IP[3]~DUPLICATE_q  & ( !\cpu|IP [2] & ( (!\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP [1] & (\cpu|IP[6]~DUPLICATE_q  & !\cpu|IP[5]~DUPLICATE_q ))) # 
// (\cpu|IP[0]~DUPLICATE_q  & (((!\cpu|IP[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP[6]~DUPLICATE_q ),
	.datad(!\cpu|IP[5]~DUPLICATE_q ),
	.datae(!\cpu|IP[3]~DUPLICATE_q ),
	.dataf(!\cpu|IP [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr19~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr19~1 .lut_mask = 64'h52508450501000E0;
defparam \cpu|Pmem|WideOr19~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N12
cyclonev_lcell_comb \cpu|Pmem|WideOr19~2 (
// Equation(s):
// \cpu|Pmem|WideOr19~2_combout  = ( !\cpu|IP[6]~DUPLICATE_q  & ( \cpu|IP [3] & ( (\cpu|IP [2] & (\cpu|IP [1] & (!\cpu|IP[0]~DUPLICATE_q  & \cpu|IP[5]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP[6]~DUPLICATE_q  & ( !\cpu|IP [3] & ( (!\cpu|IP [2] & ((!\cpu|IP [1] & 
// (!\cpu|IP[0]~DUPLICATE_q )) # (\cpu|IP [1] & ((!\cpu|IP[5]~DUPLICATE_q ))))) # (\cpu|IP [2] & ((!\cpu|IP [1] & ((!\cpu|IP[5]~DUPLICATE_q ))) # (\cpu|IP [1] & (!\cpu|IP[0]~DUPLICATE_q  & \cpu|IP[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(!\cpu|IP[5]~DUPLICATE_q ),
	.datae(!\cpu|IP[6]~DUPLICATE_q ),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr19~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr19~2 .lut_mask = 64'hE690000000100000;
defparam \cpu|Pmem|WideOr19~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N6
cyclonev_lcell_comb \cpu|Pmem|WideOr19~3 (
// Equation(s):
// \cpu|Pmem|WideOr19~3_combout  = ( \cpu|Pmem|WideOr19~2_combout  & ( (\cpu|IP[4]~DUPLICATE_q ) # (\cpu|Pmem|WideOr19~1_combout ) ) ) # ( !\cpu|Pmem|WideOr19~2_combout  & ( (\cpu|Pmem|WideOr19~1_combout  & !\cpu|IP[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr19~1_combout ),
	.datad(!\cpu|IP[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr19~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr19~3 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu|Pmem|WideOr19~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N18
cyclonev_lcell_comb \cpu|Decoder0~0 (
// Equation(s):
// \cpu|Decoder0~0_combout  = ( \cpu|Pmem|WideOr19~3_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Pmem|WideOr12~3_combout  & \cpu|Pmem|WideOr17~3_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Pmem|WideOr12~3_combout ),
	.datad(!\cpu|Pmem|WideOr17~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr19~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Decoder0~0 .extended_lut = "off";
defparam \cpu|Decoder0~0 .lut_mask = 64'h00000000000C000C;
defparam \cpu|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N42
cyclonev_lcell_comb \cpu|Pmem|WideOr15~0 (
// Equation(s):
// \cpu|Pmem|WideOr15~0_combout  = ( \cpu|IP [0] & ( (!\cpu|IP [6] & (!\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP[3]~DUPLICATE_q )) # (\cpu|IP [6] & (!\cpu|IP[2]~DUPLICATE_q  $ (!\cpu|IP[3]~DUPLICATE_q ))) ) ) # ( !\cpu|IP [0] & ( (!\cpu|IP [6] & 
// !\cpu|IP[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [6]),
	.datac(!\cpu|IP[2]~DUPLICATE_q ),
	.datad(!\cpu|IP[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr15~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr15~0 .lut_mask = 64'hC0C0C0C0C330C330;
defparam \cpu|Pmem|WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N9
cyclonev_lcell_comb \cpu|Pmem|WideOr11~2 (
// Equation(s):
// \cpu|Pmem|WideOr11~2_combout  = ( !\cpu|IP[4]~DUPLICATE_q  & ( (!\cpu|IP[1]~DUPLICATE_q  & !\cpu|IP[5]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP[1]~DUPLICATE_q ),
	.datad(!\cpu|IP[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr11~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr11~2 .lut_mask = 64'hF000F00000000000;
defparam \cpu|Pmem|WideOr11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N15
cyclonev_lcell_comb \cpu|Selector25~0 (
// Equation(s):
// \cpu|Selector25~0_combout  = ( \cpu|Pmem|WideOr15~0_combout  & ( \cpu|Pmem|WideOr11~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|Pmem|WideOr15~0_combout ),
	.dataf(!\cpu|Pmem|WideOr11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~0 .extended_lut = "off";
defparam \cpu|Selector25~0 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N45
cyclonev_lcell_comb \cpu|Selector17~0 (
// Equation(s):
// \cpu|Selector17~0_combout  = ( \cpu|Selector25~0_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & \cpu|Pmem|WideOr12~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP[7]~DUPLICATE_q ),
	.datad(!\cpu|Pmem|WideOr12~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector17~0 .extended_lut = "off";
defparam \cpu|Selector17~0 .lut_mask = 64'h0000000000F000F0;
defparam \cpu|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N9
cyclonev_lcell_comb \cpu|Pmem|WideOr12~0 (
// Equation(s):
// \cpu|Pmem|WideOr12~0_combout  = ( \cpu|Pmem|WideOr12~3_combout  & ( !\cpu|IP[7]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr12~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr12~0 .lut_mask = 64'h00000000FF00FF00;
defparam \cpu|Pmem|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N48
cyclonev_lcell_comb \cpu|Decoder0~1 (
// Equation(s):
// \cpu|Decoder0~1_combout  = ( \cpu|Pmem|WideOr12~0_combout  & ( (\cpu|Pmem|WideOr16~2_combout  & (\cpu|Pmem|WideOr18~3_combout  & (\cpu|Decoder0~0_combout  & \cpu|Selector17~0_combout ))) ) )

	.dataa(!\cpu|Pmem|WideOr16~2_combout ),
	.datab(!\cpu|Pmem|WideOr18~3_combout ),
	.datac(!\cpu|Decoder0~0_combout ),
	.datad(!\cpu|Selector17~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Decoder0~1 .extended_lut = "off";
defparam \cpu|Decoder0~1 .lut_mask = 64'h0000000000010001;
defparam \cpu|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N18
cyclonev_lcell_comb \cpu|Reg~92 (
// Equation(s):
// \cpu|Reg~92_combout  = ( \cpu|Reg~91_combout  & ( \cpu|Decoder0~1_combout  ) ) # ( !\cpu|Reg~91_combout  & ( \cpu|Decoder0~1_combout  & ( !\cpu|Pmem|WideOr2~0_combout  ) ) ) # ( \cpu|Reg~91_combout  & ( !\cpu|Decoder0~1_combout  & ( 
// \cpu|Pmem|WideOr2~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr2~0_combout ),
	.datad(gnd),
	.datae(!\cpu|Reg~91_combout ),
	.dataf(!\cpu|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~92 .extended_lut = "off";
defparam \cpu|Reg~92 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \cpu|Reg~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N3
cyclonev_lcell_comb \cpu|Pmem|WideOr7~3 (
// Equation(s):
// \cpu|Pmem|WideOr7~3_combout  = ( !\cpu|IP[7]~DUPLICATE_q  & ( \cpu|Pmem|WideOr7~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr7~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr7~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr7~3 .lut_mask = 64'h00FF00FF00000000;
defparam \cpu|Pmem|WideOr7~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N54
cyclonev_lcell_comb \cpu|Reg[2][5]~feeder (
// Equation(s):
// \cpu|Reg[2][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N30
cyclonev_lcell_comb \cpu|Pmem|WideOr4~1 (
// Equation(s):
// \cpu|Pmem|WideOr4~1_combout  = ( \cpu|IP[6]~DUPLICATE_q  & ( \cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP [3] & (!\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP[2]~DUPLICATE_q  $ (\cpu|IP[1]~DUPLICATE_q )))) ) ) ) # ( !\cpu|IP[6]~DUPLICATE_q  & ( \cpu|IP[0]~DUPLICATE_q  & 
// ( (\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP [3] $ (!\cpu|IP[5]~DUPLICATE_q )))) ) ) ) # ( \cpu|IP[6]~DUPLICATE_q  & ( !\cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP [3] & (!\cpu|IP[5]~DUPLICATE_q  & \cpu|IP[1]~DUPLICATE_q )) ) ) ) # ( 
// !\cpu|IP[6]~DUPLICATE_q  & ( !\cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP [3] & (\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP[5]~DUPLICATE_q  & \cpu|IP[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|IP [3]),
	.datab(!\cpu|IP[2]~DUPLICATE_q ),
	.datac(!\cpu|IP[5]~DUPLICATE_q ),
	.datad(!\cpu|IP[1]~DUPLICATE_q ),
	.datae(!\cpu|IP[6]~DUPLICATE_q ),
	.dataf(!\cpu|IP[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr4~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr4~1 .lut_mask = 64'h000200A000128020;
defparam \cpu|Pmem|WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N48
cyclonev_lcell_comb \cpu|Pmem|WideOr4~2 (
// Equation(s):
// \cpu|Pmem|WideOr4~2_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( \cpu|IP[5]~DUPLICATE_q  & ( (!\cpu|IP[6]~DUPLICATE_q  & (\cpu|IP [3] & (!\cpu|IP[1]~DUPLICATE_q  $ (!\cpu|IP[0]~DUPLICATE_q )))) ) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP[5]~DUPLICATE_q  & 
// ( (!\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  & !\cpu|IP [3]))) ) ) )

	.dataa(!\cpu|IP[6]~DUPLICATE_q ),
	.datab(!\cpu|IP[1]~DUPLICATE_q ),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(!\cpu|IP [3]),
	.datae(!\cpu|IP[2]~DUPLICATE_q ),
	.dataf(!\cpu|IP[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr4~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr4~2 .lut_mask = 64'h8000000000000028;
defparam \cpu|Pmem|WideOr4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N27
cyclonev_lcell_comb \cpu|Pmem|WideOr4~3 (
// Equation(s):
// \cpu|Pmem|WideOr4~3_combout  = ( \cpu|Pmem|WideOr4~2_combout  & ( (\cpu|IP[4]~DUPLICATE_q ) # (\cpu|Pmem|WideOr4~1_combout ) ) ) # ( !\cpu|Pmem|WideOr4~2_combout  & ( (\cpu|Pmem|WideOr4~1_combout  & !\cpu|IP[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr4~1_combout ),
	.datad(!\cpu|IP[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr4~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr4~3 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu|Pmem|WideOr4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N15
cyclonev_lcell_comb \cpu|Pmem|WideOr8~2 (
// Equation(s):
// \cpu|Pmem|WideOr8~2_combout  = ( \cpu|Pmem|WideOr8~0_combout  & ( (!\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP [4] & !\cpu|IP[1]~DUPLICATE_q ))) # (\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP[5]~DUPLICATE_q  & (\cpu|IP [4]))) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(!\cpu|IP[5]~DUPLICATE_q ),
	.datac(!\cpu|IP [4]),
	.datad(!\cpu|IP[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr8~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr8~2 .lut_mask = 64'h0000000024042404;
defparam \cpu|Pmem|WideOr8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N54
cyclonev_lcell_comb \cpu|Pmem|WideOr9~0 (
// Equation(s):
// \cpu|Pmem|WideOr9~0_combout  = ( \cpu|IP [5] & ( \cpu|Pmem|WideOr9~2_combout  & ( !\cpu|IP [6] ) ) ) # ( !\cpu|IP [5] & ( \cpu|Pmem|WideOr9~2_combout  & ( !\cpu|IP [6] $ (((!\cpu|IP [4] & ((!\cpu|IP[2]~DUPLICATE_q ) # (!\cpu|IP [3]))))) ) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|IP [4]),
	.datad(!\cpu|IP [6]),
	.datae(!\cpu|IP [5]),
	.dataf(!\cpu|Pmem|WideOr9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr9~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr9~0 .lut_mask = 64'h000000001FE0FF00;
defparam \cpu|Pmem|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N3
cyclonev_lcell_comb \cpu|Mux34~0 (
// Equation(s):
// \cpu|Mux34~0_combout  = ( \cpu|Pmem|WideOr7~2_combout  & ( \cpu|Pmem|WideOr9~0_combout  ) ) # ( !\cpu|Pmem|WideOr7~2_combout  & ( \cpu|Pmem|WideOr9~0_combout  ) ) # ( \cpu|Pmem|WideOr7~2_combout  & ( !\cpu|Pmem|WideOr9~0_combout  & ( 
// (!\cpu|Pmem|WideOr8~2_combout ) # (\cpu|IP[7]~DUPLICATE_q ) ) ) ) # ( !\cpu|Pmem|WideOr7~2_combout  & ( !\cpu|Pmem|WideOr9~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr8~2_combout ),
	.datad(!\cpu|IP[7]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr7~2_combout ),
	.dataf(!\cpu|Pmem|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux34~0 .extended_lut = "off";
defparam \cpu|Mux34~0 .lut_mask = 64'hFFFFF0FFFFFFFFFF;
defparam \cpu|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N12
cyclonev_lcell_comb \cpu|Reg[8][5]~feeder (
// Equation(s):
// \cpu|Reg[8][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[8][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[8][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[8][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[8][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N57
cyclonev_lcell_comb \cpu|Reg[24][0]~23 (
// Equation(s):
// \cpu|Reg[24][0]~23_combout  = ( \cpu|Pmem|WideOr19~3_combout  & ( \cpu|Pmem|WideOr12~0_combout  ) ) # ( !\cpu|Pmem|WideOr19~3_combout  & ( (\cpu|Pmem|WideOr17~3_combout  & \cpu|Pmem|WideOr12~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr17~3_combout ),
	.datad(!\cpu|Pmem|WideOr12~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr19~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][0]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][0]~23 .extended_lut = "off";
defparam \cpu|Reg[24][0]~23 .lut_mask = 64'h000F000F00FF00FF;
defparam \cpu|Reg[24][0]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N39
cyclonev_lcell_comb \cpu|Reg[28][3]~1 (
// Equation(s):
// \cpu|Reg[28][3]~1_combout  = ( \cpu|IP [6] & ( \cpu|Pmem|WideOr10~0_combout  & ( (!\cpu|IP [7] & \cpu|Pmem|WideOr2~3_combout ) ) ) ) # ( !\cpu|IP [6] & ( \cpu|Pmem|WideOr10~0_combout  & ( (!\cpu|IP [7] & ((\cpu|Pmem|WideOr2~3_combout ) # 
// (\cpu|Pmem|WideOr7~2_combout ))) ) ) ) # ( \cpu|IP [6] & ( !\cpu|Pmem|WideOr10~0_combout  & ( (!\cpu|IP [7] & \cpu|Pmem|WideOr2~3_combout ) ) ) ) # ( !\cpu|IP [6] & ( !\cpu|Pmem|WideOr10~0_combout  & ( (!\cpu|IP [7] & \cpu|Pmem|WideOr2~3_combout ) ) ) )

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Pmem|WideOr7~2_combout ),
	.datac(!\cpu|Pmem|WideOr2~3_combout ),
	.datad(gnd),
	.datae(!\cpu|IP [6]),
	.dataf(!\cpu|Pmem|WideOr10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][3]~1 .extended_lut = "off";
defparam \cpu|Reg[28][3]~1 .lut_mask = 64'h0A0A0A0A2A2A0A0A;
defparam \cpu|Reg[28][3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N30
cyclonev_lcell_comb \cpu|Reg[0][0]~53 (
// Equation(s):
// \cpu|Reg[0][0]~53_combout  = ( !\cpu|Selector30~0_combout  & ( !\cpu|Reg[28][3]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Reg[28][3]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][0]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][0]~53 .extended_lut = "off";
defparam \cpu|Reg[0][0]~53 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|Reg[0][0]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N27
cyclonev_lcell_comb \cpu|Reg[8][0]~63 (
// Equation(s):
// \cpu|Reg[8][0]~63_combout  = ( !\cpu|Selector32~0_combout  & ( (\cpu|Selector31~0_combout  & (\cpu|Reg[0][0]~53_combout  & \cpu|Selector34~0_combout )) ) )

	.dataa(!\cpu|Selector31~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Reg[0][0]~53_combout ),
	.datad(!\cpu|Selector34~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[8][0]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[8][0]~63 .extended_lut = "off";
defparam \cpu|Reg[8][0]~63 .lut_mask = 64'h0005000500000000;
defparam \cpu|Reg[8][0]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N9
cyclonev_lcell_comb \cpu|debug[0] (
// Equation(s):
// \cpu|debug [0] = ( \cpu|Equal0~1_combout  & ( \cpu|Equal1~0_combout  & ( (!\cpu|sync_r|in_sync~q  & (((\cpu|Equal1~1_combout  & \cpu|Equal0~0_combout )) # (\cpu|sync_turbo|in_sync~q ))) ) ) ) # ( !\cpu|Equal0~1_combout  & ( \cpu|Equal1~0_combout  & ( 
// (\cpu|sync_turbo|in_sync~q  & !\cpu|sync_r|in_sync~q ) ) ) ) # ( \cpu|Equal0~1_combout  & ( !\cpu|Equal1~0_combout  & ( (\cpu|sync_turbo|in_sync~q  & !\cpu|sync_r|in_sync~q ) ) ) ) # ( !\cpu|Equal0~1_combout  & ( !\cpu|Equal1~0_combout  & ( 
// (\cpu|sync_turbo|in_sync~q  & !\cpu|sync_r|in_sync~q ) ) ) )

	.dataa(!\cpu|sync_turbo|in_sync~q ),
	.datab(!\cpu|Equal1~1_combout ),
	.datac(!\cpu|sync_r|in_sync~q ),
	.datad(!\cpu|Equal0~0_combout ),
	.datae(!\cpu|Equal0~1_combout ),
	.dataf(!\cpu|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|debug [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|debug[0] .extended_lut = "off";
defparam \cpu|debug[0] .lut_mask = 64'h5050505050505070;
defparam \cpu|debug[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N54
cyclonev_lcell_comb \cpu|Reg[29][0]~3 (
// Equation(s):
// \cpu|Reg[29][0]~3_combout  = ( \cpu|debug [0] & ( \cpu|Pmem|WideOr2~0_combout  & ( (!\cpu|Pmem|WideOr0~0_combout  & (\cpu|Pmem|WideOr3~3_combout  & (!\cpu|IP[7]~DUPLICATE_q  & !\cpu|Pmem|WideOr1~1_combout ))) ) ) ) # ( \cpu|debug [0] & ( 
// !\cpu|Pmem|WideOr2~0_combout  & ( (!\cpu|Pmem|WideOr0~0_combout  & (!\cpu|Pmem|WideOr1~1_combout  & ((!\cpu|Pmem|WideOr3~3_combout ) # (\cpu|IP[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr0~0_combout ),
	.datab(!\cpu|Pmem|WideOr3~3_combout ),
	.datac(!\cpu|IP[7]~DUPLICATE_q ),
	.datad(!\cpu|Pmem|WideOr1~1_combout ),
	.datae(!\cpu|debug [0]),
	.dataf(!\cpu|Pmem|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][0]~3 .extended_lut = "off";
defparam \cpu|Reg[29][0]~3 .lut_mask = 64'h00008A0000002000;
defparam \cpu|Reg[29][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N18
cyclonev_lcell_comb \cpu|Reg[8][0]~62 (
// Equation(s):
// \cpu|Reg[8][0]~62_combout  = ( !\cpu|Pmem|WideOr18~3_combout  & ( (\cpu|Pmem|WideOr12~0_combout  & (!\cpu|Selector17~0_combout  & (!\cpu|Pmem|WideOr2~0_combout  & \cpu|Pmem|WideOr16~2_combout ))) ) )

	.dataa(!\cpu|Pmem|WideOr12~0_combout ),
	.datab(!\cpu|Selector17~0_combout ),
	.datac(!\cpu|Pmem|WideOr2~0_combout ),
	.datad(!\cpu|Pmem|WideOr16~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr18~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[8][0]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[8][0]~62 .extended_lut = "off";
defparam \cpu|Reg[8][0]~62 .lut_mask = 64'h0040004000000000;
defparam \cpu|Reg[8][0]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N24
cyclonev_lcell_comb \cpu|Reg[8][0]~64 (
// Equation(s):
// \cpu|Reg[8][0]~64_combout  = ( \cpu|Reg[8][0]~62_combout  & ( (\cpu|Reg[29][0]~3_combout  & ((!\cpu|Reg[24][0]~23_combout ) # (\cpu|Reg[8][0]~63_combout ))) ) ) # ( !\cpu|Reg[8][0]~62_combout  & ( (\cpu|Reg[8][0]~63_combout  & \cpu|Reg[29][0]~3_combout ) 
// ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[24][0]~23_combout ),
	.datac(!\cpu|Reg[8][0]~63_combout ),
	.datad(!\cpu|Reg[29][0]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[8][0]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[8][0]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[8][0]~64 .extended_lut = "off";
defparam \cpu|Reg[8][0]~64 .lut_mask = 64'h000F000F00CF00CF;
defparam \cpu|Reg[8][0]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N14
dffeas \cpu|Reg[8][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[8][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[8][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[8][5] .is_wysiwyg = "true";
defparam \cpu|Reg[8][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N21
cyclonev_lcell_comb \cpu|Reg[10][5]~feeder (
// Equation(s):
// \cpu|Reg[10][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector11~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[10][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[10][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[10][5]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[10][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N27
cyclonev_lcell_comb \cpu|Reg[2][0]~58 (
// Equation(s):
// \cpu|Reg[2][0]~58_combout  = ( \cpu|Pmem|WideOr2~0_combout  & ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector30~0_combout  ) ) )

	.dataa(!\cpu|Selector30~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|Pmem|WideOr2~0_combout ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][0]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][0]~58 .extended_lut = "off";
defparam \cpu|Reg[2][0]~58 .lut_mask = 64'h0000AAAA00000000;
defparam \cpu|Reg[2][0]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N21
cyclonev_lcell_comb \cpu|Reg[10][0]~68 (
// Equation(s):
// \cpu|Reg[10][0]~68_combout  = ( \cpu|Selector31~0_combout  & ( (\cpu|Selector34~0_combout  & (!\cpu|Selector32~0_combout  & \cpu|Reg[2][0]~58_combout )) ) )

	.dataa(!\cpu|Selector34~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Selector32~0_combout ),
	.datad(!\cpu|Reg[2][0]~58_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[10][0]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[10][0]~68 .extended_lut = "off";
defparam \cpu|Reg[10][0]~68 .lut_mask = 64'h0000000000500050;
defparam \cpu|Reg[10][0]~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N39
cyclonev_lcell_comb \cpu|Reg[10][0]~67 (
// Equation(s):
// \cpu|Reg[10][0]~67_combout  = ( !\cpu|Selector17~0_combout  & ( !\cpu|Pmem|WideOr2~0_combout  & ( (\cpu|Pmem|WideOr18~3_combout  & (\cpu|Pmem|WideOr16~2_combout  & \cpu|Pmem|WideOr12~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr18~3_combout ),
	.datac(!\cpu|Pmem|WideOr16~2_combout ),
	.datad(!\cpu|Pmem|WideOr12~0_combout ),
	.datae(!\cpu|Selector17~0_combout ),
	.dataf(!\cpu|Pmem|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[10][0]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[10][0]~67 .extended_lut = "off";
defparam \cpu|Reg[10][0]~67 .lut_mask = 64'h0003000000000000;
defparam \cpu|Reg[10][0]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N18
cyclonev_lcell_comb \cpu|Reg[10][0]~69 (
// Equation(s):
// \cpu|Reg[10][0]~69_combout  = ( \cpu|Reg[10][0]~67_combout  & ( (\cpu|Reg[29][0]~3_combout  & ((!\cpu|Reg[24][0]~23_combout ) # (\cpu|Reg[10][0]~68_combout ))) ) ) # ( !\cpu|Reg[10][0]~67_combout  & ( (\cpu|Reg[10][0]~68_combout  & 
// \cpu|Reg[29][0]~3_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[24][0]~23_combout ),
	.datac(!\cpu|Reg[10][0]~68_combout ),
	.datad(!\cpu|Reg[29][0]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[10][0]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[10][0]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[10][0]~69 .extended_lut = "off";
defparam \cpu|Reg[10][0]~69 .lut_mask = 64'h000F000F00CF00CF;
defparam \cpu|Reg[10][0]~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N22
dffeas \cpu|Reg[10][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[10][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[10][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[10][5] .is_wysiwyg = "true";
defparam \cpu|Reg[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N33
cyclonev_lcell_comb \cpu|Reg[11][5]~feeder (
// Equation(s):
// \cpu|Reg[11][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector11~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[11][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[11][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[11][5]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[11][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N0
cyclonev_lcell_comb \cpu|Reg[25][0]~33 (
// Equation(s):
// \cpu|Reg[25][0]~33_combout  = ( !\cpu|Pmem|WideOr17~3_combout  & ( (\cpu|Pmem|WideOr19~3_combout  & \cpu|Pmem|WideOr12~0_combout ) ) )

	.dataa(!\cpu|Pmem|WideOr19~3_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][0]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][0]~33 .extended_lut = "off";
defparam \cpu|Reg[25][0]~33 .lut_mask = 64'h0505050500000000;
defparam \cpu|Reg[25][0]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N45
cyclonev_lcell_comb \cpu|Reg[9][0]~65 (
// Equation(s):
// \cpu|Reg[9][0]~65_combout  = ( !\cpu|Selector32~0_combout  & ( (!\cpu|Selector34~0_combout  & \cpu|Selector31~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector34~0_combout ),
	.datad(!\cpu|Selector31~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[9][0]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[9][0]~65 .extended_lut = "off";
defparam \cpu|Reg[9][0]~65 .lut_mask = 64'h00F000F000000000;
defparam \cpu|Reg[9][0]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N42
cyclonev_lcell_comb \cpu|Reg[11][0]~70 (
// Equation(s):
// \cpu|Reg[11][0]~70_combout  = ( \cpu|Reg[29][0]~3_combout  & ( (!\cpu|Reg[25][0]~33_combout  & (\cpu|Reg[9][0]~65_combout  & ((\cpu|Reg[2][0]~58_combout )))) # (\cpu|Reg[25][0]~33_combout  & (((\cpu|Reg[9][0]~65_combout  & \cpu|Reg[2][0]~58_combout )) # 
// (\cpu|Reg[10][0]~67_combout ))) ) )

	.dataa(!\cpu|Reg[25][0]~33_combout ),
	.datab(!\cpu|Reg[9][0]~65_combout ),
	.datac(!\cpu|Reg[10][0]~67_combout ),
	.datad(!\cpu|Reg[2][0]~58_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[29][0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[11][0]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[11][0]~70 .extended_lut = "off";
defparam \cpu|Reg[11][0]~70 .lut_mask = 64'h0000000005370537;
defparam \cpu|Reg[11][0]~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N34
dffeas \cpu|Reg[11][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[11][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[11][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[11][5] .is_wysiwyg = "true";
defparam \cpu|Reg[11][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N27
cyclonev_lcell_comb \cpu|Reg[9][5]~feeder (
// Equation(s):
// \cpu|Reg[9][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector11~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[9][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[9][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[9][5]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[9][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N39
cyclonev_lcell_comb \cpu|Reg[9][0]~66 (
// Equation(s):
// \cpu|Reg[9][0]~66_combout  = ( \cpu|Reg[29][0]~3_combout  & ( \cpu|Reg[8][0]~62_combout  & ( ((\cpu|Reg[0][0]~53_combout  & \cpu|Reg[9][0]~65_combout )) # (\cpu|Reg[25][0]~33_combout ) ) ) ) # ( \cpu|Reg[29][0]~3_combout  & ( !\cpu|Reg[8][0]~62_combout  & 
// ( (\cpu|Reg[0][0]~53_combout  & \cpu|Reg[9][0]~65_combout ) ) ) )

	.dataa(!\cpu|Reg[0][0]~53_combout ),
	.datab(!\cpu|Reg[9][0]~65_combout ),
	.datac(!\cpu|Reg[25][0]~33_combout ),
	.datad(gnd),
	.datae(!\cpu|Reg[29][0]~3_combout ),
	.dataf(!\cpu|Reg[8][0]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[9][0]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[9][0]~66 .extended_lut = "off";
defparam \cpu|Reg[9][0]~66 .lut_mask = 64'h0000111100001F1F;
defparam \cpu|Reg[9][0]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N28
dffeas \cpu|Reg[9][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[9][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[9][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[9][5] .is_wysiwyg = "true";
defparam \cpu|Reg[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N42
cyclonev_lcell_comb \cpu|Mux40~0 (
// Equation(s):
// \cpu|Mux40~0_combout  = ( \cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[8][5]~q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[9][5]~q  ) ) ) # ( \cpu|Selector34~0_combout  & ( 
// !\cpu|Selector33~0_combout  & ( \cpu|Reg[10][5]~q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( !\cpu|Selector33~0_combout  & ( \cpu|Reg[11][5]~q  ) ) )

	.dataa(!\cpu|Reg[8][5]~q ),
	.datab(!\cpu|Reg[10][5]~q ),
	.datac(!\cpu|Reg[11][5]~q ),
	.datad(!\cpu|Reg[9][5]~q ),
	.datae(!\cpu|Selector34~0_combout ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux40~0 .extended_lut = "off";
defparam \cpu|Mux40~0 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N12
cyclonev_lcell_comb \cpu|Reg[18][0]~40 (
// Equation(s):
// \cpu|Reg[18][0]~40_combout  = ( !\cpu|Pmem|WideOr2~0_combout  & ( !\cpu|Pmem|WideOr16~2_combout  & ( (\cpu|Pmem|WideOr18~3_combout  & \cpu|Pmem|WideOr12~0_combout ) ) ) )

	.dataa(!\cpu|Pmem|WideOr18~3_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr12~0_combout ),
	.datad(gnd),
	.datae(!\cpu|Pmem|WideOr2~0_combout ),
	.dataf(!\cpu|Pmem|WideOr16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[18][0]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[18][0]~40 .extended_lut = "off";
defparam \cpu|Reg[18][0]~40 .lut_mask = 64'h0505000000000000;
defparam \cpu|Reg[18][0]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N3
cyclonev_lcell_comb \cpu|Reg[22][0]~46 (
// Equation(s):
// \cpu|Reg[22][0]~46_combout  = ( \cpu|Selector32~0_combout  & ( (!\cpu|Selector33~0_combout  & (!\cpu|Selector31~0_combout  & (\cpu|Pmem|WideOr2~0_combout  & \cpu|Selector30~0_combout ))) ) )

	.dataa(!\cpu|Selector33~0_combout ),
	.datab(!\cpu|Selector31~0_combout ),
	.datac(!\cpu|Pmem|WideOr2~0_combout ),
	.datad(!\cpu|Selector30~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[22][0]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[22][0]~46 .extended_lut = "off";
defparam \cpu|Reg[22][0]~46 .lut_mask = 64'h0000000000080008;
defparam \cpu|Reg[22][0]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N15
cyclonev_lcell_comb \cpu|Reg[21][0]~38 (
// Equation(s):
// \cpu|Reg[21][0]~38_combout  = ( \cpu|Decoder0~0_combout  & ( \cpu|Selector17~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector17~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[21][0]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[21][0]~38 .extended_lut = "off";
defparam \cpu|Reg[21][0]~38 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu|Reg[21][0]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N57
cyclonev_lcell_comb \cpu|Reg[23][0]~51 (
// Equation(s):
// \cpu|Reg[23][0]~51_combout  = ( \cpu|Reg[21][0]~38_combout  & ( (\cpu|Reg[29][0]~3_combout  & (((!\cpu|Selector34~0_combout  & \cpu|Reg[22][0]~46_combout )) # (\cpu|Reg[18][0]~40_combout ))) ) ) # ( !\cpu|Reg[21][0]~38_combout  & ( 
// (!\cpu|Selector34~0_combout  & (\cpu|Reg[29][0]~3_combout  & \cpu|Reg[22][0]~46_combout )) ) )

	.dataa(!\cpu|Selector34~0_combout ),
	.datab(!\cpu|Reg[18][0]~40_combout ),
	.datac(!\cpu|Reg[29][0]~3_combout ),
	.datad(!\cpu|Reg[22][0]~46_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[21][0]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[23][0]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[23][0]~51 .extended_lut = "off";
defparam \cpu|Reg[23][0]~51 .lut_mask = 64'h000A000A030B030B;
defparam \cpu|Reg[23][0]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N8
dffeas \cpu|Reg[23][5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[23][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[23][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[23][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[23][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[23][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N21
cyclonev_lcell_comb \cpu|Reg~13 (
// Equation(s):
// \cpu|Reg~13_combout  = ( \cpu|Pmem|WideOr5~0_combout  & ( (\cpu|Pmem|WideOr3~0_combout  & \cpu|Decoder1~0_combout ) ) ) # ( !\cpu|Pmem|WideOr5~0_combout  & ( (!\cpu|Pmem|WideOr3~0_combout  & (!\cpu|Pmem|WideOr6~3_combout  & (\cpu|Pmem|WideOr4~0_combout 
// ))) # (\cpu|Pmem|WideOr3~0_combout  & (((\cpu|Decoder1~0_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr6~3_combout ),
	.datab(!\cpu|Pmem|WideOr4~0_combout ),
	.datac(!\cpu|Pmem|WideOr3~0_combout ),
	.datad(!\cpu|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~13 .extended_lut = "off";
defparam \cpu|Reg~13 .lut_mask = 64'h202F202F000F000F;
defparam \cpu|Reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N27
cyclonev_lcell_comb \cpu|Pmem|data[22]~1 (
// Equation(s):
// \cpu|Pmem|data[22]~1_combout  = ( \cpu|Pmem|data[22]~0_combout  & ( !\cpu|IP[7]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[22]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[22]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[22]~1 .extended_lut = "off";
defparam \cpu|Pmem|data[22]~1 .lut_mask = 64'h00000000FF00FF00;
defparam \cpu|Pmem|data[22]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N15
cyclonev_lcell_comb \cpu|Mux50~0 (
// Equation(s):
// \cpu|Mux50~0_combout  = ( !\cpu|Pmem|WideOr4~0_combout  & ( !\cpu|Pmem|WideOr6~3_combout  ) )

	.dataa(!\cpu|Pmem|WideOr6~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux50~0 .extended_lut = "off";
defparam \cpu|Mux50~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \cpu|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N45
cyclonev_lcell_comb \cpu|Equal4~0 (
// Equation(s):
// \cpu|Equal4~0_combout  = ( \cpu|Mux50~0_combout  & ( !\cpu|Pmem|WideOr5~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr5~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux50~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal4~0 .extended_lut = "off";
defparam \cpu|Equal4~0 .lut_mask = 64'h00000000FF00FF00;
defparam \cpu|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N0
cyclonev_lcell_comb \cpu|Pmem|WideOr11~0 (
// Equation(s):
// \cpu|Pmem|WideOr11~0_combout  = ( \cpu|Pmem|WideOr11~3_combout  & ( \cpu|IP[4]~DUPLICATE_q  & ( !\cpu|IP [6] ) ) ) # ( \cpu|Pmem|WideOr11~3_combout  & ( !\cpu|IP[4]~DUPLICATE_q  & ( !\cpu|IP [6] $ (((!\cpu|IP[5]~DUPLICATE_q  & ((!\cpu|IP[2]~DUPLICATE_q ) 
// # (!\cpu|IP [3]))))) ) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP [6]),
	.datac(!\cpu|IP[5]~DUPLICATE_q ),
	.datad(!\cpu|IP [3]),
	.datae(!\cpu|Pmem|WideOr11~3_combout ),
	.dataf(!\cpu|IP[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr11~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr11~0 .lut_mask = 64'h00003C6C0000CCCC;
defparam \cpu|Pmem|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N27
cyclonev_lcell_comb \cpu|Pmem|WideOr11~1 (
// Equation(s):
// \cpu|Pmem|WideOr11~1_combout  = ( !\cpu|IP [7] & ( \cpu|Pmem|WideOr11~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr11~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr11~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \cpu|Pmem|WideOr11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N0
cyclonev_lcell_comb \cpu|Reg[19][6]~feeder (
// Equation(s):
// \cpu|Reg[19][6]~feeder_combout  = ( \cpu|Selector10~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[19][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[19][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[19][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[19][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N51
cyclonev_lcell_comb \cpu|Pmem|WideOr15~1 (
// Equation(s):
// \cpu|Pmem|WideOr15~1_combout  = ( \cpu|Pmem|WideOr15~0_combout  & ( (\cpu|Pmem|WideOr11~2_combout  & !\cpu|IP[7]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr11~2_combout ),
	.datad(!\cpu|IP[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr15~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr15~1 .lut_mask = 64'h000000000F000F00;
defparam \cpu|Pmem|WideOr15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N45
cyclonev_lcell_comb \cpu|Pmem|WideOr14~2 (
// Equation(s):
// \cpu|Pmem|WideOr14~2_combout  = ( \cpu|IP[3]~DUPLICATE_q  & ( (\cpu|IP [0] & (\cpu|IP [1] & !\cpu|IP [5])) ) ) # ( !\cpu|IP[3]~DUPLICATE_q  & ( (!\cpu|IP [0] & (\cpu|IP [1] & \cpu|IP [5])) ) )

	.dataa(!\cpu|IP [0]),
	.datab(gnd),
	.datac(!\cpu|IP [1]),
	.datad(!\cpu|IP [5]),
	.datae(gnd),
	.dataf(!\cpu|IP[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr14~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr14~2 .lut_mask = 64'h000A000A05000500;
defparam \cpu|Pmem|WideOr14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N9
cyclonev_lcell_comb \cpu|Pmem|WideOr14~0 (
// Equation(s):
// \cpu|Pmem|WideOr14~0_combout  = ( \cpu|IP [3] & ( (!\cpu|IP[6]~DUPLICATE_q  & (\cpu|IP[5]~DUPLICATE_q  & (\cpu|IP[2]~DUPLICATE_q  & \cpu|IP[4]~DUPLICATE_q ))) ) ) # ( !\cpu|IP [3] & ( (\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP[5]~DUPLICATE_q  & 
// (!\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP[4]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|IP[6]~DUPLICATE_q ),
	.datab(!\cpu|IP[5]~DUPLICATE_q ),
	.datac(!\cpu|IP[2]~DUPLICATE_q ),
	.datad(!\cpu|IP[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr14~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr14~0 .lut_mask = 64'h4000400000020002;
defparam \cpu|Pmem|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N48
cyclonev_lcell_comb \cpu|Pmem|WideOr14~1 (
// Equation(s):
// \cpu|Pmem|WideOr14~1_combout  = ( \cpu|Pmem|WideOr14~0_combout  & ( (!\cpu|IP[1]~DUPLICATE_q  & \cpu|IP [0]) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\cpu|IP [0]),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr14~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr14~1 .lut_mask = 64'h0000000000CC00CC;
defparam \cpu|Pmem|WideOr14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N12
cyclonev_lcell_comb \cpu|Pmem|WideOr14~3 (
// Equation(s):
// \cpu|Pmem|WideOr14~3_combout  = ( \cpu|Pmem|WideOr14~1_combout  ) # ( !\cpu|Pmem|WideOr14~1_combout  & ( (!\cpu|IP [4] & (\cpu|IP [2] & (!\cpu|IP [6] & \cpu|Pmem|WideOr14~2_combout ))) ) )

	.dataa(!\cpu|IP [4]),
	.datab(!\cpu|IP [2]),
	.datac(!\cpu|IP [6]),
	.datad(!\cpu|Pmem|WideOr14~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr14~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr14~3 .lut_mask = 64'h00200020FFFFFFFF;
defparam \cpu|Pmem|WideOr14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N6
cyclonev_lcell_comb \cpu|Pmem|WideOr18~0 (
// Equation(s):
// \cpu|Pmem|WideOr18~0_combout  = ( \cpu|Pmem|WideOr18~3_combout  & ( !\cpu|IP[7]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr18~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr18~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr18~0 .lut_mask = 64'h00000000FF00FF00;
defparam \cpu|Pmem|WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N30
cyclonev_lcell_comb \cpu|Reg[22][6]~feeder (
// Equation(s):
// \cpu|Reg[22][6]~feeder_combout  = \cpu|Selector10~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector10~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[22][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[22][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[22][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[22][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N36
cyclonev_lcell_comb \cpu|Reg[20][0]~26 (
// Equation(s):
// \cpu|Reg[20][0]~26_combout  = ( \cpu|Pmem|WideOr17~3_combout  & ( (\cpu|Pmem|WideOr12~0_combout  & (\cpu|Selector17~0_combout  & !\cpu|Pmem|WideOr19~3_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr12~0_combout ),
	.datac(!\cpu|Selector17~0_combout ),
	.datad(!\cpu|Pmem|WideOr19~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[20][0]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[20][0]~26 .extended_lut = "off";
defparam \cpu|Reg[20][0]~26 .lut_mask = 64'h0000000003000300;
defparam \cpu|Reg[20][0]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N51
cyclonev_lcell_comb \cpu|Reg[22][0]~47 (
// Equation(s):
// \cpu|Reg[22][0]~47_combout  = ( \cpu|Selector34~0_combout  & ( (\cpu|Reg[29][0]~3_combout  & (((\cpu|Reg[18][0]~40_combout  & \cpu|Reg[20][0]~26_combout )) # (\cpu|Reg[22][0]~46_combout ))) ) ) # ( !\cpu|Selector34~0_combout  & ( 
// (\cpu|Reg[29][0]~3_combout  & (\cpu|Reg[18][0]~40_combout  & \cpu|Reg[20][0]~26_combout )) ) )

	.dataa(!\cpu|Reg[22][0]~46_combout ),
	.datab(!\cpu|Reg[29][0]~3_combout ),
	.datac(!\cpu|Reg[18][0]~40_combout ),
	.datad(!\cpu|Reg[20][0]~26_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[22][0]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[22][0]~47 .extended_lut = "off";
defparam \cpu|Reg[22][0]~47 .lut_mask = 64'h0003000311131113;
defparam \cpu|Reg[22][0]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N31
dffeas \cpu|Reg[22][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[22][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[22][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[22][6] .is_wysiwyg = "true";
defparam \cpu|Reg[22][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y3_N45
cyclonev_lcell_comb \cpu|Reg[26][6]~feeder (
// Equation(s):
// \cpu|Reg[26][6]~feeder_combout  = ( \cpu|Selector10~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[26][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[26][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[26][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[26][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N48
cyclonev_lcell_comb \cpu|Reg[18][0]~41 (
// Equation(s):
// \cpu|Reg[18][0]~41_combout  = ( !\cpu|Selector32~0_combout  & ( (!\cpu|Selector33~0_combout  & \cpu|Pmem|WideOr2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector33~0_combout ),
	.datad(!\cpu|Pmem|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[18][0]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[18][0]~41 .extended_lut = "off";
defparam \cpu|Reg[18][0]~41 .lut_mask = 64'h00F000F000000000;
defparam \cpu|Reg[18][0]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N51
cyclonev_lcell_comb \cpu|Reg[26][0]~44 (
// Equation(s):
// \cpu|Reg[26][0]~44_combout  = ( \cpu|Reg[18][0]~41_combout  & ( (\cpu|Selector31~0_combout  & \cpu|Selector30~0_combout ) ) )

	.dataa(!\cpu|Selector31~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector30~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[18][0]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[26][0]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[26][0]~44 .extended_lut = "off";
defparam \cpu|Reg[26][0]~44 .lut_mask = 64'h0000000000550055;
defparam \cpu|Reg[26][0]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N15
cyclonev_lcell_comb \cpu|Reg[30][7]~16 (
// Equation(s):
// \cpu|Reg[30][7]~16_combout  = ( !\cpu|Pmem|WideOr2~0_combout  & ( \cpu|Pmem|WideOr16~2_combout  & ( (\cpu|Selector17~0_combout  & (\cpu|Pmem|WideOr12~0_combout  & \cpu|Pmem|WideOr18~3_combout )) ) ) )

	.dataa(!\cpu|Selector17~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr12~0_combout ),
	.datad(!\cpu|Pmem|WideOr18~3_combout ),
	.datae(!\cpu|Pmem|WideOr2~0_combout ),
	.dataf(!\cpu|Pmem|WideOr16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][7]~16 .extended_lut = "off";
defparam \cpu|Reg[30][7]~16 .lut_mask = 64'h0000000000050000;
defparam \cpu|Reg[30][7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N15
cyclonev_lcell_comb \cpu|Reg[26][0]~45 (
// Equation(s):
// \cpu|Reg[26][0]~45_combout  = ( \cpu|Selector34~0_combout  & ( (\cpu|Reg[29][0]~3_combout  & (((!\cpu|Reg[24][0]~23_combout  & \cpu|Reg[30][7]~16_combout )) # (\cpu|Reg[26][0]~44_combout ))) ) ) # ( !\cpu|Selector34~0_combout  & ( 
// (\cpu|Reg[29][0]~3_combout  & (!\cpu|Reg[24][0]~23_combout  & \cpu|Reg[30][7]~16_combout )) ) )

	.dataa(!\cpu|Reg[26][0]~44_combout ),
	.datab(!\cpu|Reg[29][0]~3_combout ),
	.datac(!\cpu|Reg[24][0]~23_combout ),
	.datad(!\cpu|Reg[30][7]~16_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[26][0]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[26][0]~45 .extended_lut = "off";
defparam \cpu|Reg[26][0]~45 .lut_mask = 64'h0030003011311131;
defparam \cpu|Reg[26][0]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y3_N46
dffeas \cpu|Reg[26][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[26][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][6] .is_wysiwyg = "true";
defparam \cpu|Reg[26][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N30
cyclonev_lcell_comb \cpu|Reg[30][6]~feeder (
// Equation(s):
// \cpu|Reg[30][6]~feeder_combout  = ( \cpu|Selector10~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N42
cyclonev_lcell_comb \cpu|Reg[30][7]~17 (
// Equation(s):
// \cpu|Reg[30][7]~17_combout  = ( \cpu|Pmem|WideOr2~0_combout  & ( !\cpu|Selector33~0_combout  & ( (\cpu|Selector31~0_combout  & \cpu|Selector30~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|Selector31~0_combout ),
	.datac(!\cpu|Selector30~0_combout ),
	.datad(gnd),
	.datae(!\cpu|Pmem|WideOr2~0_combout ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][7]~17 .extended_lut = "off";
defparam \cpu|Reg[30][7]~17 .lut_mask = 64'h0000030300000000;
defparam \cpu|Reg[30][7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N33
cyclonev_lcell_comb \cpu|Reg[28][3]~15 (
// Equation(s):
// \cpu|Reg[28][3]~15_combout  = ( \cpu|Pmem|WideOr12~3_combout  & ( \cpu|Pmem|WideOr17~3_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & !\cpu|Pmem|WideOr19~3_combout ) ) ) )

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr19~3_combout ),
	.datae(!\cpu|Pmem|WideOr12~3_combout ),
	.dataf(!\cpu|Pmem|WideOr17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][3]~15 .extended_lut = "off";
defparam \cpu|Reg[28][3]~15 .lut_mask = 64'h000000000000AA00;
defparam \cpu|Reg[28][3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N54
cyclonev_lcell_comb \cpu|Reg[30][7]~18 (
// Equation(s):
// \cpu|Reg[30][7]~18_combout  = ( \cpu|Selector34~0_combout  & ( \cpu|Reg[29][0]~3_combout  & ( (!\cpu|Reg[30][7]~17_combout  & (\cpu|Reg[28][3]~15_combout  & ((\cpu|Reg[30][7]~16_combout )))) # (\cpu|Reg[30][7]~17_combout  & (((\cpu|Reg[28][3]~15_combout  
// & \cpu|Reg[30][7]~16_combout )) # (\cpu|Selector32~0_combout ))) ) ) ) # ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[29][0]~3_combout  & ( (\cpu|Reg[28][3]~15_combout  & \cpu|Reg[30][7]~16_combout ) ) ) )

	.dataa(!\cpu|Reg[30][7]~17_combout ),
	.datab(!\cpu|Reg[28][3]~15_combout ),
	.datac(!\cpu|Selector32~0_combout ),
	.datad(!\cpu|Reg[30][7]~16_combout ),
	.datae(!\cpu|Selector34~0_combout ),
	.dataf(!\cpu|Reg[29][0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][7]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][7]~18 .extended_lut = "off";
defparam \cpu|Reg[30][7]~18 .lut_mask = 64'h0000000000330537;
defparam \cpu|Reg[30][7]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N32
dffeas \cpu|Reg[30][6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[30][7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[30][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N6
cyclonev_lcell_comb \cpu|Reg[18][6]~feeder (
// Equation(s):
// \cpu|Reg[18][6]~feeder_combout  = ( \cpu|Selector10~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[18][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[18][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[18][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[18][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N27
cyclonev_lcell_comb \cpu|Reg[18][0]~42 (
// Equation(s):
// \cpu|Reg[18][0]~42_combout  = ( \cpu|Reg[18][0]~41_combout  & ( (\cpu|Selector30~0_combout  & (!\cpu|Selector31~0_combout  & \cpu|Selector34~0_combout )) ) )

	.dataa(!\cpu|Selector30~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Selector31~0_combout ),
	.datad(!\cpu|Selector34~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[18][0]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[18][0]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[18][0]~42 .extended_lut = "off";
defparam \cpu|Reg[18][0]~42 .lut_mask = 64'h0000000000500050;
defparam \cpu|Reg[18][0]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N24
cyclonev_lcell_comb \cpu|Reg[16][0]~20 (
// Equation(s):
// \cpu|Reg[16][0]~20_combout  = ( \cpu|Pmem|WideOr12~0_combout  & ( (!\cpu|Pmem|WideOr19~3_combout  & (!\cpu|Pmem|WideOr17~3_combout  & \cpu|Selector17~0_combout )) ) ) # ( !\cpu|Pmem|WideOr12~0_combout  & ( \cpu|Selector17~0_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr19~3_combout ),
	.datac(!\cpu|Pmem|WideOr17~3_combout ),
	.datad(!\cpu|Selector17~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[16][0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[16][0]~20 .extended_lut = "off";
defparam \cpu|Reg[16][0]~20 .lut_mask = 64'h00FF00FF00C000C0;
defparam \cpu|Reg[16][0]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N39
cyclonev_lcell_comb \cpu|Reg[18][0]~43 (
// Equation(s):
// \cpu|Reg[18][0]~43_combout  = ( \cpu|Reg[16][0]~20_combout  & ( (\cpu|Reg[29][0]~3_combout  & ((\cpu|Reg[18][0]~40_combout ) # (\cpu|Reg[18][0]~42_combout ))) ) ) # ( !\cpu|Reg[16][0]~20_combout  & ( (\cpu|Reg[18][0]~42_combout  & 
// \cpu|Reg[29][0]~3_combout ) ) )

	.dataa(!\cpu|Reg[18][0]~42_combout ),
	.datab(gnd),
	.datac(!\cpu|Reg[29][0]~3_combout ),
	.datad(!\cpu|Reg[18][0]~40_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[16][0]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[18][0]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[18][0]~43 .extended_lut = "off";
defparam \cpu|Reg[18][0]~43 .lut_mask = 64'h05050505050F050F;
defparam \cpu|Reg[18][0]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y5_N8
dffeas \cpu|Reg[18][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[18][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[18][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[18][6] .is_wysiwyg = "true";
defparam \cpu|Reg[18][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N18
cyclonev_lcell_comb \cpu|Pmem|WideOr16~1 (
// Equation(s):
// \cpu|Pmem|WideOr16~1_combout  = ( \cpu|Pmem|WideOr16~3_combout  & ( \cpu|Pmem|WideOr16~0_combout  & ( (!\cpu|IP [7] & ((!\cpu|IP[5]~DUPLICATE_q ) # ((!\cpu|IP[6]~DUPLICATE_q  & \cpu|IP [1])))) ) ) ) # ( !\cpu|Pmem|WideOr16~3_combout  & ( 
// \cpu|Pmem|WideOr16~0_combout  & ( (!\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP [7] & (\cpu|IP [1] & \cpu|IP[5]~DUPLICATE_q ))) ) ) ) # ( \cpu|Pmem|WideOr16~3_combout  & ( !\cpu|Pmem|WideOr16~0_combout  & ( (!\cpu|IP [7] & !\cpu|IP[5]~DUPLICATE_q ) ) ) )

	.dataa(!\cpu|IP[6]~DUPLICATE_q ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|IP [1]),
	.datad(!\cpu|IP[5]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr16~3_combout ),
	.dataf(!\cpu|Pmem|WideOr16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr16~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr16~1 .lut_mask = 64'h0000CC000008CC08;
defparam \cpu|Pmem|WideOr16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N3
cyclonev_lcell_comb \cpu|Pmem|WideOr17~0 (
// Equation(s):
// \cpu|Pmem|WideOr17~0_combout  = ( \cpu|Pmem|WideOr17~3_combout  & ( !\cpu|IP [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr17~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr17~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \cpu|Pmem|WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N9
cyclonev_lcell_comb \cpu|Selector23~7 (
// Equation(s):
// \cpu|Selector23~7_combout  = ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[30][6]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[22][6]~q  ) ) ) # ( 
// \cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[26][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[18][6]~q  ) ) )

	.dataa(!\cpu|Reg[22][6]~q ),
	.datab(!\cpu|Reg[26][6]~q ),
	.datac(!\cpu|Reg[30][6]~DUPLICATE_q ),
	.datad(!\cpu|Reg[18][6]~q ),
	.datae(!\cpu|Pmem|WideOr16~1_combout ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~7 .extended_lut = "off";
defparam \cpu|Selector23~7 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|Selector23~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N27
cyclonev_lcell_comb \cpu|Reg[24][6]~feeder (
// Equation(s):
// \cpu|Reg[24][6]~feeder_combout  = \cpu|Selector10~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector10~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[24][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[24][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N24
cyclonev_lcell_comb \cpu|Reg[28][3]~0 (
// Equation(s):
// \cpu|Reg[28][3]~0_combout  = ( \cpu|Selector25~0_combout  & ( !\cpu|Pmem|WideOr18~3_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Pmem|WideOr12~3_combout  & (\cpu|Pmem|WideOr2~3_combout  & \cpu|Pmem|WideOr16~2_combout ))) ) ) )

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|WideOr12~3_combout ),
	.datac(!\cpu|Pmem|WideOr2~3_combout ),
	.datad(!\cpu|Pmem|WideOr16~2_combout ),
	.datae(!\cpu|Selector25~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][3]~0 .extended_lut = "off";
defparam \cpu|Reg[28][3]~0 .lut_mask = 64'h0000000200000000;
defparam \cpu|Reg[28][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N21
cyclonev_lcell_comb \cpu|Reg[24][0]~24 (
// Equation(s):
// \cpu|Reg[24][0]~24_combout  = ( !\cpu|Reg[28][3]~1_combout  & ( (!\cpu|Selector32~0_combout  & (\cpu|Selector31~0_combout  & \cpu|Selector30~0_combout )) ) )

	.dataa(!\cpu|Selector32~0_combout ),
	.datab(!\cpu|Selector31~0_combout ),
	.datac(!\cpu|Selector30~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Reg[28][3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][0]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][0]~24 .extended_lut = "off";
defparam \cpu|Reg[24][0]~24 .lut_mask = 64'h0202020200000000;
defparam \cpu|Reg[24][0]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N3
cyclonev_lcell_comb \cpu|Reg[24][0]~25 (
// Equation(s):
// \cpu|Reg[24][0]~25_combout  = ( \cpu|Selector34~0_combout  & ( (\cpu|Reg[29][0]~3_combout  & (((!\cpu|Reg[24][0]~23_combout  & \cpu|Reg[28][3]~0_combout )) # (\cpu|Reg[24][0]~24_combout ))) ) ) # ( !\cpu|Selector34~0_combout  & ( 
// (!\cpu|Reg[24][0]~23_combout  & (\cpu|Reg[28][3]~0_combout  & \cpu|Reg[29][0]~3_combout )) ) )

	.dataa(!\cpu|Reg[24][0]~23_combout ),
	.datab(!\cpu|Reg[28][3]~0_combout ),
	.datac(!\cpu|Reg[29][0]~3_combout ),
	.datad(!\cpu|Reg[24][0]~24_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][0]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][0]~25 .extended_lut = "off";
defparam \cpu|Reg[24][0]~25 .lut_mask = 64'h02020202020F020F;
defparam \cpu|Reg[24][0]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N29
dffeas \cpu|Reg[24][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[24][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][6] .is_wysiwyg = "true";
defparam \cpu|Reg[24][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N6
cyclonev_lcell_comb \cpu|Reg[16][6]~feeder (
// Equation(s):
// \cpu|Reg[16][6]~feeder_combout  = \cpu|Selector10~1_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector10~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[16][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[16][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[16][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[16][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N6
cyclonev_lcell_comb \cpu|Reg[16][0]~21 (
// Equation(s):
// \cpu|Reg[16][0]~21_combout  = ( \cpu|Selector30~0_combout  & ( \cpu|Selector34~0_combout  & ( !\cpu|Reg[28][3]~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[28][3]~1_combout ),
	.datad(gnd),
	.datae(!\cpu|Selector30~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[16][0]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[16][0]~21 .extended_lut = "off";
defparam \cpu|Reg[16][0]~21 .lut_mask = 64'h000000000000F0F0;
defparam \cpu|Reg[16][0]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N27
cyclonev_lcell_comb \cpu|Reg[16][0]~19 (
// Equation(s):
// \cpu|Reg[16][0]~19_combout  = (!\cpu|Pmem|WideOr2~0_combout  & ((!\cpu|Pmem|WideOr12~0_combout ) # ((!\cpu|Pmem|WideOr18~3_combout  & !\cpu|Pmem|WideOr16~2_combout ))))

	.dataa(!\cpu|Pmem|WideOr18~3_combout ),
	.datab(!\cpu|Pmem|WideOr12~0_combout ),
	.datac(!\cpu|Pmem|WideOr16~2_combout ),
	.datad(!\cpu|Pmem|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[16][0]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[16][0]~19 .extended_lut = "off";
defparam \cpu|Reg[16][0]~19 .lut_mask = 64'hEC00EC00EC00EC00;
defparam \cpu|Reg[16][0]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N30
cyclonev_lcell_comb \cpu|Reg[16][0]~22 (
// Equation(s):
// \cpu|Reg[16][0]~22_combout  = ( \cpu|Reg[16][0]~21_combout  & ( \cpu|Reg[16][0]~19_combout  & ( (\cpu|Reg[29][0]~3_combout  & (((!\cpu|Selector31~0_combout  & !\cpu|Selector32~0_combout )) # (\cpu|Reg[16][0]~20_combout ))) ) ) ) # ( 
// !\cpu|Reg[16][0]~21_combout  & ( \cpu|Reg[16][0]~19_combout  & ( (\cpu|Reg[29][0]~3_combout  & \cpu|Reg[16][0]~20_combout ) ) ) ) # ( \cpu|Reg[16][0]~21_combout  & ( !\cpu|Reg[16][0]~19_combout  & ( (!\cpu|Selector31~0_combout  & 
// (\cpu|Reg[29][0]~3_combout  & !\cpu|Selector32~0_combout )) ) ) )

	.dataa(!\cpu|Selector31~0_combout ),
	.datab(!\cpu|Reg[29][0]~3_combout ),
	.datac(!\cpu|Reg[16][0]~20_combout ),
	.datad(!\cpu|Selector32~0_combout ),
	.datae(!\cpu|Reg[16][0]~21_combout ),
	.dataf(!\cpu|Reg[16][0]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[16][0]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[16][0]~22 .extended_lut = "off";
defparam \cpu|Reg[16][0]~22 .lut_mask = 64'h0000220003032303;
defparam \cpu|Reg[16][0]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N7
dffeas \cpu|Reg[16][6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[16][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[16][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[16][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N48
cyclonev_lcell_comb \cpu|sync_sample|ff1~0 (
// Equation(s):
// \cpu|sync_sample|ff1~0_combout  = ( !\KEY[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|sync_sample|ff1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|sync_sample|ff1~0 .extended_lut = "off";
defparam \cpu|sync_sample|ff1~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|sync_sample|ff1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N49
dffeas \cpu|sync_sample|ff1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|sync_sample|ff1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_sample|ff1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_sample|ff1 .is_wysiwyg = "true";
defparam \cpu|sync_sample|ff1 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N53
dffeas \cpu|sync_sample|in_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_sample|ff1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_sample|in_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_sample|in_sync .is_wysiwyg = "true";
defparam \cpu|sync_sample|in_sync .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N41
dffeas \cpu|pb[3].dfe|prev (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_sample|in_sync~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pb[3].dfe|prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pb[3].dfe|prev .is_wysiwyg = "true";
defparam \cpu|pb[3].dfe|prev .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N39
cyclonev_lcell_comb \cpu|Reg~29 (
// Equation(s):
// \cpu|Reg~29_combout  = ( \cpu|pb[3].dfe|prev~q  & ( (!\cpu|sync_sample|in_sync~q  & !\cpu|sync_r|in_sync~q ) ) )

	.dataa(!\cpu|sync_sample|in_sync~q ),
	.datab(gnd),
	.datac(!\cpu|sync_r|in_sync~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|pb[3].dfe|prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~29 .extended_lut = "off";
defparam \cpu|Reg~29 .lut_mask = 64'h00000000A0A0A0A0;
defparam \cpu|Reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N9
cyclonev_lcell_comb \cpu|din6|ff1~feeder (
// Equation(s):
// \cpu|din6|ff1~feeder_combout  = ( \SW[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|din6|ff1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|din6|ff1~feeder .extended_lut = "off";
defparam \cpu|din6|ff1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|din6|ff1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N11
dffeas \cpu|din6|ff1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|din6|ff1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|din6|ff1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|din6|ff1 .is_wysiwyg = "true";
defparam \cpu|din6|ff1 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N16
dffeas \cpu|din6|in_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|din6|ff1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|din6|in_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|din6|in_sync .is_wysiwyg = "true";
defparam \cpu|din6|in_sync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N57
cyclonev_lcell_comb \cpu|Reg~90 (
// Equation(s):
// \cpu|Reg~90_combout  = ( \cpu|cnum~14_combout  & ( (!\cpu|Reg~29_combout  & (((\cpu|Selector10~1_combout )) # (\cpu|Pmem|WideOr2~0_combout ))) # (\cpu|Reg~29_combout  & (((\cpu|din6|in_sync~q )))) ) ) # ( !\cpu|cnum~14_combout  & ( (!\cpu|Reg~29_combout  
// & (!\cpu|Pmem|WideOr2~0_combout  & (\cpu|Selector10~1_combout ))) # (\cpu|Reg~29_combout  & (((\cpu|din6|in_sync~q )))) ) )

	.dataa(!\cpu|Pmem|WideOr2~0_combout ),
	.datab(!\cpu|Reg~29_combout ),
	.datac(!\cpu|Selector10~1_combout ),
	.datad(!\cpu|din6|in_sync~q ),
	.datae(gnd),
	.dataf(!\cpu|cnum~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~90 .extended_lut = "off";
defparam \cpu|Reg~90 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \cpu|Reg~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N15
cyclonev_lcell_comb \cpu|Reg[28][3]~31 (
// Equation(s):
// \cpu|Reg[28][3]~31_combout  = ( \cpu|Pmem|WideOr7~3_combout  & ( \cpu|Selector31~0_combout  & ( (!\cpu|Pmem|WideOr11~0_combout  & (!\cpu|Reg[28][3]~1_combout  & (\cpu|Pmem|WideOr9~0_combout  & \cpu|Selector30~0_combout ))) ) ) )

	.dataa(!\cpu|Pmem|WideOr11~0_combout ),
	.datab(!\cpu|Reg[28][3]~1_combout ),
	.datac(!\cpu|Pmem|WideOr9~0_combout ),
	.datad(!\cpu|Selector30~0_combout ),
	.datae(!\cpu|Pmem|WideOr7~3_combout ),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][3]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][3]~31 .extended_lut = "off";
defparam \cpu|Reg[28][3]~31 .lut_mask = 64'h0000000000000008;
defparam \cpu|Reg[28][3]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N36
cyclonev_lcell_comb \cpu|Reg[28][3]~32 (
// Equation(s):
// \cpu|Reg[28][3]~32_combout  = ( \cpu|Reg[28][3]~15_combout  & ( ((\cpu|Reg[29][0]~3_combout  & ((\cpu|Reg[28][3]~0_combout ) # (\cpu|Reg[28][3]~31_combout )))) # (\cpu|Reg~29_combout ) ) ) # ( !\cpu|Reg[28][3]~15_combout  & ( ((\cpu|Reg[28][3]~31_combout  
// & \cpu|Reg[29][0]~3_combout )) # (\cpu|Reg~29_combout ) ) )

	.dataa(!\cpu|Reg~29_combout ),
	.datab(!\cpu|Reg[28][3]~31_combout ),
	.datac(!\cpu|Reg[28][3]~0_combout ),
	.datad(!\cpu|Reg[29][0]~3_combout ),
	.datae(!\cpu|Reg[28][3]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][3]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][3]~32 .extended_lut = "off";
defparam \cpu|Reg[28][3]~32 .lut_mask = 64'h5577557F5577557F;
defparam \cpu|Reg[28][3]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N58
dffeas \cpu|Reg[28][6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[28][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N45
cyclonev_lcell_comb \cpu|Reg[20][6]~feeder (
// Equation(s):
// \cpu|Reg[20][6]~feeder_combout  = \cpu|Selector10~1_combout 

	.dataa(!\cpu|Selector10~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[20][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[20][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[20][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[20][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N45
cyclonev_lcell_comb \cpu|Reg[20][0]~27 (
// Equation(s):
// \cpu|Reg[20][0]~27_combout  = (\cpu|Selector32~0_combout  & (!\cpu|Selector31~0_combout  & (!\cpu|Reg[28][3]~1_combout  & \cpu|Selector30~0_combout )))

	.dataa(!\cpu|Selector32~0_combout ),
	.datab(!\cpu|Selector31~0_combout ),
	.datac(!\cpu|Reg[28][3]~1_combout ),
	.datad(!\cpu|Selector30~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[20][0]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[20][0]~27 .extended_lut = "off";
defparam \cpu|Reg[20][0]~27 .lut_mask = 64'h0040004000400040;
defparam \cpu|Reg[20][0]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N45
cyclonev_lcell_comb \cpu|Reg[20][0]~28 (
// Equation(s):
// \cpu|Reg[20][0]~28_combout  = ( \cpu|Reg[16][0]~19_combout  & ( (\cpu|Reg[29][0]~3_combout  & (((\cpu|Selector34~0_combout  & \cpu|Reg[20][0]~27_combout )) # (\cpu|Reg[20][0]~26_combout ))) ) ) # ( !\cpu|Reg[16][0]~19_combout  & ( 
// (\cpu|Selector34~0_combout  & (\cpu|Reg[20][0]~27_combout  & \cpu|Reg[29][0]~3_combout )) ) )

	.dataa(!\cpu|Selector34~0_combout ),
	.datab(!\cpu|Reg[20][0]~27_combout ),
	.datac(!\cpu|Reg[29][0]~3_combout ),
	.datad(!\cpu|Reg[20][0]~26_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[16][0]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[20][0]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[20][0]~28 .extended_lut = "off";
defparam \cpu|Reg[20][0]~28 .lut_mask = 64'h01010101010F010F;
defparam \cpu|Reg[20][0]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N47
dffeas \cpu|Reg[20][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[20][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[20][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[20][6] .is_wysiwyg = "true";
defparam \cpu|Reg[20][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N18
cyclonev_lcell_comb \cpu|Selector23~5 (
// Equation(s):
// \cpu|Selector23~5_combout  = ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[28][6]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[20][6]~q  ) ) ) # ( 
// \cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[24][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[16][6]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[24][6]~q ),
	.datab(!\cpu|Reg[16][6]~DUPLICATE_q ),
	.datac(!\cpu|Reg[28][6]~DUPLICATE_q ),
	.datad(!\cpu|Reg[20][6]~q ),
	.datae(!\cpu|Pmem|WideOr16~1_combout ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~5 .extended_lut = "off";
defparam \cpu|Selector23~5 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|Selector23~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N42
cyclonev_lcell_comb \cpu|Pmem|WideOr19~0 (
// Equation(s):
// \cpu|Pmem|WideOr19~0_combout  = ( \cpu|Pmem|WideOr19~3_combout  & ( !\cpu|IP [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [7]),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr19~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr19~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr19~0 .lut_mask = 64'h00000000FF00FF00;
defparam \cpu|Pmem|WideOr19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N54
cyclonev_lcell_comb \cpu|Reg[27][6]~feeder (
// Equation(s):
// \cpu|Reg[27][6]~feeder_combout  = ( \cpu|Selector10~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[27][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[27][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[27][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[27][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N21
cyclonev_lcell_comb \cpu|Reg[27][0]~50 (
// Equation(s):
// \cpu|Reg[27][0]~50_combout  = ( \cpu|Reg[26][0]~44_combout  & ( (\cpu|Reg[29][0]~3_combout  & ((!\cpu|Selector34~0_combout ) # ((\cpu|Reg[25][0]~33_combout  & \cpu|Reg[30][7]~16_combout )))) ) ) # ( !\cpu|Reg[26][0]~44_combout  & ( 
// (\cpu|Reg[25][0]~33_combout  & (\cpu|Reg[29][0]~3_combout  & \cpu|Reg[30][7]~16_combout )) ) )

	.dataa(!\cpu|Selector34~0_combout ),
	.datab(!\cpu|Reg[25][0]~33_combout ),
	.datac(!\cpu|Reg[29][0]~3_combout ),
	.datad(!\cpu|Reg[30][7]~16_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[26][0]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[27][0]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[27][0]~50 .extended_lut = "off";
defparam \cpu|Reg[27][0]~50 .lut_mask = 64'h000300030A0B0A0B;
defparam \cpu|Reg[27][0]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y5_N55
dffeas \cpu|Reg[27][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[27][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[27][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[27][6] .is_wysiwyg = "true";
defparam \cpu|Reg[27][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N48
cyclonev_lcell_comb \cpu|Reg[23][6]~feeder (
// Equation(s):
// \cpu|Reg[23][6]~feeder_combout  = ( \cpu|Selector10~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[23][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[23][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[23][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[23][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y5_N49
dffeas \cpu|Reg[23][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[23][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[23][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[23][6] .is_wysiwyg = "true";
defparam \cpu|Reg[23][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N54
cyclonev_lcell_comb \cpu|Selector23~8 (
// Equation(s):
// \cpu|Selector23~8_combout  = ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[31][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[23][6]~q  ) ) ) # ( \cpu|Pmem|WideOr16~1_combout  
// & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[27][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[19][6]~q  ) ) )

	.dataa(!\cpu|Reg[19][6]~q ),
	.datab(!\cpu|Reg[27][6]~q ),
	.datac(!\cpu|Reg[23][6]~q ),
	.datad(!\cpu|Reg[31][6]~q ),
	.datae(!\cpu|Pmem|WideOr16~1_combout ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~8 .extended_lut = "off";
defparam \cpu|Selector23~8 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|Selector23~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N24
cyclonev_lcell_comb \cpu|Reg[25][6]~feeder (
// Equation(s):
// \cpu|Reg[25][6]~feeder_combout  = ( \cpu|Selector10~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[25][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[25][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N39
cyclonev_lcell_comb \cpu|Reg[25][0]~37 (
// Equation(s):
// \cpu|Reg[25][0]~37_combout  = ( \cpu|Reg[29][0]~3_combout  & ( (!\cpu|Reg[24][0]~24_combout  & (\cpu|Reg[25][0]~33_combout  & (\cpu|Reg[28][3]~0_combout ))) # (\cpu|Reg[24][0]~24_combout  & ((!\cpu|Selector34~0_combout ) # ((\cpu|Reg[25][0]~33_combout  & 
// \cpu|Reg[28][3]~0_combout )))) ) )

	.dataa(!\cpu|Reg[24][0]~24_combout ),
	.datab(!\cpu|Reg[25][0]~33_combout ),
	.datac(!\cpu|Reg[28][3]~0_combout ),
	.datad(!\cpu|Selector34~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[29][0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][0]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][0]~37 .extended_lut = "off";
defparam \cpu|Reg[25][0]~37 .lut_mask = 64'h0000000057035703;
defparam \cpu|Reg[25][0]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y5_N26
dffeas \cpu|Reg[25][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[25][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[25][0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][6] .is_wysiwyg = "true";
defparam \cpu|Reg[25][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N54
cyclonev_lcell_comb \cpu|Reg[21][6]~feeder (
// Equation(s):
// \cpu|Reg[21][6]~feeder_combout  = \cpu|Selector10~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector10~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[21][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[21][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[21][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[21][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N12
cyclonev_lcell_comb \cpu|Reg[21][0]~39 (
// Equation(s):
// \cpu|Reg[21][0]~39_combout  = ( \cpu|Reg[21][0]~38_combout  & ( (\cpu|Reg[29][0]~3_combout  & (((\cpu|Reg[20][0]~27_combout  & !\cpu|Selector34~0_combout )) # (\cpu|Reg[16][0]~19_combout ))) ) ) # ( !\cpu|Reg[21][0]~38_combout  & ( 
// (\cpu|Reg[20][0]~27_combout  & (!\cpu|Selector34~0_combout  & \cpu|Reg[29][0]~3_combout )) ) )

	.dataa(!\cpu|Reg[20][0]~27_combout ),
	.datab(!\cpu|Reg[16][0]~19_combout ),
	.datac(!\cpu|Selector34~0_combout ),
	.datad(!\cpu|Reg[29][0]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[21][0]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[21][0]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[21][0]~39 .extended_lut = "off";
defparam \cpu|Reg[21][0]~39 .lut_mask = 64'h0050005000730073;
defparam \cpu|Reg[21][0]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N55
dffeas \cpu|Reg[21][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[21][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[21][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[21][6] .is_wysiwyg = "true";
defparam \cpu|Reg[21][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N3
cyclonev_lcell_comb \cpu|Reg[17][6]~feeder (
// Equation(s):
// \cpu|Reg[17][6]~feeder_combout  = ( \cpu|Selector10~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[17][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[17][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[17][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[17][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N57
cyclonev_lcell_comb \cpu|Reg[17][0]~34 (
// Equation(s):
// \cpu|Reg[17][0]~34_combout  = ( \cpu|Selector17~0_combout  & ( \cpu|Reg[16][0]~19_combout  & ( \cpu|Reg[25][0]~33_combout  ) ) )

	.dataa(!\cpu|Reg[25][0]~33_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|Selector17~0_combout ),
	.dataf(!\cpu|Reg[16][0]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[17][0]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[17][0]~34 .extended_lut = "off";
defparam \cpu|Reg[17][0]~34 .lut_mask = 64'h0000000000005555;
defparam \cpu|Reg[17][0]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N9
cyclonev_lcell_comb \cpu|Reg[17][0]~35 (
// Equation(s):
// \cpu|Reg[17][0]~35_combout  = ( !\cpu|Selector31~0_combout  & ( (!\cpu|Selector32~0_combout  & !\cpu|Selector34~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector32~0_combout ),
	.datad(!\cpu|Selector34~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[17][0]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[17][0]~35 .extended_lut = "off";
defparam \cpu|Reg[17][0]~35 .lut_mask = 64'hF000F00000000000;
defparam \cpu|Reg[17][0]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N33
cyclonev_lcell_comb \cpu|Reg[17][0]~36 (
// Equation(s):
// \cpu|Reg[17][0]~36_combout  = ( \cpu|Reg[29][0]~3_combout  & ( ((!\cpu|Reg[28][3]~1_combout  & (\cpu|Selector30~0_combout  & \cpu|Reg[17][0]~35_combout ))) # (\cpu|Reg[17][0]~34_combout ) ) )

	.dataa(!\cpu|Reg[28][3]~1_combout ),
	.datab(!\cpu|Selector30~0_combout ),
	.datac(!\cpu|Reg[17][0]~34_combout ),
	.datad(!\cpu|Reg[17][0]~35_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[29][0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[17][0]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[17][0]~36 .extended_lut = "off";
defparam \cpu|Reg[17][0]~36 .lut_mask = 64'h000000000F2F0F2F;
defparam \cpu|Reg[17][0]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N4
dffeas \cpu|Reg[17][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[17][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[17][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[17][6] .is_wysiwyg = "true";
defparam \cpu|Reg[17][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N51
cyclonev_lcell_comb \cpu|Reg[29][6]~feeder (
// Equation(s):
// \cpu|Reg[29][6]~feeder_combout  = \cpu|Selector10~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector10~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[29][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[29][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N9
cyclonev_lcell_comb \cpu|Reg[29][0]~2 (
// Equation(s):
// \cpu|Reg[29][0]~2_combout  = ( \cpu|Selector30~0_combout  & ( !\cpu|Reg[28][3]~1_combout  & ( (\cpu|Selector31~0_combout  & (\cpu|Selector32~0_combout  & !\cpu|Selector34~0_combout )) ) ) )

	.dataa(!\cpu|Selector31~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Selector32~0_combout ),
	.datad(!\cpu|Selector34~0_combout ),
	.datae(!\cpu|Selector30~0_combout ),
	.dataf(!\cpu|Reg[28][3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][0]~2 .extended_lut = "off";
defparam \cpu|Reg[29][0]~2 .lut_mask = 64'h0000050000000000;
defparam \cpu|Reg[29][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N39
cyclonev_lcell_comb \cpu|Reg[29][0]~4 (
// Equation(s):
// \cpu|Reg[29][0]~4_combout  = ( \cpu|Reg[28][3]~0_combout  & ( \cpu|Reg[29][0]~2_combout  & ( \cpu|Reg[29][0]~3_combout  ) ) ) # ( !\cpu|Reg[28][3]~0_combout  & ( \cpu|Reg[29][0]~2_combout  & ( \cpu|Reg[29][0]~3_combout  ) ) ) # ( \cpu|Reg[28][3]~0_combout 
//  & ( !\cpu|Reg[29][0]~2_combout  & ( (\cpu|Decoder0~0_combout  & \cpu|Reg[29][0]~3_combout ) ) ) )

	.dataa(!\cpu|Decoder0~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Reg[29][0]~3_combout ),
	.datad(gnd),
	.datae(!\cpu|Reg[28][3]~0_combout ),
	.dataf(!\cpu|Reg[29][0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][0]~4 .extended_lut = "off";
defparam \cpu|Reg[29][0]~4 .lut_mask = 64'h000005050F0F0F0F;
defparam \cpu|Reg[29][0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N52
dffeas \cpu|Reg[29][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[29][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][6] .is_wysiwyg = "true";
defparam \cpu|Reg[29][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N48
cyclonev_lcell_comb \cpu|Selector23~6 (
// Equation(s):
// \cpu|Selector23~6_combout  = ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[29][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[25][6]~q  ) ) ) # ( \cpu|Pmem|WideOr17~0_combout  
// & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[21][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[17][6]~q  ) ) )

	.dataa(!\cpu|Reg[25][6]~q ),
	.datab(!\cpu|Reg[21][6]~q ),
	.datac(!\cpu|Reg[17][6]~q ),
	.datad(!\cpu|Reg[29][6]~q ),
	.datae(!\cpu|Pmem|WideOr17~0_combout ),
	.dataf(!\cpu|Pmem|WideOr16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~6 .extended_lut = "off";
defparam \cpu|Selector23~6 .lut_mask = 64'h0F0F3333555500FF;
defparam \cpu|Selector23~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N0
cyclonev_lcell_comb \cpu|Selector23~9 (
// Equation(s):
// \cpu|Selector23~9_combout  = ( \cpu|Selector23~8_combout  & ( \cpu|Selector23~6_combout  & ( ((!\cpu|Pmem|WideOr18~0_combout  & ((\cpu|Selector23~5_combout ))) # (\cpu|Pmem|WideOr18~0_combout  & (\cpu|Selector23~7_combout ))) # 
// (\cpu|Pmem|WideOr19~0_combout ) ) ) ) # ( !\cpu|Selector23~8_combout  & ( \cpu|Selector23~6_combout  & ( (!\cpu|Pmem|WideOr18~0_combout  & (((\cpu|Pmem|WideOr19~0_combout ) # (\cpu|Selector23~5_combout )))) # (\cpu|Pmem|WideOr18~0_combout  & 
// (\cpu|Selector23~7_combout  & ((!\cpu|Pmem|WideOr19~0_combout )))) ) ) ) # ( \cpu|Selector23~8_combout  & ( !\cpu|Selector23~6_combout  & ( (!\cpu|Pmem|WideOr18~0_combout  & (((\cpu|Selector23~5_combout  & !\cpu|Pmem|WideOr19~0_combout )))) # 
// (\cpu|Pmem|WideOr18~0_combout  & (((\cpu|Pmem|WideOr19~0_combout )) # (\cpu|Selector23~7_combout ))) ) ) ) # ( !\cpu|Selector23~8_combout  & ( !\cpu|Selector23~6_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & ((!\cpu|Pmem|WideOr18~0_combout  & 
// ((\cpu|Selector23~5_combout ))) # (\cpu|Pmem|WideOr18~0_combout  & (\cpu|Selector23~7_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr18~0_combout ),
	.datab(!\cpu|Selector23~7_combout ),
	.datac(!\cpu|Selector23~5_combout ),
	.datad(!\cpu|Pmem|WideOr19~0_combout ),
	.datae(!\cpu|Selector23~8_combout ),
	.dataf(!\cpu|Selector23~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~9 .extended_lut = "off";
defparam \cpu|Selector23~9 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \cpu|Selector23~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N6
cyclonev_lcell_comb \cpu|Reg[10][6]~feeder (
// Equation(s):
// \cpu|Reg[10][6]~feeder_combout  = \cpu|Selector10~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector10~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[10][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[10][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[10][6]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[10][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N8
dffeas \cpu|Reg[10][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[10][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[10][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[10][6] .is_wysiwyg = "true";
defparam \cpu|Reg[10][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N36
cyclonev_lcell_comb \cpu|Reg[11][6]~feeder (
// Equation(s):
// \cpu|Reg[11][6]~feeder_combout  = \cpu|Selector10~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector10~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[11][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[11][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[11][6]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[11][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N38
dffeas \cpu|Reg[11][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[11][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[11][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[11][6] .is_wysiwyg = "true";
defparam \cpu|Reg[11][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N18
cyclonev_lcell_comb \cpu|Reg[8][6]~feeder (
// Equation(s):
// \cpu|Reg[8][6]~feeder_combout  = \cpu|Selector10~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector10~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[8][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[8][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N19
dffeas \cpu|Reg[8][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[8][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[8][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[8][6] .is_wysiwyg = "true";
defparam \cpu|Reg[8][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N24
cyclonev_lcell_comb \cpu|Reg[9][6]~feeder (
// Equation(s):
// \cpu|Reg[9][6]~feeder_combout  = \cpu|Selector10~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector10~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[9][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[9][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[9][6]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[9][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N25
dffeas \cpu|Reg[9][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[9][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[9][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[9][6] .is_wysiwyg = "true";
defparam \cpu|Reg[9][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N36
cyclonev_lcell_comb \cpu|Selector23~2 (
// Equation(s):
// \cpu|Selector23~2_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[11][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[10][6]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  
// & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[9][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[8][6]~q  ) ) )

	.dataa(!\cpu|Reg[10][6]~q ),
	.datab(!\cpu|Reg[11][6]~q ),
	.datac(!\cpu|Reg[8][6]~q ),
	.datad(!\cpu|Reg[9][6]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~2 .extended_lut = "off";
defparam \cpu|Selector23~2 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N48
cyclonev_lcell_comb \cpu|Reg[3][6]~feeder (
// Equation(s):
// \cpu|Reg[3][6]~feeder_combout  = \cpu|Selector10~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector10~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[3][6]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N33
cyclonev_lcell_comb \cpu|Reg[2][0]~57 (
// Equation(s):
// \cpu|Reg[2][0]~57_combout  = (\cpu|Reg[18][0]~40_combout  & !\cpu|Selector17~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[18][0]~40_combout ),
	.datad(!\cpu|Selector17~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][0]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][0]~57 .extended_lut = "off";
defparam \cpu|Reg[2][0]~57 .lut_mask = 64'h0F000F000F000F00;
defparam \cpu|Reg[2][0]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N33
cyclonev_lcell_comb \cpu|Reg[3][0]~61 (
// Equation(s):
// \cpu|Reg[3][0]~61_combout  = ( \cpu|Reg[2][0]~57_combout  & ( (\cpu|Reg[29][0]~3_combout  & (((\cpu|Reg[17][0]~35_combout  & \cpu|Reg[2][0]~58_combout )) # (\cpu|Reg[25][0]~33_combout ))) ) ) # ( !\cpu|Reg[2][0]~57_combout  & ( (\cpu|Reg[17][0]~35_combout 
//  & (\cpu|Reg[29][0]~3_combout  & \cpu|Reg[2][0]~58_combout )) ) )

	.dataa(!\cpu|Reg[25][0]~33_combout ),
	.datab(!\cpu|Reg[17][0]~35_combout ),
	.datac(!\cpu|Reg[29][0]~3_combout ),
	.datad(!\cpu|Reg[2][0]~58_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[2][0]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][0]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][0]~61 .extended_lut = "off";
defparam \cpu|Reg[3][0]~61 .lut_mask = 64'h0003000305070507;
defparam \cpu|Reg[3][0]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N49
dffeas \cpu|Reg[3][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[3][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[3][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][6] .is_wysiwyg = "true";
defparam \cpu|Reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N45
cyclonev_lcell_comb \cpu|Reg[1][6]~feeder (
// Equation(s):
// \cpu|Reg[1][6]~feeder_combout  = ( \cpu|Selector10~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N15
cyclonev_lcell_comb \cpu|Reg[0][0]~52 (
// Equation(s):
// \cpu|Reg[0][0]~52_combout  = ( \cpu|Pmem|WideOr16~2_combout  & ( !\cpu|Pmem|WideOr2~0_combout  & ( (!\cpu|Selector17~0_combout  & !\cpu|Pmem|WideOr12~0_combout ) ) ) ) # ( !\cpu|Pmem|WideOr16~2_combout  & ( !\cpu|Pmem|WideOr2~0_combout  & ( 
// (!\cpu|Selector17~0_combout  & ((!\cpu|Pmem|WideOr18~3_combout ) # (!\cpu|Pmem|WideOr12~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr18~3_combout ),
	.datac(!\cpu|Selector17~0_combout ),
	.datad(!\cpu|Pmem|WideOr12~0_combout ),
	.datae(!\cpu|Pmem|WideOr16~2_combout ),
	.dataf(!\cpu|Pmem|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][0]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][0]~52 .extended_lut = "off";
defparam \cpu|Reg[0][0]~52 .lut_mask = 64'hF0C0F00000000000;
defparam \cpu|Reg[0][0]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N30
cyclonev_lcell_comb \cpu|Reg[1][0]~56 (
// Equation(s):
// \cpu|Reg[1][0]~56_combout  = ( \cpu|Reg[0][0]~53_combout  & ( (\cpu|Reg[29][0]~3_combout  & (((\cpu|Reg[25][0]~33_combout  & \cpu|Reg[0][0]~52_combout )) # (\cpu|Reg[17][0]~35_combout ))) ) ) # ( !\cpu|Reg[0][0]~53_combout  & ( (\cpu|Reg[25][0]~33_combout 
//  & (\cpu|Reg[0][0]~52_combout  & \cpu|Reg[29][0]~3_combout )) ) )

	.dataa(!\cpu|Reg[25][0]~33_combout ),
	.datab(!\cpu|Reg[17][0]~35_combout ),
	.datac(!\cpu|Reg[0][0]~52_combout ),
	.datad(!\cpu|Reg[29][0]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][0]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][0]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][0]~56 .extended_lut = "off";
defparam \cpu|Reg[1][0]~56 .lut_mask = 64'h0005000500370037;
defparam \cpu|Reg[1][0]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N47
dffeas \cpu|Reg[1][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[1][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][6] .is_wysiwyg = "true";
defparam \cpu|Reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N54
cyclonev_lcell_comb \cpu|Reg[0][6]~feeder (
// Equation(s):
// \cpu|Reg[0][6]~feeder_combout  = \cpu|Selector10~1_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector10~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N51
cyclonev_lcell_comb \cpu|Reg[0][0]~54 (
// Equation(s):
// \cpu|Reg[0][0]~54_combout  = ( !\cpu|Selector32~0_combout  & ( (!\cpu|Selector31~0_combout  & (\cpu|Reg[0][0]~53_combout  & \cpu|Selector34~0_combout )) ) )

	.dataa(!\cpu|Selector31~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Reg[0][0]~53_combout ),
	.datad(!\cpu|Selector34~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][0]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][0]~54 .extended_lut = "off";
defparam \cpu|Reg[0][0]~54 .lut_mask = 64'h000A000A00000000;
defparam \cpu|Reg[0][0]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N48
cyclonev_lcell_comb \cpu|Reg[0][0]~55 (
// Equation(s):
// \cpu|Reg[0][0]~55_combout  = ( \cpu|Reg[0][0]~54_combout  & ( \cpu|Reg[29][0]~3_combout  ) ) # ( !\cpu|Reg[0][0]~54_combout  & ( (!\cpu|Reg[24][0]~23_combout  & (\cpu|Reg[0][0]~52_combout  & \cpu|Reg[29][0]~3_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[24][0]~23_combout ),
	.datac(!\cpu|Reg[0][0]~52_combout ),
	.datad(!\cpu|Reg[29][0]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][0]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][0]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][0]~55 .extended_lut = "off";
defparam \cpu|Reg[0][0]~55 .lut_mask = 64'h000C000C00FF00FF;
defparam \cpu|Reg[0][0]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N56
dffeas \cpu|Reg[0][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][6] .is_wysiwyg = "true";
defparam \cpu|Reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N15
cyclonev_lcell_comb \cpu|Reg[2][6]~feeder (
// Equation(s):
// \cpu|Reg[2][6]~feeder_combout  = ( \cpu|Selector10~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N54
cyclonev_lcell_comb \cpu|Reg[2][0]~59 (
// Equation(s):
// \cpu|Reg[2][0]~59_combout  = ( !\cpu|Selector31~0_combout  & ( (!\cpu|Selector32~0_combout  & (\cpu|Reg[2][0]~58_combout  & \cpu|Selector34~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|Selector32~0_combout ),
	.datac(!\cpu|Reg[2][0]~58_combout ),
	.datad(!\cpu|Selector34~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][0]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][0]~59 .extended_lut = "off";
defparam \cpu|Reg[2][0]~59 .lut_mask = 64'h000C000C00000000;
defparam \cpu|Reg[2][0]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N30
cyclonev_lcell_comb \cpu|Reg[2][0]~60 (
// Equation(s):
// \cpu|Reg[2][0]~60_combout  = ( \cpu|Reg[2][0]~57_combout  & ( (\cpu|Reg[29][0]~3_combout  & ((!\cpu|Reg[24][0]~23_combout ) # (\cpu|Reg[2][0]~59_combout ))) ) ) # ( !\cpu|Reg[2][0]~57_combout  & ( (\cpu|Reg[2][0]~59_combout  & \cpu|Reg[29][0]~3_combout ) 
// ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[24][0]~23_combout ),
	.datac(!\cpu|Reg[2][0]~59_combout ),
	.datad(!\cpu|Reg[29][0]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[2][0]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][0]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][0]~60 .extended_lut = "off";
defparam \cpu|Reg[2][0]~60 .lut_mask = 64'h000F000F00CF00CF;
defparam \cpu|Reg[2][0]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N17
dffeas \cpu|Reg[2][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[2][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][6] .is_wysiwyg = "true";
defparam \cpu|Reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N6
cyclonev_lcell_comb \cpu|Selector23~0 (
// Equation(s):
// \cpu|Selector23~0_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[3][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[2][6]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[1][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[0][6]~q  ) ) )

	.dataa(!\cpu|Reg[3][6]~q ),
	.datab(!\cpu|Reg[1][6]~q ),
	.datac(!\cpu|Reg[0][6]~q ),
	.datad(!\cpu|Reg[2][6]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~0 .extended_lut = "off";
defparam \cpu|Selector23~0 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N0
cyclonev_lcell_comb \cpu|Reg[13][6]~feeder (
// Equation(s):
// \cpu|Reg[13][6]~feeder_combout  = \cpu|Selector10~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector10~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[13][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[13][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[13][6]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[13][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N9
cyclonev_lcell_comb \cpu|Reg[13][0]~79 (
// Equation(s):
// \cpu|Reg[13][0]~79_combout  = ( \cpu|Selector32~0_combout  & ( (\cpu|Selector31~0_combout  & (\cpu|Reg[0][0]~53_combout  & !\cpu|Selector34~0_combout )) ) )

	.dataa(!\cpu|Selector31~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Reg[0][0]~53_combout ),
	.datad(!\cpu|Selector34~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[13][0]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[13][0]~79 .extended_lut = "off";
defparam \cpu|Reg[13][0]~79 .lut_mask = 64'h0000000005000500;
defparam \cpu|Reg[13][0]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N6
cyclonev_lcell_comb \cpu|Reg[13][0]~80 (
// Equation(s):
// \cpu|Reg[13][0]~80_combout  = ( \cpu|Reg[8][0]~62_combout  & ( (\cpu|Reg[29][0]~3_combout  & ((\cpu|Decoder0~0_combout ) # (\cpu|Reg[13][0]~79_combout ))) ) ) # ( !\cpu|Reg[8][0]~62_combout  & ( (\cpu|Reg[13][0]~79_combout  & \cpu|Reg[29][0]~3_combout ) ) 
// )

	.dataa(gnd),
	.datab(!\cpu|Reg[13][0]~79_combout ),
	.datac(!\cpu|Decoder0~0_combout ),
	.datad(!\cpu|Reg[29][0]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[8][0]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[13][0]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[13][0]~80 .extended_lut = "off";
defparam \cpu|Reg[13][0]~80 .lut_mask = 64'h00330033003F003F;
defparam \cpu|Reg[13][0]~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N2
dffeas \cpu|Reg[13][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[13][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[13][0]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[13][6] .is_wysiwyg = "true";
defparam \cpu|Reg[13][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N18
cyclonev_lcell_comb \cpu|Reg[15][6]~feeder (
// Equation(s):
// \cpu|Reg[15][6]~feeder_combout  = \cpu|Selector10~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector10~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[15][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[15][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[15][6]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[15][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N12
cyclonev_lcell_comb \cpu|Reg[15][0]~83 (
// Equation(s):
// \cpu|Reg[15][0]~83_combout  = ( \cpu|Selector32~0_combout  & ( (!\cpu|Selector34~0_combout  & (\cpu|Selector31~0_combout  & \cpu|Reg[2][0]~58_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|Selector34~0_combout ),
	.datac(!\cpu|Selector31~0_combout ),
	.datad(!\cpu|Reg[2][0]~58_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[15][0]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[15][0]~83 .extended_lut = "off";
defparam \cpu|Reg[15][0]~83 .lut_mask = 64'h00000000000C000C;
defparam \cpu|Reg[15][0]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N42
cyclonev_lcell_comb \cpu|Reg[15][0]~84 (
// Equation(s):
// \cpu|Reg[15][0]~84_combout  = ( \cpu|Reg[15][0]~83_combout  & ( \cpu|Reg[29][0]~3_combout  ) ) # ( !\cpu|Reg[15][0]~83_combout  & ( (\cpu|Reg[10][0]~67_combout  & (\cpu|Reg[29][0]~3_combout  & \cpu|Decoder0~0_combout )) ) )

	.dataa(!\cpu|Reg[10][0]~67_combout ),
	.datab(!\cpu|Reg[29][0]~3_combout ),
	.datac(!\cpu|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Reg[15][0]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[15][0]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[15][0]~84 .extended_lut = "off";
defparam \cpu|Reg[15][0]~84 .lut_mask = 64'h0101010133333333;
defparam \cpu|Reg[15][0]~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N19
dffeas \cpu|Reg[15][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[15][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[15][0]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[15][6] .is_wysiwyg = "true";
defparam \cpu|Reg[15][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N39
cyclonev_lcell_comb \cpu|Reg[12][6]~feeder (
// Equation(s):
// \cpu|Reg[12][6]~feeder_combout  = ( \cpu|Selector10~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[12][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[12][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[12][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[12][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N0
cyclonev_lcell_comb \cpu|Reg[12][0]~77 (
// Equation(s):
// \cpu|Reg[12][0]~77_combout  = ( \cpu|Reg[0][0]~53_combout  & ( (\cpu|Selector31~0_combout  & (\cpu|Selector32~0_combout  & \cpu|Selector34~0_combout )) ) )

	.dataa(!\cpu|Selector31~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Selector32~0_combout ),
	.datad(!\cpu|Selector34~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][0]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[12][0]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[12][0]~77 .extended_lut = "off";
defparam \cpu|Reg[12][0]~77 .lut_mask = 64'h0000000000050005;
defparam \cpu|Reg[12][0]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N3
cyclonev_lcell_comb \cpu|Reg[12][0]~78 (
// Equation(s):
// \cpu|Reg[12][0]~78_combout  = ( \cpu|Reg[28][3]~15_combout  & ( (\cpu|Reg[29][0]~3_combout  & ((\cpu|Reg[12][0]~77_combout ) # (\cpu|Reg[8][0]~62_combout ))) ) ) # ( !\cpu|Reg[28][3]~15_combout  & ( (\cpu|Reg[29][0]~3_combout  & \cpu|Reg[12][0]~77_combout 
// ) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[29][0]~3_combout ),
	.datac(!\cpu|Reg[8][0]~62_combout ),
	.datad(!\cpu|Reg[12][0]~77_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[28][3]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[12][0]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[12][0]~78 .extended_lut = "off";
defparam \cpu|Reg[12][0]~78 .lut_mask = 64'h0033003303330333;
defparam \cpu|Reg[12][0]~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N40
dffeas \cpu|Reg[12][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[12][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[12][0]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[12][6] .is_wysiwyg = "true";
defparam \cpu|Reg[12][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N54
cyclonev_lcell_comb \cpu|Reg[14][6]~feeder (
// Equation(s):
// \cpu|Reg[14][6]~feeder_combout  = \cpu|Selector10~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector10~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[14][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[14][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[14][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[14][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N15
cyclonev_lcell_comb \cpu|Reg[14][0]~81 (
// Equation(s):
// \cpu|Reg[14][0]~81_combout  = ( \cpu|Selector31~0_combout  & ( (\cpu|Reg[2][0]~58_combout  & (\cpu|Selector34~0_combout  & \cpu|Selector32~0_combout )) ) )

	.dataa(!\cpu|Reg[2][0]~58_combout ),
	.datab(gnd),
	.datac(!\cpu|Selector34~0_combout ),
	.datad(!\cpu|Selector32~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[14][0]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[14][0]~81 .extended_lut = "off";
defparam \cpu|Reg[14][0]~81 .lut_mask = 64'h0000000000050005;
defparam \cpu|Reg[14][0]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N45
cyclonev_lcell_comb \cpu|Reg[14][0]~82 (
// Equation(s):
// \cpu|Reg[14][0]~82_combout  = ( \cpu|Reg[14][0]~81_combout  & ( \cpu|Reg[29][0]~3_combout  ) ) # ( !\cpu|Reg[14][0]~81_combout  & ( (\cpu|Reg[10][0]~67_combout  & (\cpu|Reg[29][0]~3_combout  & \cpu|Reg[28][3]~15_combout )) ) )

	.dataa(!\cpu|Reg[10][0]~67_combout ),
	.datab(!\cpu|Reg[29][0]~3_combout ),
	.datac(!\cpu|Reg[28][3]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Reg[14][0]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[14][0]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[14][0]~82 .extended_lut = "off";
defparam \cpu|Reg[14][0]~82 .lut_mask = 64'h0101010133333333;
defparam \cpu|Reg[14][0]~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N56
dffeas \cpu|Reg[14][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[14][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[14][0]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[14][6] .is_wysiwyg = "true";
defparam \cpu|Reg[14][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N48
cyclonev_lcell_comb \cpu|Selector23~3 (
// Equation(s):
// \cpu|Selector23~3_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[15][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[14][6]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  
// & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[13][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[12][6]~q  ) ) )

	.dataa(!\cpu|Reg[13][6]~q ),
	.datab(!\cpu|Reg[15][6]~q ),
	.datac(!\cpu|Reg[12][6]~q ),
	.datad(!\cpu|Reg[14][6]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~3 .extended_lut = "off";
defparam \cpu|Selector23~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \cpu|Selector23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N18
cyclonev_lcell_comb \cpu|Reg[7][6]~feeder (
// Equation(s):
// \cpu|Reg[7][6]~feeder_combout  = \cpu|Selector10~1_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector10~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[7][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[7][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[7][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[7][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N39
cyclonev_lcell_comb \cpu|Reg[5][0]~73 (
// Equation(s):
// \cpu|Reg[5][0]~73_combout  = ( !\cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( !\cpu|Selector34~0_combout  ) ) )

	.dataa(!\cpu|Selector34~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|Selector31~0_combout ),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][0]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][0]~73 .extended_lut = "off";
defparam \cpu|Reg[5][0]~73 .lut_mask = 64'h00000000AAAA0000;
defparam \cpu|Reg[5][0]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N18
cyclonev_lcell_comb \cpu|Reg[7][0]~76 (
// Equation(s):
// \cpu|Reg[7][0]~76_combout  = ( \cpu|Reg[2][0]~57_combout  & ( (\cpu|Reg[29][0]~3_combout  & (((\cpu|Reg[5][0]~73_combout  & \cpu|Reg[2][0]~58_combout )) # (\cpu|Decoder0~0_combout ))) ) ) # ( !\cpu|Reg[2][0]~57_combout  & ( (\cpu|Reg[29][0]~3_combout  & 
// (\cpu|Reg[5][0]~73_combout  & \cpu|Reg[2][0]~58_combout )) ) )

	.dataa(!\cpu|Decoder0~0_combout ),
	.datab(!\cpu|Reg[29][0]~3_combout ),
	.datac(!\cpu|Reg[5][0]~73_combout ),
	.datad(!\cpu|Reg[2][0]~58_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[2][0]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[7][0]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[7][0]~76 .extended_lut = "off";
defparam \cpu|Reg[7][0]~76 .lut_mask = 64'h0003000311131113;
defparam \cpu|Reg[7][0]~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N20
dffeas \cpu|Reg[7][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[7][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[7][0]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[7][6] .is_wysiwyg = "true";
defparam \cpu|Reg[7][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N39
cyclonev_lcell_comb \cpu|Reg[6][6]~feeder (
// Equation(s):
// \cpu|Reg[6][6]~feeder_combout  = \cpu|Selector10~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector10~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[6][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[6][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N57
cyclonev_lcell_comb \cpu|Reg[4][0]~71 (
// Equation(s):
// \cpu|Reg[4][0]~71_combout  = ( \cpu|Selector34~0_combout  & ( \cpu|Selector32~0_combout  & ( !\cpu|Selector31~0_combout  ) ) )

	.dataa(!\cpu|Selector31~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|Selector34~0_combout ),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][0]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][0]~71 .extended_lut = "off";
defparam \cpu|Reg[4][0]~71 .lut_mask = 64'h000000000000AAAA;
defparam \cpu|Reg[4][0]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N15
cyclonev_lcell_comb \cpu|Reg[6][0]~75 (
// Equation(s):
// \cpu|Reg[6][0]~75_combout  = ( \cpu|Reg[2][0]~57_combout  & ( (\cpu|Reg[29][0]~3_combout  & (((\cpu|Reg[2][0]~58_combout  & \cpu|Reg[4][0]~71_combout )) # (\cpu|Reg[28][3]~15_combout ))) ) ) # ( !\cpu|Reg[2][0]~57_combout  & ( (\cpu|Reg[29][0]~3_combout  
// & (\cpu|Reg[2][0]~58_combout  & \cpu|Reg[4][0]~71_combout )) ) )

	.dataa(!\cpu|Reg[28][3]~15_combout ),
	.datab(!\cpu|Reg[29][0]~3_combout ),
	.datac(!\cpu|Reg[2][0]~58_combout ),
	.datad(!\cpu|Reg[4][0]~71_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[2][0]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[6][0]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[6][0]~75 .extended_lut = "off";
defparam \cpu|Reg[6][0]~75 .lut_mask = 64'h0003000311131113;
defparam \cpu|Reg[6][0]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N41
dffeas \cpu|Reg[6][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[6][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[6][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][6] .is_wysiwyg = "true";
defparam \cpu|Reg[6][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N39
cyclonev_lcell_comb \cpu|Reg[4][6]~feeder (
// Equation(s):
// \cpu|Reg[4][6]~feeder_combout  = \cpu|Selector10~1_combout 

	.dataa(!\cpu|Selector10~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[4][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N12
cyclonev_lcell_comb \cpu|Reg[4][0]~72 (
// Equation(s):
// \cpu|Reg[4][0]~72_combout  = ( \cpu|Reg[0][0]~53_combout  & ( (\cpu|Reg[29][0]~3_combout  & (((\cpu|Reg[28][3]~15_combout  & \cpu|Reg[0][0]~52_combout )) # (\cpu|Reg[4][0]~71_combout ))) ) ) # ( !\cpu|Reg[0][0]~53_combout  & ( (\cpu|Reg[28][3]~15_combout  
// & (\cpu|Reg[29][0]~3_combout  & \cpu|Reg[0][0]~52_combout )) ) )

	.dataa(!\cpu|Reg[28][3]~15_combout ),
	.datab(!\cpu|Reg[29][0]~3_combout ),
	.datac(!\cpu|Reg[0][0]~52_combout ),
	.datad(!\cpu|Reg[4][0]~71_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][0]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][0]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][0]~72 .extended_lut = "off";
defparam \cpu|Reg[4][0]~72 .lut_mask = 64'h0101010101330133;
defparam \cpu|Reg[4][0]~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N41
dffeas \cpu|Reg[4][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[4][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[4][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][6] .is_wysiwyg = "true";
defparam \cpu|Reg[4][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N9
cyclonev_lcell_comb \cpu|Reg[5][6]~feeder (
// Equation(s):
// \cpu|Reg[5][6]~feeder_combout  = \cpu|Selector10~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector10~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[5][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N21
cyclonev_lcell_comb \cpu|Reg[5][0]~74 (
// Equation(s):
// \cpu|Reg[5][0]~74_combout  = ( \cpu|Reg[0][0]~53_combout  & ( (\cpu|Reg[29][0]~3_combout  & (((\cpu|Decoder0~0_combout  & \cpu|Reg[0][0]~52_combout )) # (\cpu|Reg[5][0]~73_combout ))) ) ) # ( !\cpu|Reg[0][0]~53_combout  & ( (\cpu|Decoder0~0_combout  & 
// (\cpu|Reg[29][0]~3_combout  & \cpu|Reg[0][0]~52_combout )) ) )

	.dataa(!\cpu|Decoder0~0_combout ),
	.datab(!\cpu|Reg[29][0]~3_combout ),
	.datac(!\cpu|Reg[0][0]~52_combout ),
	.datad(!\cpu|Reg[5][0]~73_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][0]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][0]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][0]~74 .extended_lut = "off";
defparam \cpu|Reg[5][0]~74 .lut_mask = 64'h0101010101330133;
defparam \cpu|Reg[5][0]~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N11
dffeas \cpu|Reg[5][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[5][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][6] .is_wysiwyg = "true";
defparam \cpu|Reg[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N54
cyclonev_lcell_comb \cpu|Selector23~1 (
// Equation(s):
// \cpu|Selector23~1_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[7][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[6][6]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[5][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[4][6]~q  ) ) )

	.dataa(!\cpu|Reg[7][6]~q ),
	.datab(!\cpu|Reg[6][6]~q ),
	.datac(!\cpu|Reg[4][6]~q ),
	.datad(!\cpu|Reg[5][6]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~1 .extended_lut = "off";
defparam \cpu|Selector23~1 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N48
cyclonev_lcell_comb \cpu|Selector23~4 (
// Equation(s):
// \cpu|Selector23~4_combout  = ( \cpu|Selector23~3_combout  & ( \cpu|Selector23~1_combout  & ( ((!\cpu|Pmem|WideOr16~1_combout  & ((\cpu|Selector23~0_combout ))) # (\cpu|Pmem|WideOr16~1_combout  & (\cpu|Selector23~2_combout ))) # 
// (\cpu|Pmem|WideOr17~0_combout ) ) ) ) # ( !\cpu|Selector23~3_combout  & ( \cpu|Selector23~1_combout  & ( (!\cpu|Pmem|WideOr16~1_combout  & (((\cpu|Pmem|WideOr17~0_combout ) # (\cpu|Selector23~0_combout )))) # (\cpu|Pmem|WideOr16~1_combout  & 
// (\cpu|Selector23~2_combout  & ((!\cpu|Pmem|WideOr17~0_combout )))) ) ) ) # ( \cpu|Selector23~3_combout  & ( !\cpu|Selector23~1_combout  & ( (!\cpu|Pmem|WideOr16~1_combout  & (((\cpu|Selector23~0_combout  & !\cpu|Pmem|WideOr17~0_combout )))) # 
// (\cpu|Pmem|WideOr16~1_combout  & (((\cpu|Pmem|WideOr17~0_combout )) # (\cpu|Selector23~2_combout ))) ) ) ) # ( !\cpu|Selector23~3_combout  & ( !\cpu|Selector23~1_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~1_combout  & 
// ((\cpu|Selector23~0_combout ))) # (\cpu|Pmem|WideOr16~1_combout  & (\cpu|Selector23~2_combout )))) ) ) )

	.dataa(!\cpu|Selector23~2_combout ),
	.datab(!\cpu|Pmem|WideOr16~1_combout ),
	.datac(!\cpu|Selector23~0_combout ),
	.datad(!\cpu|Pmem|WideOr17~0_combout ),
	.datae(!\cpu|Selector23~3_combout ),
	.dataf(!\cpu|Selector23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~4 .extended_lut = "off";
defparam \cpu|Selector23~4 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \cpu|Selector23~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N24
cyclonev_lcell_comb \cpu|Selector23~10 (
// Equation(s):
// \cpu|Selector23~10_combout  = ( \cpu|Selector23~9_combout  & ( \cpu|Selector23~4_combout  & ( ((!\cpu|IP[7]~DUPLICATE_q  & \cpu|Pmem|WideOr14~3_combout )) # (\cpu|Pmem|WideOr12~0_combout ) ) ) ) # ( !\cpu|Selector23~9_combout  & ( 
// \cpu|Selector23~4_combout  & ( (!\cpu|Pmem|WideOr12~0_combout  & (!\cpu|IP[7]~DUPLICATE_q  & ((\cpu|Pmem|WideOr14~3_combout )))) # (\cpu|Pmem|WideOr12~0_combout  & (((!\cpu|Pmem|WideOr15~1_combout )))) ) ) ) # ( \cpu|Selector23~9_combout  & ( 
// !\cpu|Selector23~4_combout  & ( (!\cpu|Pmem|WideOr12~0_combout  & (!\cpu|IP[7]~DUPLICATE_q  & ((\cpu|Pmem|WideOr14~3_combout )))) # (\cpu|Pmem|WideOr12~0_combout  & (((\cpu|Pmem|WideOr15~1_combout )))) ) ) ) # ( !\cpu|Selector23~9_combout  & ( 
// !\cpu|Selector23~4_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & (!\cpu|Pmem|WideOr12~0_combout  & \cpu|Pmem|WideOr14~3_combout )) ) ) )

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|WideOr15~1_combout ),
	.datac(!\cpu|Pmem|WideOr12~0_combout ),
	.datad(!\cpu|Pmem|WideOr14~3_combout ),
	.datae(!\cpu|Selector23~9_combout ),
	.dataf(!\cpu|Selector23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~10 .extended_lut = "off";
defparam \cpu|Selector23~10 .lut_mask = 64'h00A003A30CAC0FAF;
defparam \cpu|Selector23~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N54
cyclonev_lcell_comb \cpu|Mux34~6 (
// Equation(s):
// \cpu|Mux34~6_combout  = ( \cpu|Reg[9][6]~q  & ( \cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout ) # (\cpu|Reg[8][6]~q ) ) ) ) # ( !\cpu|Reg[9][6]~q  & ( \cpu|Selector33~0_combout  & ( (\cpu|Selector34~0_combout  & \cpu|Reg[8][6]~q ) ) ) ) # ( 
// \cpu|Reg[9][6]~q  & ( !\cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  & (\cpu|Reg[11][6]~q )) # (\cpu|Selector34~0_combout  & ((\cpu|Reg[10][6]~q ))) ) ) ) # ( !\cpu|Reg[9][6]~q  & ( !\cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout 
//  & (\cpu|Reg[11][6]~q )) # (\cpu|Selector34~0_combout  & ((\cpu|Reg[10][6]~q ))) ) ) )

	.dataa(!\cpu|Reg[11][6]~q ),
	.datab(!\cpu|Reg[10][6]~q ),
	.datac(!\cpu|Selector34~0_combout ),
	.datad(!\cpu|Reg[8][6]~q ),
	.datae(!\cpu|Reg[9][6]~q ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux34~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux34~6 .extended_lut = "off";
defparam \cpu|Mux34~6 .lut_mask = 64'h53535353000FF0FF;
defparam \cpu|Mux34~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N51
cyclonev_lcell_comb \cpu|Mux34~3 (
// Equation(s):
// \cpu|Mux34~3_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[29][6]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[25][6]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector31~0_combout  & ( \cpu|Reg[21][6]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector31~0_combout  & ( \cpu|Reg[17][6]~q  ) ) )

	.dataa(!\cpu|Reg[25][6]~q ),
	.datab(!\cpu|Reg[21][6]~q ),
	.datac(!\cpu|Reg[29][6]~q ),
	.datad(!\cpu|Reg[17][6]~q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux34~3 .extended_lut = "off";
defparam \cpu|Mux34~3 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N31
dffeas \cpu|Reg[30][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[30][7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][6] .is_wysiwyg = "true";
defparam \cpu|Reg[30][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N54
cyclonev_lcell_comb \cpu|Mux34~2 (
// Equation(s):
// \cpu|Mux34~2_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[30][6]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[26][6]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector31~0_combout  & ( \cpu|Reg[22][6]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector31~0_combout  & ( \cpu|Reg[18][6]~q  ) ) )

	.dataa(!\cpu|Reg[26][6]~q ),
	.datab(!\cpu|Reg[18][6]~q ),
	.datac(!\cpu|Reg[30][6]~q ),
	.datad(!\cpu|Reg[22][6]~q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux34~2 .extended_lut = "off";
defparam \cpu|Mux34~2 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N6
cyclonev_lcell_comb \cpu|Mux34~1 (
// Equation(s):
// \cpu|Mux34~1_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[31][6]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[27][6]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector31~0_combout  & ( \cpu|Reg[23][6]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector31~0_combout  & ( \cpu|Reg[19][6]~q  ) ) )

	.dataa(!\cpu|Reg[19][6]~q ),
	.datab(!\cpu|Reg[23][6]~q ),
	.datac(!\cpu|Reg[31][6]~q ),
	.datad(!\cpu|Reg[27][6]~q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux34~1 .extended_lut = "off";
defparam \cpu|Mux34~1 .lut_mask = 64'h5555333300FF0F0F;
defparam \cpu|Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N8
dffeas \cpu|Reg[16][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[16][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[16][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][6] .is_wysiwyg = "true";
defparam \cpu|Reg[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y7_N59
dffeas \cpu|Reg[28][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][6] .is_wysiwyg = "true";
defparam \cpu|Reg[28][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N36
cyclonev_lcell_comb \cpu|Mux34~4 (
// Equation(s):
// \cpu|Mux34~4_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[28][6]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[24][6]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector31~0_combout  & ( \cpu|Reg[20][6]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector31~0_combout  & ( \cpu|Reg[16][6]~q  ) ) )

	.dataa(!\cpu|Reg[20][6]~q ),
	.datab(!\cpu|Reg[16][6]~q ),
	.datac(!\cpu|Reg[24][6]~q ),
	.datad(!\cpu|Reg[28][6]~q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux34~4 .extended_lut = "off";
defparam \cpu|Mux34~4 .lut_mask = 64'h333355550F0F00FF;
defparam \cpu|Mux34~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N36
cyclonev_lcell_comb \cpu|Mux34~5 (
// Equation(s):
// \cpu|Mux34~5_combout  = ( \cpu|Mux34~1_combout  & ( \cpu|Mux34~4_combout  & ( (!\cpu|Selector34~0_combout  & ((!\cpu|Selector33~0_combout ) # ((\cpu|Mux34~3_combout )))) # (\cpu|Selector34~0_combout  & (((\cpu|Mux34~2_combout )) # 
// (\cpu|Selector33~0_combout ))) ) ) ) # ( !\cpu|Mux34~1_combout  & ( \cpu|Mux34~4_combout  & ( (!\cpu|Selector34~0_combout  & (\cpu|Selector33~0_combout  & (\cpu|Mux34~3_combout ))) # (\cpu|Selector34~0_combout  & (((\cpu|Mux34~2_combout )) # 
// (\cpu|Selector33~0_combout ))) ) ) ) # ( \cpu|Mux34~1_combout  & ( !\cpu|Mux34~4_combout  & ( (!\cpu|Selector34~0_combout  & ((!\cpu|Selector33~0_combout ) # ((\cpu|Mux34~3_combout )))) # (\cpu|Selector34~0_combout  & (!\cpu|Selector33~0_combout  & 
// ((\cpu|Mux34~2_combout )))) ) ) ) # ( !\cpu|Mux34~1_combout  & ( !\cpu|Mux34~4_combout  & ( (!\cpu|Selector34~0_combout  & (\cpu|Selector33~0_combout  & (\cpu|Mux34~3_combout ))) # (\cpu|Selector34~0_combout  & (!\cpu|Selector33~0_combout  & 
// ((\cpu|Mux34~2_combout )))) ) ) )

	.dataa(!\cpu|Selector34~0_combout ),
	.datab(!\cpu|Selector33~0_combout ),
	.datac(!\cpu|Mux34~3_combout ),
	.datad(!\cpu|Mux34~2_combout ),
	.datae(!\cpu|Mux34~1_combout ),
	.dataf(!\cpu|Mux34~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux34~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux34~5 .extended_lut = "off";
defparam \cpu|Mux34~5 .lut_mask = 64'h02468ACE13579BDF;
defparam \cpu|Mux34~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N42
cyclonev_lcell_comb \cpu|Mux34~9 (
// Equation(s):
// \cpu|Mux34~9_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[4][6]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[6][6]~q  ) ) ) # ( \cpu|Selector33~0_combout  & ( 
// !\cpu|Selector34~0_combout  & ( \cpu|Reg[5][6]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[7][6]~q  ) ) )

	.dataa(!\cpu|Reg[7][6]~q ),
	.datab(!\cpu|Reg[5][6]~q ),
	.datac(!\cpu|Reg[4][6]~q ),
	.datad(!\cpu|Reg[6][6]~q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux34~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux34~9 .extended_lut = "off";
defparam \cpu|Mux34~9 .lut_mask = 64'h5555333300FF0F0F;
defparam \cpu|Mux34~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N48
cyclonev_lcell_comb \cpu|Mux34~8 (
// Equation(s):
// \cpu|Mux34~8_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[0][6]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[2][6]~q  ) ) ) # ( \cpu|Selector33~0_combout  & ( 
// !\cpu|Selector34~0_combout  & ( \cpu|Reg[1][6]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[3][6]~q  ) ) )

	.dataa(!\cpu|Reg[3][6]~q ),
	.datab(!\cpu|Reg[2][6]~q ),
	.datac(!\cpu|Reg[0][6]~q ),
	.datad(!\cpu|Reg[1][6]~q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux34~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux34~8 .extended_lut = "off";
defparam \cpu|Mux34~8 .lut_mask = 64'h555500FF33330F0F;
defparam \cpu|Mux34~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N54
cyclonev_lcell_comb \cpu|Mux34~7 (
// Equation(s):
// \cpu|Mux34~7_combout  = ( \cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[12][6]~q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[13][6]~q  ) ) ) # ( \cpu|Selector34~0_combout  & ( 
// !\cpu|Selector33~0_combout  & ( \cpu|Reg[14][6]~q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( !\cpu|Selector33~0_combout  & ( \cpu|Reg[15][6]~q  ) ) )

	.dataa(!\cpu|Reg[13][6]~q ),
	.datab(!\cpu|Reg[15][6]~q ),
	.datac(!\cpu|Reg[12][6]~q ),
	.datad(!\cpu|Reg[14][6]~q ),
	.datae(!\cpu|Selector34~0_combout ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux34~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux34~7 .extended_lut = "off";
defparam \cpu|Mux34~7 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|Mux34~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N42
cyclonev_lcell_comb \cpu|Mux34~10 (
// Equation(s):
// \cpu|Mux34~10_combout  = ( \cpu|Mux34~8_combout  & ( \cpu|Mux34~7_combout  & ( ((!\cpu|Selector32~0_combout ) # (\cpu|Mux34~9_combout )) # (\cpu|Selector31~0_combout ) ) ) ) # ( !\cpu|Mux34~8_combout  & ( \cpu|Mux34~7_combout  & ( ((\cpu|Mux34~9_combout  
// & \cpu|Selector32~0_combout )) # (\cpu|Selector31~0_combout ) ) ) ) # ( \cpu|Mux34~8_combout  & ( !\cpu|Mux34~7_combout  & ( (!\cpu|Selector31~0_combout  & ((!\cpu|Selector32~0_combout ) # (\cpu|Mux34~9_combout ))) ) ) ) # ( !\cpu|Mux34~8_combout  & ( 
// !\cpu|Mux34~7_combout  & ( (!\cpu|Selector31~0_combout  & (\cpu|Mux34~9_combout  & \cpu|Selector32~0_combout )) ) ) )

	.dataa(!\cpu|Selector31~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Mux34~9_combout ),
	.datad(!\cpu|Selector32~0_combout ),
	.datae(!\cpu|Mux34~8_combout ),
	.dataf(!\cpu|Mux34~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux34~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux34~10 .extended_lut = "off";
defparam \cpu|Mux34~10 .lut_mask = 64'h000AAA0A555FFF5F;
defparam \cpu|Mux34~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N9
cyclonev_lcell_comb \cpu|Mux34~11 (
// Equation(s):
// \cpu|Mux34~11_combout  = ( \cpu|Mux34~10_combout  & ( (!\cpu|Selector30~0_combout  & (((\cpu|Mux34~0_combout )) # (\cpu|Mux34~6_combout ))) # (\cpu|Selector30~0_combout  & (((\cpu|Mux34~5_combout )))) ) ) # ( !\cpu|Mux34~10_combout  & ( 
// (!\cpu|Selector30~0_combout  & (\cpu|Mux34~6_combout  & (!\cpu|Mux34~0_combout ))) # (\cpu|Selector30~0_combout  & (((\cpu|Mux34~5_combout )))) ) )

	.dataa(!\cpu|Mux34~6_combout ),
	.datab(!\cpu|Selector30~0_combout ),
	.datac(!\cpu|Mux34~0_combout ),
	.datad(!\cpu|Mux34~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux34~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux34~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux34~11 .extended_lut = "off";
defparam \cpu|Mux34~11 .lut_mask = 64'h407340734C7F4C7F;
defparam \cpu|Mux34~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N30
cyclonev_lcell_comb \cpu|cnum~13 (
// Equation(s):
// \cpu|cnum~13_combout  = ( \cpu|Pmem|WideOr5~3_combout  & ( \cpu|Mux34~11_combout  & ( !\cpu|Selector23~10_combout  $ ((((!\cpu|Pmem|WideOr4~3_combout ) # (\cpu|IP[7]~DUPLICATE_q )) # (\cpu|Pmem|WideOr6~2_combout ))) ) ) ) # ( !\cpu|Pmem|WideOr5~3_combout  
// & ( \cpu|Mux34~11_combout  & ( ((\cpu|Pmem|WideOr6~2_combout  & (!\cpu|IP[7]~DUPLICATE_q  & \cpu|Pmem|WideOr4~3_combout ))) # (\cpu|Selector23~10_combout ) ) ) ) # ( \cpu|Pmem|WideOr5~3_combout  & ( !\cpu|Mux34~11_combout  & ( \cpu|Selector23~10_combout  
// ) ) ) # ( !\cpu|Pmem|WideOr5~3_combout  & ( !\cpu|Mux34~11_combout  & ( (\cpu|Selector23~10_combout  & (((!\cpu|Pmem|WideOr4~3_combout ) # (\cpu|IP[7]~DUPLICATE_q )) # (\cpu|Pmem|WideOr6~2_combout ))) ) ) )

	.dataa(!\cpu|Selector23~10_combout ),
	.datab(!\cpu|Pmem|WideOr6~2_combout ),
	.datac(!\cpu|IP[7]~DUPLICATE_q ),
	.datad(!\cpu|Pmem|WideOr4~3_combout ),
	.datae(!\cpu|Pmem|WideOr5~3_combout ),
	.dataf(!\cpu|Mux34~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~13 .extended_lut = "off";
defparam \cpu|cnum~13 .lut_mask = 64'h5515555555755595;
defparam \cpu|cnum~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N42
cyclonev_lcell_comb \cpu|Selector23~11 (
// Equation(s):
// \cpu|Selector23~11_combout  = ( \cpu|Selector23~4_combout  & ( (!\cpu|Pmem|WideOr15~1_combout ) # (\cpu|Selector23~9_combout ) ) ) # ( !\cpu|Selector23~4_combout  & ( (\cpu|Pmem|WideOr15~1_combout  & \cpu|Selector23~9_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr15~1_combout ),
	.datac(gnd),
	.datad(!\cpu|Selector23~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~11 .extended_lut = "off";
defparam \cpu|Selector23~11 .lut_mask = 64'h00330033CCFFCCFF;
defparam \cpu|Selector23~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N39
cyclonev_lcell_comb \cpu|Selector24~10 (
// Equation(s):
// \cpu|Selector24~10_combout  = ( !\cpu|IP[2]~DUPLICATE_q  & ( \cpu|IP [3] & ( (\cpu|IP[1]~DUPLICATE_q  & (\cpu|IP [0] & \cpu|IP[6]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[1]~DUPLICATE_q ),
	.datac(!\cpu|IP [0]),
	.datad(!\cpu|IP[6]~DUPLICATE_q ),
	.datae(!\cpu|IP[2]~DUPLICATE_q ),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~10 .extended_lut = "off";
defparam \cpu|Selector24~10 .lut_mask = 64'h0000000000030000;
defparam \cpu|Selector24~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N57
cyclonev_lcell_comb \cpu|Selector24~11 (
// Equation(s):
// \cpu|Selector24~11_combout  = ( \cpu|Selector24~10_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & (!\cpu|IP[5]~DUPLICATE_q  & !\cpu|IP[4]~DUPLICATE_q )) ) )

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|IP[5]~DUPLICATE_q ),
	.datad(!\cpu|IP[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Selector24~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~11 .extended_lut = "off";
defparam \cpu|Selector24~11 .lut_mask = 64'h00000000A000A000;
defparam \cpu|Selector24~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N57
cyclonev_lcell_comb \cpu|Reg[24][5]~feeder (
// Equation(s):
// \cpu|Reg[24][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector11~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[24][5]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[24][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N58
dffeas \cpu|Reg[24][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[24][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][5] .is_wysiwyg = "true";
defparam \cpu|Reg[24][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N12
cyclonev_lcell_comb \cpu|Reg[16][5]~feeder (
// Equation(s):
// \cpu|Reg[16][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector11~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[16][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[16][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[16][5]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[16][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N14
dffeas \cpu|Reg[16][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[16][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[16][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][5] .is_wysiwyg = "true";
defparam \cpu|Reg[16][5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N15
cyclonev_lcell_comb \cpu|din5|ff1~feeder (
// Equation(s):
// \cpu|din5|ff1~feeder_combout  = ( \SW[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|din5|ff1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|din5|ff1~feeder .extended_lut = "off";
defparam \cpu|din5|ff1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|din5|ff1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N16
dffeas \cpu|din5|ff1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|din5|ff1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|din5|ff1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|din5|ff1 .is_wysiwyg = "true";
defparam \cpu|din5|ff1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N15
cyclonev_lcell_comb \cpu|din5|in_sync~feeder (
// Equation(s):
// \cpu|din5|in_sync~feeder_combout  = ( \cpu|din5|ff1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|din5|ff1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|din5|in_sync~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|din5|in_sync~feeder .extended_lut = "off";
defparam \cpu|din5|in_sync~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|din5|in_sync~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y7_N16
dffeas \cpu|din5|in_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|din5|in_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|din5|in_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|din5|in_sync .is_wysiwyg = "true";
defparam \cpu|din5|in_sync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N54
cyclonev_lcell_comb \cpu|Reg~89 (
// Equation(s):
// \cpu|Reg~89_combout  = ( \cpu|cnum~9_combout  & ( (!\cpu|Reg~29_combout  & (((\cpu|Selector11~0_combout )) # (\cpu|Pmem|WideOr2~0_combout ))) # (\cpu|Reg~29_combout  & (((\cpu|din5|in_sync~q )))) ) ) # ( !\cpu|cnum~9_combout  & ( (!\cpu|Reg~29_combout  & 
// (!\cpu|Pmem|WideOr2~0_combout  & ((\cpu|Selector11~0_combout )))) # (\cpu|Reg~29_combout  & (((\cpu|din5|in_sync~q )))) ) )

	.dataa(!\cpu|Pmem|WideOr2~0_combout ),
	.datab(!\cpu|Reg~29_combout ),
	.datac(!\cpu|din5|in_sync~q ),
	.datad(!\cpu|Selector11~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cnum~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~89 .extended_lut = "off";
defparam \cpu|Reg~89 .lut_mask = 64'h038B038B47CF47CF;
defparam \cpu|Reg~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N55
dffeas \cpu|Reg[28][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][5] .is_wysiwyg = "true";
defparam \cpu|Reg[28][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N12
cyclonev_lcell_comb \cpu|Reg[20][5]~feeder (
// Equation(s):
// \cpu|Reg[20][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[20][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[20][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[20][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[20][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N14
dffeas \cpu|Reg[20][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[20][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[20][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[20][5] .is_wysiwyg = "true";
defparam \cpu|Reg[20][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N24
cyclonev_lcell_comb \cpu|Selector24~5 (
// Equation(s):
// \cpu|Selector24~5_combout  = ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[28][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[20][5]~q  ) ) ) # ( \cpu|Pmem|WideOr16~1_combout  
// & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[24][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[16][5]~q  ) ) )

	.dataa(!\cpu|Reg[24][5]~q ),
	.datab(!\cpu|Reg[16][5]~q ),
	.datac(!\cpu|Reg[28][5]~q ),
	.datad(!\cpu|Reg[20][5]~q ),
	.datae(!\cpu|Pmem|WideOr16~1_combout ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~5 .extended_lut = "off";
defparam \cpu|Selector24~5 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|Selector24~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N6
cyclonev_lcell_comb \cpu|Reg[30][5]~feeder (
// Equation(s):
// \cpu|Reg[30][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector11~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][5]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[30][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N7
dffeas \cpu|Reg[30][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[30][7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][5] .is_wysiwyg = "true";
defparam \cpu|Reg[30][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N54
cyclonev_lcell_comb \cpu|Reg[22][5]~feeder (
// Equation(s):
// \cpu|Reg[22][5]~feeder_combout  = ( \cpu|Selector11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[22][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[22][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[22][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[22][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N55
dffeas \cpu|Reg[22][5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[22][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[22][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[22][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[22][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[22][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N30
cyclonev_lcell_comb \cpu|Reg[18][5]~feeder (
// Equation(s):
// \cpu|Reg[18][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[18][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[18][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[18][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[18][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N31
dffeas \cpu|Reg[18][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[18][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[18][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[18][5] .is_wysiwyg = "true";
defparam \cpu|Reg[18][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N12
cyclonev_lcell_comb \cpu|Reg[26][5]~feeder (
// Equation(s):
// \cpu|Reg[26][5]~feeder_combout  = ( \cpu|Selector11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[26][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[26][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[26][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[26][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N13
dffeas \cpu|Reg[26][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[26][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][5] .is_wysiwyg = "true";
defparam \cpu|Reg[26][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N18
cyclonev_lcell_comb \cpu|Selector24~7 (
// Equation(s):
// \cpu|Selector24~7_combout  = ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[30][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[22][5]~DUPLICATE_q  ) ) ) # ( 
// \cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[26][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[18][5]~q  ) ) )

	.dataa(!\cpu|Reg[30][5]~q ),
	.datab(!\cpu|Reg[22][5]~DUPLICATE_q ),
	.datac(!\cpu|Reg[18][5]~q ),
	.datad(!\cpu|Reg[26][5]~q ),
	.datae(!\cpu|Pmem|WideOr16~1_combout ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~7 .extended_lut = "off";
defparam \cpu|Selector24~7 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|Selector24~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N36
cyclonev_lcell_comb \cpu|Reg[25][5]~feeder (
// Equation(s):
// \cpu|Reg[25][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector11~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[25][5]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[25][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N38
dffeas \cpu|Reg[25][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[25][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[25][0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][5] .is_wysiwyg = "true";
defparam \cpu|Reg[25][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N36
cyclonev_lcell_comb \cpu|Reg[21][5]~feeder (
// Equation(s):
// \cpu|Reg[21][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[21][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[21][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[21][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[21][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N38
dffeas \cpu|Reg[21][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[21][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[21][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[21][5] .is_wysiwyg = "true";
defparam \cpu|Reg[21][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N18
cyclonev_lcell_comb \cpu|Reg[17][5]~feeder (
// Equation(s):
// \cpu|Reg[17][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[17][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[17][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[17][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[17][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N19
dffeas \cpu|Reg[17][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[17][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[17][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[17][5] .is_wysiwyg = "true";
defparam \cpu|Reg[17][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N36
cyclonev_lcell_comb \cpu|Reg[29][5]~feeder (
// Equation(s):
// \cpu|Reg[29][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[29][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[29][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N37
dffeas \cpu|Reg[29][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[29][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][5] .is_wysiwyg = "true";
defparam \cpu|Reg[29][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N6
cyclonev_lcell_comb \cpu|Selector24~6 (
// Equation(s):
// \cpu|Selector24~6_combout  = ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[29][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[21][5]~q  ) ) ) # ( \cpu|Pmem|WideOr16~1_combout  
// & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[25][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[17][5]~q  ) ) )

	.dataa(!\cpu|Reg[25][5]~q ),
	.datab(!\cpu|Reg[21][5]~q ),
	.datac(!\cpu|Reg[17][5]~q ),
	.datad(!\cpu|Reg[29][5]~q ),
	.datae(!\cpu|Pmem|WideOr16~1_combout ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~6 .extended_lut = "off";
defparam \cpu|Selector24~6 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu|Selector24~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N42
cyclonev_lcell_comb \cpu|Reg[27][5]~feeder (
// Equation(s):
// \cpu|Reg[27][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[27][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[27][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[27][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[27][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N44
dffeas \cpu|Reg[27][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[27][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[27][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[27][5] .is_wysiwyg = "true";
defparam \cpu|Reg[27][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N30
cyclonev_lcell_comb \cpu|Reg[19][5]~feeder (
// Equation(s):
// \cpu|Reg[19][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[19][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[19][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[19][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[19][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N42
cyclonev_lcell_comb \cpu|Reg[19][0]~48 (
// Equation(s):
// \cpu|Reg[19][0]~48_combout  = ( !\cpu|Selector31~0_combout  & ( (!\cpu|Selector34~0_combout  & (\cpu|Reg[18][0]~41_combout  & \cpu|Selector30~0_combout )) ) )

	.dataa(!\cpu|Selector34~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Reg[18][0]~41_combout ),
	.datad(!\cpu|Selector30~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[19][0]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[19][0]~48 .extended_lut = "off";
defparam \cpu|Reg[19][0]~48 .lut_mask = 64'h000A000A00000000;
defparam \cpu|Reg[19][0]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N21
cyclonev_lcell_comb \cpu|Reg[19][0]~49 (
// Equation(s):
// \cpu|Reg[19][0]~49_combout  = ( \cpu|Reg[19][0]~48_combout  & ( \cpu|Reg[29][0]~3_combout  ) ) # ( !\cpu|Reg[19][0]~48_combout  & ( (\cpu|Selector17~0_combout  & (\cpu|Reg[29][0]~3_combout  & (\cpu|Reg[18][0]~40_combout  & \cpu|Reg[25][0]~33_combout ))) ) 
// )

	.dataa(!\cpu|Selector17~0_combout ),
	.datab(!\cpu|Reg[29][0]~3_combout ),
	.datac(!\cpu|Reg[18][0]~40_combout ),
	.datad(!\cpu|Reg[25][0]~33_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[19][0]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[19][0]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[19][0]~49 .extended_lut = "off";
defparam \cpu|Reg[19][0]~49 .lut_mask = 64'h0001000133333333;
defparam \cpu|Reg[19][0]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N31
dffeas \cpu|Reg[19][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[19][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[19][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[19][5] .is_wysiwyg = "true";
defparam \cpu|Reg[19][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N0
cyclonev_lcell_comb \cpu|Selector24~8 (
// Equation(s):
// \cpu|Selector24~8_combout  = ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[31][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[23][5]~DUPLICATE_q  ) ) ) # ( 
// \cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[27][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[19][5]~q  ) ) )

	.dataa(!\cpu|Reg[23][5]~DUPLICATE_q ),
	.datab(!\cpu|Reg[27][5]~q ),
	.datac(!\cpu|Reg[19][5]~q ),
	.datad(!\cpu|Reg[31][5]~q ),
	.datae(!\cpu|Pmem|WideOr16~1_combout ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~8 .extended_lut = "off";
defparam \cpu|Selector24~8 .lut_mask = 64'h0F0F3333555500FF;
defparam \cpu|Selector24~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N30
cyclonev_lcell_comb \cpu|Selector24~9 (
// Equation(s):
// \cpu|Selector24~9_combout  = ( \cpu|Selector24~8_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( (\cpu|Selector24~7_combout ) # (\cpu|Pmem|WideOr19~0_combout ) ) ) ) # ( !\cpu|Selector24~8_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( 
// (!\cpu|Pmem|WideOr19~0_combout  & \cpu|Selector24~7_combout ) ) ) ) # ( \cpu|Selector24~8_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Selector24~5_combout )) # (\cpu|Pmem|WideOr19~0_combout  & 
// ((\cpu|Selector24~6_combout ))) ) ) ) # ( !\cpu|Selector24~8_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Selector24~5_combout )) # (\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Selector24~6_combout ))) ) ) )

	.dataa(!\cpu|Selector24~5_combout ),
	.datab(!\cpu|Pmem|WideOr19~0_combout ),
	.datac(!\cpu|Selector24~7_combout ),
	.datad(!\cpu|Selector24~6_combout ),
	.datae(!\cpu|Selector24~8_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~9 .extended_lut = "off";
defparam \cpu|Selector24~9 .lut_mask = 64'h447744770C0C3F3F;
defparam \cpu|Selector24~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N39
cyclonev_lcell_comb \cpu|Reg[15][5]~feeder (
// Equation(s):
// \cpu|Reg[15][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(!\cpu|Selector11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[15][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[15][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[15][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[15][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N40
dffeas \cpu|Reg[15][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[15][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[15][0]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[15][5] .is_wysiwyg = "true";
defparam \cpu|Reg[15][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N30
cyclonev_lcell_comb \cpu|Reg[14][5]~feeder (
// Equation(s):
// \cpu|Reg[14][5]~feeder_combout  = ( \cpu|Selector11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[14][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[14][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[14][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[14][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N31
dffeas \cpu|Reg[14][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[14][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[14][0]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[14][5] .is_wysiwyg = "true";
defparam \cpu|Reg[14][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N45
cyclonev_lcell_comb \cpu|Reg[13][5]~feeder (
// Equation(s):
// \cpu|Reg[13][5]~feeder_combout  = ( \cpu|Selector11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[13][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[13][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[13][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[13][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N46
dffeas \cpu|Reg[13][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[13][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[13][0]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[13][5] .is_wysiwyg = "true";
defparam \cpu|Reg[13][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N24
cyclonev_lcell_comb \cpu|Reg[12][5]~feeder (
// Equation(s):
// \cpu|Reg[12][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[12][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[12][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[12][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[12][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N25
dffeas \cpu|Reg[12][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[12][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[12][0]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[12][5] .is_wysiwyg = "true";
defparam \cpu|Reg[12][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N36
cyclonev_lcell_comb \cpu|Selector24~3 (
// Equation(s):
// \cpu|Selector24~3_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[15][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[14][5]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  
// & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[13][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[12][5]~q  ) ) )

	.dataa(!\cpu|Reg[15][5]~q ),
	.datab(!\cpu|Reg[14][5]~q ),
	.datac(!\cpu|Reg[13][5]~q ),
	.datad(!\cpu|Reg[12][5]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~3 .extended_lut = "off";
defparam \cpu|Selector24~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N13
dffeas \cpu|Reg[8][5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[8][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[8][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[8][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[8][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[8][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N42
cyclonev_lcell_comb \cpu|Selector24~2 (
// Equation(s):
// \cpu|Selector24~2_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[11][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[10][5]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  
// & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[9][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[8][5]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[10][5]~q ),
	.datab(!\cpu|Reg[8][5]~DUPLICATE_q ),
	.datac(!\cpu|Reg[11][5]~q ),
	.datad(!\cpu|Reg[9][5]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~2 .extended_lut = "off";
defparam \cpu|Selector24~2 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N24
cyclonev_lcell_comb \cpu|Reg[6][5]~feeder (
// Equation(s):
// \cpu|Reg[6][5]~feeder_combout  = ( \cpu|Selector11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[6][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[6][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N26
dffeas \cpu|Reg[6][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[6][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[6][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][5] .is_wysiwyg = "true";
defparam \cpu|Reg[6][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N48
cyclonev_lcell_comb \cpu|Reg[4][5]~feeder (
// Equation(s):
// \cpu|Reg[4][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[4][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N50
dffeas \cpu|Reg[4][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[4][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[4][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][5] .is_wysiwyg = "true";
defparam \cpu|Reg[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N0
cyclonev_lcell_comb \cpu|Reg[5][5]~feeder (
// Equation(s):
// \cpu|Reg[5][5]~feeder_combout  = ( \cpu|Selector11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[5][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[5][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N2
dffeas \cpu|Reg[5][5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[5][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[5][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N12
cyclonev_lcell_comb \cpu|Reg[7][5]~feeder (
// Equation(s):
// \cpu|Reg[7][5]~feeder_combout  = ( \cpu|Selector11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[7][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[7][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[7][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[7][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N13
dffeas \cpu|Reg[7][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[7][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[7][0]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[7][5] .is_wysiwyg = "true";
defparam \cpu|Reg[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N54
cyclonev_lcell_comb \cpu|Selector24~1 (
// Equation(s):
// \cpu|Selector24~1_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[7][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[6][5]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[5][5]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[4][5]~q  ) ) )

	.dataa(!\cpu|Reg[6][5]~q ),
	.datab(!\cpu|Reg[4][5]~q ),
	.datac(!\cpu|Reg[5][5]~DUPLICATE_q ),
	.datad(!\cpu|Reg[7][5]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~1 .extended_lut = "off";
defparam \cpu|Selector24~1 .lut_mask = 64'h33330F0F555500FF;
defparam \cpu|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N48
cyclonev_lcell_comb \cpu|Reg[1][5]~feeder (
// Equation(s):
// \cpu|Reg[1][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N49
dffeas \cpu|Reg[1][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[1][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][5] .is_wysiwyg = "true";
defparam \cpu|Reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N20
dffeas \cpu|Reg[3][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Selector11~0_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[3][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][5] .is_wysiwyg = "true";
defparam \cpu|Reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N0
cyclonev_lcell_comb \cpu|Reg[0][5]~feeder (
// Equation(s):
// \cpu|Reg[0][5]~feeder_combout  = ( \cpu|Selector11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N1
dffeas \cpu|Reg[0][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][5] .is_wysiwyg = "true";
defparam \cpu|Reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N30
cyclonev_lcell_comb \cpu|Selector24~0 (
// Equation(s):
// \cpu|Selector24~0_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[3][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[2][5]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[1][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[0][5]~q  ) ) )

	.dataa(!\cpu|Reg[2][5]~q ),
	.datab(!\cpu|Reg[1][5]~q ),
	.datac(!\cpu|Reg[3][5]~q ),
	.datad(!\cpu|Reg[0][5]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~0 .extended_lut = "off";
defparam \cpu|Selector24~0 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N12
cyclonev_lcell_comb \cpu|Selector24~4 (
// Equation(s):
// \cpu|Selector24~4_combout  = ( \cpu|Selector24~1_combout  & ( \cpu|Selector24~0_combout  & ( (!\cpu|Pmem|WideOr16~1_combout ) # ((!\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Selector24~2_combout ))) # (\cpu|Pmem|WideOr17~0_combout  & 
// (\cpu|Selector24~3_combout ))) ) ) ) # ( !\cpu|Selector24~1_combout  & ( \cpu|Selector24~0_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~1_combout ) # ((\cpu|Selector24~2_combout )))) # (\cpu|Pmem|WideOr17~0_combout  & 
// (\cpu|Pmem|WideOr16~1_combout  & (\cpu|Selector24~3_combout ))) ) ) ) # ( \cpu|Selector24~1_combout  & ( !\cpu|Selector24~0_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Pmem|WideOr16~1_combout  & ((\cpu|Selector24~2_combout )))) # 
// (\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~1_combout ) # ((\cpu|Selector24~3_combout )))) ) ) ) # ( !\cpu|Selector24~1_combout  & ( !\cpu|Selector24~0_combout  & ( (\cpu|Pmem|WideOr16~1_combout  & ((!\cpu|Pmem|WideOr17~0_combout  & 
// ((\cpu|Selector24~2_combout ))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Selector24~3_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr17~0_combout ),
	.datab(!\cpu|Pmem|WideOr16~1_combout ),
	.datac(!\cpu|Selector24~3_combout ),
	.datad(!\cpu|Selector24~2_combout ),
	.datae(!\cpu|Selector24~1_combout ),
	.dataf(!\cpu|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~4 .extended_lut = "off";
defparam \cpu|Selector24~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \cpu|Selector24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N48
cyclonev_lcell_comb \cpu|Selector24~12 (
// Equation(s):
// \cpu|Selector24~12_combout  = ( \cpu|Pmem|WideOr12~0_combout  & ( \cpu|Selector24~4_combout  & ( (!\cpu|Pmem|WideOr15~1_combout ) # (\cpu|Selector24~9_combout ) ) ) ) # ( !\cpu|Pmem|WideOr12~0_combout  & ( \cpu|Selector24~4_combout  & ( 
// \cpu|Selector24~11_combout  ) ) ) # ( \cpu|Pmem|WideOr12~0_combout  & ( !\cpu|Selector24~4_combout  & ( (\cpu|Pmem|WideOr15~1_combout  & \cpu|Selector24~9_combout ) ) ) ) # ( !\cpu|Pmem|WideOr12~0_combout  & ( !\cpu|Selector24~4_combout  & ( 
// \cpu|Selector24~11_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpu|Selector24~11_combout ),
	.datac(!\cpu|Pmem|WideOr15~1_combout ),
	.datad(!\cpu|Selector24~9_combout ),
	.datae(!\cpu|Pmem|WideOr12~0_combout ),
	.dataf(!\cpu|Selector24~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~12 .extended_lut = "off";
defparam \cpu|Selector24~12 .lut_mask = 64'h3333000F3333F0FF;
defparam \cpu|Selector24~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N36
cyclonev_lcell_comb \cpu|Mux40~1 (
// Equation(s):
// \cpu|Mux40~1_combout  = ( \cpu|Reg[12][5]~q  & ( \cpu|Selector33~0_combout  & ( (\cpu|Selector34~0_combout ) # (\cpu|Reg[13][5]~q ) ) ) ) # ( !\cpu|Reg[12][5]~q  & ( \cpu|Selector33~0_combout  & ( (\cpu|Reg[13][5]~q  & !\cpu|Selector34~0_combout ) ) ) ) # 
// ( \cpu|Reg[12][5]~q  & ( !\cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  & ((\cpu|Reg[15][5]~q ))) # (\cpu|Selector34~0_combout  & (\cpu|Reg[14][5]~q )) ) ) ) # ( !\cpu|Reg[12][5]~q  & ( !\cpu|Selector33~0_combout  & ( 
// (!\cpu|Selector34~0_combout  & ((\cpu|Reg[15][5]~q ))) # (\cpu|Selector34~0_combout  & (\cpu|Reg[14][5]~q )) ) ) )

	.dataa(!\cpu|Reg[13][5]~q ),
	.datab(!\cpu|Reg[14][5]~q ),
	.datac(!\cpu|Reg[15][5]~q ),
	.datad(!\cpu|Selector34~0_combout ),
	.datae(!\cpu|Reg[12][5]~q ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux40~1 .extended_lut = "off";
defparam \cpu|Mux40~1 .lut_mask = 64'h0F330F33550055FF;
defparam \cpu|Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N6
cyclonev_lcell_comb \cpu|Mux40~2 (
// Equation(s):
// \cpu|Mux40~2_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[0][5]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[2][5]~q  ) ) ) # ( \cpu|Selector33~0_combout  & ( 
// !\cpu|Selector34~0_combout  & ( \cpu|Reg[1][5]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[3][5]~q  ) ) )

	.dataa(!\cpu|Reg[2][5]~q ),
	.datab(!\cpu|Reg[1][5]~q ),
	.datac(!\cpu|Reg[3][5]~q ),
	.datad(!\cpu|Reg[0][5]~q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux40~2 .extended_lut = "off";
defparam \cpu|Mux40~2 .lut_mask = 64'h0F0F3333555500FF;
defparam \cpu|Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N6
cyclonev_lcell_comb \cpu|Mux40~3 (
// Equation(s):
// \cpu|Mux40~3_combout  = ( \cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[4][5]~q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[5][5]~DUPLICATE_q  ) ) ) # ( \cpu|Selector34~0_combout  & ( 
// !\cpu|Selector33~0_combout  & ( \cpu|Reg[6][5]~q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( !\cpu|Selector33~0_combout  & ( \cpu|Reg[7][5]~q  ) ) )

	.dataa(!\cpu|Reg[4][5]~q ),
	.datab(!\cpu|Reg[5][5]~DUPLICATE_q ),
	.datac(!\cpu|Reg[7][5]~q ),
	.datad(!\cpu|Reg[6][5]~q ),
	.datae(!\cpu|Selector34~0_combout ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux40~3 .extended_lut = "off";
defparam \cpu|Mux40~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|Mux40~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N33
cyclonev_lcell_comb \cpu|Mux40~4 (
// Equation(s):
// \cpu|Mux40~4_combout  = ( \cpu|Mux40~3_combout  & ( (!\cpu|Selector31~0_combout  & (((\cpu|Mux40~2_combout )) # (\cpu|Selector32~0_combout ))) # (\cpu|Selector31~0_combout  & (((\cpu|Mux40~1_combout )))) ) ) # ( !\cpu|Mux40~3_combout  & ( 
// (!\cpu|Selector31~0_combout  & (!\cpu|Selector32~0_combout  & ((\cpu|Mux40~2_combout )))) # (\cpu|Selector31~0_combout  & (((\cpu|Mux40~1_combout )))) ) )

	.dataa(!\cpu|Selector31~0_combout ),
	.datab(!\cpu|Selector32~0_combout ),
	.datac(!\cpu|Mux40~1_combout ),
	.datad(!\cpu|Mux40~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux40~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux40~4 .extended_lut = "off";
defparam \cpu|Mux40~4 .lut_mask = 64'h058D058D27AF27AF;
defparam \cpu|Mux40~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N15
cyclonev_lcell_comb \cpu|Mux40~11 (
// Equation(s):
// \cpu|Mux40~11_combout  = ( \cpu|Mux40~0_combout  & ( \cpu|Mux40~4_combout  ) ) # ( !\cpu|Mux40~0_combout  & ( \cpu|Mux40~4_combout  & ( \cpu|Mux34~0_combout  ) ) ) # ( \cpu|Mux40~0_combout  & ( !\cpu|Mux40~4_combout  & ( !\cpu|Mux34~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Mux34~0_combout ),
	.datad(gnd),
	.datae(!\cpu|Mux40~0_combout ),
	.dataf(!\cpu|Mux40~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux40~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux40~11 .extended_lut = "off";
defparam \cpu|Mux40~11 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \cpu|Mux40~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N48
cyclonev_lcell_comb \cpu|Reg[20][4]~feeder (
// Equation(s):
// \cpu|Reg[20][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[20][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[20][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[20][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[20][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N18
cyclonev_lcell_comb \cpu|Reg[10][4]~feeder (
// Equation(s):
// \cpu|Reg[10][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[10][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[10][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[10][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[10][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N19
dffeas \cpu|Reg[10][4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[10][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[10][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[10][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[10][4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[10][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N30
cyclonev_lcell_comb \cpu|Reg[11][4]~feeder (
// Equation(s):
// \cpu|Reg[11][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[11][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[11][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[11][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[11][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N32
dffeas \cpu|Reg[11][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[11][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[11][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[11][4] .is_wysiwyg = "true";
defparam \cpu|Reg[11][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N3
cyclonev_lcell_comb \cpu|Reg[8][4]~feeder (
// Equation(s):
// \cpu|Reg[8][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[8][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[8][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[8][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[8][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N4
dffeas \cpu|Reg[8][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[8][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[8][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[8][4] .is_wysiwyg = "true";
defparam \cpu|Reg[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N42
cyclonev_lcell_comb \cpu|Reg[9][4]~feeder (
// Equation(s):
// \cpu|Reg[9][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[9][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[9][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[9][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[9][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N43
dffeas \cpu|Reg[9][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[9][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[9][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[9][4] .is_wysiwyg = "true";
defparam \cpu|Reg[9][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N12
cyclonev_lcell_comb \cpu|Mux35~5 (
// Equation(s):
// \cpu|Mux35~5_combout  = ( \cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[8][4]~q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[9][4]~q  ) ) ) # ( \cpu|Selector34~0_combout  & ( 
// !\cpu|Selector33~0_combout  & ( \cpu|Reg[10][4]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( !\cpu|Selector33~0_combout  & ( \cpu|Reg[11][4]~q  ) ) )

	.dataa(!\cpu|Reg[10][4]~DUPLICATE_q ),
	.datab(!\cpu|Reg[11][4]~q ),
	.datac(!\cpu|Reg[8][4]~q ),
	.datad(!\cpu|Reg[9][4]~q ),
	.datae(!\cpu|Selector34~0_combout ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux35~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux35~5 .extended_lut = "off";
defparam \cpu|Mux35~5 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|Mux35~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N12
cyclonev_lcell_comb \cpu|Reg[2][4]~feeder (
// Equation(s):
// \cpu|Reg[2][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N13
dffeas \cpu|Reg[2][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[2][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][4] .is_wysiwyg = "true";
defparam \cpu|Reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N12
cyclonev_lcell_comb \cpu|Reg[3][4]~feeder (
// Equation(s):
// \cpu|Reg[3][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector12~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[3][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N13
dffeas \cpu|Reg[3][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[3][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[3][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][4] .is_wysiwyg = "true";
defparam \cpu|Reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N42
cyclonev_lcell_comb \cpu|Reg[1][4]~feeder (
// Equation(s):
// \cpu|Reg[1][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N43
dffeas \cpu|Reg[1][4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[1][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[1][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N3
cyclonev_lcell_comb \cpu|Reg[0][4]~feeder (
// Equation(s):
// \cpu|Reg[0][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N4
dffeas \cpu|Reg[0][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][4] .is_wysiwyg = "true";
defparam \cpu|Reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N42
cyclonev_lcell_comb \cpu|Mux35~7 (
// Equation(s):
// \cpu|Mux35~7_combout  = ( \cpu|Reg[0][4]~q  & ( \cpu|Selector33~0_combout  & ( (\cpu|Selector34~0_combout ) # (\cpu|Reg[1][4]~DUPLICATE_q ) ) ) ) # ( !\cpu|Reg[0][4]~q  & ( \cpu|Selector33~0_combout  & ( (\cpu|Reg[1][4]~DUPLICATE_q  & 
// !\cpu|Selector34~0_combout ) ) ) ) # ( \cpu|Reg[0][4]~q  & ( !\cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  & ((\cpu|Reg[3][4]~q ))) # (\cpu|Selector34~0_combout  & (\cpu|Reg[2][4]~q )) ) ) ) # ( !\cpu|Reg[0][4]~q  & ( 
// !\cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  & ((\cpu|Reg[3][4]~q ))) # (\cpu|Selector34~0_combout  & (\cpu|Reg[2][4]~q )) ) ) )

	.dataa(!\cpu|Reg[2][4]~q ),
	.datab(!\cpu|Reg[3][4]~q ),
	.datac(!\cpu|Reg[1][4]~DUPLICATE_q ),
	.datad(!\cpu|Selector34~0_combout ),
	.datae(!\cpu|Reg[0][4]~q ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux35~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux35~7 .extended_lut = "off";
defparam \cpu|Mux35~7 .lut_mask = 64'h335533550F000FFF;
defparam \cpu|Mux35~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N39
cyclonev_lcell_comb \cpu|Reg[7][4]~feeder (
// Equation(s):
// \cpu|Reg[7][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[7][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[7][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[7][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[7][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N40
dffeas \cpu|Reg[7][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[7][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[7][0]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[7][4] .is_wysiwyg = "true";
defparam \cpu|Reg[7][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N15
cyclonev_lcell_comb \cpu|Reg[5][4]~feeder (
// Equation(s):
// \cpu|Reg[5][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(!\cpu|Selector12~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[5][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[5][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N16
dffeas \cpu|Reg[5][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[5][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][4] .is_wysiwyg = "true";
defparam \cpu|Reg[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N51
cyclonev_lcell_comb \cpu|Reg[6][4]~feeder (
// Equation(s):
// \cpu|Reg[6][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(!\cpu|Selector12~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[6][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[6][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N52
dffeas \cpu|Reg[6][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[6][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[6][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][4] .is_wysiwyg = "true";
defparam \cpu|Reg[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N0
cyclonev_lcell_comb \cpu|Reg[4][4]~feeder (
// Equation(s):
// \cpu|Reg[4][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[4][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N1
dffeas \cpu|Reg[4][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[4][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[4][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][4] .is_wysiwyg = "true";
defparam \cpu|Reg[4][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N36
cyclonev_lcell_comb \cpu|Mux35~8 (
// Equation(s):
// \cpu|Mux35~8_combout  = ( \cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[4][4]~q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[5][4]~q  ) ) ) # ( \cpu|Selector34~0_combout  & ( 
// !\cpu|Selector33~0_combout  & ( \cpu|Reg[6][4]~q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( !\cpu|Selector33~0_combout  & ( \cpu|Reg[7][4]~q  ) ) )

	.dataa(!\cpu|Reg[7][4]~q ),
	.datab(!\cpu|Reg[5][4]~q ),
	.datac(!\cpu|Reg[6][4]~q ),
	.datad(!\cpu|Reg[4][4]~q ),
	.datae(!\cpu|Selector34~0_combout ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux35~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux35~8 .extended_lut = "off";
defparam \cpu|Mux35~8 .lut_mask = 64'h55550F0F333300FF;
defparam \cpu|Mux35~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N33
cyclonev_lcell_comb \cpu|Reg[14][4]~feeder (
// Equation(s):
// \cpu|Reg[14][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(!\cpu|Selector12~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[14][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[14][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[14][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[14][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N34
dffeas \cpu|Reg[14][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[14][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[14][0]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[14][4] .is_wysiwyg = "true";
defparam \cpu|Reg[14][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N3
cyclonev_lcell_comb \cpu|Reg[15][4]~feeder (
// Equation(s):
// \cpu|Reg[15][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[15][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[15][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[15][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[15][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N4
dffeas \cpu|Reg[15][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[15][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[15][0]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[15][4] .is_wysiwyg = "true";
defparam \cpu|Reg[15][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N30
cyclonev_lcell_comb \cpu|Reg[13][4]~feeder (
// Equation(s):
// \cpu|Reg[13][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[13][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[13][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[13][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[13][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N31
dffeas \cpu|Reg[13][4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[13][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[13][0]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[13][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[13][4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[13][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N42
cyclonev_lcell_comb \cpu|Reg[12][4]~feeder (
// Equation(s):
// \cpu|Reg[12][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[12][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[12][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[12][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[12][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N43
dffeas \cpu|Reg[12][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[12][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[12][0]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[12][4] .is_wysiwyg = "true";
defparam \cpu|Reg[12][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N30
cyclonev_lcell_comb \cpu|Mux35~6 (
// Equation(s):
// \cpu|Mux35~6_combout  = ( \cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[12][4]~q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[13][4]~DUPLICATE_q  ) ) ) # ( \cpu|Selector34~0_combout  & ( 
// !\cpu|Selector33~0_combout  & ( \cpu|Reg[14][4]~q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( !\cpu|Selector33~0_combout  & ( \cpu|Reg[15][4]~q  ) ) )

	.dataa(!\cpu|Reg[14][4]~q ),
	.datab(!\cpu|Reg[15][4]~q ),
	.datac(!\cpu|Reg[13][4]~DUPLICATE_q ),
	.datad(!\cpu|Reg[12][4]~q ),
	.datae(!\cpu|Selector34~0_combout ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux35~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux35~6 .extended_lut = "off";
defparam \cpu|Mux35~6 .lut_mask = 64'h333355550F0F00FF;
defparam \cpu|Mux35~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N0
cyclonev_lcell_comb \cpu|Mux35~9 (
// Equation(s):
// \cpu|Mux35~9_combout  = ( \cpu|Mux35~6_combout  & ( ((!\cpu|Selector32~0_combout  & (\cpu|Mux35~7_combout )) # (\cpu|Selector32~0_combout  & ((\cpu|Mux35~8_combout )))) # (\cpu|Selector31~0_combout ) ) ) # ( !\cpu|Mux35~6_combout  & ( 
// (!\cpu|Selector31~0_combout  & ((!\cpu|Selector32~0_combout  & (\cpu|Mux35~7_combout )) # (\cpu|Selector32~0_combout  & ((\cpu|Mux35~8_combout ))))) ) )

	.dataa(!\cpu|Selector31~0_combout ),
	.datab(!\cpu|Mux35~7_combout ),
	.datac(!\cpu|Selector32~0_combout ),
	.datad(!\cpu|Mux35~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux35~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux35~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux35~9 .extended_lut = "off";
defparam \cpu|Mux35~9 .lut_mask = 64'h202A202A757F757F;
defparam \cpu|Mux35~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N6
cyclonev_lcell_comb \cpu|Mux35~10 (
// Equation(s):
// \cpu|Mux35~10_combout  = ( \cpu|Mux35~4_combout  & ( ((!\cpu|Mux34~0_combout  & (\cpu|Mux35~5_combout )) # (\cpu|Mux34~0_combout  & ((\cpu|Mux35~9_combout )))) # (\cpu|Selector30~0_combout ) ) ) # ( !\cpu|Mux35~4_combout  & ( (!\cpu|Selector30~0_combout  
// & ((!\cpu|Mux34~0_combout  & (\cpu|Mux35~5_combout )) # (\cpu|Mux34~0_combout  & ((\cpu|Mux35~9_combout ))))) ) )

	.dataa(!\cpu|Mux34~0_combout ),
	.datab(!\cpu|Mux35~5_combout ),
	.datac(!\cpu|Selector30~0_combout ),
	.datad(!\cpu|Mux35~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux35~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux35~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux35~10 .extended_lut = "off";
defparam \cpu|Mux35~10 .lut_mask = 64'h207020702F7F2F7F;
defparam \cpu|Mux35~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N3
cyclonev_lcell_comb \cpu|Reg[19][4]~feeder (
// Equation(s):
// \cpu|Reg[19][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(!\cpu|Selector12~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[19][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[19][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[19][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[19][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N4
dffeas \cpu|Reg[19][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[19][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[19][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[19][4] .is_wysiwyg = "true";
defparam \cpu|Reg[19][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N42
cyclonev_lcell_comb \cpu|Reg[23][4]~feeder (
// Equation(s):
// \cpu|Reg[23][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[23][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[23][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[23][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[23][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N44
dffeas \cpu|Reg[23][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[23][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[23][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[23][4] .is_wysiwyg = "true";
defparam \cpu|Reg[23][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N54
cyclonev_lcell_comb \cpu|Reg~10 (
// Equation(s):
// \cpu|Reg~10_combout  = ( \cpu|Pmem|WideOr5~0_combout  & ( (\cpu|Reg[31][4]~q  & !\cpu|Pmem|WideOr3~0_combout ) ) ) # ( !\cpu|Pmem|WideOr5~0_combout  & ( (\cpu|Reg[31][4]~q  & (!\cpu|Pmem|WideOr3~0_combout  & ((!\cpu|Pmem|WideOr6~3_combout ) # 
// (!\cpu|Pmem|WideOr4~0_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr6~3_combout ),
	.datab(!\cpu|Pmem|WideOr4~0_combout ),
	.datac(!\cpu|Reg[31][4]~q ),
	.datad(!\cpu|Pmem|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~10 .extended_lut = "off";
defparam \cpu|Reg~10 .lut_mask = 64'h0E000E000F000F00;
defparam \cpu|Reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N39
cyclonev_lcell_comb \cpu|Reg~5 (
// Equation(s):
// \cpu|Reg~5_combout  = ( \cpu|Selector12~0_combout  & ( (!\cpu|Pmem|WideOr2~0_combout  & ((\cpu|Reg[31][4]~q ) # (\cpu|Decoder0~1_combout ))) ) ) # ( !\cpu|Selector12~0_combout  & ( (!\cpu|Pmem|WideOr2~0_combout  & (!\cpu|Decoder0~1_combout  & 
// \cpu|Reg[31][4]~q )) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr2~0_combout ),
	.datac(!\cpu|Decoder0~1_combout ),
	.datad(!\cpu|Reg[31][4]~q ),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~5 .extended_lut = "off";
defparam \cpu|Reg~5 .lut_mask = 64'h00C000C00CCC0CCC;
defparam \cpu|Reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N0
cyclonev_lcell_comb \cpu|Selector25~7 (
// Equation(s):
// \cpu|Selector25~7_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[3][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[2][4]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[1][4]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[0][4]~q  ) ) )

	.dataa(!\cpu|Reg[3][4]~q ),
	.datab(!\cpu|Reg[1][4]~DUPLICATE_q ),
	.datac(!\cpu|Reg[0][4]~q ),
	.datad(!\cpu|Reg[2][4]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~7 .extended_lut = "off";
defparam \cpu|Selector25~7 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|Selector25~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N42
cyclonev_lcell_comb \cpu|Selector25~10 (
// Equation(s):
// \cpu|Selector25~10_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[15][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[14][4]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout 
//  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[13][4]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[12][4]~q  ) ) )

	.dataa(!\cpu|Reg[15][4]~q ),
	.datab(!\cpu|Reg[13][4]~DUPLICATE_q ),
	.datac(!\cpu|Reg[14][4]~q ),
	.datad(!\cpu|Reg[12][4]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~10 .extended_lut = "off";
defparam \cpu|Selector25~10 .lut_mask = 64'h00FF33330F0F5555;
defparam \cpu|Selector25~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N54
cyclonev_lcell_comb \cpu|Selector25~8 (
// Equation(s):
// \cpu|Selector25~8_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[7][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[6][4]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[5][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[4][4]~q  ) ) )

	.dataa(!\cpu|Reg[5][4]~q ),
	.datab(!\cpu|Reg[6][4]~q ),
	.datac(!\cpu|Reg[7][4]~q ),
	.datad(!\cpu|Reg[4][4]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~8 .extended_lut = "off";
defparam \cpu|Selector25~8 .lut_mask = 64'h00FF555533330F0F;
defparam \cpu|Selector25~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N20
dffeas \cpu|Reg[10][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[10][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[10][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[10][4] .is_wysiwyg = "true";
defparam \cpu|Reg[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y6_N44
dffeas \cpu|Reg[9][4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[9][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[9][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[9][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[9][4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[9][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N48
cyclonev_lcell_comb \cpu|Selector25~9 (
// Equation(s):
// \cpu|Selector25~9_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[11][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[10][4]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  
// & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[9][4]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[8][4]~q  ) ) )

	.dataa(!\cpu|Reg[8][4]~q ),
	.datab(!\cpu|Reg[11][4]~q ),
	.datac(!\cpu|Reg[10][4]~q ),
	.datad(!\cpu|Reg[9][4]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~9 .extended_lut = "off";
defparam \cpu|Selector25~9 .lut_mask = 64'h555500FF0F0F3333;
defparam \cpu|Selector25~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N6
cyclonev_lcell_comb \cpu|Selector25~11 (
// Equation(s):
// \cpu|Selector25~11_combout  = ( \cpu|Selector25~8_combout  & ( \cpu|Selector25~9_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & (((\cpu|Selector25~7_combout )) # (\cpu|Pmem|WideOr16~1_combout ))) # (\cpu|Pmem|WideOr17~0_combout  & 
// ((!\cpu|Pmem|WideOr16~1_combout ) # ((\cpu|Selector25~10_combout )))) ) ) ) # ( !\cpu|Selector25~8_combout  & ( \cpu|Selector25~9_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & (((\cpu|Selector25~7_combout )) # (\cpu|Pmem|WideOr16~1_combout ))) # 
// (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Pmem|WideOr16~1_combout  & ((\cpu|Selector25~10_combout )))) ) ) ) # ( \cpu|Selector25~8_combout  & ( !\cpu|Selector25~9_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & (!\cpu|Pmem|WideOr16~1_combout  & 
// (\cpu|Selector25~7_combout ))) # (\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~1_combout ) # ((\cpu|Selector25~10_combout )))) ) ) ) # ( !\cpu|Selector25~8_combout  & ( !\cpu|Selector25~9_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & 
// (!\cpu|Pmem|WideOr16~1_combout  & (\cpu|Selector25~7_combout ))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Pmem|WideOr16~1_combout  & ((\cpu|Selector25~10_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr17~0_combout ),
	.datab(!\cpu|Pmem|WideOr16~1_combout ),
	.datac(!\cpu|Selector25~7_combout ),
	.datad(!\cpu|Selector25~10_combout ),
	.datae(!\cpu|Selector25~8_combout ),
	.dataf(!\cpu|Selector25~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~11 .extended_lut = "off";
defparam \cpu|Selector25~11 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \cpu|Selector25~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N24
cyclonev_lcell_comb \cpu|Selector25~14 (
// Equation(s):
// \cpu|Selector25~14_combout  = ( \cpu|Selector25~11_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~0_combout  & ((\cpu|Selector25~0_combout ))) # (\cpu|Pmem|WideOr12~0_combout  & ((!\cpu|Selector25~0_combout ) # (\cpu|Selector25~5_combout 
// ))))) # (\cpu|IP[7]~DUPLICATE_q  & (\cpu|Pmem|WideOr12~0_combout )) ) ) # ( !\cpu|Selector25~11_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Selector25~0_combout  & ((!\cpu|Pmem|WideOr12~0_combout ) # (\cpu|Selector25~5_combout )))) ) )

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|WideOr12~0_combout ),
	.datac(!\cpu|Selector25~5_combout ),
	.datad(!\cpu|Selector25~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector25~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~14 .extended_lut = "off";
defparam \cpu|Selector25~14 .lut_mask = 64'h008A008A339B339B;
defparam \cpu|Selector25~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N9
cyclonev_lcell_comb \cpu|Mux35~11 (
// Equation(s):
// \cpu|Mux35~11_combout  = ( \cpu|Mux35~5_combout  & ( (!\cpu|Mux34~0_combout ) # (\cpu|Mux35~9_combout ) ) ) # ( !\cpu|Mux35~5_combout  & ( (\cpu|Mux34~0_combout  & \cpu|Mux35~9_combout ) ) )

	.dataa(!\cpu|Mux34~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Mux35~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux35~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux35~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux35~11 .extended_lut = "off";
defparam \cpu|Mux35~11 .lut_mask = 64'h00550055AAFFAAFF;
defparam \cpu|Mux35~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N48
cyclonev_lcell_comb \cpu|Pmem|WideOr8~1 (
// Equation(s):
// \cpu|Pmem|WideOr8~1_combout  = ( \cpu|IP[1]~DUPLICATE_q  & ( \cpu|Pmem|WideOr8~0_combout  & ( (\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP[7]~DUPLICATE_q  & \cpu|IP [4]))) ) ) ) # ( !\cpu|IP[1]~DUPLICATE_q  & ( 
// \cpu|Pmem|WideOr8~0_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP[5]~DUPLICATE_q  & !\cpu|IP [4])) # (\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP[5]~DUPLICATE_q  & \cpu|IP [4])))) ) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(!\cpu|IP[5]~DUPLICATE_q ),
	.datac(!\cpu|IP[7]~DUPLICATE_q ),
	.datad(!\cpu|IP [4]),
	.datae(!\cpu|IP[1]~DUPLICATE_q ),
	.dataf(!\cpu|Pmem|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr8~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr8~1 .lut_mask = 64'h0000000020400040;
defparam \cpu|Pmem|WideOr8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N33
cyclonev_lcell_comb \cpu|Pmem|WideOr9~1 (
// Equation(s):
// \cpu|Pmem|WideOr9~1_combout  = ( \cpu|Pmem|WideOr9~0_combout  & ( !\cpu|IP[7]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr9~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr9~1 .lut_mask = 64'h00000000FF00FF00;
defparam \cpu|Pmem|WideOr9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N12
cyclonev_lcell_comb \cpu|Pmem|WideOr10~1 (
// Equation(s):
// \cpu|Pmem|WideOr10~1_combout  = ( !\cpu|IP [7] & ( (!\cpu|IP [6] & \cpu|Pmem|WideOr10~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [6]),
	.datac(!\cpu|Pmem|WideOr10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr10~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr10~1 .lut_mask = 64'h0C0C0C0C00000000;
defparam \cpu|Pmem|WideOr10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N27
cyclonev_lcell_comb \cpu|Reg[25][0]~feeder (
// Equation(s):
// \cpu|Reg[25][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[25][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[25][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N21
cyclonev_lcell_comb \cpu|Reg[18][0]~feeder (
// Equation(s):
// \cpu|Reg[18][0]~feeder_combout  = \cpu|Selector16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[18][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[18][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[18][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[18][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N22
dffeas \cpu|Reg[18][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[18][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[18][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[18][0] .is_wysiwyg = "true";
defparam \cpu|Reg[18][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N30
cyclonev_lcell_comb \cpu|Reg[30][0]~feeder (
// Equation(s):
// \cpu|Reg[30][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N31
dffeas \cpu|Reg[30][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[30][7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][0] .is_wysiwyg = "true";
defparam \cpu|Reg[30][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N51
cyclonev_lcell_comb \cpu|Reg[26][0]~feeder (
// Equation(s):
// \cpu|Reg[26][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[26][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[26][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[26][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[26][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N52
dffeas \cpu|Reg[26][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[26][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][0] .is_wysiwyg = "true";
defparam \cpu|Reg[26][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N15
cyclonev_lcell_comb \cpu|Reg[22][0]~feeder (
// Equation(s):
// \cpu|Reg[22][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[22][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[22][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[22][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[22][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N16
dffeas \cpu|Reg[22][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[22][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[22][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[22][0] .is_wysiwyg = "true";
defparam \cpu|Reg[22][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N6
cyclonev_lcell_comb \cpu|Selector29~7 (
// Equation(s):
// \cpu|Selector29~7_combout  = ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[30][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[22][0]~q  ) ) ) # ( \cpu|Pmem|WideOr16~1_combout  
// & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[26][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[18][0]~q  ) ) )

	.dataa(!\cpu|Reg[18][0]~q ),
	.datab(!\cpu|Reg[30][0]~q ),
	.datac(!\cpu|Reg[26][0]~q ),
	.datad(!\cpu|Reg[22][0]~q ),
	.datae(!\cpu|Pmem|WideOr16~1_combout ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~7 .extended_lut = "off";
defparam \cpu|Selector29~7 .lut_mask = 64'h55550F0F00FF3333;
defparam \cpu|Selector29~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N9
cyclonev_lcell_comb \cpu|Reg[23][0]~feeder (
// Equation(s):
// \cpu|Reg[23][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[23][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[23][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[23][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[23][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N10
dffeas \cpu|Reg[23][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[23][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[23][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[23][0] .is_wysiwyg = "true";
defparam \cpu|Reg[23][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N21
cyclonev_lcell_comb \cpu|Mux77~0 (
// Equation(s):
// \cpu|Mux77~0_combout  = ( \cpu|Pmem|WideOr2~0_combout  & ( (\cpu|Decoder1~0_combout  & \cpu|Pmem|WideOr3~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Decoder1~0_combout ),
	.datad(!\cpu|Pmem|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux77~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux77~0 .extended_lut = "off";
defparam \cpu|Mux77~0 .lut_mask = 64'h00000000000F000F;
defparam \cpu|Mux77~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N6
cyclonev_lcell_comb \cpu|Mux77~1 (
// Equation(s):
// \cpu|Mux77~1_combout  = ( !\cpu|Pmem|WideOr2~0_combout  & ( (!\cpu|Pmem|WideOr3~0_combout  & \cpu|Decoder0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr3~0_combout ),
	.datad(!\cpu|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux77~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux77~1 .extended_lut = "off";
defparam \cpu|Mux77~1 .lut_mask = 64'h00F000F000000000;
defparam \cpu|Mux77~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N15
cyclonev_lcell_comb \cpu|s_word[0]~0 (
// Equation(s):
// \cpu|s_word[0]~0_combout  = ( !\cpu|Pmem|WideOr1~1_combout  & ( \cpu|Pmem|WideOr0~3_combout  & ( (\cpu|debug [0] & \cpu|IP[7]~DUPLICATE_q ) ) ) ) # ( !\cpu|Pmem|WideOr1~1_combout  & ( !\cpu|Pmem|WideOr0~3_combout  & ( \cpu|debug [0] ) ) )

	.dataa(gnd),
	.datab(!\cpu|debug [0]),
	.datac(!\cpu|IP[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\cpu|Pmem|WideOr1~1_combout ),
	.dataf(!\cpu|Pmem|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|s_word[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|s_word[0]~0 .extended_lut = "off";
defparam \cpu|s_word[0]~0 .lut_mask = 64'h3333000003030000;
defparam \cpu|s_word[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N48
cyclonev_lcell_comb \cpu|sync_btns0|ff1~0 (
// Equation(s):
// \cpu|sync_btns0|ff1~0_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|sync_btns0|ff1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|sync_btns0|ff1~0 .extended_lut = "off";
defparam \cpu|sync_btns0|ff1~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \cpu|sync_btns0|ff1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N49
dffeas \cpu|sync_btns0|ff1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|sync_btns0|ff1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns0|ff1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns0|ff1 .is_wysiwyg = "true";
defparam \cpu|sync_btns0|ff1 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N23
dffeas \cpu|sync_btns0|in_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_btns0|ff1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns0|in_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns0|in_sync .is_wysiwyg = "true";
defparam \cpu|sync_btns0|in_sync .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N20
dffeas \cpu|pb[0].dfe|prev (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_btns0|in_sync~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pb[0].dfe|prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pb[0].dfe|prev .is_wysiwyg = "true";
defparam \cpu|pb[0].dfe|prev .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N12
cyclonev_lcell_comb \cpu|Mux77~2 (
// Equation(s):
// \cpu|Mux77~2_combout  = ( !\cpu|IP[7]~DUPLICATE_q  & ( \cpu|Pmem|WideOr2~3_combout  ) ) # ( !\cpu|IP[7]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr2~3_combout  & ( \cpu|Pmem|WideOr3~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr3~3_combout ),
	.datad(gnd),
	.datae(!\cpu|IP[7]~DUPLICATE_q ),
	.dataf(!\cpu|Pmem|WideOr2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux77~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux77~2 .extended_lut = "off";
defparam \cpu|Mux77~2 .lut_mask = 64'h0F0F0000FFFF0000;
defparam \cpu|Mux77~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N39
cyclonev_lcell_comb \cpu|Mux80~2 (
// Equation(s):
// \cpu|Mux80~2_combout  = ( \cpu|Mux77~2_combout  & ( \cpu|Pmem|WideOr1~1_combout  ) ) # ( !\cpu|Mux77~2_combout  & ( (\cpu|Pmem|WideOr1~1_combout  & (((!\cpu|Pmem|WideOr6~3_combout ) # (\cpu|Pmem|WideOr5~0_combout )) # (\cpu|Pmem|WideOr4~0_combout ))) ) )

	.dataa(!\cpu|Pmem|WideOr4~0_combout ),
	.datab(!\cpu|Pmem|WideOr1~1_combout ),
	.datac(!\cpu|Pmem|WideOr5~0_combout ),
	.datad(!\cpu|Pmem|WideOr6~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux77~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux80~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux80~2 .extended_lut = "off";
defparam \cpu|Mux80~2 .lut_mask = 64'h3313331333333333;
defparam \cpu|Mux80~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N9
cyclonev_lcell_comb \cpu|Mux80~0 (
// Equation(s):
// \cpu|Mux80~0_combout  = ( \cpu|Decoder0~1_combout  & ( (!\cpu|Pmem|WideOr2~0_combout  & (!\cpu|Pmem|WideOr3~0_combout )) # (\cpu|Pmem|WideOr2~0_combout  & (\cpu|Pmem|WideOr3~0_combout  & \cpu|Decoder1~0_combout )) ) ) # ( !\cpu|Decoder0~1_combout  & ( 
// (\cpu|Pmem|WideOr2~0_combout  & (\cpu|Pmem|WideOr3~0_combout  & \cpu|Decoder1~0_combout )) ) )

	.dataa(!\cpu|Pmem|WideOr2~0_combout ),
	.datab(!\cpu|Pmem|WideOr3~0_combout ),
	.datac(gnd),
	.datad(!\cpu|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux80~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux80~0 .extended_lut = "off";
defparam \cpu|Mux80~0 .lut_mask = 64'h0011001188998899;
defparam \cpu|Mux80~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N36
cyclonev_lcell_comb \cpu|Mux80~1 (
// Equation(s):
// \cpu|Mux80~1_combout  = ( \cpu|Mux80~0_combout  & ( (!\cpu|Pmem|WideOr0~0_combout  & \cpu|debug [0]) ) ) # ( !\cpu|Mux80~0_combout  & ( (\cpu|Pmem|WideOr1~1_combout  & (!\cpu|Pmem|WideOr0~0_combout  & \cpu|debug [0])) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr1~1_combout ),
	.datac(!\cpu|Pmem|WideOr0~0_combout ),
	.datad(!\cpu|debug [0]),
	.datae(gnd),
	.dataf(!\cpu|Mux80~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux80~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux80~1 .extended_lut = "off";
defparam \cpu|Mux80~1 .lut_mask = 64'h0030003000F000F0;
defparam \cpu|Mux80~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N18
cyclonev_lcell_comb \cpu|Mux80~3 (
// Equation(s):
// \cpu|Mux80~3_combout  = ( \cpu|sync_btns0|in_sync~q  & ( \cpu|Mux80~1_combout  & ( (!\cpu|Reg[31][0]~q ) # (!\cpu|Mux80~2_combout ) ) ) ) # ( !\cpu|sync_btns0|in_sync~q  & ( \cpu|Mux80~1_combout  & ( (!\cpu|pb[0].dfe|prev~q  & ((!\cpu|Reg[31][0]~q ) # 
// (!\cpu|Mux80~2_combout ))) ) ) ) # ( \cpu|sync_btns0|in_sync~q  & ( !\cpu|Mux80~1_combout  & ( !\cpu|Reg[31][0]~q  ) ) ) # ( !\cpu|sync_btns0|in_sync~q  & ( !\cpu|Mux80~1_combout  & ( (!\cpu|pb[0].dfe|prev~q  & !\cpu|Reg[31][0]~q ) ) ) )

	.dataa(!\cpu|pb[0].dfe|prev~q ),
	.datab(!\cpu|Reg[31][0]~q ),
	.datac(!\cpu|Mux80~2_combout ),
	.datad(gnd),
	.datae(!\cpu|sync_btns0|in_sync~q ),
	.dataf(!\cpu|Mux80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux80~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux80~3 .extended_lut = "off";
defparam \cpu|Mux80~3 .lut_mask = 64'h8888CCCCA8A8FCFC;
defparam \cpu|Mux80~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N36
cyclonev_lcell_comb \cpu|Mux80~4 (
// Equation(s):
// \cpu|Mux80~4_combout  = ( \cpu|Mux80~3_combout  & ( \cpu|cnum~0_combout  & ( (\cpu|s_word[0]~0_combout  & (((\cpu|Mux77~1_combout  & \cpu|Selector16~0_combout )) # (\cpu|Mux77~0_combout ))) ) ) ) # ( !\cpu|Mux80~3_combout  & ( \cpu|cnum~0_combout  ) ) # ( 
// \cpu|Mux80~3_combout  & ( !\cpu|cnum~0_combout  & ( (\cpu|Mux77~1_combout  & (\cpu|s_word[0]~0_combout  & \cpu|Selector16~0_combout )) ) ) ) # ( !\cpu|Mux80~3_combout  & ( !\cpu|cnum~0_combout  ) )

	.dataa(!\cpu|Mux77~0_combout ),
	.datab(!\cpu|Mux77~1_combout ),
	.datac(!\cpu|s_word[0]~0_combout ),
	.datad(!\cpu|Selector16~0_combout ),
	.datae(!\cpu|Mux80~3_combout ),
	.dataf(!\cpu|cnum~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux80~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux80~4 .extended_lut = "off";
defparam \cpu|Mux80~4 .lut_mask = 64'hFFFF0003FFFF0507;
defparam \cpu|Mux80~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N37
dffeas \cpu|Reg[31][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux80~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][0] .is_wysiwyg = "true";
defparam \cpu|Reg[31][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N45
cyclonev_lcell_comb \cpu|Reg[27][0]~feeder (
// Equation(s):
// \cpu|Reg[27][0]~feeder_combout  = \cpu|Selector16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector16~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[27][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[27][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[27][0]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[27][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N46
dffeas \cpu|Reg[27][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[27][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[27][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[27][0] .is_wysiwyg = "true";
defparam \cpu|Reg[27][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N39
cyclonev_lcell_comb \cpu|Reg[19][0]~feeder (
// Equation(s):
// \cpu|Reg[19][0]~feeder_combout  = \cpu|Selector16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector16~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[19][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[19][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[19][0]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[19][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N41
dffeas \cpu|Reg[19][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[19][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[19][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[19][0] .is_wysiwyg = "true";
defparam \cpu|Reg[19][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N24
cyclonev_lcell_comb \cpu|Selector29~8 (
// Equation(s):
// \cpu|Selector29~8_combout  = ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[31][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[23][0]~q  ) ) ) # ( \cpu|Pmem|WideOr16~1_combout  
// & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[27][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[19][0]~q  ) ) )

	.dataa(!\cpu|Reg[23][0]~q ),
	.datab(!\cpu|Reg[31][0]~q ),
	.datac(!\cpu|Reg[27][0]~q ),
	.datad(!\cpu|Reg[19][0]~q ),
	.datae(!\cpu|Pmem|WideOr16~1_combout ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~8 .extended_lut = "off";
defparam \cpu|Selector29~8 .lut_mask = 64'h00FF0F0F55553333;
defparam \cpu|Selector29~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N39
cyclonev_lcell_comb \cpu|Reg[21][0]~feeder (
// Equation(s):
// \cpu|Reg[21][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[21][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[21][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[21][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[21][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N41
dffeas \cpu|Reg[21][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[21][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[21][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[21][0] .is_wysiwyg = "true";
defparam \cpu|Reg[21][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N21
cyclonev_lcell_comb \cpu|Reg[17][0]~feeder (
// Equation(s):
// \cpu|Reg[17][0]~feeder_combout  = \cpu|Selector16~0_combout 

	.dataa(!\cpu|Selector16~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[17][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[17][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[17][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[17][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N23
dffeas \cpu|Reg[17][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[17][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[17][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[17][0] .is_wysiwyg = "true";
defparam \cpu|Reg[17][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N48
cyclonev_lcell_comb \cpu|Selector29~6 (
// Equation(s):
// \cpu|Selector29~6_combout  = ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[29][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[21][0]~q  ) ) ) # ( \cpu|Pmem|WideOr16~1_combout  
// & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[25][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[17][0]~q  ) ) )

	.dataa(!\cpu|Reg[21][0]~q ),
	.datab(!\cpu|Reg[25][0]~q ),
	.datac(!\cpu|Reg[29][0]~q ),
	.datad(!\cpu|Reg[17][0]~q ),
	.datae(!\cpu|Pmem|WideOr16~1_combout ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~6 .extended_lut = "off";
defparam \cpu|Selector29~6 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|Selector29~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N39
cyclonev_lcell_comb \cpu|Reg[16][0]~feeder (
// Equation(s):
// \cpu|Reg[16][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[16][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[16][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[16][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[16][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N41
dffeas \cpu|Reg[16][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[16][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[16][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][0] .is_wysiwyg = "true";
defparam \cpu|Reg[16][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N51
cyclonev_lcell_comb \cpu|Reg[24][0]~feeder (
// Equation(s):
// \cpu|Reg[24][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[24][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[24][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N52
dffeas \cpu|Reg[24][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[24][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][0] .is_wysiwyg = "true";
defparam \cpu|Reg[24][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N42
cyclonev_lcell_comb \cpu|Reg[20][0]~feeder (
// Equation(s):
// \cpu|Reg[20][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[20][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[20][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[20][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[20][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N43
dffeas \cpu|Reg[20][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[20][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[20][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[20][0] .is_wysiwyg = "true";
defparam \cpu|Reg[20][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N51
cyclonev_lcell_comb \cpu|din0|ff1~feeder (
// Equation(s):
// \cpu|din0|ff1~feeder_combout  = ( \SW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|din0|ff1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|din0|ff1~feeder .extended_lut = "off";
defparam \cpu|din0|ff1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|din0|ff1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N52
dffeas \cpu|din0|ff1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|din0|ff1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|din0|ff1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|din0|ff1 .is_wysiwyg = "true";
defparam \cpu|din0|ff1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N12
cyclonev_lcell_comb \cpu|din0|in_sync~feeder (
// Equation(s):
// \cpu|din0|in_sync~feeder_combout  = ( \cpu|din0|ff1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|din0|ff1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|din0|in_sync~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|din0|in_sync~feeder .extended_lut = "off";
defparam \cpu|din0|in_sync~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|din0|in_sync~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N13
dffeas \cpu|din0|in_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|din0|in_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|din0|in_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|din0|in_sync .is_wysiwyg = "true";
defparam \cpu|din0|in_sync .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N36
cyclonev_lcell_comb \cpu|Reg~85 (
// Equation(s):
// \cpu|Reg~85_combout  = ( \cpu|din0|in_sync~q  & ( \cpu|cnum~0_combout  & ( ((\cpu|Reg~29_combout ) # (\cpu|Selector16~0_combout )) # (\cpu|Pmem|WideOr2~0_combout ) ) ) ) # ( !\cpu|din0|in_sync~q  & ( \cpu|cnum~0_combout  & ( (!\cpu|Reg~29_combout  & 
// ((\cpu|Selector16~0_combout ) # (\cpu|Pmem|WideOr2~0_combout ))) ) ) ) # ( \cpu|din0|in_sync~q  & ( !\cpu|cnum~0_combout  & ( ((!\cpu|Pmem|WideOr2~0_combout  & \cpu|Selector16~0_combout )) # (\cpu|Reg~29_combout ) ) ) ) # ( !\cpu|din0|in_sync~q  & ( 
// !\cpu|cnum~0_combout  & ( (!\cpu|Pmem|WideOr2~0_combout  & (\cpu|Selector16~0_combout  & !\cpu|Reg~29_combout )) ) ) )

	.dataa(!\cpu|Pmem|WideOr2~0_combout ),
	.datab(!\cpu|Selector16~0_combout ),
	.datac(gnd),
	.datad(!\cpu|Reg~29_combout ),
	.datae(!\cpu|din0|in_sync~q ),
	.dataf(!\cpu|cnum~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~85 .extended_lut = "off";
defparam \cpu|Reg~85 .lut_mask = 64'h220022FF770077FF;
defparam \cpu|Reg~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N37
dffeas \cpu|Reg[28][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][0] .is_wysiwyg = "true";
defparam \cpu|Reg[28][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N18
cyclonev_lcell_comb \cpu|Selector29~5 (
// Equation(s):
// \cpu|Selector29~5_combout  = ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[28][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[20][0]~q  ) ) ) # ( \cpu|Pmem|WideOr16~1_combout  
// & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[24][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[16][0]~q  ) ) )

	.dataa(!\cpu|Reg[16][0]~q ),
	.datab(!\cpu|Reg[24][0]~q ),
	.datac(!\cpu|Reg[20][0]~q ),
	.datad(!\cpu|Reg[28][0]~q ),
	.datae(!\cpu|Pmem|WideOr16~1_combout ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~5 .extended_lut = "off";
defparam \cpu|Selector29~5 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|Selector29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N0
cyclonev_lcell_comb \cpu|Selector29~9 (
// Equation(s):
// \cpu|Selector29~9_combout  = ( \cpu|Selector29~6_combout  & ( \cpu|Selector29~5_combout  & ( (!\cpu|Pmem|WideOr18~0_combout ) # ((!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Selector29~7_combout )) # (\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Selector29~8_combout 
// )))) ) ) ) # ( !\cpu|Selector29~6_combout  & ( \cpu|Selector29~5_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & (((!\cpu|Pmem|WideOr18~0_combout )) # (\cpu|Selector29~7_combout ))) # (\cpu|Pmem|WideOr19~0_combout  & (((\cpu|Selector29~8_combout  & 
// \cpu|Pmem|WideOr18~0_combout )))) ) ) ) # ( \cpu|Selector29~6_combout  & ( !\cpu|Selector29~5_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Selector29~7_combout  & ((\cpu|Pmem|WideOr18~0_combout )))) # (\cpu|Pmem|WideOr19~0_combout  & 
// (((!\cpu|Pmem|WideOr18~0_combout ) # (\cpu|Selector29~8_combout )))) ) ) ) # ( !\cpu|Selector29~6_combout  & ( !\cpu|Selector29~5_combout  & ( (\cpu|Pmem|WideOr18~0_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Selector29~7_combout )) # 
// (\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Selector29~8_combout ))))) ) ) )

	.dataa(!\cpu|Pmem|WideOr19~0_combout ),
	.datab(!\cpu|Selector29~7_combout ),
	.datac(!\cpu|Selector29~8_combout ),
	.datad(!\cpu|Pmem|WideOr18~0_combout ),
	.datae(!\cpu|Selector29~6_combout ),
	.dataf(!\cpu|Selector29~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~9 .extended_lut = "off";
defparam \cpu|Selector29~9 .lut_mask = 64'h00275527AA27FF27;
defparam \cpu|Selector29~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N33
cyclonev_lcell_comb \cpu|Reg[5][0]~feeder (
// Equation(s):
// \cpu|Reg[5][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[5][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N34
dffeas \cpu|Reg[5][0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[5][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[5][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N51
cyclonev_lcell_comb \cpu|Reg[4][0]~feeder (
// Equation(s):
// \cpu|Reg[4][0]~feeder_combout  = \cpu|Selector16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[4][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N52
dffeas \cpu|Reg[4][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[4][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[4][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][0] .is_wysiwyg = "true";
defparam \cpu|Reg[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N27
cyclonev_lcell_comb \cpu|Reg[6][0]~feeder (
// Equation(s):
// \cpu|Reg[6][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[6][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[6][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[6][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N28
dffeas \cpu|Reg[6][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[6][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[6][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][0] .is_wysiwyg = "true";
defparam \cpu|Reg[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N15
cyclonev_lcell_comb \cpu|Reg[7][0]~feeder (
// Equation(s):
// \cpu|Reg[7][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[7][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[7][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[7][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[7][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N16
dffeas \cpu|Reg[7][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[7][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[7][0]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[7][0] .is_wysiwyg = "true";
defparam \cpu|Reg[7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N36
cyclonev_lcell_comb \cpu|Selector29~1 (
// Equation(s):
// \cpu|Selector29~1_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[7][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[6][0]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[5][0]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[4][0]~q  ) ) )

	.dataa(!\cpu|Reg[5][0]~DUPLICATE_q ),
	.datab(!\cpu|Reg[4][0]~q ),
	.datac(!\cpu|Reg[6][0]~q ),
	.datad(!\cpu|Reg[7][0]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~1 .extended_lut = "off";
defparam \cpu|Selector29~1 .lut_mask = 64'h333355550F0F00FF;
defparam \cpu|Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N36
cyclonev_lcell_comb \cpu|Reg[0][0]~feeder (
// Equation(s):
// \cpu|Reg[0][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N37
dffeas \cpu|Reg[0][0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[0][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N42
cyclonev_lcell_comb \cpu|Reg[1][0]~feeder (
// Equation(s):
// \cpu|Reg[1][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N43
dffeas \cpu|Reg[1][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[1][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][0] .is_wysiwyg = "true";
defparam \cpu|Reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N21
cyclonev_lcell_comb \cpu|Reg[2][0]~feeder (
// Equation(s):
// \cpu|Reg[2][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N23
dffeas \cpu|Reg[2][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[2][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][0] .is_wysiwyg = "true";
defparam \cpu|Reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N12
cyclonev_lcell_comb \cpu|Reg[3][0]~feeder (
// Equation(s):
// \cpu|Reg[3][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[3][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N13
dffeas \cpu|Reg[3][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[3][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[3][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][0] .is_wysiwyg = "true";
defparam \cpu|Reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N12
cyclonev_lcell_comb \cpu|Selector29~0 (
// Equation(s):
// \cpu|Selector29~0_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[3][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[2][0]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[1][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[0][0]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[0][0]~DUPLICATE_q ),
	.datab(!\cpu|Reg[1][0]~q ),
	.datac(!\cpu|Reg[2][0]~q ),
	.datad(!\cpu|Reg[3][0]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~0 .extended_lut = "off";
defparam \cpu|Selector29~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N24
cyclonev_lcell_comb \cpu|Reg[11][0]~feeder (
// Equation(s):
// \cpu|Reg[11][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[11][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[11][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[11][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[11][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N25
dffeas \cpu|Reg[11][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[11][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[11][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[11][0] .is_wysiwyg = "true";
defparam \cpu|Reg[11][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N30
cyclonev_lcell_comb \cpu|Reg[10][0]~feeder (
// Equation(s):
// \cpu|Reg[10][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[10][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[10][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[10][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[10][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N31
dffeas \cpu|Reg[10][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[10][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[10][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[10][0] .is_wysiwyg = "true";
defparam \cpu|Reg[10][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N15
cyclonev_lcell_comb \cpu|Reg[8][0]~feeder (
// Equation(s):
// \cpu|Reg[8][0]~feeder_combout  = \cpu|Selector16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[8][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[8][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N16
dffeas \cpu|Reg[8][0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[8][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[8][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[8][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[8][0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[8][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N36
cyclonev_lcell_comb \cpu|Reg[9][0]~feeder (
// Equation(s):
// \cpu|Reg[9][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[9][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[9][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[9][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[9][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N37
dffeas \cpu|Reg[9][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[9][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[9][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[9][0] .is_wysiwyg = "true";
defparam \cpu|Reg[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N54
cyclonev_lcell_comb \cpu|Selector29~2 (
// Equation(s):
// \cpu|Selector29~2_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[11][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[10][0]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  
// & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[9][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[8][0]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[11][0]~q ),
	.datab(!\cpu|Reg[10][0]~q ),
	.datac(!\cpu|Reg[8][0]~DUPLICATE_q ),
	.datad(!\cpu|Reg[9][0]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~2 .extended_lut = "off";
defparam \cpu|Selector29~2 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N36
cyclonev_lcell_comb \cpu|Reg[13][0]~feeder (
// Equation(s):
// \cpu|Reg[13][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[13][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[13][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[13][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[13][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N37
dffeas \cpu|Reg[13][0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[13][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[13][0]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[13][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[13][0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[13][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N42
cyclonev_lcell_comb \cpu|Reg[14][0]~feeder (
// Equation(s):
// \cpu|Reg[14][0]~feeder_combout  = \cpu|Selector16~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector16~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[14][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[14][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[14][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[14][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N43
dffeas \cpu|Reg[14][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[14][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[14][0]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[14][0] .is_wysiwyg = "true";
defparam \cpu|Reg[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y5_N56
dffeas \cpu|Reg[15][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Selector16~0_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[15][0]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[15][0] .is_wysiwyg = "true";
defparam \cpu|Reg[15][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N27
cyclonev_lcell_comb \cpu|Reg[12][0]~feeder (
// Equation(s):
// \cpu|Reg[12][0]~feeder_combout  = \cpu|Selector16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector16~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[12][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[12][0]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N29
dffeas \cpu|Reg[12][0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[12][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[12][0]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[12][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[12][0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[12][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N12
cyclonev_lcell_comb \cpu|Selector29~3 (
// Equation(s):
// \cpu|Selector29~3_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[15][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[14][0]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  
// & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[13][0]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[12][0]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[13][0]~DUPLICATE_q ),
	.datab(!\cpu|Reg[14][0]~q ),
	.datac(!\cpu|Reg[15][0]~q ),
	.datad(!\cpu|Reg[12][0]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~3 .extended_lut = "off";
defparam \cpu|Selector29~3 .lut_mask = 64'h00FF555533330F0F;
defparam \cpu|Selector29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N42
cyclonev_lcell_comb \cpu|Selector29~4 (
// Equation(s):
// \cpu|Selector29~4_combout  = ( \cpu|Selector29~2_combout  & ( \cpu|Selector29~3_combout  & ( ((!\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Selector29~0_combout ))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Selector29~1_combout ))) # 
// (\cpu|Pmem|WideOr16~1_combout ) ) ) ) # ( !\cpu|Selector29~2_combout  & ( \cpu|Selector29~3_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & (!\cpu|Pmem|WideOr16~1_combout  & ((\cpu|Selector29~0_combout )))) # (\cpu|Pmem|WideOr17~0_combout  & 
// (((\cpu|Selector29~1_combout )) # (\cpu|Pmem|WideOr16~1_combout ))) ) ) ) # ( \cpu|Selector29~2_combout  & ( !\cpu|Selector29~3_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & (((\cpu|Selector29~0_combout )) # (\cpu|Pmem|WideOr16~1_combout ))) # 
// (\cpu|Pmem|WideOr17~0_combout  & (!\cpu|Pmem|WideOr16~1_combout  & (\cpu|Selector29~1_combout ))) ) ) ) # ( !\cpu|Selector29~2_combout  & ( !\cpu|Selector29~3_combout  & ( (!\cpu|Pmem|WideOr16~1_combout  & ((!\cpu|Pmem|WideOr17~0_combout  & 
// ((\cpu|Selector29~0_combout ))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Selector29~1_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr17~0_combout ),
	.datab(!\cpu|Pmem|WideOr16~1_combout ),
	.datac(!\cpu|Selector29~1_combout ),
	.datad(!\cpu|Selector29~0_combout ),
	.datae(!\cpu|Selector29~2_combout ),
	.dataf(!\cpu|Selector29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~4 .extended_lut = "off";
defparam \cpu|Selector29~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \cpu|Selector29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N33
cyclonev_lcell_comb \cpu|Selector29~10 (
// Equation(s):
// \cpu|Selector29~10_combout  = ( \cpu|Selector29~4_combout  & ( (!\cpu|Pmem|WideOr12~0_combout  & (\cpu|Pmem|WideOr19~0_combout )) # (\cpu|Pmem|WideOr12~0_combout  & (((!\cpu|Pmem|WideOr15~1_combout ) # (\cpu|Selector29~9_combout )))) ) ) # ( 
// !\cpu|Selector29~4_combout  & ( (!\cpu|Pmem|WideOr12~0_combout  & (\cpu|Pmem|WideOr19~0_combout )) # (\cpu|Pmem|WideOr12~0_combout  & (((\cpu|Pmem|WideOr15~1_combout  & \cpu|Selector29~9_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr19~0_combout ),
	.datab(!\cpu|Pmem|WideOr15~1_combout ),
	.datac(!\cpu|Pmem|WideOr12~0_combout ),
	.datad(!\cpu|Selector29~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~10 .extended_lut = "off";
defparam \cpu|Selector29~10 .lut_mask = 64'h505350535C5F5C5F;
defparam \cpu|Selector29~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N18
cyclonev_lcell_comb \cpu|Mux39~5 (
// Equation(s):
// \cpu|Mux39~5_combout  = ( \cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[4][0]~q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[5][0]~DUPLICATE_q  ) ) ) # ( \cpu|Selector34~0_combout  & ( 
// !\cpu|Selector33~0_combout  & ( \cpu|Reg[6][0]~q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( !\cpu|Selector33~0_combout  & ( \cpu|Reg[7][0]~q  ) ) )

	.dataa(!\cpu|Reg[5][0]~DUPLICATE_q ),
	.datab(!\cpu|Reg[4][0]~q ),
	.datac(!\cpu|Reg[7][0]~q ),
	.datad(!\cpu|Reg[6][0]~q ),
	.datae(!\cpu|Selector34~0_combout ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux39~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux39~5 .extended_lut = "off";
defparam \cpu|Mux39~5 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|Mux39~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N38
dffeas \cpu|Reg[0][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][0] .is_wysiwyg = "true";
defparam \cpu|Reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y7_N14
dffeas \cpu|Reg[3][0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[3][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[3][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[3][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N22
dffeas \cpu|Reg[2][0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[2][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[2][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y7_N44
dffeas \cpu|Reg[1][0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[1][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[1][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N24
cyclonev_lcell_comb \cpu|Mux39~7 (
// Equation(s):
// \cpu|Mux39~7_combout  = ( \cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[0][0]~q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[1][0]~DUPLICATE_q  ) ) ) # ( \cpu|Selector34~0_combout  & ( 
// !\cpu|Selector33~0_combout  & ( \cpu|Reg[2][0]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( !\cpu|Selector33~0_combout  & ( \cpu|Reg[3][0]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[0][0]~q ),
	.datab(!\cpu|Reg[3][0]~DUPLICATE_q ),
	.datac(!\cpu|Reg[2][0]~DUPLICATE_q ),
	.datad(!\cpu|Reg[1][0]~DUPLICATE_q ),
	.datae(!\cpu|Selector34~0_combout ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux39~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux39~7 .extended_lut = "off";
defparam \cpu|Mux39~7 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|Mux39~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N48
cyclonev_lcell_comb \cpu|Mux39~6 (
// Equation(s):
// \cpu|Mux39~6_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[12][0]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[14][0]~q  ) ) ) # ( \cpu|Selector33~0_combout  & ( 
// !\cpu|Selector34~0_combout  & ( \cpu|Reg[13][0]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[15][0]~q  ) ) )

	.dataa(!\cpu|Reg[15][0]~q ),
	.datab(!\cpu|Reg[14][0]~q ),
	.datac(!\cpu|Reg[13][0]~DUPLICATE_q ),
	.datad(!\cpu|Reg[12][0]~DUPLICATE_q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux39~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux39~6 .extended_lut = "off";
defparam \cpu|Mux39~6 .lut_mask = 64'h55550F0F333300FF;
defparam \cpu|Mux39~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N54
cyclonev_lcell_comb \cpu|Mux39~8 (
// Equation(s):
// \cpu|Mux39~8_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Mux39~6_combout  & ( ((!\cpu|Selector32~0_combout  & ((\cpu|Mux39~7_combout ))) # (\cpu|Selector32~0_combout  & (\cpu|Mux39~5_combout ))) # (\cpu|Selector31~0_combout ) ) ) ) # ( 
// !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Mux39~6_combout  & ( (!\cpu|Selector31~0_combout  & ((!\cpu|Selector32~0_combout  & ((\cpu|Mux39~7_combout ))) # (\cpu|Selector32~0_combout  & (\cpu|Mux39~5_combout )))) ) ) ) # ( \cpu|Pmem|WideOr9~1_combout  & ( 
// !\cpu|Mux39~6_combout  & ( (!\cpu|Selector31~0_combout  & ((!\cpu|Selector32~0_combout  & ((\cpu|Mux39~7_combout ))) # (\cpu|Selector32~0_combout  & (\cpu|Mux39~5_combout )))) ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Mux39~6_combout  & ( 
// (!\cpu|Selector31~0_combout  & ((!\cpu|Selector32~0_combout  & ((\cpu|Mux39~7_combout ))) # (\cpu|Selector32~0_combout  & (\cpu|Mux39~5_combout )))) ) ) )

	.dataa(!\cpu|Mux39~5_combout ),
	.datab(!\cpu|Selector31~0_combout ),
	.datac(!\cpu|Mux39~7_combout ),
	.datad(!\cpu|Selector32~0_combout ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Mux39~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux39~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux39~8 .extended_lut = "off";
defparam \cpu|Mux39~8 .lut_mask = 64'h0C440C440C443F77;
defparam \cpu|Mux39~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N17
dffeas \cpu|Reg[8][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[8][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[8][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[8][0] .is_wysiwyg = "true";
defparam \cpu|Reg[8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N6
cyclonev_lcell_comb \cpu|Mux39~10 (
// Equation(s):
// \cpu|Mux39~10_combout  = ( !\cpu|Selector33~0_combout  & ( (!\cpu|Mux34~0_combout  & (((!\cpu|Selector34~0_combout  & ((\cpu|Reg[11][0]~q ))) # (\cpu|Selector34~0_combout  & (\cpu|Reg[10][0]~q ))))) ) ) # ( \cpu|Selector33~0_combout  & ( 
// (!\cpu|Mux34~0_combout  & (((!\cpu|Selector34~0_combout  & (\cpu|Reg[9][0]~q )) # (\cpu|Selector34~0_combout  & ((\cpu|Reg[8][0]~q )))))) ) )

	.dataa(!\cpu|Mux34~0_combout ),
	.datab(!\cpu|Reg[9][0]~q ),
	.datac(!\cpu|Reg[8][0]~q ),
	.datad(!\cpu|Reg[11][0]~q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(!\cpu|Reg[10][0]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux39~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux39~10 .extended_lut = "on";
defparam \cpu|Mux39~10 .lut_mask = 64'h00AA22220A0A0A0A;
defparam \cpu|Mux39~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N0
cyclonev_lcell_comb \cpu|Mux39~1 (
// Equation(s):
// \cpu|Mux39~1_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[30][0]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[26][0]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector31~0_combout  & ( \cpu|Reg[22][0]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector31~0_combout  & ( \cpu|Reg[18][0]~q  ) ) )

	.dataa(!\cpu|Reg[30][0]~q ),
	.datab(!\cpu|Reg[18][0]~q ),
	.datac(!\cpu|Reg[26][0]~q ),
	.datad(!\cpu|Reg[22][0]~q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux39~1 .extended_lut = "off";
defparam \cpu|Mux39~1 .lut_mask = 64'h333300FF0F0F5555;
defparam \cpu|Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N44
dffeas \cpu|Reg[20][0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[20][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[20][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[20][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[20][0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[20][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N12
cyclonev_lcell_comb \cpu|Mux39~3 (
// Equation(s):
// \cpu|Mux39~3_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[28][0]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[24][0]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector31~0_combout  & ( \cpu|Reg[20][0]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector31~0_combout  & ( \cpu|Reg[16][0]~q  ) ) )

	.dataa(!\cpu|Reg[24][0]~q ),
	.datab(!\cpu|Reg[28][0]~q ),
	.datac(!\cpu|Reg[16][0]~q ),
	.datad(!\cpu|Reg[20][0]~DUPLICATE_q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux39~3 .extended_lut = "off";
defparam \cpu|Mux39~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N40
dffeas \cpu|Reg[21][0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[21][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[21][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[21][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[21][0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[21][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N54
cyclonev_lcell_comb \cpu|Mux39~2 (
// Equation(s):
// \cpu|Mux39~2_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[29][0]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[25][0]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector31~0_combout  & ( \cpu|Reg[21][0]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector31~0_combout  & ( \cpu|Reg[17][0]~q  ) ) )

	.dataa(!\cpu|Reg[17][0]~q ),
	.datab(!\cpu|Reg[29][0]~q ),
	.datac(!\cpu|Reg[25][0]~q ),
	.datad(!\cpu|Reg[21][0]~DUPLICATE_q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux39~2 .extended_lut = "off";
defparam \cpu|Mux39~2 .lut_mask = 64'h555500FF0F0F3333;
defparam \cpu|Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N42
cyclonev_lcell_comb \cpu|Mux39~0 (
// Equation(s):
// \cpu|Mux39~0_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[31][0]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[27][0]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector31~0_combout  & ( \cpu|Reg[23][0]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector31~0_combout  & ( \cpu|Reg[19][0]~q  ) ) )

	.dataa(!\cpu|Reg[23][0]~q ),
	.datab(!\cpu|Reg[27][0]~q ),
	.datac(!\cpu|Reg[31][0]~q ),
	.datad(!\cpu|Reg[19][0]~q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux39~0 .extended_lut = "off";
defparam \cpu|Mux39~0 .lut_mask = 64'h00FF555533330F0F;
defparam \cpu|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N6
cyclonev_lcell_comb \cpu|Mux39~4 (
// Equation(s):
// \cpu|Mux39~4_combout  = ( \cpu|Mux39~2_combout  & ( \cpu|Mux39~0_combout  & ( (!\cpu|Selector34~0_combout ) # ((!\cpu|Selector33~0_combout  & (\cpu|Mux39~1_combout )) # (\cpu|Selector33~0_combout  & ((\cpu|Mux39~3_combout )))) ) ) ) # ( 
// !\cpu|Mux39~2_combout  & ( \cpu|Mux39~0_combout  & ( (!\cpu|Selector34~0_combout  & (!\cpu|Selector33~0_combout )) # (\cpu|Selector34~0_combout  & ((!\cpu|Selector33~0_combout  & (\cpu|Mux39~1_combout )) # (\cpu|Selector33~0_combout  & 
// ((\cpu|Mux39~3_combout ))))) ) ) ) # ( \cpu|Mux39~2_combout  & ( !\cpu|Mux39~0_combout  & ( (!\cpu|Selector34~0_combout  & (\cpu|Selector33~0_combout )) # (\cpu|Selector34~0_combout  & ((!\cpu|Selector33~0_combout  & (\cpu|Mux39~1_combout )) # 
// (\cpu|Selector33~0_combout  & ((\cpu|Mux39~3_combout ))))) ) ) ) # ( !\cpu|Mux39~2_combout  & ( !\cpu|Mux39~0_combout  & ( (\cpu|Selector34~0_combout  & ((!\cpu|Selector33~0_combout  & (\cpu|Mux39~1_combout )) # (\cpu|Selector33~0_combout  & 
// ((\cpu|Mux39~3_combout ))))) ) ) )

	.dataa(!\cpu|Selector34~0_combout ),
	.datab(!\cpu|Selector33~0_combout ),
	.datac(!\cpu|Mux39~1_combout ),
	.datad(!\cpu|Mux39~3_combout ),
	.datae(!\cpu|Mux39~2_combout ),
	.dataf(!\cpu|Mux39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux39~4 .extended_lut = "off";
defparam \cpu|Mux39~4 .lut_mask = 64'h041526378C9DAEBF;
defparam \cpu|Mux39~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N30
cyclonev_lcell_comb \cpu|Mux48~0 (
// Equation(s):
// \cpu|Mux48~0_combout  = ( \cpu|Selector30~0_combout  & ( \cpu|Mux39~4_combout  & ( (\cpu|Pmem|WideOr5~0_combout  & !\cpu|Selector29~10_combout ) ) ) ) # ( !\cpu|Selector30~0_combout  & ( \cpu|Mux39~4_combout  & ( (!\cpu|Selector29~10_combout  & 
// (((!\cpu|Mux39~8_combout  & !\cpu|Mux39~10_combout )) # (\cpu|Pmem|WideOr5~0_combout ))) ) ) ) # ( \cpu|Selector30~0_combout  & ( !\cpu|Mux39~4_combout  & ( !\cpu|Selector29~10_combout  ) ) ) # ( !\cpu|Selector30~0_combout  & ( !\cpu|Mux39~4_combout  & ( 
// (!\cpu|Selector29~10_combout  & (((!\cpu|Mux39~8_combout  & !\cpu|Mux39~10_combout )) # (\cpu|Pmem|WideOr5~0_combout ))) ) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Selector29~10_combout ),
	.datac(!\cpu|Mux39~8_combout ),
	.datad(!\cpu|Mux39~10_combout ),
	.datae(!\cpu|Selector30~0_combout ),
	.dataf(!\cpu|Mux39~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux48~0 .extended_lut = "off";
defparam \cpu|Mux48~0 .lut_mask = 64'hC444CCCCC4444444;
defparam \cpu|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N30
cyclonev_lcell_comb \cpu|Selector29~11 (
// Equation(s):
// \cpu|Selector29~11_combout  = ( \cpu|Selector29~4_combout  & ( (!\cpu|Pmem|WideOr15~1_combout ) # (\cpu|Selector29~9_combout ) ) ) # ( !\cpu|Selector29~4_combout  & ( (\cpu|Pmem|WideOr15~1_combout  & \cpu|Selector29~9_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr15~1_combout ),
	.datac(gnd),
	.datad(!\cpu|Selector29~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~11 .extended_lut = "off";
defparam \cpu|Selector29~11 .lut_mask = 64'h00330033CCFFCCFF;
defparam \cpu|Selector29~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N39
cyclonev_lcell_comb \cpu|Mux39~9 (
// Equation(s):
// \cpu|Mux39~9_combout  = ( \cpu|Mux39~4_combout  & ( ((\cpu|Mux39~8_combout ) # (\cpu|Mux39~10_combout )) # (\cpu|Selector30~0_combout ) ) ) # ( !\cpu|Mux39~4_combout  & ( (!\cpu|Selector30~0_combout  & ((\cpu|Mux39~8_combout ) # (\cpu|Mux39~10_combout ))) 
// ) )

	.dataa(!\cpu|Selector30~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Mux39~10_combout ),
	.datad(!\cpu|Mux39~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux39~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux39~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux39~9 .extended_lut = "off";
defparam \cpu|Mux39~9 .lut_mask = 64'h0AAA0AAA5FFF5FFF;
defparam \cpu|Mux39~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N0
cyclonev_lcell_comb \cpu|Add3~1 (
// Equation(s):
// \cpu|Add3~1_sumout  = SUM(( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & (\cpu|Pmem|WideOr19~3_combout )) # (\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Selector29~11_combout ))))) ) + ( \cpu|Mux39~9_combout  ) + ( !VCC ))
// \cpu|Add3~2  = CARRY(( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & (\cpu|Pmem|WideOr19~3_combout )) # (\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Selector29~11_combout ))))) ) + ( \cpu|Mux39~9_combout  ) + ( !VCC ))

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|WideOr12~3_combout ),
	.datac(!\cpu|Pmem|WideOr19~3_combout ),
	.datad(!\cpu|Selector29~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux39~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~1_sumout ),
	.cout(\cpu|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~1 .extended_lut = "off";
defparam \cpu|Add3~1 .lut_mask = 64'h0000FF000000082A;
defparam \cpu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N21
cyclonev_lcell_comb \cpu|Mux48~1 (
// Equation(s):
// \cpu|Mux48~1_combout  = ( \cpu|Mux39~9_combout  & ( (!\cpu|Pmem|WideOr5~0_combout  & (\cpu|Selector29~10_combout )) # (\cpu|Pmem|WideOr5~0_combout  & ((\cpu|Add3~1_sumout ))) ) ) # ( !\cpu|Mux39~9_combout  & ( (\cpu|Pmem|WideOr5~0_combout  & 
// \cpu|Add3~1_sumout ) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Selector29~10_combout ),
	.datad(!\cpu|Add3~1_sumout ),
	.datae(gnd),
	.dataf(!\cpu|Mux39~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux48~1 .extended_lut = "off";
defparam \cpu|Mux48~1 .lut_mask = 64'h005500550A5F0A5F;
defparam \cpu|Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N30
cyclonev_lcell_comb \cpu|s_word[0]~1 (
// Equation(s):
// \cpu|s_word[0]~1_combout  = ( !\cpu|IP[7]~DUPLICATE_q  & ( \cpu|Pmem|WideOr2~0_combout  & ( (!\cpu|Pmem|WideOr1~1_combout  & (\cpu|debug [0] & (!\cpu|Pmem|WideOr0~0_combout  & \cpu|Pmem|WideOr3~3_combout ))) ) ) )

	.dataa(!\cpu|Pmem|WideOr1~1_combout ),
	.datab(!\cpu|debug [0]),
	.datac(!\cpu|Pmem|WideOr0~0_combout ),
	.datad(!\cpu|Pmem|WideOr3~3_combout ),
	.datae(!\cpu|IP[7]~DUPLICATE_q ),
	.dataf(!\cpu|Pmem|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|s_word[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|s_word[0]~1 .extended_lut = "off";
defparam \cpu|s_word[0]~1 .lut_mask = 64'h0000000000200000;
defparam \cpu|s_word[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N2
dffeas \cpu|s_word[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[0] .is_wysiwyg = "true";
defparam \cpu|s_word[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N21
cyclonev_lcell_comb \cpu|Reg[8][1]~feeder (
// Equation(s):
// \cpu|Reg[8][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[8][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[8][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[8][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[8][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N9
cyclonev_lcell_comb \cpu|Reg[21][1]~feeder (
// Equation(s):
// \cpu|Reg[21][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[21][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[21][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[21][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[21][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N11
dffeas \cpu|Reg[21][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[21][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[21][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[21][1] .is_wysiwyg = "true";
defparam \cpu|Reg[21][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N27
cyclonev_lcell_comb \cpu|Reg[25][1]~feeder (
// Equation(s):
// \cpu|Reg[25][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[25][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[25][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N29
dffeas \cpu|Reg[25][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[25][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[25][0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][1] .is_wysiwyg = "true";
defparam \cpu|Reg[25][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N51
cyclonev_lcell_comb \cpu|Reg[17][1]~feeder (
// Equation(s):
// \cpu|Reg[17][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[17][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[17][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[17][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[17][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N52
dffeas \cpu|Reg[17][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[17][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[17][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[17][1] .is_wysiwyg = "true";
defparam \cpu|Reg[17][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N24
cyclonev_lcell_comb \cpu|Reg[29][1]~feeder (
// Equation(s):
// \cpu|Reg[29][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector15~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[29][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[29][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N26
dffeas \cpu|Reg[29][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[29][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][1] .is_wysiwyg = "true";
defparam \cpu|Reg[29][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N48
cyclonev_lcell_comb \cpu|Selector28~6 (
// Equation(s):
// \cpu|Selector28~6_combout  = ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[29][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[25][1]~q  ) ) ) # ( \cpu|Pmem|WideOr17~0_combout  
// & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[21][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[17][1]~q  ) ) )

	.dataa(!\cpu|Reg[21][1]~q ),
	.datab(!\cpu|Reg[25][1]~q ),
	.datac(!\cpu|Reg[17][1]~q ),
	.datad(!\cpu|Reg[29][1]~q ),
	.datae(!\cpu|Pmem|WideOr17~0_combout ),
	.dataf(!\cpu|Pmem|WideOr16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~6 .extended_lut = "off";
defparam \cpu|Selector28~6 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu|Selector28~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N0
cyclonev_lcell_comb \cpu|sync_btns1|ff1~0 (
// Equation(s):
// \cpu|sync_btns1|ff1~0_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|sync_btns1|ff1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|sync_btns1|ff1~0 .extended_lut = "off";
defparam \cpu|sync_btns1|ff1~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|sync_btns1|ff1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N2
dffeas \cpu|sync_btns1|ff1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|sync_btns1|ff1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns1|ff1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns1|ff1 .is_wysiwyg = "true";
defparam \cpu|sync_btns1|ff1 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y4_N5
dffeas \cpu|sync_btns1|in_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_btns1|ff1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns1|in_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns1|in_sync .is_wysiwyg = "true";
defparam \cpu|sync_btns1|in_sync .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N14
dffeas \cpu|pb[1].dfe|prev (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_btns1|in_sync~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pb[1].dfe|prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pb[1].dfe|prev .is_wysiwyg = "true";
defparam \cpu|pb[1].dfe|prev .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N0
cyclonev_lcell_comb \cpu|Mux79~0 (
// Equation(s):
// \cpu|Mux79~0_combout  = ( \cpu|Equal4~0_combout  & ( (\cpu|Mux80~1_combout  & ((!\cpu|Pmem|WideOr1~1_combout ) # (!\cpu|Mux77~2_combout ))) ) ) # ( !\cpu|Equal4~0_combout  & ( (!\cpu|Pmem|WideOr1~1_combout  & \cpu|Mux80~1_combout ) ) )

	.dataa(!\cpu|Pmem|WideOr1~1_combout ),
	.datab(!\cpu|Mux77~2_combout ),
	.datac(!\cpu|Mux80~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux79~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux79~0 .extended_lut = "off";
defparam \cpu|Mux79~0 .lut_mask = 64'h0A0A0A0A0E0E0E0E;
defparam \cpu|Mux79~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N12
cyclonev_lcell_comb \cpu|Mux79~1 (
// Equation(s):
// \cpu|Mux79~1_combout  = ( \cpu|sync_btns1|in_sync~q  & ( (\cpu|Reg[31][1]~q  & !\cpu|Mux79~0_combout ) ) ) # ( !\cpu|sync_btns1|in_sync~q  & ( ((\cpu|Reg[31][1]~q  & !\cpu|Mux79~0_combout )) # (\cpu|pb[1].dfe|prev~q ) ) )

	.dataa(gnd),
	.datab(!\cpu|pb[1].dfe|prev~q ),
	.datac(!\cpu|Reg[31][1]~q ),
	.datad(!\cpu|Mux79~0_combout ),
	.datae(!\cpu|sync_btns1|in_sync~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux79~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux79~1 .extended_lut = "off";
defparam \cpu|Mux79~1 .lut_mask = 64'h3F330F003F330F00;
defparam \cpu|Mux79~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N54
cyclonev_lcell_comb \cpu|Mux79~2 (
// Equation(s):
// \cpu|Mux79~2_combout  = ( \cpu|cnum~2_combout  & ( \cpu|Selector15~0_combout  & ( ((\cpu|s_word[0]~0_combout  & ((\cpu|Mux77~0_combout ) # (\cpu|Mux77~1_combout )))) # (\cpu|Mux79~1_combout ) ) ) ) # ( !\cpu|cnum~2_combout  & ( \cpu|Selector15~0_combout  
// & ( ((\cpu|s_word[0]~0_combout  & \cpu|Mux77~1_combout )) # (\cpu|Mux79~1_combout ) ) ) ) # ( \cpu|cnum~2_combout  & ( !\cpu|Selector15~0_combout  & ( ((\cpu|s_word[0]~0_combout  & \cpu|Mux77~0_combout )) # (\cpu|Mux79~1_combout ) ) ) ) # ( 
// !\cpu|cnum~2_combout  & ( !\cpu|Selector15~0_combout  & ( \cpu|Mux79~1_combout  ) ) )

	.dataa(!\cpu|s_word[0]~0_combout ),
	.datab(!\cpu|Mux77~1_combout ),
	.datac(!\cpu|Mux77~0_combout ),
	.datad(!\cpu|Mux79~1_combout ),
	.datae(!\cpu|cnum~2_combout ),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux79~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux79~2 .extended_lut = "off";
defparam \cpu|Mux79~2 .lut_mask = 64'h00FF05FF11FF15FF;
defparam \cpu|Mux79~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N55
dffeas \cpu|Reg[31][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux79~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][1] .is_wysiwyg = "true";
defparam \cpu|Reg[31][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N36
cyclonev_lcell_comb \cpu|Reg[19][1]~feeder (
// Equation(s):
// \cpu|Reg[19][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector15~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[19][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[19][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[19][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[19][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N37
dffeas \cpu|Reg[19][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[19][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[19][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[19][1] .is_wysiwyg = "true";
defparam \cpu|Reg[19][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N18
cyclonev_lcell_comb \cpu|Reg[23][1]~feeder (
// Equation(s):
// \cpu|Reg[23][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[23][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[23][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[23][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[23][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N19
dffeas \cpu|Reg[23][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[23][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[23][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[23][1] .is_wysiwyg = "true";
defparam \cpu|Reg[23][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N30
cyclonev_lcell_comb \cpu|Selector28~8 (
// Equation(s):
// \cpu|Selector28~8_combout  = ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[31][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[27][1]~q  ) ) ) # ( \cpu|Pmem|WideOr17~0_combout  
// & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[23][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[19][1]~q  ) ) )

	.dataa(!\cpu|Reg[31][1]~q ),
	.datab(!\cpu|Reg[19][1]~q ),
	.datac(!\cpu|Reg[23][1]~q ),
	.datad(!\cpu|Reg[27][1]~q ),
	.datae(!\cpu|Pmem|WideOr17~0_combout ),
	.dataf(!\cpu|Pmem|WideOr16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~8 .extended_lut = "off";
defparam \cpu|Selector28~8 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|Selector28~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N9
cyclonev_lcell_comb \cpu|din1|ff1~feeder (
// Equation(s):
// \cpu|din1|ff1~feeder_combout  = ( \SW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|din1|ff1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|din1|ff1~feeder .extended_lut = "off";
defparam \cpu|din1|ff1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|din1|ff1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N11
dffeas \cpu|din1|ff1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|din1|ff1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|din1|ff1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|din1|ff1 .is_wysiwyg = "true";
defparam \cpu|din1|ff1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N25
dffeas \cpu|din1|in_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|din1|ff1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|din1|in_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|din1|in_sync .is_wysiwyg = "true";
defparam \cpu|din1|in_sync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N27
cyclonev_lcell_comb \cpu|Reg~30 (
// Equation(s):
// \cpu|Reg~30_combout  = ( \cpu|cnum~2_combout  & ( \cpu|Selector15~0_combout  & ( (!\cpu|Reg~29_combout ) # (\cpu|din1|in_sync~q ) ) ) ) # ( !\cpu|cnum~2_combout  & ( \cpu|Selector15~0_combout  & ( (!\cpu|Reg~29_combout  & (!\cpu|Pmem|WideOr2~0_combout )) 
// # (\cpu|Reg~29_combout  & ((\cpu|din1|in_sync~q ))) ) ) ) # ( \cpu|cnum~2_combout  & ( !\cpu|Selector15~0_combout  & ( (!\cpu|Reg~29_combout  & (\cpu|Pmem|WideOr2~0_combout )) # (\cpu|Reg~29_combout  & ((\cpu|din1|in_sync~q ))) ) ) ) # ( 
// !\cpu|cnum~2_combout  & ( !\cpu|Selector15~0_combout  & ( (\cpu|Reg~29_combout  & \cpu|din1|in_sync~q ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg~29_combout ),
	.datac(!\cpu|Pmem|WideOr2~0_combout ),
	.datad(!\cpu|din1|in_sync~q ),
	.datae(!\cpu|cnum~2_combout ),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~30 .extended_lut = "off";
defparam \cpu|Reg~30 .lut_mask = 64'h00330C3FC0F3CCFF;
defparam \cpu|Reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N29
dffeas \cpu|Reg[28][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][1] .is_wysiwyg = "true";
defparam \cpu|Reg[28][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N27
cyclonev_lcell_comb \cpu|Reg[24][1]~feeder (
// Equation(s):
// \cpu|Reg[24][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[24][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[24][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N28
dffeas \cpu|Reg[24][1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[24][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[24][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N15
cyclonev_lcell_comb \cpu|Reg[20][1]~feeder (
// Equation(s):
// \cpu|Reg[20][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[20][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[20][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[20][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[20][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N17
dffeas \cpu|Reg[20][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[20][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[20][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[20][1] .is_wysiwyg = "true";
defparam \cpu|Reg[20][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N24
cyclonev_lcell_comb \cpu|Reg[16][1]~feeder (
// Equation(s):
// \cpu|Reg[16][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[16][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[16][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[16][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[16][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N25
dffeas \cpu|Reg[16][1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[16][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[16][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[16][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N54
cyclonev_lcell_comb \cpu|Selector28~5 (
// Equation(s):
// \cpu|Selector28~5_combout  = ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[28][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[24][1]~DUPLICATE_q  ) ) ) # ( 
// \cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[20][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[16][1]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[28][1]~q ),
	.datab(!\cpu|Reg[24][1]~DUPLICATE_q ),
	.datac(!\cpu|Reg[20][1]~q ),
	.datad(!\cpu|Reg[16][1]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr17~0_combout ),
	.dataf(!\cpu|Pmem|WideOr16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~5 .extended_lut = "off";
defparam \cpu|Selector28~5 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|Selector28~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N42
cyclonev_lcell_comb \cpu|Reg[22][1]~feeder (
// Equation(s):
// \cpu|Reg[22][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector15~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[22][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[22][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[22][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[22][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N44
dffeas \cpu|Reg[22][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[22][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[22][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[22][1] .is_wysiwyg = "true";
defparam \cpu|Reg[22][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N15
cyclonev_lcell_comb \cpu|Reg[18][1]~feeder (
// Equation(s):
// \cpu|Reg[18][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[18][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[18][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[18][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[18][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N16
dffeas \cpu|Reg[18][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[18][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[18][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[18][1] .is_wysiwyg = "true";
defparam \cpu|Reg[18][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N48
cyclonev_lcell_comb \cpu|Reg[26][1]~feeder (
// Equation(s):
// \cpu|Reg[26][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector15~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[26][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[26][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[26][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[26][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N50
dffeas \cpu|Reg[26][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[26][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][1] .is_wysiwyg = "true";
defparam \cpu|Reg[26][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N21
cyclonev_lcell_comb \cpu|Reg[30][1]~feeder (
// Equation(s):
// \cpu|Reg[30][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(!\cpu|Selector15~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[30][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N22
dffeas \cpu|Reg[30][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[30][7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][1] .is_wysiwyg = "true";
defparam \cpu|Reg[30][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N24
cyclonev_lcell_comb \cpu|Selector28~7 (
// Equation(s):
// \cpu|Selector28~7_combout  = ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[30][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[26][1]~q  ) ) ) # ( \cpu|Pmem|WideOr17~0_combout  
// & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[22][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[18][1]~q  ) ) )

	.dataa(!\cpu|Reg[22][1]~q ),
	.datab(!\cpu|Reg[18][1]~q ),
	.datac(!\cpu|Reg[26][1]~q ),
	.datad(!\cpu|Reg[30][1]~q ),
	.datae(!\cpu|Pmem|WideOr17~0_combout ),
	.dataf(!\cpu|Pmem|WideOr16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~7 .extended_lut = "off";
defparam \cpu|Selector28~7 .lut_mask = 64'h333355550F0F00FF;
defparam \cpu|Selector28~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N36
cyclonev_lcell_comb \cpu|Selector28~9 (
// Equation(s):
// \cpu|Selector28~9_combout  = ( \cpu|Selector28~5_combout  & ( \cpu|Selector28~7_combout  & ( (!\cpu|Pmem|WideOr19~0_combout ) # ((!\cpu|Pmem|WideOr18~0_combout  & (\cpu|Selector28~6_combout )) # (\cpu|Pmem|WideOr18~0_combout  & ((\cpu|Selector28~8_combout 
// )))) ) ) ) # ( !\cpu|Selector28~5_combout  & ( \cpu|Selector28~7_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & (((\cpu|Pmem|WideOr18~0_combout )))) # (\cpu|Pmem|WideOr19~0_combout  & ((!\cpu|Pmem|WideOr18~0_combout  & (\cpu|Selector28~6_combout )) # 
// (\cpu|Pmem|WideOr18~0_combout  & ((\cpu|Selector28~8_combout ))))) ) ) ) # ( \cpu|Selector28~5_combout  & ( !\cpu|Selector28~7_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & (((!\cpu|Pmem|WideOr18~0_combout )))) # (\cpu|Pmem|WideOr19~0_combout  & 
// ((!\cpu|Pmem|WideOr18~0_combout  & (\cpu|Selector28~6_combout )) # (\cpu|Pmem|WideOr18~0_combout  & ((\cpu|Selector28~8_combout ))))) ) ) ) # ( !\cpu|Selector28~5_combout  & ( !\cpu|Selector28~7_combout  & ( (\cpu|Pmem|WideOr19~0_combout  & 
// ((!\cpu|Pmem|WideOr18~0_combout  & (\cpu|Selector28~6_combout )) # (\cpu|Pmem|WideOr18~0_combout  & ((\cpu|Selector28~8_combout ))))) ) ) )

	.dataa(!\cpu|Selector28~6_combout ),
	.datab(!\cpu|Pmem|WideOr19~0_combout ),
	.datac(!\cpu|Pmem|WideOr18~0_combout ),
	.datad(!\cpu|Selector28~8_combout ),
	.datae(!\cpu|Selector28~5_combout ),
	.dataf(!\cpu|Selector28~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~9 .extended_lut = "off";
defparam \cpu|Selector28~9 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \cpu|Selector28~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N27
cyclonev_lcell_comb \cpu|Reg[1][1]~feeder (
// Equation(s):
// \cpu|Reg[1][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N28
dffeas \cpu|Reg[1][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[1][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][1] .is_wysiwyg = "true";
defparam \cpu|Reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N0
cyclonev_lcell_comb \cpu|Reg[0][1]~feeder (
// Equation(s):
// \cpu|Reg[0][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector15~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][1]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N1
dffeas \cpu|Reg[0][1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[0][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N36
cyclonev_lcell_comb \cpu|Reg[2][1]~feeder (
// Equation(s):
// \cpu|Reg[2][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N37
dffeas \cpu|Reg[2][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[2][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][1] .is_wysiwyg = "true";
defparam \cpu|Reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N24
cyclonev_lcell_comb \cpu|Reg[3][1]~feeder (
// Equation(s):
// \cpu|Reg[3][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[3][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N25
dffeas \cpu|Reg[3][1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[3][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[3][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[3][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N0
cyclonev_lcell_comb \cpu|Selector28~0 (
// Equation(s):
// \cpu|Selector28~0_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[3][1]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[2][1]~q  ) ) ) # ( 
// \cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[1][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[0][1]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[1][1]~q ),
	.datab(!\cpu|Reg[0][1]~DUPLICATE_q ),
	.datac(!\cpu|Reg[2][1]~q ),
	.datad(!\cpu|Reg[3][1]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~0 .extended_lut = "off";
defparam \cpu|Selector28~0 .lut_mask = 64'h333355550F0F00FF;
defparam \cpu|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N57
cyclonev_lcell_comb \cpu|Reg[11][1]~feeder (
// Equation(s):
// \cpu|Reg[11][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector15~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[11][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[11][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[11][1]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[11][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N58
dffeas \cpu|Reg[11][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[11][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[11][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[11][1] .is_wysiwyg = "true";
defparam \cpu|Reg[11][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N3
cyclonev_lcell_comb \cpu|Reg[10][1]~feeder (
// Equation(s):
// \cpu|Reg[10][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(!\cpu|Selector15~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[10][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[10][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[10][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[10][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N4
dffeas \cpu|Reg[10][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[10][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[10][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[10][1] .is_wysiwyg = "true";
defparam \cpu|Reg[10][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N33
cyclonev_lcell_comb \cpu|Reg[9][1]~feeder (
// Equation(s):
// \cpu|Reg[9][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[9][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[9][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[9][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[9][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N34
dffeas \cpu|Reg[9][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[9][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[9][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[9][1] .is_wysiwyg = "true";
defparam \cpu|Reg[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N42
cyclonev_lcell_comb \cpu|Selector28~2 (
// Equation(s):
// \cpu|Selector28~2_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[11][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[10][1]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  
// & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[9][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[8][1]~q  ) ) )

	.dataa(!\cpu|Reg[11][1]~q ),
	.datab(!\cpu|Reg[8][1]~q ),
	.datac(!\cpu|Reg[10][1]~q ),
	.datad(!\cpu|Reg[9][1]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~2 .extended_lut = "off";
defparam \cpu|Selector28~2 .lut_mask = 64'h333300FF0F0F5555;
defparam \cpu|Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N9
cyclonev_lcell_comb \cpu|Reg[14][1]~feeder (
// Equation(s):
// \cpu|Reg[14][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector15~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[14][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[14][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[14][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[14][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N11
dffeas \cpu|Reg[14][1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[14][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[14][0]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[14][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[14][1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[14][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N48
cyclonev_lcell_comb \cpu|Reg[12][1]~feeder (
// Equation(s):
// \cpu|Reg[12][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector15~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[12][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[12][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[12][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[12][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N50
dffeas \cpu|Reg[12][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[12][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[12][0]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[12][1] .is_wysiwyg = "true";
defparam \cpu|Reg[12][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N9
cyclonev_lcell_comb \cpu|Reg[15][1]~feeder (
// Equation(s):
// \cpu|Reg[15][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[15][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[15][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[15][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[15][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N10
dffeas \cpu|Reg[15][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[15][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[15][0]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[15][1] .is_wysiwyg = "true";
defparam \cpu|Reg[15][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N24
cyclonev_lcell_comb \cpu|Reg[13][1]~feeder (
// Equation(s):
// \cpu|Reg[13][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector15~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[13][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[13][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[13][1]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[13][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N25
dffeas \cpu|Reg[13][1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[13][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[13][0]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[13][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[13][1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[13][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N42
cyclonev_lcell_comb \cpu|Selector28~3 (
// Equation(s):
// \cpu|Selector28~3_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[15][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[14][1]~DUPLICATE_q  ) ) ) # ( 
// \cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[13][1]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[12][1]~q  ) ) )

	.dataa(!\cpu|Reg[14][1]~DUPLICATE_q ),
	.datab(!\cpu|Reg[12][1]~q ),
	.datac(!\cpu|Reg[15][1]~q ),
	.datad(!\cpu|Reg[13][1]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~3 .extended_lut = "off";
defparam \cpu|Selector28~3 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|Selector28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N18
cyclonev_lcell_comb \cpu|Reg[4][1]~feeder (
// Equation(s):
// \cpu|Reg[4][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[4][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N20
dffeas \cpu|Reg[4][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[4][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[4][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][1] .is_wysiwyg = "true";
defparam \cpu|Reg[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N42
cyclonev_lcell_comb \cpu|Reg[6][1]~feeder (
// Equation(s):
// \cpu|Reg[6][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[6][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[6][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N43
dffeas \cpu|Reg[6][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[6][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[6][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][1] .is_wysiwyg = "true";
defparam \cpu|Reg[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N6
cyclonev_lcell_comb \cpu|Reg[5][1]~feeder (
// Equation(s):
// \cpu|Reg[5][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[5][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[5][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N7
dffeas \cpu|Reg[5][1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[5][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[5][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N33
cyclonev_lcell_comb \cpu|Reg[7][1]~feeder (
// Equation(s):
// \cpu|Reg[7][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[7][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[7][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[7][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[7][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N35
dffeas \cpu|Reg[7][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[7][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[7][0]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[7][1] .is_wysiwyg = "true";
defparam \cpu|Reg[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N6
cyclonev_lcell_comb \cpu|Selector28~1 (
// Equation(s):
// \cpu|Selector28~1_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[7][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[6][1]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[5][1]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[4][1]~q  ) ) )

	.dataa(!\cpu|Reg[4][1]~q ),
	.datab(!\cpu|Reg[6][1]~q ),
	.datac(!\cpu|Reg[5][1]~DUPLICATE_q ),
	.datad(!\cpu|Reg[7][1]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~1 .extended_lut = "off";
defparam \cpu|Selector28~1 .lut_mask = 64'h55550F0F333300FF;
defparam \cpu|Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N12
cyclonev_lcell_comb \cpu|Selector28~4 (
// Equation(s):
// \cpu|Selector28~4_combout  = ( \cpu|Selector28~3_combout  & ( \cpu|Selector28~1_combout  & ( ((!\cpu|Pmem|WideOr16~1_combout  & (\cpu|Selector28~0_combout )) # (\cpu|Pmem|WideOr16~1_combout  & ((\cpu|Selector28~2_combout )))) # 
// (\cpu|Pmem|WideOr17~0_combout ) ) ) ) # ( !\cpu|Selector28~3_combout  & ( \cpu|Selector28~1_combout  & ( (!\cpu|Pmem|WideOr16~1_combout  & (((\cpu|Selector28~0_combout )) # (\cpu|Pmem|WideOr17~0_combout ))) # (\cpu|Pmem|WideOr16~1_combout  & 
// (!\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Selector28~2_combout )))) ) ) ) # ( \cpu|Selector28~3_combout  & ( !\cpu|Selector28~1_combout  & ( (!\cpu|Pmem|WideOr16~1_combout  & (!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Selector28~0_combout ))) # 
// (\cpu|Pmem|WideOr16~1_combout  & (((\cpu|Selector28~2_combout )) # (\cpu|Pmem|WideOr17~0_combout ))) ) ) ) # ( !\cpu|Selector28~3_combout  & ( !\cpu|Selector28~1_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~1_combout  & 
// (\cpu|Selector28~0_combout )) # (\cpu|Pmem|WideOr16~1_combout  & ((\cpu|Selector28~2_combout ))))) ) ) )

	.dataa(!\cpu|Pmem|WideOr16~1_combout ),
	.datab(!\cpu|Pmem|WideOr17~0_combout ),
	.datac(!\cpu|Selector28~0_combout ),
	.datad(!\cpu|Selector28~2_combout ),
	.datae(!\cpu|Selector28~3_combout ),
	.dataf(!\cpu|Selector28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~4 .extended_lut = "off";
defparam \cpu|Selector28~4 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \cpu|Selector28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N18
cyclonev_lcell_comb \cpu|Selector28~10 (
// Equation(s):
// \cpu|Selector28~10_combout  = ( \cpu|Selector28~4_combout  & ( (!\cpu|Pmem|WideOr12~0_combout  & (((\cpu|Pmem|WideOr18~0_combout )))) # (\cpu|Pmem|WideOr12~0_combout  & ((!\cpu|Pmem|WideOr15~1_combout ) # ((\cpu|Selector28~9_combout )))) ) ) # ( 
// !\cpu|Selector28~4_combout  & ( (!\cpu|Pmem|WideOr12~0_combout  & (((\cpu|Pmem|WideOr18~0_combout )))) # (\cpu|Pmem|WideOr12~0_combout  & (\cpu|Pmem|WideOr15~1_combout  & ((\cpu|Selector28~9_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr12~0_combout ),
	.datab(!\cpu|Pmem|WideOr15~1_combout ),
	.datac(!\cpu|Pmem|WideOr18~0_combout ),
	.datad(!\cpu|Selector28~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~10 .extended_lut = "off";
defparam \cpu|Selector28~10 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \cpu|Selector28~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N12
cyclonev_lcell_comb \cpu|cnum~1 (
// Equation(s):
// \cpu|cnum~1_combout  = ( \cpu|IP[7]~DUPLICATE_q  & ( \cpu|Selector28~10_combout  ) ) # ( !\cpu|IP[7]~DUPLICATE_q  & ( \cpu|Selector28~10_combout  & ( (!\cpu|Pmem|WideOr4~3_combout ) # ((!\cpu|Mux38~10_combout  $ (!\cpu|Pmem|WideOr5~3_combout )) # 
// (\cpu|Pmem|WideOr6~2_combout )) ) ) ) # ( !\cpu|IP[7]~DUPLICATE_q  & ( !\cpu|Selector28~10_combout  & ( (\cpu|Pmem|WideOr4~3_combout  & (\cpu|Mux38~10_combout  & (!\cpu|Pmem|WideOr6~2_combout  $ (!\cpu|Pmem|WideOr5~3_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr4~3_combout ),
	.datab(!\cpu|Pmem|WideOr6~2_combout ),
	.datac(!\cpu|Mux38~10_combout ),
	.datad(!\cpu|Pmem|WideOr5~3_combout ),
	.datae(!\cpu|IP[7]~DUPLICATE_q ),
	.dataf(!\cpu|Selector28~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~1 .extended_lut = "off";
defparam \cpu|cnum~1 .lut_mask = 64'h01040000BFFBFFFF;
defparam \cpu|cnum~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N21
cyclonev_lcell_comb \cpu|Selector28~11 (
// Equation(s):
// \cpu|Selector28~11_combout  = ( \cpu|Selector28~4_combout  & ( (!\cpu|Pmem|WideOr15~1_combout ) # (\cpu|Selector28~9_combout ) ) ) # ( !\cpu|Selector28~4_combout  & ( (\cpu|Pmem|WideOr15~1_combout  & \cpu|Selector28~9_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr15~1_combout ),
	.datac(gnd),
	.datad(!\cpu|Selector28~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~11 .extended_lut = "off";
defparam \cpu|Selector28~11 .lut_mask = 64'h00330033CCFFCCFF;
defparam \cpu|Selector28~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N3
cyclonev_lcell_comb \cpu|Add3~5 (
// Equation(s):
// \cpu|Add3~5_sumout  = SUM(( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & (\cpu|Pmem|WideOr18~3_combout )) # (\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Selector28~11_combout ))))) ) + ( \cpu|Mux38~10_combout  ) + ( \cpu|Add3~2  ))
// \cpu|Add3~6  = CARRY(( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & (\cpu|Pmem|WideOr18~3_combout )) # (\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Selector28~11_combout ))))) ) + ( \cpu|Mux38~10_combout  ) + ( \cpu|Add3~2  ))

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|WideOr12~3_combout ),
	.datac(!\cpu|Pmem|WideOr18~3_combout ),
	.datad(!\cpu|Selector28~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux38~10_combout ),
	.datag(gnd),
	.cin(\cpu|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~5_sumout ),
	.cout(\cpu|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~5 .extended_lut = "off";
defparam \cpu|Add3~5 .lut_mask = 64'h0000FF000000082A;
defparam \cpu|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N5
dffeas \cpu|s_word[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[1] .is_wysiwyg = "true";
defparam \cpu|s_word[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N3
cyclonev_lcell_comb \cpu|Reg[11][2]~feeder (
// Equation(s):
// \cpu|Reg[11][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[11][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[11][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[11][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[11][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N48
cyclonev_lcell_comb \cpu|Reg[17][2]~feeder (
// Equation(s):
// \cpu|Reg[17][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[17][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[17][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[17][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[17][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N49
dffeas \cpu|Reg[17][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[17][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[17][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[17][2] .is_wysiwyg = "true";
defparam \cpu|Reg[17][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N57
cyclonev_lcell_comb \cpu|Reg[29][2]~feeder (
// Equation(s):
// \cpu|Reg[29][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[29][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[29][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N58
dffeas \cpu|Reg[29][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[29][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][2] .is_wysiwyg = "true";
defparam \cpu|Reg[29][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N42
cyclonev_lcell_comb \cpu|Reg[25][2]~feeder (
// Equation(s):
// \cpu|Reg[25][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[25][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[25][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N44
dffeas \cpu|Reg[25][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[25][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[25][0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][2] .is_wysiwyg = "true";
defparam \cpu|Reg[25][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N21
cyclonev_lcell_comb \cpu|Reg[21][2]~feeder (
// Equation(s):
// \cpu|Reg[21][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(!\cpu|Selector14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[21][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[21][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[21][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[21][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N23
dffeas \cpu|Reg[21][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[21][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[21][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[21][2] .is_wysiwyg = "true";
defparam \cpu|Reg[21][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N24
cyclonev_lcell_comb \cpu|Selector27~6 (
// Equation(s):
// \cpu|Selector27~6_combout  = ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[29][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[25][2]~q  ) ) ) # ( \cpu|Pmem|WideOr17~0_combout  
// & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[21][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[17][2]~q  ) ) )

	.dataa(!\cpu|Reg[17][2]~q ),
	.datab(!\cpu|Reg[29][2]~q ),
	.datac(!\cpu|Reg[25][2]~q ),
	.datad(!\cpu|Reg[21][2]~q ),
	.datae(!\cpu|Pmem|WideOr17~0_combout ),
	.dataf(!\cpu|Pmem|WideOr16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~6 .extended_lut = "off";
defparam \cpu|Selector27~6 .lut_mask = 64'h555500FF0F0F3333;
defparam \cpu|Selector27~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N15
cyclonev_lcell_comb \cpu|sync_btns2|ff1~0 (
// Equation(s):
// \cpu|sync_btns2|ff1~0_combout  = ( !\KEY[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[2]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|sync_btns2|ff1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|sync_btns2|ff1~0 .extended_lut = "off";
defparam \cpu|sync_btns2|ff1~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \cpu|sync_btns2|ff1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N16
dffeas \cpu|sync_btns2|ff1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|sync_btns2|ff1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns2|ff1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns2|ff1 .is_wysiwyg = "true";
defparam \cpu|sync_btns2|ff1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N48
cyclonev_lcell_comb \cpu|sync_btns2|in_sync~feeder (
// Equation(s):
// \cpu|sync_btns2|in_sync~feeder_combout  = ( \cpu|sync_btns2|ff1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|sync_btns2|ff1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|sync_btns2|in_sync~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|sync_btns2|in_sync~feeder .extended_lut = "off";
defparam \cpu|sync_btns2|in_sync~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|sync_btns2|in_sync~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N50
dffeas \cpu|sync_btns2|in_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|sync_btns2|in_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns2|in_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns2|in_sync .is_wysiwyg = "true";
defparam \cpu|sync_btns2|in_sync .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N37
dffeas \cpu|pb[2].dfe|prev (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_btns2|in_sync~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pb[2].dfe|prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pb[2].dfe|prev .is_wysiwyg = "true";
defparam \cpu|pb[2].dfe|prev .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N2
dffeas \cpu|Reg[31][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux78~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][2] .is_wysiwyg = "true";
defparam \cpu|Reg[31][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N3
cyclonev_lcell_comb \cpu|Mux78~0 (
// Equation(s):
// \cpu|Mux78~0_combout  = ( \cpu|Equal5~0_combout  & ( (\cpu|Mux80~1_combout  & ((!\cpu|Pmem|WideOr1~1_combout ) # (!\cpu|Mux77~2_combout ))) ) ) # ( !\cpu|Equal5~0_combout  & ( (!\cpu|Pmem|WideOr1~1_combout  & \cpu|Mux80~1_combout ) ) )

	.dataa(!\cpu|Pmem|WideOr1~1_combout ),
	.datab(!\cpu|Mux77~2_combout ),
	.datac(gnd),
	.datad(!\cpu|Mux80~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux78~0 .extended_lut = "off";
defparam \cpu|Mux78~0 .lut_mask = 64'h00AA00AA00EE00EE;
defparam \cpu|Mux78~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N36
cyclonev_lcell_comb \cpu|Mux78~1 (
// Equation(s):
// \cpu|Mux78~1_combout  = ( !\cpu|sync_btns2|in_sync~q  & ( \cpu|Mux78~0_combout  & ( \cpu|pb[2].dfe|prev~q  ) ) ) # ( \cpu|sync_btns2|in_sync~q  & ( !\cpu|Mux78~0_combout  & ( \cpu|Reg[31][2]~q  ) ) ) # ( !\cpu|sync_btns2|in_sync~q  & ( 
// !\cpu|Mux78~0_combout  & ( (\cpu|Reg[31][2]~q ) # (\cpu|pb[2].dfe|prev~q ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|pb[2].dfe|prev~q ),
	.datac(!\cpu|Reg[31][2]~q ),
	.datad(gnd),
	.datae(!\cpu|sync_btns2|in_sync~q ),
	.dataf(!\cpu|Mux78~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux78~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux78~1 .extended_lut = "off";
defparam \cpu|Mux78~1 .lut_mask = 64'h3F3F0F0F33330000;
defparam \cpu|Mux78~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N0
cyclonev_lcell_comb \cpu|Mux78~2 (
// Equation(s):
// \cpu|Mux78~2_combout  = ( \cpu|Mux78~1_combout  & ( \cpu|cnum~4_combout  ) ) # ( !\cpu|Mux78~1_combout  & ( \cpu|cnum~4_combout  & ( (\cpu|s_word[0]~0_combout  & (((\cpu|Mux77~1_combout  & \cpu|Selector14~0_combout )) # (\cpu|Mux77~0_combout ))) ) ) ) # ( 
// \cpu|Mux78~1_combout  & ( !\cpu|cnum~4_combout  ) ) # ( !\cpu|Mux78~1_combout  & ( !\cpu|cnum~4_combout  & ( (\cpu|Mux77~1_combout  & (\cpu|s_word[0]~0_combout  & \cpu|Selector14~0_combout )) ) ) )

	.dataa(!\cpu|Mux77~0_combout ),
	.datab(!\cpu|Mux77~1_combout ),
	.datac(!\cpu|s_word[0]~0_combout ),
	.datad(!\cpu|Selector14~0_combout ),
	.datae(!\cpu|Mux78~1_combout ),
	.dataf(!\cpu|cnum~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux78~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux78~2 .extended_lut = "off";
defparam \cpu|Mux78~2 .lut_mask = 64'h0003FFFF0507FFFF;
defparam \cpu|Mux78~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N1
dffeas \cpu|Reg[31][2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux78~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[31][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N57
cyclonev_lcell_comb \cpu|Reg[23][2]~feeder (
// Equation(s):
// \cpu|Reg[23][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[23][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[23][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[23][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[23][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N58
dffeas \cpu|Reg[23][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[23][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[23][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[23][2] .is_wysiwyg = "true";
defparam \cpu|Reg[23][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N33
cyclonev_lcell_comb \cpu|Reg[19][2]~feeder (
// Equation(s):
// \cpu|Reg[19][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(!\cpu|Selector14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[19][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[19][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[19][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[19][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N35
dffeas \cpu|Reg[19][2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[19][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[19][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[19][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[19][2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[19][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N57
cyclonev_lcell_comb \cpu|Reg[27][2]~feeder (
// Equation(s):
// \cpu|Reg[27][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(!\cpu|Selector14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[27][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[27][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[27][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[27][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N59
dffeas \cpu|Reg[27][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[27][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[27][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[27][2] .is_wysiwyg = "true";
defparam \cpu|Reg[27][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N12
cyclonev_lcell_comb \cpu|Selector27~8 (
// Equation(s):
// \cpu|Selector27~8_combout  = ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[31][2]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[27][2]~q  ) ) ) # ( 
// \cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[23][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[19][2]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[31][2]~DUPLICATE_q ),
	.datab(!\cpu|Reg[23][2]~q ),
	.datac(!\cpu|Reg[19][2]~DUPLICATE_q ),
	.datad(!\cpu|Reg[27][2]~q ),
	.datae(!\cpu|Pmem|WideOr17~0_combout ),
	.dataf(!\cpu|Pmem|WideOr16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~8 .extended_lut = "off";
defparam \cpu|Selector27~8 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|Selector27~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N57
cyclonev_lcell_comb \cpu|Reg[24][2]~feeder (
// Equation(s):
// \cpu|Reg[24][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[24][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[24][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N58
dffeas \cpu|Reg[24][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[24][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][2] .is_wysiwyg = "true";
defparam \cpu|Reg[24][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N48
cyclonev_lcell_comb \cpu|Reg[16][2]~feeder (
// Equation(s):
// \cpu|Reg[16][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[16][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[16][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[16][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[16][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N49
dffeas \cpu|Reg[16][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[16][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[16][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][2] .is_wysiwyg = "true";
defparam \cpu|Reg[16][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N33
cyclonev_lcell_comb \cpu|din2|ff1~feeder (
// Equation(s):
// \cpu|din2|ff1~feeder_combout  = ( \SW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|din2|ff1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|din2|ff1~feeder .extended_lut = "off";
defparam \cpu|din2|ff1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|din2|ff1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N34
dffeas \cpu|din2|ff1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|din2|ff1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|din2|ff1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|din2|ff1 .is_wysiwyg = "true";
defparam \cpu|din2|ff1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N48
cyclonev_lcell_comb \cpu|din2|in_sync~feeder (
// Equation(s):
// \cpu|din2|in_sync~feeder_combout  = ( \cpu|din2|ff1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|din2|ff1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|din2|in_sync~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|din2|in_sync~feeder .extended_lut = "off";
defparam \cpu|din2|in_sync~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|din2|in_sync~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N49
dffeas \cpu|din2|in_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|din2|in_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|din2|in_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|din2|in_sync .is_wysiwyg = "true";
defparam \cpu|din2|in_sync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N24
cyclonev_lcell_comb \cpu|Reg~86 (
// Equation(s):
// \cpu|Reg~86_combout  = ( \cpu|cnum~4_combout  & ( (!\cpu|Reg~29_combout  & (((\cpu|Selector14~0_combout )) # (\cpu|Pmem|WideOr2~0_combout ))) # (\cpu|Reg~29_combout  & (((\cpu|din2|in_sync~q )))) ) ) # ( !\cpu|cnum~4_combout  & ( (!\cpu|Reg~29_combout  & 
// (!\cpu|Pmem|WideOr2~0_combout  & (\cpu|Selector14~0_combout ))) # (\cpu|Reg~29_combout  & (((\cpu|din2|in_sync~q )))) ) )

	.dataa(!\cpu|Pmem|WideOr2~0_combout ),
	.datab(!\cpu|Selector14~0_combout ),
	.datac(!\cpu|Reg~29_combout ),
	.datad(!\cpu|din2|in_sync~q ),
	.datae(gnd),
	.dataf(!\cpu|cnum~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~86 .extended_lut = "off";
defparam \cpu|Reg~86 .lut_mask = 64'h202F202F707F707F;
defparam \cpu|Reg~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N25
dffeas \cpu|Reg[28][2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[28][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N51
cyclonev_lcell_comb \cpu|Reg[20][2]~feeder (
// Equation(s):
// \cpu|Reg[20][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(!\cpu|Selector14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[20][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[20][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[20][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[20][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N52
dffeas \cpu|Reg[20][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[20][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[20][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[20][2] .is_wysiwyg = "true";
defparam \cpu|Reg[20][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N36
cyclonev_lcell_comb \cpu|Selector27~5 (
// Equation(s):
// \cpu|Selector27~5_combout  = ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[28][2]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[24][2]~q  ) ) ) # ( 
// \cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[20][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[16][2]~q  ) ) )

	.dataa(!\cpu|Reg[24][2]~q ),
	.datab(!\cpu|Reg[16][2]~q ),
	.datac(!\cpu|Reg[28][2]~DUPLICATE_q ),
	.datad(!\cpu|Reg[20][2]~q ),
	.datae(!\cpu|Pmem|WideOr17~0_combout ),
	.dataf(!\cpu|Pmem|WideOr16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~5 .extended_lut = "off";
defparam \cpu|Selector27~5 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|Selector27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N51
cyclonev_lcell_comb \cpu|Reg[18][2]~feeder (
// Equation(s):
// \cpu|Reg[18][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector14~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[18][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[18][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[18][2]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[18][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N52
dffeas \cpu|Reg[18][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[18][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[18][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[18][2] .is_wysiwyg = "true";
defparam \cpu|Reg[18][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N15
cyclonev_lcell_comb \cpu|Reg[30][2]~feeder (
// Equation(s):
// \cpu|Reg[30][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N16
dffeas \cpu|Reg[30][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[30][7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][2] .is_wysiwyg = "true";
defparam \cpu|Reg[30][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N24
cyclonev_lcell_comb \cpu|Reg[22][2]~feeder (
// Equation(s):
// \cpu|Reg[22][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[22][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[22][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[22][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[22][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N26
dffeas \cpu|Reg[22][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[22][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[22][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[22][2] .is_wysiwyg = "true";
defparam \cpu|Reg[22][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N54
cyclonev_lcell_comb \cpu|Reg[26][2]~feeder (
// Equation(s):
// \cpu|Reg[26][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[26][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[26][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[26][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[26][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N56
dffeas \cpu|Reg[26][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[26][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][2] .is_wysiwyg = "true";
defparam \cpu|Reg[26][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N42
cyclonev_lcell_comb \cpu|Selector27~7 (
// Equation(s):
// \cpu|Selector27~7_combout  = ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[30][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[26][2]~q  ) ) ) # ( \cpu|Pmem|WideOr17~0_combout  
// & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[22][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[18][2]~q  ) ) )

	.dataa(!\cpu|Reg[18][2]~q ),
	.datab(!\cpu|Reg[30][2]~q ),
	.datac(!\cpu|Reg[22][2]~q ),
	.datad(!\cpu|Reg[26][2]~q ),
	.datae(!\cpu|Pmem|WideOr17~0_combout ),
	.dataf(!\cpu|Pmem|WideOr16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~7 .extended_lut = "off";
defparam \cpu|Selector27~7 .lut_mask = 64'h55550F0F00FF3333;
defparam \cpu|Selector27~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N48
cyclonev_lcell_comb \cpu|Selector27~9 (
// Equation(s):
// \cpu|Selector27~9_combout  = ( \cpu|Selector27~5_combout  & ( \cpu|Selector27~7_combout  & ( (!\cpu|Pmem|WideOr19~0_combout ) # ((!\cpu|Pmem|WideOr18~0_combout  & (\cpu|Selector27~6_combout )) # (\cpu|Pmem|WideOr18~0_combout  & ((\cpu|Selector27~8_combout 
// )))) ) ) ) # ( !\cpu|Selector27~5_combout  & ( \cpu|Selector27~7_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Pmem|WideOr18~0_combout )) # (\cpu|Pmem|WideOr19~0_combout  & ((!\cpu|Pmem|WideOr18~0_combout  & (\cpu|Selector27~6_combout )) # 
// (\cpu|Pmem|WideOr18~0_combout  & ((\cpu|Selector27~8_combout ))))) ) ) ) # ( \cpu|Selector27~5_combout  & ( !\cpu|Selector27~7_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & (!\cpu|Pmem|WideOr18~0_combout )) # (\cpu|Pmem|WideOr19~0_combout  & 
// ((!\cpu|Pmem|WideOr18~0_combout  & (\cpu|Selector27~6_combout )) # (\cpu|Pmem|WideOr18~0_combout  & ((\cpu|Selector27~8_combout ))))) ) ) ) # ( !\cpu|Selector27~5_combout  & ( !\cpu|Selector27~7_combout  & ( (\cpu|Pmem|WideOr19~0_combout  & 
// ((!\cpu|Pmem|WideOr18~0_combout  & (\cpu|Selector27~6_combout )) # (\cpu|Pmem|WideOr18~0_combout  & ((\cpu|Selector27~8_combout ))))) ) ) )

	.dataa(!\cpu|Pmem|WideOr19~0_combout ),
	.datab(!\cpu|Pmem|WideOr18~0_combout ),
	.datac(!\cpu|Selector27~6_combout ),
	.datad(!\cpu|Selector27~8_combout ),
	.datae(!\cpu|Selector27~5_combout ),
	.dataf(!\cpu|Selector27~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~9 .extended_lut = "off";
defparam \cpu|Selector27~9 .lut_mask = 64'h04158C9D2637AEBF;
defparam \cpu|Selector27~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N18
cyclonev_lcell_comb \cpu|Reg[15][2]~feeder (
// Equation(s):
// \cpu|Reg[15][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[15][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[15][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[15][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[15][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N19
dffeas \cpu|Reg[15][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[15][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[15][0]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[15][2] .is_wysiwyg = "true";
defparam \cpu|Reg[15][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N51
cyclonev_lcell_comb \cpu|Reg[12][2]~feeder (
// Equation(s):
// \cpu|Reg[12][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(!\cpu|Selector14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[12][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[12][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[12][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[12][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N53
dffeas \cpu|Reg[12][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[12][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[12][0]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[12][2] .is_wysiwyg = "true";
defparam \cpu|Reg[12][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N45
cyclonev_lcell_comb \cpu|Reg[14][2]~feeder (
// Equation(s):
// \cpu|Reg[14][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[14][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[14][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[14][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[14][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N46
dffeas \cpu|Reg[14][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[14][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[14][0]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[14][2] .is_wysiwyg = "true";
defparam \cpu|Reg[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N12
cyclonev_lcell_comb \cpu|Reg[13][2]~feeder (
// Equation(s):
// \cpu|Reg[13][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[13][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[13][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[13][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[13][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N13
dffeas \cpu|Reg[13][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[13][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[13][0]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[13][2] .is_wysiwyg = "true";
defparam \cpu|Reg[13][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N0
cyclonev_lcell_comb \cpu|Selector27~3 (
// Equation(s):
// \cpu|Selector27~3_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[15][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[14][2]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  
// & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[13][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[12][2]~q  ) ) )

	.dataa(!\cpu|Reg[15][2]~q ),
	.datab(!\cpu|Reg[12][2]~q ),
	.datac(!\cpu|Reg[14][2]~q ),
	.datad(!\cpu|Reg[13][2]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~3 .extended_lut = "off";
defparam \cpu|Selector27~3 .lut_mask = 64'h333300FF0F0F5555;
defparam \cpu|Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N21
cyclonev_lcell_comb \cpu|Reg[7][2]~feeder (
// Equation(s):
// \cpu|Reg[7][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector14~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[7][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[7][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[7][2]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[7][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N23
dffeas \cpu|Reg[7][2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[7][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[7][0]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[7][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[7][2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[7][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N36
cyclonev_lcell_comb \cpu|Reg[4][2]~feeder (
// Equation(s):
// \cpu|Reg[4][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[4][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N37
dffeas \cpu|Reg[4][2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[4][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[4][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[4][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N36
cyclonev_lcell_comb \cpu|Reg[6][2]~feeder (
// Equation(s):
// \cpu|Reg[6][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector14~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[6][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[6][2]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N37
dffeas \cpu|Reg[6][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[6][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[6][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][2] .is_wysiwyg = "true";
defparam \cpu|Reg[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N6
cyclonev_lcell_comb \cpu|Reg[5][2]~feeder (
// Equation(s):
// \cpu|Reg[5][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector14~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[5][2]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[5][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N7
dffeas \cpu|Reg[5][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[5][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][2] .is_wysiwyg = "true";
defparam \cpu|Reg[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N6
cyclonev_lcell_comb \cpu|Selector27~1 (
// Equation(s):
// \cpu|Selector27~1_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[7][2]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[6][2]~q  ) ) ) # ( 
// \cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[5][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[4][2]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[7][2]~DUPLICATE_q ),
	.datab(!\cpu|Reg[4][2]~DUPLICATE_q ),
	.datac(!\cpu|Reg[6][2]~q ),
	.datad(!\cpu|Reg[5][2]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~1 .extended_lut = "off";
defparam \cpu|Selector27~1 .lut_mask = 64'h333300FF0F0F5555;
defparam \cpu|Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N6
cyclonev_lcell_comb \cpu|Reg[8][2]~feeder (
// Equation(s):
// \cpu|Reg[8][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[8][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[8][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N7
dffeas \cpu|Reg[8][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[8][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[8][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[8][2] .is_wysiwyg = "true";
defparam \cpu|Reg[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N12
cyclonev_lcell_comb \cpu|Reg[9][2]~feeder (
// Equation(s):
// \cpu|Reg[9][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[9][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[9][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[9][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[9][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N13
dffeas \cpu|Reg[9][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[9][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[9][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[9][2] .is_wysiwyg = "true";
defparam \cpu|Reg[9][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N24
cyclonev_lcell_comb \cpu|Reg[10][2]~feeder (
// Equation(s):
// \cpu|Reg[10][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[10][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[10][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[10][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[10][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N25
dffeas \cpu|Reg[10][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[10][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[10][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[10][2] .is_wysiwyg = "true";
defparam \cpu|Reg[10][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N54
cyclonev_lcell_comb \cpu|Selector27~2 (
// Equation(s):
// \cpu|Selector27~2_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[11][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[10][2]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  
// & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[9][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[8][2]~q  ) ) )

	.dataa(!\cpu|Reg[8][2]~q ),
	.datab(!\cpu|Reg[9][2]~q ),
	.datac(!\cpu|Reg[10][2]~q ),
	.datad(!\cpu|Reg[11][2]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~2 .extended_lut = "off";
defparam \cpu|Selector27~2 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N6
cyclonev_lcell_comb \cpu|Reg[1][2]~feeder (
// Equation(s):
// \cpu|Reg[1][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N7
dffeas \cpu|Reg[1][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[1][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][2] .is_wysiwyg = "true";
defparam \cpu|Reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N24
cyclonev_lcell_comb \cpu|Reg[2][2]~feeder (
// Equation(s):
// \cpu|Reg[2][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N26
dffeas \cpu|Reg[2][2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[2][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[2][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N15
cyclonev_lcell_comb \cpu|Reg[3][2]~feeder (
// Equation(s):
// \cpu|Reg[3][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[3][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N16
dffeas \cpu|Reg[3][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[3][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[3][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][2] .is_wysiwyg = "true";
defparam \cpu|Reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N18
cyclonev_lcell_comb \cpu|Selector27~0 (
// Equation(s):
// \cpu|Selector27~0_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[3][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[2][2]~DUPLICATE_q  ) ) ) # ( 
// \cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[1][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[0][2]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[0][2]~DUPLICATE_q ),
	.datab(!\cpu|Reg[1][2]~q ),
	.datac(!\cpu|Reg[2][2]~DUPLICATE_q ),
	.datad(!\cpu|Reg[3][2]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~0 .extended_lut = "off";
defparam \cpu|Selector27~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N18
cyclonev_lcell_comb \cpu|Selector27~4 (
// Equation(s):
// \cpu|Selector27~4_combout  = ( \cpu|Selector27~2_combout  & ( \cpu|Selector27~0_combout  & ( (!\cpu|Pmem|WideOr17~0_combout ) # ((!\cpu|Pmem|WideOr16~1_combout  & ((\cpu|Selector27~1_combout ))) # (\cpu|Pmem|WideOr16~1_combout  & 
// (\cpu|Selector27~3_combout ))) ) ) ) # ( !\cpu|Selector27~2_combout  & ( \cpu|Selector27~0_combout  & ( (!\cpu|Pmem|WideOr16~1_combout  & ((!\cpu|Pmem|WideOr17~0_combout ) # ((\cpu|Selector27~1_combout )))) # (\cpu|Pmem|WideOr16~1_combout  & 
// (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Selector27~3_combout ))) ) ) ) # ( \cpu|Selector27~2_combout  & ( !\cpu|Selector27~0_combout  & ( (!\cpu|Pmem|WideOr16~1_combout  & (\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Selector27~1_combout )))) # 
// (\cpu|Pmem|WideOr16~1_combout  & ((!\cpu|Pmem|WideOr17~0_combout ) # ((\cpu|Selector27~3_combout )))) ) ) ) # ( !\cpu|Selector27~2_combout  & ( !\cpu|Selector27~0_combout  & ( (\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~1_combout  & 
// ((\cpu|Selector27~1_combout ))) # (\cpu|Pmem|WideOr16~1_combout  & (\cpu|Selector27~3_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr16~1_combout ),
	.datab(!\cpu|Pmem|WideOr17~0_combout ),
	.datac(!\cpu|Selector27~3_combout ),
	.datad(!\cpu|Selector27~1_combout ),
	.datae(!\cpu|Selector27~2_combout ),
	.dataf(!\cpu|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~4 .extended_lut = "off";
defparam \cpu|Selector27~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \cpu|Selector27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N30
cyclonev_lcell_comb \cpu|Selector27~10 (
// Equation(s):
// \cpu|Selector27~10_combout  = ( \cpu|Selector27~4_combout  & ( (!\cpu|Pmem|WideOr12~0_combout  & (\cpu|Pmem|WideOr17~0_combout )) # (\cpu|Pmem|WideOr12~0_combout  & (((!\cpu|Pmem|WideOr15~1_combout ) # (\cpu|Selector27~9_combout )))) ) ) # ( 
// !\cpu|Selector27~4_combout  & ( (!\cpu|Pmem|WideOr12~0_combout  & (\cpu|Pmem|WideOr17~0_combout )) # (\cpu|Pmem|WideOr12~0_combout  & (((\cpu|Pmem|WideOr15~1_combout  & \cpu|Selector27~9_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr17~0_combout ),
	.datab(!\cpu|Pmem|WideOr15~1_combout ),
	.datac(!\cpu|Selector27~9_combout ),
	.datad(!\cpu|Pmem|WideOr12~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~10 .extended_lut = "off";
defparam \cpu|Selector27~10 .lut_mask = 64'h5503550355CF55CF;
defparam \cpu|Selector27~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N30
cyclonev_lcell_comb \cpu|cnum~3 (
// Equation(s):
// \cpu|cnum~3_combout  = ( \cpu|Selector27~10_combout  & ( \cpu|Mux37~10_combout  & ( ((!\cpu|Pmem|WideOr5~3_combout ) # ((!\cpu|Pmem|WideOr4~3_combout ) # (\cpu|IP[7]~DUPLICATE_q ))) # (\cpu|Pmem|WideOr6~2_combout ) ) ) ) # ( !\cpu|Selector27~10_combout  & 
// ( \cpu|Mux37~10_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Pmem|WideOr4~3_combout  & (!\cpu|Pmem|WideOr6~2_combout  $ (!\cpu|Pmem|WideOr5~3_combout )))) ) ) ) # ( \cpu|Selector27~10_combout  & ( !\cpu|Mux37~10_combout  & ( 
// (((!\cpu|Pmem|WideOr4~3_combout ) # (\cpu|IP[7]~DUPLICATE_q )) # (\cpu|Pmem|WideOr5~3_combout )) # (\cpu|Pmem|WideOr6~2_combout ) ) ) )

	.dataa(!\cpu|Pmem|WideOr6~2_combout ),
	.datab(!\cpu|Pmem|WideOr5~3_combout ),
	.datac(!\cpu|IP[7]~DUPLICATE_q ),
	.datad(!\cpu|Pmem|WideOr4~3_combout ),
	.datae(!\cpu|Selector27~10_combout ),
	.dataf(!\cpu|Mux37~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~3 .extended_lut = "off";
defparam \cpu|cnum~3 .lut_mask = 64'h0000FF7F0060FFDF;
defparam \cpu|cnum~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N6
cyclonev_lcell_comb \cpu|Mux70~0 (
// Equation(s):
// \cpu|Mux70~0_combout  = ( !\cpu|IP[7]~DUPLICATE_q  & ( (\cpu|Pmem|WideOr4~3_combout ) # (\cpu|Pmem|WideOr6~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr6~2_combout ),
	.datad(!\cpu|Pmem|WideOr4~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux70~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux70~0 .extended_lut = "off";
defparam \cpu|Mux70~0 .lut_mask = 64'h0FFF0FFF00000000;
defparam \cpu|Mux70~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N33
cyclonev_lcell_comb \cpu|Selector27~11 (
// Equation(s):
// \cpu|Selector27~11_combout  = ( \cpu|Selector27~9_combout  & ( (\cpu|Selector27~4_combout ) # (\cpu|Pmem|WideOr15~1_combout ) ) ) # ( !\cpu|Selector27~9_combout  & ( (!\cpu|Pmem|WideOr15~1_combout  & \cpu|Selector27~4_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr15~1_combout ),
	.datac(gnd),
	.datad(!\cpu|Selector27~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector27~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~11 .extended_lut = "off";
defparam \cpu|Selector27~11 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \cpu|Selector27~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N30
cyclonev_lcell_comb \cpu|Add2~1 (
// Equation(s):
// \cpu|Add2~1_sumout  = SUM(( \cpu|Mux39~9_combout  ) + ( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & (\cpu|Pmem|WideOr19~3_combout )) # (\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Selector29~11_combout ))))) ) + ( !VCC ))
// \cpu|Add2~2  = CARRY(( \cpu|Mux39~9_combout  ) + ( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & (\cpu|Pmem|WideOr19~3_combout )) # (\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Selector29~11_combout ))))) ) + ( !VCC ))

	.dataa(!\cpu|Pmem|WideOr12~3_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Pmem|WideOr19~3_combout ),
	.datad(!\cpu|Mux39~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector29~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~1_sumout ),
	.cout(\cpu|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~1 .extended_lut = "off";
defparam \cpu|Add2~1 .lut_mask = 64'h0000F7B3000000FF;
defparam \cpu|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N33
cyclonev_lcell_comb \cpu|Add2~5 (
// Equation(s):
// \cpu|Add2~5_sumout  = SUM(( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & (\cpu|Pmem|WideOr18~3_combout )) # (\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Selector28~11_combout ))))) ) + ( \cpu|Mux38~10_combout  ) + ( \cpu|Add2~2  ))
// \cpu|Add2~6  = CARRY(( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & (\cpu|Pmem|WideOr18~3_combout )) # (\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Selector28~11_combout ))))) ) + ( \cpu|Mux38~10_combout  ) + ( \cpu|Add2~2  ))

	.dataa(!\cpu|Pmem|WideOr12~3_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Pmem|WideOr18~3_combout ),
	.datad(!\cpu|Selector28~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux38~10_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~5_sumout ),
	.cout(\cpu|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~5 .extended_lut = "off";
defparam \cpu|Add2~5 .lut_mask = 64'h0000FF000000084C;
defparam \cpu|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N36
cyclonev_lcell_comb \cpu|Add2~9 (
// Equation(s):
// \cpu|Add2~9_sumout  = SUM(( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & (\cpu|Pmem|WideOr17~3_combout )) # (\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Selector27~11_combout ))))) ) + ( \cpu|Mux37~10_combout  ) + ( \cpu|Add2~6  ))
// \cpu|Add2~10  = CARRY(( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & (\cpu|Pmem|WideOr17~3_combout )) # (\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Selector27~11_combout ))))) ) + ( \cpu|Mux37~10_combout  ) + ( \cpu|Add2~6  ))

	.dataa(!\cpu|Pmem|WideOr12~3_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Pmem|WideOr17~3_combout ),
	.datad(!\cpu|Selector27~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux37~10_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~9_sumout ),
	.cout(\cpu|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~9 .extended_lut = "off";
defparam \cpu|Add2~9 .lut_mask = 64'h0000FF000000084C;
defparam \cpu|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N5
dffeas \cpu|word[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[2] .is_wysiwyg = "true";
defparam \cpu|word[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N9
cyclonev_lcell_comb \cpu|Reg[8][3]~feeder (
// Equation(s):
// \cpu|Reg[8][3]~feeder_combout  = \cpu|Selector13~0_combout 

	.dataa(!\cpu|Selector13~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[8][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[8][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N39
cyclonev_lcell_comb \cpu|Reg[11][3]~feeder (
// Equation(s):
// \cpu|Reg[11][3]~feeder_combout  = \cpu|Selector13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[11][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[11][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[11][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[11][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N40
dffeas \cpu|Reg[11][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[11][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[11][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[11][3] .is_wysiwyg = "true";
defparam \cpu|Reg[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N11
dffeas \cpu|Reg[8][3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[8][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[8][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[8][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[8][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[8][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N9
cyclonev_lcell_comb \cpu|Reg[10][3]~feeder (
// Equation(s):
// \cpu|Reg[10][3]~feeder_combout  = \cpu|Selector13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[10][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[10][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[10][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[10][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N11
dffeas \cpu|Reg[10][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[10][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[10][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[10][3] .is_wysiwyg = "true";
defparam \cpu|Reg[10][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N57
cyclonev_lcell_comb \cpu|Reg[9][3]~feeder (
// Equation(s):
// \cpu|Reg[9][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[9][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[9][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[9][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[9][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N58
dffeas \cpu|Reg[9][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[9][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[9][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[9][3] .is_wysiwyg = "true";
defparam \cpu|Reg[9][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N36
cyclonev_lcell_comb \cpu|Selector26~2 (
// Equation(s):
// \cpu|Selector26~2_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[11][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[10][3]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  
// & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[9][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[8][3]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[11][3]~q ),
	.datab(!\cpu|Reg[8][3]~DUPLICATE_q ),
	.datac(!\cpu|Reg[10][3]~q ),
	.datad(!\cpu|Reg[9][3]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~2 .extended_lut = "off";
defparam \cpu|Selector26~2 .lut_mask = 64'h333300FF0F0F5555;
defparam \cpu|Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N21
cyclonev_lcell_comb \cpu|Reg[3][3]~feeder (
// Equation(s):
// \cpu|Reg[3][3]~feeder_combout  = \cpu|Selector13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[3][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N22
dffeas \cpu|Reg[3][3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[3][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[3][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[3][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N51
cyclonev_lcell_comb \cpu|Reg[0][3]~feeder (
// Equation(s):
// \cpu|Reg[0][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N53
dffeas \cpu|Reg[0][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][3] .is_wysiwyg = "true";
defparam \cpu|Reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N57
cyclonev_lcell_comb \cpu|Reg[2][3]~feeder (
// Equation(s):
// \cpu|Reg[2][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N59
dffeas \cpu|Reg[2][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[2][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][3] .is_wysiwyg = "true";
defparam \cpu|Reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N51
cyclonev_lcell_comb \cpu|Reg[1][3]~feeder (
// Equation(s):
// \cpu|Reg[1][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N52
dffeas \cpu|Reg[1][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[1][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][3] .is_wysiwyg = "true";
defparam \cpu|Reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N30
cyclonev_lcell_comb \cpu|Selector26~0 (
// Equation(s):
// \cpu|Selector26~0_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[3][3]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[2][3]~q  ) ) ) # ( 
// \cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[1][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[0][3]~q  ) ) )

	.dataa(!\cpu|Reg[3][3]~DUPLICATE_q ),
	.datab(!\cpu|Reg[0][3]~q ),
	.datac(!\cpu|Reg[2][3]~q ),
	.datad(!\cpu|Reg[1][3]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~0 .extended_lut = "off";
defparam \cpu|Selector26~0 .lut_mask = 64'h333300FF0F0F5555;
defparam \cpu|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N36
cyclonev_lcell_comb \cpu|Reg[15][3]~feeder (
// Equation(s):
// \cpu|Reg[15][3]~feeder_combout  = \cpu|Selector13~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector13~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[15][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[15][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[15][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[15][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N37
dffeas \cpu|Reg[15][3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[15][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[15][0]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[15][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[15][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[15][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N33
cyclonev_lcell_comb \cpu|Reg[13][3]~feeder (
// Equation(s):
// \cpu|Reg[13][3]~feeder_combout  = \cpu|Selector13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[13][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[13][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[13][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[13][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N34
dffeas \cpu|Reg[13][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[13][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[13][0]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[13][3] .is_wysiwyg = "true";
defparam \cpu|Reg[13][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N6
cyclonev_lcell_comb \cpu|Reg[14][3]~feeder (
// Equation(s):
// \cpu|Reg[14][3]~feeder_combout  = \cpu|Selector13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[14][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[14][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[14][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[14][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N8
dffeas \cpu|Reg[14][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[14][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[14][0]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[14][3] .is_wysiwyg = "true";
defparam \cpu|Reg[14][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N24
cyclonev_lcell_comb \cpu|Reg[12][3]~feeder (
// Equation(s):
// \cpu|Reg[12][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[12][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[12][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[12][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[12][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N25
dffeas \cpu|Reg[12][3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[12][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[12][0]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[12][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[12][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[12][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N54
cyclonev_lcell_comb \cpu|Selector26~3 (
// Equation(s):
// \cpu|Selector26~3_combout  = ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Reg[15][3]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Reg[13][3]~q  ) ) ) # ( 
// \cpu|Pmem|WideOr18~0_combout  & ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Reg[14][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr18~0_combout  & ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Reg[12][3]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[15][3]~DUPLICATE_q ),
	.datab(!\cpu|Reg[13][3]~q ),
	.datac(!\cpu|Reg[14][3]~q ),
	.datad(!\cpu|Reg[12][3]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr18~0_combout ),
	.dataf(!\cpu|Pmem|WideOr19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~3 .extended_lut = "off";
defparam \cpu|Selector26~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N48
cyclonev_lcell_comb \cpu|Reg[6][3]~feeder (
// Equation(s):
// \cpu|Reg[6][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[6][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[6][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N50
dffeas \cpu|Reg[6][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[6][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[6][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][3] .is_wysiwyg = "true";
defparam \cpu|Reg[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N12
cyclonev_lcell_comb \cpu|Reg[5][3]~feeder (
// Equation(s):
// \cpu|Reg[5][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[5][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N14
dffeas \cpu|Reg[5][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[5][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][3] .is_wysiwyg = "true";
defparam \cpu|Reg[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N54
cyclonev_lcell_comb \cpu|Reg[4][3]~feeder (
// Equation(s):
// \cpu|Reg[4][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[4][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N56
dffeas \cpu|Reg[4][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[4][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[4][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][3] .is_wysiwyg = "true";
defparam \cpu|Reg[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N15
cyclonev_lcell_comb \cpu|Reg[7][3]~feeder (
// Equation(s):
// \cpu|Reg[7][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[7][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[7][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[7][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[7][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N16
dffeas \cpu|Reg[7][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[7][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[7][0]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[7][3] .is_wysiwyg = "true";
defparam \cpu|Reg[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N0
cyclonev_lcell_comb \cpu|Selector26~1 (
// Equation(s):
// \cpu|Selector26~1_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[7][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[6][3]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[5][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[4][3]~q  ) ) )

	.dataa(!\cpu|Reg[6][3]~q ),
	.datab(!\cpu|Reg[5][3]~q ),
	.datac(!\cpu|Reg[4][3]~q ),
	.datad(!\cpu|Reg[7][3]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~1 .extended_lut = "off";
defparam \cpu|Selector26~1 .lut_mask = 64'h0F0F3333555500FF;
defparam \cpu|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N42
cyclonev_lcell_comb \cpu|Selector26~4 (
// Equation(s):
// \cpu|Selector26~4_combout  = ( \cpu|Selector26~3_combout  & ( \cpu|Selector26~1_combout  & ( ((!\cpu|Pmem|WideOr16~1_combout  & ((\cpu|Selector26~0_combout ))) # (\cpu|Pmem|WideOr16~1_combout  & (\cpu|Selector26~2_combout ))) # 
// (\cpu|Pmem|WideOr17~0_combout ) ) ) ) # ( !\cpu|Selector26~3_combout  & ( \cpu|Selector26~1_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~1_combout  & ((\cpu|Selector26~0_combout ))) # (\cpu|Pmem|WideOr16~1_combout  & 
// (\cpu|Selector26~2_combout )))) # (\cpu|Pmem|WideOr17~0_combout  & (!\cpu|Pmem|WideOr16~1_combout )) ) ) ) # ( \cpu|Selector26~3_combout  & ( !\cpu|Selector26~1_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~1_combout  & 
// ((\cpu|Selector26~0_combout ))) # (\cpu|Pmem|WideOr16~1_combout  & (\cpu|Selector26~2_combout )))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Pmem|WideOr16~1_combout )) ) ) ) # ( !\cpu|Selector26~3_combout  & ( !\cpu|Selector26~1_combout  & ( 
// (!\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~1_combout  & ((\cpu|Selector26~0_combout ))) # (\cpu|Pmem|WideOr16~1_combout  & (\cpu|Selector26~2_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr17~0_combout ),
	.datab(!\cpu|Pmem|WideOr16~1_combout ),
	.datac(!\cpu|Selector26~2_combout ),
	.datad(!\cpu|Selector26~0_combout ),
	.datae(!\cpu|Selector26~3_combout ),
	.dataf(!\cpu|Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~4 .extended_lut = "off";
defparam \cpu|Selector26~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \cpu|Selector26~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N18
cyclonev_lcell_comb \cpu|Selector26~10 (
// Equation(s):
// \cpu|Selector26~10_combout  = ( \cpu|Selector26~4_combout  & ( (!\cpu|Pmem|WideOr12~0_combout  & (((\cpu|Pmem|WideOr16~1_combout )))) # (\cpu|Pmem|WideOr12~0_combout  & ((!\cpu|Pmem|WideOr15~1_combout ) # ((\cpu|Selector26~9_combout )))) ) ) # ( 
// !\cpu|Selector26~4_combout  & ( (!\cpu|Pmem|WideOr12~0_combout  & (((\cpu|Pmem|WideOr16~1_combout )))) # (\cpu|Pmem|WideOr12~0_combout  & (\cpu|Pmem|WideOr15~1_combout  & ((\cpu|Selector26~9_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr15~1_combout ),
	.datab(!\cpu|Pmem|WideOr16~1_combout ),
	.datac(!\cpu|Selector26~9_combout ),
	.datad(!\cpu|Pmem|WideOr12~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~10 .extended_lut = "off";
defparam \cpu|Selector26~10 .lut_mask = 64'h3305330533AF33AF;
defparam \cpu|Selector26~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N36
cyclonev_lcell_comb \cpu|cnum~5 (
// Equation(s):
// \cpu|cnum~5_combout  = ( \cpu|Mux36~10_combout  & ( \cpu|Pmem|WideOr5~3_combout  & ( !\cpu|Selector26~10_combout  $ ((((!\cpu|Pmem|WideOr4~3_combout ) # (\cpu|Pmem|WideOr6~2_combout )) # (\cpu|IP[7]~DUPLICATE_q ))) ) ) ) # ( !\cpu|Mux36~10_combout  & ( 
// \cpu|Pmem|WideOr5~3_combout  & ( \cpu|Selector26~10_combout  ) ) ) # ( \cpu|Mux36~10_combout  & ( !\cpu|Pmem|WideOr5~3_combout  & ( ((!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Pmem|WideOr6~2_combout  & \cpu|Pmem|WideOr4~3_combout ))) # (\cpu|Selector26~10_combout 
// ) ) ) ) # ( !\cpu|Mux36~10_combout  & ( !\cpu|Pmem|WideOr5~3_combout  & ( (\cpu|Selector26~10_combout  & (((!\cpu|Pmem|WideOr4~3_combout ) # (\cpu|Pmem|WideOr6~2_combout )) # (\cpu|IP[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(!\cpu|Selector26~10_combout ),
	.datac(!\cpu|Pmem|WideOr6~2_combout ),
	.datad(!\cpu|Pmem|WideOr4~3_combout ),
	.datae(!\cpu|Mux36~10_combout ),
	.dataf(!\cpu|Pmem|WideOr5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~5 .extended_lut = "off";
defparam \cpu|cnum~5 .lut_mask = 64'h3313333B33333393;
defparam \cpu|cnum~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N6
cyclonev_lcell_comb \cpu|Add3~9 (
// Equation(s):
// \cpu|Add3~9_sumout  = SUM(( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & (\cpu|Pmem|WideOr17~3_combout )) # (\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Selector27~11_combout ))))) ) + ( \cpu|Mux37~10_combout  ) + ( \cpu|Add3~6  ))
// \cpu|Add3~10  = CARRY(( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & (\cpu|Pmem|WideOr17~3_combout )) # (\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Selector27~11_combout ))))) ) + ( \cpu|Mux37~10_combout  ) + ( \cpu|Add3~6  ))

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|WideOr12~3_combout ),
	.datac(!\cpu|Pmem|WideOr17~3_combout ),
	.datad(!\cpu|Selector27~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux37~10_combout ),
	.datag(gnd),
	.cin(\cpu|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~9_sumout ),
	.cout(\cpu|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~9 .extended_lut = "off";
defparam \cpu|Add3~9 .lut_mask = 64'h0000FF000000082A;
defparam \cpu|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N9
cyclonev_lcell_comb \cpu|Add3~13 (
// Equation(s):
// \cpu|Add3~13_sumout  = SUM(( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & (\cpu|Pmem|WideOr16~2_combout )) # (\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Selector26~11_combout ))))) ) + ( \cpu|Mux36~10_combout  ) + ( \cpu|Add3~10  ))
// \cpu|Add3~14  = CARRY(( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & (\cpu|Pmem|WideOr16~2_combout )) # (\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Selector26~11_combout ))))) ) + ( \cpu|Mux36~10_combout  ) + ( \cpu|Add3~10  ))

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|WideOr12~3_combout ),
	.datac(!\cpu|Pmem|WideOr16~2_combout ),
	.datad(!\cpu|Selector26~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux36~10_combout ),
	.datag(gnd),
	.cin(\cpu|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~13_sumout ),
	.cout(\cpu|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~13 .extended_lut = "off";
defparam \cpu|Add3~13 .lut_mask = 64'h0000FF000000082A;
defparam \cpu|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N2
dffeas \cpu|s_word[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[3] .is_wysiwyg = "true";
defparam \cpu|s_word[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N48
cyclonev_lcell_comb \cpu|Reg[11][7]~feeder (
// Equation(s):
// \cpu|Reg[11][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[11][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[11][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[11][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[11][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N33
cyclonev_lcell_comb \cpu|Pmem|WideOr13~0 (
// Equation(s):
// \cpu|Pmem|WideOr13~0_combout  = ( \cpu|IP [3] & ( (\cpu|IP [0] & (!\cpu|IP[5]~DUPLICATE_q  & !\cpu|IP[6]~DUPLICATE_q )) ) ) # ( !\cpu|IP [3] & ( (!\cpu|IP [0] & (\cpu|IP[5]~DUPLICATE_q  & !\cpu|IP[6]~DUPLICATE_q )) # (\cpu|IP [0] & 
// (!\cpu|IP[5]~DUPLICATE_q  & \cpu|IP[6]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [0]),
	.datac(!\cpu|IP[5]~DUPLICATE_q ),
	.datad(!\cpu|IP[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr13~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr13~0 .lut_mask = 64'h0C300C3030003000;
defparam \cpu|Pmem|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N12
cyclonev_lcell_comb \cpu|Pmem|WideOr13~1 (
// Equation(s):
// \cpu|Pmem|WideOr13~1_combout  = ( \cpu|Pmem|WideOr14~1_combout  ) # ( !\cpu|Pmem|WideOr14~1_combout  & ( (!\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP[1]~DUPLICATE_q  & (\cpu|Pmem|WideOr13~0_combout  & \cpu|IP[2]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|IP[4]~DUPLICATE_q ),
	.datab(!\cpu|IP[1]~DUPLICATE_q ),
	.datac(!\cpu|Pmem|WideOr13~0_combout ),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr13~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr13~1 .lut_mask = 64'h00020002FFFFFFFF;
defparam \cpu|Pmem|WideOr13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N33
cyclonev_lcell_comb \cpu|Reg[3][7]~feeder (
// Equation(s):
// \cpu|Reg[3][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(!\cpu|Selector9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[3][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N34
dffeas \cpu|Reg[3][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[3][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[3][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][7] .is_wysiwyg = "true";
defparam \cpu|Reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N30
cyclonev_lcell_comb \cpu|Reg[2][7]~feeder (
// Equation(s):
// \cpu|Reg[2][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N31
dffeas \cpu|Reg[2][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[2][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][7] .is_wysiwyg = "true";
defparam \cpu|Reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N54
cyclonev_lcell_comb \cpu|Reg[1][7]~feeder (
// Equation(s):
// \cpu|Reg[1][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N55
dffeas \cpu|Reg[1][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[1][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][7] .is_wysiwyg = "true";
defparam \cpu|Reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N57
cyclonev_lcell_comb \cpu|Reg[0][7]~feeder (
// Equation(s):
// \cpu|Reg[0][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(!\cpu|Selector9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N58
dffeas \cpu|Reg[0][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][7] .is_wysiwyg = "true";
defparam \cpu|Reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N30
cyclonev_lcell_comb \cpu|Selector22~0 (
// Equation(s):
// \cpu|Selector22~0_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[3][7]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[2][7]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[1][7]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[0][7]~q  ) ) )

	.dataa(!\cpu|Reg[3][7]~q ),
	.datab(!\cpu|Reg[2][7]~q ),
	.datac(!\cpu|Reg[1][7]~q ),
	.datad(!\cpu|Reg[0][7]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~0 .extended_lut = "off";
defparam \cpu|Selector22~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N45
cyclonev_lcell_comb \cpu|Reg[6][7]~feeder (
// Equation(s):
// \cpu|Reg[6][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(!\cpu|Selector9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[6][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[6][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[6][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[6][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N46
dffeas \cpu|Reg[6][7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[6][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[6][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[6][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N42
cyclonev_lcell_comb \cpu|Reg[7][7]~feeder (
// Equation(s):
// \cpu|Reg[7][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[7][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[7][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[7][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[7][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N44
dffeas \cpu|Reg[7][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[7][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[7][0]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[7][7] .is_wysiwyg = "true";
defparam \cpu|Reg[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N9
cyclonev_lcell_comb \cpu|Reg[5][7]~feeder (
// Equation(s):
// \cpu|Reg[5][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(!\cpu|Selector9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[5][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[5][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N11
dffeas \cpu|Reg[5][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[5][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][7] .is_wysiwyg = "true";
defparam \cpu|Reg[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N21
cyclonev_lcell_comb \cpu|Reg[4][7]~feeder (
// Equation(s):
// \cpu|Reg[4][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(!\cpu|Selector9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[4][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N22
dffeas \cpu|Reg[4][7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[4][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[4][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[4][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N18
cyclonev_lcell_comb \cpu|Selector22~1 (
// Equation(s):
// \cpu|Selector22~1_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[7][7]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[6][7]~DUPLICATE_q  ) ) ) # ( 
// \cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[5][7]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[4][7]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[6][7]~DUPLICATE_q ),
	.datab(!\cpu|Reg[7][7]~q ),
	.datac(!\cpu|Reg[5][7]~q ),
	.datad(!\cpu|Reg[4][7]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~1 .extended_lut = "off";
defparam \cpu|Selector22~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \cpu|Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N48
cyclonev_lcell_comb \cpu|Reg[15][7]~feeder (
// Equation(s):
// \cpu|Reg[15][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[15][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[15][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[15][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[15][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N50
dffeas \cpu|Reg[15][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[15][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[15][0]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[15][7] .is_wysiwyg = "true";
defparam \cpu|Reg[15][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N57
cyclonev_lcell_comb \cpu|Reg[14][7]~feeder (
// Equation(s):
// \cpu|Reg[14][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[14][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[14][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[14][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[14][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N59
dffeas \cpu|Reg[14][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[14][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[14][0]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[14][7] .is_wysiwyg = "true";
defparam \cpu|Reg[14][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N57
cyclonev_lcell_comb \cpu|Reg[12][7]~feeder (
// Equation(s):
// \cpu|Reg[12][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector9~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[12][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[12][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[12][7]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[12][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N58
dffeas \cpu|Reg[12][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[12][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[12][0]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[12][7] .is_wysiwyg = "true";
defparam \cpu|Reg[12][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N30
cyclonev_lcell_comb \cpu|Reg[13][7]~feeder (
// Equation(s):
// \cpu|Reg[13][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[13][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[13][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[13][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[13][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N31
dffeas \cpu|Reg[13][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[13][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[13][0]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[13][7] .is_wysiwyg = "true";
defparam \cpu|Reg[13][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N24
cyclonev_lcell_comb \cpu|Selector22~3 (
// Equation(s):
// \cpu|Selector22~3_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[15][7]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[14][7]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  
// & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[13][7]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[12][7]~q  ) ) )

	.dataa(!\cpu|Reg[15][7]~q ),
	.datab(!\cpu|Reg[14][7]~q ),
	.datac(!\cpu|Reg[12][7]~q ),
	.datad(!\cpu|Reg[13][7]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~3 .extended_lut = "off";
defparam \cpu|Selector22~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|Selector22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N12
cyclonev_lcell_comb \cpu|Reg[10][7]~feeder (
// Equation(s):
// \cpu|Reg[10][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[10][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[10][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[10][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[10][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N13
dffeas \cpu|Reg[10][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[10][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[10][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[10][7] .is_wysiwyg = "true";
defparam \cpu|Reg[10][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N21
cyclonev_lcell_comb \cpu|Reg[8][7]~feeder (
// Equation(s):
// \cpu|Reg[8][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[8][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[8][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N22
dffeas \cpu|Reg[8][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[8][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[8][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[8][7] .is_wysiwyg = "true";
defparam \cpu|Reg[8][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N21
cyclonev_lcell_comb \cpu|Reg[9][7]~feeder (
// Equation(s):
// \cpu|Reg[9][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(!\cpu|Selector9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[9][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[9][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[9][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[9][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N22
dffeas \cpu|Reg[9][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[9][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[9][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[9][7] .is_wysiwyg = "true";
defparam \cpu|Reg[9][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N3
cyclonev_lcell_comb \cpu|Selector22~2 (
// Equation(s):
// \cpu|Selector22~2_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[11][7]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[10][7]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  
// & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[9][7]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( \cpu|Reg[8][7]~q  ) ) )

	.dataa(!\cpu|Reg[10][7]~q ),
	.datab(!\cpu|Reg[11][7]~q ),
	.datac(!\cpu|Reg[8][7]~q ),
	.datad(!\cpu|Reg[9][7]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~2 .extended_lut = "off";
defparam \cpu|Selector22~2 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N36
cyclonev_lcell_comb \cpu|Selector22~4 (
// Equation(s):
// \cpu|Selector22~4_combout  = ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Selector22~2_combout  & ( (!\cpu|Pmem|WideOr16~1_combout  & (\cpu|Selector22~1_combout )) # (\cpu|Pmem|WideOr16~1_combout  & ((\cpu|Selector22~3_combout ))) ) ) ) # ( 
// !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Selector22~2_combout  & ( (\cpu|Selector22~0_combout ) # (\cpu|Pmem|WideOr16~1_combout ) ) ) ) # ( \cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Selector22~2_combout  & ( (!\cpu|Pmem|WideOr16~1_combout  & 
// (\cpu|Selector22~1_combout )) # (\cpu|Pmem|WideOr16~1_combout  & ((\cpu|Selector22~3_combout ))) ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Selector22~2_combout  & ( (!\cpu|Pmem|WideOr16~1_combout  & \cpu|Selector22~0_combout ) ) ) )

	.dataa(!\cpu|Pmem|WideOr16~1_combout ),
	.datab(!\cpu|Selector22~0_combout ),
	.datac(!\cpu|Selector22~1_combout ),
	.datad(!\cpu|Selector22~3_combout ),
	.datae(!\cpu|Pmem|WideOr17~0_combout ),
	.dataf(!\cpu|Selector22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~4 .extended_lut = "off";
defparam \cpu|Selector22~4 .lut_mask = 64'h22220A5F77770A5F;
defparam \cpu|Selector22~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N15
cyclonev_lcell_comb \cpu|Reg~95 (
// Equation(s):
// \cpu|Reg~95_combout  = ( \cpu|Pmem|WideOr5~0_combout  & ( (!\cpu|Pmem|WideOr3~0_combout  & (!\cpu|Pmem|WideOr6~3_combout  & (\cpu|Pmem|WideOr4~0_combout ))) # (\cpu|Pmem|WideOr3~0_combout  & (((\cpu|Decoder1~0_combout )))) ) ) # ( 
// !\cpu|Pmem|WideOr5~0_combout  & ( (\cpu|Decoder1~0_combout  & \cpu|Pmem|WideOr3~0_combout ) ) )

	.dataa(!\cpu|Pmem|WideOr6~3_combout ),
	.datab(!\cpu|Pmem|WideOr4~0_combout ),
	.datac(!\cpu|Decoder1~0_combout ),
	.datad(!\cpu|Pmem|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~95 .extended_lut = "off";
defparam \cpu|Reg~95 .lut_mask = 64'h000F000F220F220F;
defparam \cpu|Reg~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N27
cyclonev_lcell_comb \cpu|Reg~96 (
// Equation(s):
// \cpu|Reg~96_combout  = ( \cpu|Decoder0~1_combout  & ( \cpu|Reg~95_combout  ) ) # ( !\cpu|Decoder0~1_combout  & ( \cpu|Reg~95_combout  & ( \cpu|Pmem|WideOr2~0_combout  ) ) ) # ( \cpu|Decoder0~1_combout  & ( !\cpu|Reg~95_combout  & ( 
// !\cpu|Pmem|WideOr2~0_combout  ) ) )

	.dataa(!\cpu|Pmem|WideOr2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|Decoder0~1_combout ),
	.dataf(!\cpu|Reg~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~96 .extended_lut = "off";
defparam \cpu|Reg~96 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \cpu|Reg~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N42
cyclonev_lcell_comb \cpu|Reg~97 (
// Equation(s):
// \cpu|Reg~97_combout  = ( \cpu|Reg[31][7]~q  & ( \cpu|cnum~12_combout  & ( (!\cpu|Reg~96_combout ) # ((!\cpu|Pmem|WideOr2~0_combout  & ((\cpu|Selector9~0_combout ))) # (\cpu|Pmem|WideOr2~0_combout  & (\cpu|Pmem|WideOr3~0_combout ))) ) ) ) # ( 
// !\cpu|Reg[31][7]~q  & ( \cpu|cnum~12_combout  & ( (\cpu|Reg~96_combout  & ((!\cpu|Pmem|WideOr2~0_combout  & ((\cpu|Selector9~0_combout ))) # (\cpu|Pmem|WideOr2~0_combout  & (\cpu|Pmem|WideOr3~0_combout )))) ) ) ) # ( \cpu|Reg[31][7]~q  & ( 
// !\cpu|cnum~12_combout  & ( (!\cpu|Reg~96_combout ) # ((!\cpu|Pmem|WideOr2~0_combout  & \cpu|Selector9~0_combout )) ) ) ) # ( !\cpu|Reg[31][7]~q  & ( !\cpu|cnum~12_combout  & ( (!\cpu|Pmem|WideOr2~0_combout  & (\cpu|Selector9~0_combout  & 
// \cpu|Reg~96_combout )) ) ) )

	.dataa(!\cpu|Pmem|WideOr2~0_combout ),
	.datab(!\cpu|Pmem|WideOr3~0_combout ),
	.datac(!\cpu|Selector9~0_combout ),
	.datad(!\cpu|Reg~96_combout ),
	.datae(!\cpu|Reg[31][7]~q ),
	.dataf(!\cpu|cnum~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~97 .extended_lut = "off";
defparam \cpu|Reg~97 .lut_mask = 64'h000AFF0A001BFF1B;
defparam \cpu|Reg~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N18
cyclonev_lcell_comb \cpu|Reg~12 (
// Equation(s):
// \cpu|Reg~12_combout  = ( \cpu|Pmem|WideOr0~0_combout  & ( \cpu|Pmem|WideOr3~0_combout  & ( \cpu|sync_r|in_sync~q  ) ) ) # ( !\cpu|Pmem|WideOr0~0_combout  & ( \cpu|Pmem|WideOr3~0_combout  & ( ((\cpu|Pmem|WideOr2~0_combout  & (\cpu|debug [0] & 
// !\cpu|Pmem|WideOr1~1_combout ))) # (\cpu|sync_r|in_sync~q ) ) ) ) # ( \cpu|Pmem|WideOr0~0_combout  & ( !\cpu|Pmem|WideOr3~0_combout  & ( \cpu|sync_r|in_sync~q  ) ) ) # ( !\cpu|Pmem|WideOr0~0_combout  & ( !\cpu|Pmem|WideOr3~0_combout  & ( ((\cpu|debug [0] 
// & (!\cpu|Pmem|WideOr2~0_combout  $ (\cpu|Pmem|WideOr1~1_combout )))) # (\cpu|sync_r|in_sync~q ) ) ) )

	.dataa(!\cpu|Pmem|WideOr2~0_combout ),
	.datab(!\cpu|debug [0]),
	.datac(!\cpu|Pmem|WideOr1~1_combout ),
	.datad(!\cpu|sync_r|in_sync~q ),
	.datae(!\cpu|Pmem|WideOr0~0_combout ),
	.dataf(!\cpu|Pmem|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~12 .extended_lut = "off";
defparam \cpu|Reg~12 .lut_mask = 64'h21FF00FF10FF00FF;
defparam \cpu|Reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N43
dffeas \cpu|Reg[31][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(\cpu|Reg~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][7] .is_wysiwyg = "true";
defparam \cpu|Reg[31][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N18
cyclonev_lcell_comb \cpu|Reg[27][7]~feeder (
// Equation(s):
// \cpu|Reg[27][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[27][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[27][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[27][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[27][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N20
dffeas \cpu|Reg[27][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[27][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[27][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[27][7] .is_wysiwyg = "true";
defparam \cpu|Reg[27][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N13
dffeas \cpu|Reg[19][7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[19][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[19][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[19][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[19][7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[19][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N27
cyclonev_lcell_comb \cpu|Reg[23][7]~feeder (
// Equation(s):
// \cpu|Reg[23][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(!\cpu|Selector9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[23][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[23][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[23][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[23][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N28
dffeas \cpu|Reg[23][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[23][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[23][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[23][7] .is_wysiwyg = "true";
defparam \cpu|Reg[23][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N54
cyclonev_lcell_comb \cpu|Selector22~8 (
// Equation(s):
// \cpu|Selector22~8_combout  = ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[31][7]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[23][7]~q  ) ) ) # ( \cpu|Pmem|WideOr16~1_combout  
// & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[27][7]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[19][7]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[31][7]~q ),
	.datab(!\cpu|Reg[27][7]~q ),
	.datac(!\cpu|Reg[19][7]~DUPLICATE_q ),
	.datad(!\cpu|Reg[23][7]~q ),
	.datae(!\cpu|Pmem|WideOr16~1_combout ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~8 .extended_lut = "off";
defparam \cpu|Selector22~8 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|Selector22~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N18
cyclonev_lcell_comb \cpu|Reg[30][7]~feeder (
// Equation(s):
// \cpu|Reg[30][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector9~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][7]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[30][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N20
dffeas \cpu|Reg[30][7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[30][7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[30][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N0
cyclonev_lcell_comb \cpu|Reg[18][7]~feeder (
// Equation(s):
// \cpu|Reg[18][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[18][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[18][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[18][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[18][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N2
dffeas \cpu|Reg[18][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[18][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[18][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[18][7] .is_wysiwyg = "true";
defparam \cpu|Reg[18][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N6
cyclonev_lcell_comb \cpu|Reg[26][7]~feeder (
// Equation(s):
// \cpu|Reg[26][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[26][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[26][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[26][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[26][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N8
dffeas \cpu|Reg[26][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[26][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][7] .is_wysiwyg = "true";
defparam \cpu|Reg[26][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N33
cyclonev_lcell_comb \cpu|Reg[22][7]~feeder (
// Equation(s):
// \cpu|Reg[22][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[22][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[22][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[22][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[22][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N35
dffeas \cpu|Reg[22][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[22][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[22][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[22][7] .is_wysiwyg = "true";
defparam \cpu|Reg[22][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N24
cyclonev_lcell_comb \cpu|Selector22~7 (
// Equation(s):
// \cpu|Selector22~7_combout  = ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[30][7]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[26][7]~q  ) ) ) # ( 
// \cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[22][7]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[18][7]~q  ) ) )

	.dataa(!\cpu|Reg[30][7]~DUPLICATE_q ),
	.datab(!\cpu|Reg[18][7]~q ),
	.datac(!\cpu|Reg[26][7]~q ),
	.datad(!\cpu|Reg[22][7]~q ),
	.datae(!\cpu|Pmem|WideOr17~0_combout ),
	.dataf(!\cpu|Pmem|WideOr16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~7 .extended_lut = "off";
defparam \cpu|Selector22~7 .lut_mask = 64'h333300FF0F0F5555;
defparam \cpu|Selector22~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N36
cyclonev_lcell_comb \cpu|Reg[25][7]~feeder (
// Equation(s):
// \cpu|Reg[25][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[25][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[25][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N38
dffeas \cpu|Reg[25][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[25][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[25][0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][7] .is_wysiwyg = "true";
defparam \cpu|Reg[25][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N57
cyclonev_lcell_comb \cpu|Reg[21][7]~feeder (
// Equation(s):
// \cpu|Reg[21][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[21][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[21][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[21][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[21][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N59
dffeas \cpu|Reg[21][7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[21][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[21][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[21][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[21][7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[21][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N21
cyclonev_lcell_comb \cpu|Reg[29][7]~feeder (
// Equation(s):
// \cpu|Reg[29][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[29][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[29][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N22
dffeas \cpu|Reg[29][7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[29][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[29][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N24
cyclonev_lcell_comb \cpu|Reg[17][7]~feeder (
// Equation(s):
// \cpu|Reg[17][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector9~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[17][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[17][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[17][7]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[17][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N25
dffeas \cpu|Reg[17][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[17][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[17][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[17][7] .is_wysiwyg = "true";
defparam \cpu|Reg[17][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N0
cyclonev_lcell_comb \cpu|Selector22~6 (
// Equation(s):
// \cpu|Selector22~6_combout  = ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[29][7]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[25][7]~q  ) ) ) # ( 
// \cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[21][7]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[17][7]~q  ) ) )

	.dataa(!\cpu|Reg[25][7]~q ),
	.datab(!\cpu|Reg[21][7]~DUPLICATE_q ),
	.datac(!\cpu|Reg[29][7]~DUPLICATE_q ),
	.datad(!\cpu|Reg[17][7]~q ),
	.datae(!\cpu|Pmem|WideOr17~0_combout ),
	.dataf(!\cpu|Pmem|WideOr16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~6 .extended_lut = "off";
defparam \cpu|Selector22~6 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|Selector22~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N51
cyclonev_lcell_comb \cpu|Reg[16][7]~feeder (
// Equation(s):
// \cpu|Reg[16][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[16][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[16][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[16][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[16][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N52
dffeas \cpu|Reg[16][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[16][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[16][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][7] .is_wysiwyg = "true";
defparam \cpu|Reg[16][7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N6
cyclonev_lcell_comb \cpu|din7|ff1~feeder (
// Equation(s):
// \cpu|din7|ff1~feeder_combout  = ( \SW[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|din7|ff1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|din7|ff1~feeder .extended_lut = "off";
defparam \cpu|din7|ff1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|din7|ff1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N8
dffeas \cpu|din7|ff1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|din7|ff1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|din7|ff1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|din7|ff1 .is_wysiwyg = "true";
defparam \cpu|din7|ff1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N28
dffeas \cpu|din7|in_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|din7|ff1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|din7|in_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|din7|in_sync .is_wysiwyg = "true";
defparam \cpu|din7|in_sync .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N36
cyclonev_lcell_comb \cpu|Reg~94 (
// Equation(s):
// \cpu|Reg~94_combout  = ( \cpu|cnum~12_combout  & ( (!\cpu|Reg~29_combout  & (((\cpu|Selector9~0_combout ) # (\cpu|Pmem|WideOr2~0_combout )))) # (\cpu|Reg~29_combout  & (\cpu|din7|in_sync~q )) ) ) # ( !\cpu|cnum~12_combout  & ( (!\cpu|Reg~29_combout  & 
// (((!\cpu|Pmem|WideOr2~0_combout  & \cpu|Selector9~0_combout )))) # (\cpu|Reg~29_combout  & (\cpu|din7|in_sync~q )) ) )

	.dataa(!\cpu|din7|in_sync~q ),
	.datab(!\cpu|Pmem|WideOr2~0_combout ),
	.datac(!\cpu|Selector9~0_combout ),
	.datad(!\cpu|Reg~29_combout ),
	.datae(gnd),
	.dataf(!\cpu|cnum~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~94 .extended_lut = "off";
defparam \cpu|Reg~94 .lut_mask = 64'h0C550C553F553F55;
defparam \cpu|Reg~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N38
dffeas \cpu|Reg[28][7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[28][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N24
cyclonev_lcell_comb \cpu|Reg[20][7]~feeder (
// Equation(s):
// \cpu|Reg[20][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[20][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[20][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[20][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[20][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N25
dffeas \cpu|Reg[20][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[20][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[20][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[20][7] .is_wysiwyg = "true";
defparam \cpu|Reg[20][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N57
cyclonev_lcell_comb \cpu|Reg[24][7]~feeder (
// Equation(s):
// \cpu|Reg[24][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[24][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[24][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N59
dffeas \cpu|Reg[24][7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[24][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[24][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N12
cyclonev_lcell_comb \cpu|Selector22~5 (
// Equation(s):
// \cpu|Selector22~5_combout  = ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[28][7]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[20][7]~q  ) ) ) # ( 
// \cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[24][7]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[16][7]~q  ) ) )

	.dataa(!\cpu|Reg[16][7]~q ),
	.datab(!\cpu|Reg[28][7]~DUPLICATE_q ),
	.datac(!\cpu|Reg[20][7]~q ),
	.datad(!\cpu|Reg[24][7]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr16~1_combout ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~5 .extended_lut = "off";
defparam \cpu|Selector22~5 .lut_mask = 64'h555500FF0F0F3333;
defparam \cpu|Selector22~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N42
cyclonev_lcell_comb \cpu|Selector22~9 (
// Equation(s):
// \cpu|Selector22~9_combout  = ( \cpu|Selector22~6_combout  & ( \cpu|Selector22~5_combout  & ( (!\cpu|Pmem|WideOr18~0_combout ) # ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Selector22~7_combout ))) # (\cpu|Pmem|WideOr19~0_combout  & 
// (\cpu|Selector22~8_combout ))) ) ) ) # ( !\cpu|Selector22~6_combout  & ( \cpu|Selector22~5_combout  & ( (!\cpu|Pmem|WideOr18~0_combout  & (((!\cpu|Pmem|WideOr19~0_combout )))) # (\cpu|Pmem|WideOr18~0_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & 
// ((\cpu|Selector22~7_combout ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Selector22~8_combout )))) ) ) ) # ( \cpu|Selector22~6_combout  & ( !\cpu|Selector22~5_combout  & ( (!\cpu|Pmem|WideOr18~0_combout  & (((\cpu|Pmem|WideOr19~0_combout )))) # 
// (\cpu|Pmem|WideOr18~0_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Selector22~7_combout ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Selector22~8_combout )))) ) ) ) # ( !\cpu|Selector22~6_combout  & ( !\cpu|Selector22~5_combout  & ( 
// (\cpu|Pmem|WideOr18~0_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Selector22~7_combout ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Selector22~8_combout )))) ) ) )

	.dataa(!\cpu|Selector22~8_combout ),
	.datab(!\cpu|Pmem|WideOr18~0_combout ),
	.datac(!\cpu|Selector22~7_combout ),
	.datad(!\cpu|Pmem|WideOr19~0_combout ),
	.datae(!\cpu|Selector22~6_combout ),
	.dataf(!\cpu|Selector22~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~9 .extended_lut = "off";
defparam \cpu|Selector22~9 .lut_mask = 64'h031103DDCF11CFDD;
defparam \cpu|Selector22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N48
cyclonev_lcell_comb \cpu|Selector22~10 (
// Equation(s):
// \cpu|Selector22~10_combout  = ( \cpu|Selector22~4_combout  & ( \cpu|Selector22~9_combout  & ( ((!\cpu|IP[7]~DUPLICATE_q  & \cpu|Pmem|WideOr13~1_combout )) # (\cpu|Pmem|WideOr12~0_combout ) ) ) ) # ( !\cpu|Selector22~4_combout  & ( 
// \cpu|Selector22~9_combout  & ( (!\cpu|Pmem|WideOr12~0_combout  & (((!\cpu|IP[7]~DUPLICATE_q  & \cpu|Pmem|WideOr13~1_combout )))) # (\cpu|Pmem|WideOr12~0_combout  & (\cpu|Pmem|WideOr15~1_combout )) ) ) ) # ( \cpu|Selector22~4_combout  & ( 
// !\cpu|Selector22~9_combout  & ( (!\cpu|Pmem|WideOr12~0_combout  & (((!\cpu|IP[7]~DUPLICATE_q  & \cpu|Pmem|WideOr13~1_combout )))) # (\cpu|Pmem|WideOr12~0_combout  & (!\cpu|Pmem|WideOr15~1_combout )) ) ) ) # ( !\cpu|Selector22~4_combout  & ( 
// !\cpu|Selector22~9_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Pmem|WideOr13~1_combout  & !\cpu|Pmem|WideOr12~0_combout )) ) ) )

	.dataa(!\cpu|Pmem|WideOr15~1_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Pmem|WideOr13~1_combout ),
	.datad(!\cpu|Pmem|WideOr12~0_combout ),
	.datae(!\cpu|Selector22~4_combout ),
	.dataf(!\cpu|Selector22~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~10 .extended_lut = "off";
defparam \cpu|Selector22~10 .lut_mask = 64'h0C000CAA0C550CFF;
defparam \cpu|Selector22~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N18
cyclonev_lcell_comb \cpu|cnum~11 (
// Equation(s):
// \cpu|cnum~11_combout  = ( \cpu|Mux33~10_combout  & ( \cpu|Selector22~10_combout  & ( ((!\cpu|Pmem|WideOr5~3_combout ) # ((!\cpu|Pmem|WideOr4~3_combout ) # (\cpu|IP[7]~DUPLICATE_q ))) # (\cpu|Pmem|WideOr6~2_combout ) ) ) ) # ( !\cpu|Mux33~10_combout  & ( 
// \cpu|Selector22~10_combout  & ( (((!\cpu|Pmem|WideOr4~3_combout ) # (\cpu|IP[7]~DUPLICATE_q )) # (\cpu|Pmem|WideOr5~3_combout )) # (\cpu|Pmem|WideOr6~2_combout ) ) ) ) # ( \cpu|Mux33~10_combout  & ( !\cpu|Selector22~10_combout  & ( 
// (!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Pmem|WideOr4~3_combout  & (!\cpu|Pmem|WideOr6~2_combout  $ (!\cpu|Pmem|WideOr5~3_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr6~2_combout ),
	.datab(!\cpu|Pmem|WideOr5~3_combout ),
	.datac(!\cpu|IP[7]~DUPLICATE_q ),
	.datad(!\cpu|Pmem|WideOr4~3_combout ),
	.datae(!\cpu|Mux33~10_combout ),
	.dataf(!\cpu|Selector22~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~11 .extended_lut = "off";
defparam \cpu|cnum~11 .lut_mask = 64'h00000060FF7FFFDF;
defparam \cpu|cnum~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N18
cyclonev_lcell_comb \cpu|Selector22~11 (
// Equation(s):
// \cpu|Selector22~11_combout  = ( \cpu|Selector22~9_combout  & ( (\cpu|Selector22~4_combout ) # (\cpu|Pmem|WideOr15~1_combout ) ) ) # ( !\cpu|Selector22~9_combout  & ( (!\cpu|Pmem|WideOr15~1_combout  & \cpu|Selector22~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr15~1_combout ),
	.datad(!\cpu|Selector22~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector22~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~11 .extended_lut = "off";
defparam \cpu|Selector22~11 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpu|Selector22~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N39
cyclonev_lcell_comb \cpu|Add2~13 (
// Equation(s):
// \cpu|Add2~13_sumout  = SUM(( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & (\cpu|Pmem|WideOr16~2_combout )) # (\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Selector26~11_combout ))))) ) + ( \cpu|Mux36~10_combout  ) + ( \cpu|Add2~10  ))
// \cpu|Add2~14  = CARRY(( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & (\cpu|Pmem|WideOr16~2_combout )) # (\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Selector26~11_combout ))))) ) + ( \cpu|Mux36~10_combout  ) + ( \cpu|Add2~10  ))

	.dataa(!\cpu|Pmem|WideOr12~3_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Pmem|WideOr16~2_combout ),
	.datad(!\cpu|Selector26~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux36~10_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~13_sumout ),
	.cout(\cpu|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~13 .extended_lut = "off";
defparam \cpu|Add2~13 .lut_mask = 64'h0000FF000000084C;
defparam \cpu|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N42
cyclonev_lcell_comb \cpu|Add2~17 (
// Equation(s):
// \cpu|Add2~17_sumout  = SUM(( \cpu|Selector25~14_combout  ) + ( (!\cpu|Pmem|WideOr7~3_combout  & (((\cpu|Mux35~11_combout )))) # (\cpu|Pmem|WideOr7~3_combout  & ((!\cpu|Pmem|data[22]~1_combout  & ((\cpu|Mux35~11_combout ))) # (\cpu|Pmem|data[22]~1_combout  
// & (\cpu|Mux35~4_combout )))) ) + ( \cpu|Add2~14  ))
// \cpu|Add2~18  = CARRY(( \cpu|Selector25~14_combout  ) + ( (!\cpu|Pmem|WideOr7~3_combout  & (((\cpu|Mux35~11_combout )))) # (\cpu|Pmem|WideOr7~3_combout  & ((!\cpu|Pmem|data[22]~1_combout  & ((\cpu|Mux35~11_combout ))) # (\cpu|Pmem|data[22]~1_combout  & 
// (\cpu|Mux35~4_combout )))) ) + ( \cpu|Add2~14  ))

	.dataa(!\cpu|Pmem|WideOr7~3_combout ),
	.datab(!\cpu|Pmem|data[22]~1_combout ),
	.datac(!\cpu|Mux35~4_combout ),
	.datad(!\cpu|Selector25~14_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux35~11_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~17_sumout ),
	.cout(\cpu|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~17 .extended_lut = "off";
defparam \cpu|Add2~17 .lut_mask = 64'h0000FE10000000FF;
defparam \cpu|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N45
cyclonev_lcell_comb \cpu|Add2~21 (
// Equation(s):
// \cpu|Add2~21_sumout  = SUM(( \cpu|Selector24~12_combout  ) + ( (!\cpu|Pmem|WideOr7~3_combout  & (((\cpu|Mux40~11_combout )))) # (\cpu|Pmem|WideOr7~3_combout  & ((!\cpu|Pmem|data[22]~1_combout  & ((\cpu|Mux40~11_combout ))) # (\cpu|Pmem|data[22]~1_combout  
// & (\cpu|Mux40~9_combout )))) ) + ( \cpu|Add2~18  ))
// \cpu|Add2~22  = CARRY(( \cpu|Selector24~12_combout  ) + ( (!\cpu|Pmem|WideOr7~3_combout  & (((\cpu|Mux40~11_combout )))) # (\cpu|Pmem|WideOr7~3_combout  & ((!\cpu|Pmem|data[22]~1_combout  & ((\cpu|Mux40~11_combout ))) # (\cpu|Pmem|data[22]~1_combout  & 
// (\cpu|Mux40~9_combout )))) ) + ( \cpu|Add2~18  ))

	.dataa(!\cpu|Pmem|WideOr7~3_combout ),
	.datab(!\cpu|Pmem|data[22]~1_combout ),
	.datac(!\cpu|Mux40~9_combout ),
	.datad(!\cpu|Selector24~12_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux40~11_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~21_sumout ),
	.cout(\cpu|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~21 .extended_lut = "off";
defparam \cpu|Add2~21 .lut_mask = 64'h0000FE10000000FF;
defparam \cpu|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N48
cyclonev_lcell_comb \cpu|Add2~29 (
// Equation(s):
// \cpu|Add2~29_sumout  = SUM(( \cpu|Mux34~11_combout  ) + ( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Pmem|WideOr14~3_combout ))) # (\cpu|Pmem|WideOr12~3_combout  & (\cpu|Selector23~11_combout )))) ) + ( \cpu|Add2~22  ))
// \cpu|Add2~30  = CARRY(( \cpu|Mux34~11_combout  ) + ( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Pmem|WideOr14~3_combout ))) # (\cpu|Pmem|WideOr12~3_combout  & (\cpu|Selector23~11_combout )))) ) + ( \cpu|Add2~22  ))

	.dataa(!\cpu|Pmem|WideOr12~3_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Selector23~11_combout ),
	.datad(!\cpu|Mux34~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr14~3_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~29_sumout ),
	.cout(\cpu|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~29 .extended_lut = "off";
defparam \cpu|Add2~29 .lut_mask = 64'h0000FB73000000FF;
defparam \cpu|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N51
cyclonev_lcell_comb \cpu|Add2~25 (
// Equation(s):
// \cpu|Add2~25_sumout  = SUM(( \cpu|Mux33~10_combout  ) + ( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Pmem|WideOr13~1_combout ))) # (\cpu|Pmem|WideOr12~3_combout  & (\cpu|Selector22~11_combout )))) ) + ( \cpu|Add2~30  ))

	.dataa(!\cpu|Pmem|WideOr12~3_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Selector22~11_combout ),
	.datad(!\cpu|Mux33~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr13~1_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~25 .extended_lut = "off";
defparam \cpu|Add2~25 .lut_mask = 64'h0000FB73000000FF;
defparam \cpu|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N8
dffeas \cpu|word[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[7] .is_wysiwyg = "true";
defparam \cpu|word[7] .power_up = "low";
// synopsys translate_on

// Location: DSP_X86_Y6_N0
cyclonev_mac \cpu|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\cpu|Mux33~10_combout ,\cpu|Mux34~11_combout ,\cpu|Mux40~10_combout ,\cpu|Mux35~10_combout ,\cpu|Mux36~10_combout ,\cpu|Mux37~10_combout ,\cpu|Mux38~10_combout ,\cpu|Mux39~9_combout }),
	.ay({\cpu|Selector22~10_combout ,\cpu|Selector23~10_combout ,\cpu|Selector24~12_combout ,\cpu|Selector25~14_combout ,\cpu|Selector26~10_combout ,\cpu|Selector27~10_combout ,\cpu|Selector28~10_combout ,\cpu|Selector29~10_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\cpu|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \cpu|Mult0~8 .accumulate_clock = "none";
defparam \cpu|Mult0~8 .ax_clock = "none";
defparam \cpu|Mult0~8 .ax_width = 8;
defparam \cpu|Mult0~8 .ay_scan_in_clock = "none";
defparam \cpu|Mult0~8 .ay_scan_in_width = 8;
defparam \cpu|Mult0~8 .ay_use_scan_in = "false";
defparam \cpu|Mult0~8 .az_clock = "none";
defparam \cpu|Mult0~8 .bx_clock = "none";
defparam \cpu|Mult0~8 .by_clock = "none";
defparam \cpu|Mult0~8 .by_use_scan_in = "false";
defparam \cpu|Mult0~8 .bz_clock = "none";
defparam \cpu|Mult0~8 .coef_a_0 = 0;
defparam \cpu|Mult0~8 .coef_a_1 = 0;
defparam \cpu|Mult0~8 .coef_a_2 = 0;
defparam \cpu|Mult0~8 .coef_a_3 = 0;
defparam \cpu|Mult0~8 .coef_a_4 = 0;
defparam \cpu|Mult0~8 .coef_a_5 = 0;
defparam \cpu|Mult0~8 .coef_a_6 = 0;
defparam \cpu|Mult0~8 .coef_a_7 = 0;
defparam \cpu|Mult0~8 .coef_b_0 = 0;
defparam \cpu|Mult0~8 .coef_b_1 = 0;
defparam \cpu|Mult0~8 .coef_b_2 = 0;
defparam \cpu|Mult0~8 .coef_b_3 = 0;
defparam \cpu|Mult0~8 .coef_b_4 = 0;
defparam \cpu|Mult0~8 .coef_b_5 = 0;
defparam \cpu|Mult0~8 .coef_b_6 = 0;
defparam \cpu|Mult0~8 .coef_b_7 = 0;
defparam \cpu|Mult0~8 .coef_sel_a_clock = "none";
defparam \cpu|Mult0~8 .coef_sel_b_clock = "none";
defparam \cpu|Mult0~8 .delay_scan_out_ay = "false";
defparam \cpu|Mult0~8 .delay_scan_out_by = "false";
defparam \cpu|Mult0~8 .enable_double_accum = "false";
defparam \cpu|Mult0~8 .load_const_clock = "none";
defparam \cpu|Mult0~8 .load_const_value = 0;
defparam \cpu|Mult0~8 .mode_sub_location = 0;
defparam \cpu|Mult0~8 .negate_clock = "none";
defparam \cpu|Mult0~8 .operand_source_max = "input";
defparam \cpu|Mult0~8 .operand_source_may = "input";
defparam \cpu|Mult0~8 .operand_source_mbx = "input";
defparam \cpu|Mult0~8 .operand_source_mby = "input";
defparam \cpu|Mult0~8 .operation_mode = "m9x9";
defparam \cpu|Mult0~8 .output_clock = "none";
defparam \cpu|Mult0~8 .preadder_subtract_a = "false";
defparam \cpu|Mult0~8 .preadder_subtract_b = "false";
defparam \cpu|Mult0~8 .result_a_width = 64;
defparam \cpu|Mult0~8 .signed_max = "false";
defparam \cpu|Mult0~8 .signed_may = "false";
defparam \cpu|Mult0~8 .signed_mbx = "false";
defparam \cpu|Mult0~8 .signed_mby = "false";
defparam \cpu|Mult0~8 .sub_clock = "none";
defparam \cpu|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N6
cyclonev_lcell_comb \cpu|Mux64~0 (
// Equation(s):
// \cpu|Mux64~0_combout  = ( \cpu|Mult0~15  & ( (!\cpu|Mux70~0_combout  & (((\cpu|Add2~25_sumout )) # (\cpu|Pmem|WideOr5~0_combout ))) # (\cpu|Mux70~0_combout  & (((\cpu|word [7])))) ) ) # ( !\cpu|Mult0~15  & ( (!\cpu|Mux70~0_combout  & 
// (!\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add2~25_sumout ))) # (\cpu|Mux70~0_combout  & (((\cpu|word [7])))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux70~0_combout ),
	.datac(!\cpu|Add2~25_sumout ),
	.datad(!\cpu|word [7]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux64~0 .extended_lut = "off";
defparam \cpu|Mux64~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \cpu|Mux64~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N18
cyclonev_lcell_comb \cpu|Add3~33 (
// Equation(s):
// \cpu|Add3~33_sumout  = SUM(( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Pmem|WideOr14~3_combout ))) # (\cpu|Pmem|WideOr12~3_combout  & (\cpu|Selector23~11_combout )))) ) + ( \cpu|Mux34~11_combout  ) + ( \cpu|Add3~22  ))
// \cpu|Add3~34  = CARRY(( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Pmem|WideOr14~3_combout ))) # (\cpu|Pmem|WideOr12~3_combout  & (\cpu|Selector23~11_combout )))) ) + ( \cpu|Mux34~11_combout  ) + ( \cpu|Add3~22  ))

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|WideOr12~3_combout ),
	.datac(!\cpu|Selector23~11_combout ),
	.datad(!\cpu|Pmem|WideOr14~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux34~11_combout ),
	.datag(gnd),
	.cin(\cpu|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~33_sumout ),
	.cout(\cpu|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~33 .extended_lut = "off";
defparam \cpu|Add3~33 .lut_mask = 64'h0000FF000000028A;
defparam \cpu|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N21
cyclonev_lcell_comb \cpu|Add3~29 (
// Equation(s):
// \cpu|Add3~29_sumout  = SUM(( \cpu|Mux33~10_combout  ) + ( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Pmem|WideOr13~1_combout ))) # (\cpu|Pmem|WideOr12~3_combout  & (\cpu|Selector22~11_combout )))) ) + ( \cpu|Add3~34  ))
// \cpu|Add3~30  = CARRY(( \cpu|Mux33~10_combout  ) + ( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Pmem|WideOr13~1_combout ))) # (\cpu|Pmem|WideOr12~3_combout  & (\cpu|Selector22~11_combout )))) ) + ( \cpu|Add3~34  ))

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|WideOr12~3_combout ),
	.datac(!\cpu|Selector22~11_combout ),
	.datad(!\cpu|Mux33~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr13~1_combout ),
	.datag(gnd),
	.cin(\cpu|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~29_sumout ),
	.cout(\cpu|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~29 .extended_lut = "off";
defparam \cpu|Add3~29 .lut_mask = 64'h0000FD75000000FF;
defparam \cpu|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y4_N44
dffeas \cpu|s_word[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux56~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[7] .is_wysiwyg = "true";
defparam \cpu|s_word[7] .power_up = "low";
// synopsys translate_on

// Location: DSP_X86_Y4_N0
cyclonev_mac \cpu|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\cpu|Mux33~10_combout ,\cpu|Mux33~10_combout ,\cpu|Mux34~11_combout ,\cpu|Mux40~10_combout ,\cpu|Mux35~10_combout ,\cpu|Mux36~10_combout ,\cpu|Mux37~10_combout ,\cpu|Mux38~10_combout ,\cpu|Mux39~9_combout }),
	.ay({\cpu|Selector22~10_combout ,\cpu|Selector22~10_combout ,\cpu|Selector23~10_combout ,\cpu|Selector24~12_combout ,\cpu|Selector25~14_combout ,\cpu|Selector26~10_combout ,\cpu|Selector27~10_combout ,\cpu|Selector28~10_combout ,\cpu|Selector29~10_combout }),
	.az(26'b00000000000000000000000000),
	.bx({\cpu|Mux33~10_combout ,\cpu|Mux33~10_combout ,\cpu|Mux33~10_combout ,\cpu|Mux33~10_combout ,\cpu|Mux33~10_combout ,\cpu|Mux33~10_combout ,\cpu|Mux33~10_combout ,\cpu|Mux33~10_combout ,\cpu|Mux33~10_combout }),
	.by({\cpu|Selector22~10_combout ,\cpu|Selector22~10_combout ,\cpu|Selector22~10_combout ,\cpu|Selector22~10_combout ,\cpu|Selector22~10_combout ,\cpu|Selector22~10_combout ,\cpu|Selector22~10_combout ,\cpu|Selector22~10_combout ,\cpu|Selector22~10_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\cpu|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \cpu|Mult1~8 .accumulate_clock = "none";
defparam \cpu|Mult1~8 .ax_clock = "none";
defparam \cpu|Mult1~8 .ax_width = 9;
defparam \cpu|Mult1~8 .ay_scan_in_clock = "none";
defparam \cpu|Mult1~8 .ay_scan_in_width = 9;
defparam \cpu|Mult1~8 .ay_use_scan_in = "false";
defparam \cpu|Mult1~8 .az_clock = "none";
defparam \cpu|Mult1~8 .bx_clock = "none";
defparam \cpu|Mult1~8 .bx_width = 9;
defparam \cpu|Mult1~8 .by_clock = "none";
defparam \cpu|Mult1~8 .by_use_scan_in = "false";
defparam \cpu|Mult1~8 .by_width = 9;
defparam \cpu|Mult1~8 .bz_clock = "none";
defparam \cpu|Mult1~8 .coef_a_0 = 0;
defparam \cpu|Mult1~8 .coef_a_1 = 0;
defparam \cpu|Mult1~8 .coef_a_2 = 0;
defparam \cpu|Mult1~8 .coef_a_3 = 0;
defparam \cpu|Mult1~8 .coef_a_4 = 0;
defparam \cpu|Mult1~8 .coef_a_5 = 0;
defparam \cpu|Mult1~8 .coef_a_6 = 0;
defparam \cpu|Mult1~8 .coef_a_7 = 0;
defparam \cpu|Mult1~8 .coef_b_0 = 0;
defparam \cpu|Mult1~8 .coef_b_1 = 0;
defparam \cpu|Mult1~8 .coef_b_2 = 0;
defparam \cpu|Mult1~8 .coef_b_3 = 0;
defparam \cpu|Mult1~8 .coef_b_4 = 0;
defparam \cpu|Mult1~8 .coef_b_5 = 0;
defparam \cpu|Mult1~8 .coef_b_6 = 0;
defparam \cpu|Mult1~8 .coef_b_7 = 0;
defparam \cpu|Mult1~8 .coef_sel_a_clock = "none";
defparam \cpu|Mult1~8 .coef_sel_b_clock = "none";
defparam \cpu|Mult1~8 .delay_scan_out_ay = "false";
defparam \cpu|Mult1~8 .delay_scan_out_by = "false";
defparam \cpu|Mult1~8 .enable_double_accum = "false";
defparam \cpu|Mult1~8 .load_const_clock = "none";
defparam \cpu|Mult1~8 .load_const_value = 0;
defparam \cpu|Mult1~8 .mode_sub_location = 0;
defparam \cpu|Mult1~8 .negate_clock = "none";
defparam \cpu|Mult1~8 .operand_source_max = "input";
defparam \cpu|Mult1~8 .operand_source_may = "input";
defparam \cpu|Mult1~8 .operand_source_mbx = "input";
defparam \cpu|Mult1~8 .operand_source_mby = "input";
defparam \cpu|Mult1~8 .operation_mode = "m9x9";
defparam \cpu|Mult1~8 .output_clock = "none";
defparam \cpu|Mult1~8 .preadder_subtract_a = "false";
defparam \cpu|Mult1~8 .preadder_subtract_b = "false";
defparam \cpu|Mult1~8 .result_a_width = 64;
defparam \cpu|Mult1~8 .signed_max = "true";
defparam \cpu|Mult1~8 .signed_may = "true";
defparam \cpu|Mult1~8 .signed_mbx = "false";
defparam \cpu|Mult1~8 .signed_mby = "false";
defparam \cpu|Mult1~8 .sub_clock = "none";
defparam \cpu|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N42
cyclonev_lcell_comb \cpu|Mux56~1 (
// Equation(s):
// \cpu|Mux56~1_combout  = ( \cpu|Mult1~15  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word [7])))) # (\cpu|Mux50~0_combout  & (((\cpu|Add3~29_sumout )) # (\cpu|Pmem|WideOr5~0_combout ))) ) ) # ( !\cpu|Mult1~15  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word 
// [7])))) # (\cpu|Mux50~0_combout  & (!\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~29_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux50~0_combout ),
	.datac(!\cpu|Add3~29_sumout ),
	.datad(!\cpu|s_word [7]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux56~1 .extended_lut = "off";
defparam \cpu|Mux56~1 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \cpu|Mux56~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N18
cyclonev_lcell_comb \cpu|cnum~12 (
// Equation(s):
// \cpu|cnum~12_combout  = ( \cpu|Mux56~1_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & ((!\cpu|Pmem|WideOr6~3_combout ) # ((\cpu|Mux64~0_combout )))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~11_combout )))) ) ) # ( !\cpu|Mux56~1_combout  & ( 
// (!\cpu|Pmem|WideOr4~0_combout  & (\cpu|Pmem|WideOr6~3_combout  & ((\cpu|Mux64~0_combout )))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~11_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr6~3_combout ),
	.datab(!\cpu|Pmem|WideOr4~0_combout ),
	.datac(!\cpu|cnum~11_combout ),
	.datad(!\cpu|Mux64~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux56~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~12 .extended_lut = "off";
defparam \cpu|cnum~12 .lut_mask = 64'h034703478BCF8BCF;
defparam \cpu|cnum~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N49
dffeas \cpu|Reg[11][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[11][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[11][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[11][7] .is_wysiwyg = "true";
defparam \cpu|Reg[11][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N18
cyclonev_lcell_comb \cpu|Mux33~5 (
// Equation(s):
// \cpu|Mux33~5_combout  = ( \cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[8][7]~q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[9][7]~q  ) ) ) # ( \cpu|Selector34~0_combout  & ( 
// !\cpu|Selector33~0_combout  & ( \cpu|Reg[10][7]~q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( !\cpu|Selector33~0_combout  & ( \cpu|Reg[11][7]~q  ) ) )

	.dataa(!\cpu|Reg[11][7]~q ),
	.datab(!\cpu|Reg[9][7]~q ),
	.datac(!\cpu|Reg[8][7]~q ),
	.datad(!\cpu|Reg[10][7]~q ),
	.datae(!\cpu|Selector34~0_combout ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux33~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux33~5 .extended_lut = "off";
defparam \cpu|Mux33~5 .lut_mask = 64'h555500FF33330F0F;
defparam \cpu|Mux33~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N49
dffeas \cpu|Reg[15][7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[15][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[15][0]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[15][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[15][7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[15][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N54
cyclonev_lcell_comb \cpu|Mux33~6 (
// Equation(s):
// \cpu|Mux33~6_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[12][7]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[14][7]~q  ) ) ) # ( \cpu|Selector33~0_combout  & ( 
// !\cpu|Selector34~0_combout  & ( \cpu|Reg[13][7]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[15][7]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[13][7]~q ),
	.datab(!\cpu|Reg[15][7]~DUPLICATE_q ),
	.datac(!\cpu|Reg[12][7]~q ),
	.datad(!\cpu|Reg[14][7]~q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux33~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux33~6 .extended_lut = "off";
defparam \cpu|Mux33~6 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|Mux33~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N23
dffeas \cpu|Reg[4][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[4][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[4][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][7] .is_wysiwyg = "true";
defparam \cpu|Reg[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N47
dffeas \cpu|Reg[6][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[6][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[6][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][7] .is_wysiwyg = "true";
defparam \cpu|Reg[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N36
cyclonev_lcell_comb \cpu|Mux33~8 (
// Equation(s):
// \cpu|Mux33~8_combout  = ( \cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[4][7]~q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[5][7]~q  ) ) ) # ( \cpu|Selector34~0_combout  & ( 
// !\cpu|Selector33~0_combout  & ( \cpu|Reg[6][7]~q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( !\cpu|Selector33~0_combout  & ( \cpu|Reg[7][7]~q  ) ) )

	.dataa(!\cpu|Reg[4][7]~q ),
	.datab(!\cpu|Reg[5][7]~q ),
	.datac(!\cpu|Reg[7][7]~q ),
	.datad(!\cpu|Reg[6][7]~q ),
	.datae(!\cpu|Selector34~0_combout ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux33~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux33~8 .extended_lut = "off";
defparam \cpu|Mux33~8 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|Mux33~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N0
cyclonev_lcell_comb \cpu|Mux33~7 (
// Equation(s):
// \cpu|Mux33~7_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[0][7]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[2][7]~q  ) ) ) # ( \cpu|Selector33~0_combout  & ( 
// !\cpu|Selector34~0_combout  & ( \cpu|Reg[1][7]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[3][7]~q  ) ) )

	.dataa(!\cpu|Reg[2][7]~q ),
	.datab(!\cpu|Reg[0][7]~q ),
	.datac(!\cpu|Reg[3][7]~q ),
	.datad(!\cpu|Reg[1][7]~q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux33~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux33~7 .extended_lut = "off";
defparam \cpu|Mux33~7 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|Mux33~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N18
cyclonev_lcell_comb \cpu|Mux33~9 (
// Equation(s):
// \cpu|Mux33~9_combout  = ( \cpu|Mux33~7_combout  & ( (!\cpu|Selector31~0_combout  & ((!\cpu|Selector32~0_combout ) # ((\cpu|Mux33~8_combout )))) # (\cpu|Selector31~0_combout  & (((\cpu|Mux33~6_combout )))) ) ) # ( !\cpu|Mux33~7_combout  & ( 
// (!\cpu|Selector31~0_combout  & (\cpu|Selector32~0_combout  & ((\cpu|Mux33~8_combout )))) # (\cpu|Selector31~0_combout  & (((\cpu|Mux33~6_combout )))) ) )

	.dataa(!\cpu|Selector32~0_combout ),
	.datab(!\cpu|Selector31~0_combout ),
	.datac(!\cpu|Mux33~6_combout ),
	.datad(!\cpu|Mux33~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux33~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux33~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux33~9 .extended_lut = "off";
defparam \cpu|Mux33~9 .lut_mask = 64'h034703478BCF8BCF;
defparam \cpu|Mux33~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N1
dffeas \cpu|Reg[18][7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[18][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[18][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[18][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[18][7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[18][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y2_N7
dffeas \cpu|Reg[26][7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[26][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[26][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N36
cyclonev_lcell_comb \cpu|Mux33~1 (
// Equation(s):
// \cpu|Mux33~1_combout  = ( \cpu|Reg[26][7]~DUPLICATE_q  & ( \cpu|Selector32~0_combout  & ( (!\cpu|Selector31~0_combout  & ((\cpu|Reg[22][7]~q ))) # (\cpu|Selector31~0_combout  & (\cpu|Reg[30][7]~DUPLICATE_q )) ) ) ) # ( !\cpu|Reg[26][7]~DUPLICATE_q  & ( 
// \cpu|Selector32~0_combout  & ( (!\cpu|Selector31~0_combout  & ((\cpu|Reg[22][7]~q ))) # (\cpu|Selector31~0_combout  & (\cpu|Reg[30][7]~DUPLICATE_q )) ) ) ) # ( \cpu|Reg[26][7]~DUPLICATE_q  & ( !\cpu|Selector32~0_combout  & ( (\cpu|Reg[18][7]~DUPLICATE_q ) 
// # (\cpu|Selector31~0_combout ) ) ) ) # ( !\cpu|Reg[26][7]~DUPLICATE_q  & ( !\cpu|Selector32~0_combout  & ( (!\cpu|Selector31~0_combout  & \cpu|Reg[18][7]~DUPLICATE_q ) ) ) )

	.dataa(!\cpu|Reg[30][7]~DUPLICATE_q ),
	.datab(!\cpu|Selector31~0_combout ),
	.datac(!\cpu|Reg[22][7]~q ),
	.datad(!\cpu|Reg[18][7]~DUPLICATE_q ),
	.datae(!\cpu|Reg[26][7]~DUPLICATE_q ),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux33~1 .extended_lut = "off";
defparam \cpu|Mux33~1 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \cpu|Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N6
cyclonev_lcell_comb \cpu|Mux33~0 (
// Equation(s):
// \cpu|Mux33~0_combout  = ( \cpu|Reg[19][7]~DUPLICATE_q  & ( \cpu|Reg[27][7]~q  & ( (!\cpu|Selector32~0_combout ) # ((!\cpu|Selector31~0_combout  & ((\cpu|Reg[23][7]~q ))) # (\cpu|Selector31~0_combout  & (\cpu|Reg[31][7]~q ))) ) ) ) # ( 
// !\cpu|Reg[19][7]~DUPLICATE_q  & ( \cpu|Reg[27][7]~q  & ( (!\cpu|Selector32~0_combout  & (((\cpu|Selector31~0_combout )))) # (\cpu|Selector32~0_combout  & ((!\cpu|Selector31~0_combout  & ((\cpu|Reg[23][7]~q ))) # (\cpu|Selector31~0_combout  & 
// (\cpu|Reg[31][7]~q )))) ) ) ) # ( \cpu|Reg[19][7]~DUPLICATE_q  & ( !\cpu|Reg[27][7]~q  & ( (!\cpu|Selector32~0_combout  & (((!\cpu|Selector31~0_combout )))) # (\cpu|Selector32~0_combout  & ((!\cpu|Selector31~0_combout  & ((\cpu|Reg[23][7]~q ))) # 
// (\cpu|Selector31~0_combout  & (\cpu|Reg[31][7]~q )))) ) ) ) # ( !\cpu|Reg[19][7]~DUPLICATE_q  & ( !\cpu|Reg[27][7]~q  & ( (\cpu|Selector32~0_combout  & ((!\cpu|Selector31~0_combout  & ((\cpu|Reg[23][7]~q ))) # (\cpu|Selector31~0_combout  & 
// (\cpu|Reg[31][7]~q )))) ) ) )

	.dataa(!\cpu|Reg[31][7]~q ),
	.datab(!\cpu|Selector32~0_combout ),
	.datac(!\cpu|Reg[23][7]~q ),
	.datad(!\cpu|Selector31~0_combout ),
	.datae(!\cpu|Reg[19][7]~DUPLICATE_q ),
	.dataf(!\cpu|Reg[27][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux33~0 .extended_lut = "off";
defparam \cpu|Mux33~0 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \cpu|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N37
dffeas \cpu|Reg[28][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][7] .is_wysiwyg = "true";
defparam \cpu|Reg[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y4_N58
dffeas \cpu|Reg[24][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[24][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][7] .is_wysiwyg = "true";
defparam \cpu|Reg[24][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N0
cyclonev_lcell_comb \cpu|Mux33~3 (
// Equation(s):
// \cpu|Mux33~3_combout  = ( \cpu|Reg[20][7]~q  & ( \cpu|Selector32~0_combout  & ( (!\cpu|Selector31~0_combout ) # (\cpu|Reg[28][7]~q ) ) ) ) # ( !\cpu|Reg[20][7]~q  & ( \cpu|Selector32~0_combout  & ( (\cpu|Reg[28][7]~q  & \cpu|Selector31~0_combout ) ) ) ) # 
// ( \cpu|Reg[20][7]~q  & ( !\cpu|Selector32~0_combout  & ( (!\cpu|Selector31~0_combout  & (\cpu|Reg[16][7]~q )) # (\cpu|Selector31~0_combout  & ((\cpu|Reg[24][7]~q ))) ) ) ) # ( !\cpu|Reg[20][7]~q  & ( !\cpu|Selector32~0_combout  & ( 
// (!\cpu|Selector31~0_combout  & (\cpu|Reg[16][7]~q )) # (\cpu|Selector31~0_combout  & ((\cpu|Reg[24][7]~q ))) ) ) )

	.dataa(!\cpu|Reg[28][7]~q ),
	.datab(!\cpu|Reg[16][7]~q ),
	.datac(!\cpu|Reg[24][7]~q ),
	.datad(!\cpu|Selector31~0_combout ),
	.datae(!\cpu|Reg[20][7]~q ),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux33~3 .extended_lut = "off";
defparam \cpu|Mux33~3 .lut_mask = 64'h330F330F0055FF55;
defparam \cpu|Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N26
dffeas \cpu|Reg[17][7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[17][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[17][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[17][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[17][7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[17][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N58
dffeas \cpu|Reg[21][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[21][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[21][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[21][7] .is_wysiwyg = "true";
defparam \cpu|Reg[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y9_N23
dffeas \cpu|Reg[29][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[29][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][7] .is_wysiwyg = "true";
defparam \cpu|Reg[29][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N6
cyclonev_lcell_comb \cpu|Mux33~2 (
// Equation(s):
// \cpu|Mux33~2_combout  = ( \cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( \cpu|Reg[29][7]~q  ) ) ) # ( !\cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( \cpu|Reg[21][7]~q  ) ) ) # ( \cpu|Selector31~0_combout  & ( 
// !\cpu|Selector32~0_combout  & ( \cpu|Reg[25][7]~q  ) ) ) # ( !\cpu|Selector31~0_combout  & ( !\cpu|Selector32~0_combout  & ( \cpu|Reg[17][7]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[17][7]~DUPLICATE_q ),
	.datab(!\cpu|Reg[21][7]~q ),
	.datac(!\cpu|Reg[25][7]~q ),
	.datad(!\cpu|Reg[29][7]~q ),
	.datae(!\cpu|Selector31~0_combout ),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux33~2 .extended_lut = "off";
defparam \cpu|Mux33~2 .lut_mask = 64'h55550F0F333300FF;
defparam \cpu|Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N24
cyclonev_lcell_comb \cpu|Mux33~4 (
// Equation(s):
// \cpu|Mux33~4_combout  = ( \cpu|Mux33~3_combout  & ( \cpu|Mux33~2_combout  & ( ((!\cpu|Selector34~0_combout  & ((\cpu|Mux33~0_combout ))) # (\cpu|Selector34~0_combout  & (\cpu|Mux33~1_combout ))) # (\cpu|Selector33~0_combout ) ) ) ) # ( 
// !\cpu|Mux33~3_combout  & ( \cpu|Mux33~2_combout  & ( (!\cpu|Selector34~0_combout  & (((\cpu|Selector33~0_combout ) # (\cpu|Mux33~0_combout )))) # (\cpu|Selector34~0_combout  & (\cpu|Mux33~1_combout  & ((!\cpu|Selector33~0_combout )))) ) ) ) # ( 
// \cpu|Mux33~3_combout  & ( !\cpu|Mux33~2_combout  & ( (!\cpu|Selector34~0_combout  & (((\cpu|Mux33~0_combout  & !\cpu|Selector33~0_combout )))) # (\cpu|Selector34~0_combout  & (((\cpu|Selector33~0_combout )) # (\cpu|Mux33~1_combout ))) ) ) ) # ( 
// !\cpu|Mux33~3_combout  & ( !\cpu|Mux33~2_combout  & ( (!\cpu|Selector33~0_combout  & ((!\cpu|Selector34~0_combout  & ((\cpu|Mux33~0_combout ))) # (\cpu|Selector34~0_combout  & (\cpu|Mux33~1_combout )))) ) ) )

	.dataa(!\cpu|Mux33~1_combout ),
	.datab(!\cpu|Mux33~0_combout ),
	.datac(!\cpu|Selector34~0_combout ),
	.datad(!\cpu|Selector33~0_combout ),
	.datae(!\cpu|Mux33~3_combout ),
	.dataf(!\cpu|Mux33~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux33~4 .extended_lut = "off";
defparam \cpu|Mux33~4 .lut_mask = 64'h3500350F35F035FF;
defparam \cpu|Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N48
cyclonev_lcell_comb \cpu|Mux33~10 (
// Equation(s):
// \cpu|Mux33~10_combout  = ( \cpu|Mux33~4_combout  & ( ((!\cpu|Mux34~0_combout  & (\cpu|Mux33~5_combout )) # (\cpu|Mux34~0_combout  & ((\cpu|Mux33~9_combout )))) # (\cpu|Selector30~0_combout ) ) ) # ( !\cpu|Mux33~4_combout  & ( (!\cpu|Selector30~0_combout  
// & ((!\cpu|Mux34~0_combout  & (\cpu|Mux33~5_combout )) # (\cpu|Mux34~0_combout  & ((\cpu|Mux33~9_combout ))))) ) )

	.dataa(!\cpu|Mux33~5_combout ),
	.datab(!\cpu|Mux34~0_combout ),
	.datac(!\cpu|Mux33~9_combout ),
	.datad(!\cpu|Selector30~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux33~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux33~10 .extended_lut = "off";
defparam \cpu|Mux33~10 .lut_mask = 64'h4700470047FF47FF;
defparam \cpu|Mux33~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N0
cyclonev_lcell_comb \cpu|Mux60~0 (
// Equation(s):
// \cpu|Mux60~0_combout  = ( \cpu|Mult1~11  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word [3])))) # (\cpu|Mux50~0_combout  & (((\cpu|Add3~13_sumout )) # (\cpu|Pmem|WideOr5~0_combout ))) ) ) # ( !\cpu|Mult1~11  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word 
// [3])))) # (\cpu|Mux50~0_combout  & (!\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~13_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux50~0_combout ),
	.datac(!\cpu|Add3~13_sumout ),
	.datad(!\cpu|s_word [3]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux60~0 .extended_lut = "off";
defparam \cpu|Mux60~0 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \cpu|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N20
dffeas \cpu|word[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[3] .is_wysiwyg = "true";
defparam \cpu|word[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N18
cyclonev_lcell_comb \cpu|Mux68~0 (
// Equation(s):
// \cpu|Mux68~0_combout  = ( \cpu|Mult0~11  & ( (!\cpu|Mux70~0_combout  & (((\cpu|Pmem|WideOr5~0_combout )) # (\cpu|Add2~13_sumout ))) # (\cpu|Mux70~0_combout  & (((\cpu|word [3])))) ) ) # ( !\cpu|Mult0~11  & ( (!\cpu|Mux70~0_combout  & (\cpu|Add2~13_sumout  
// & (!\cpu|Pmem|WideOr5~0_combout ))) # (\cpu|Mux70~0_combout  & (((\cpu|word [3])))) ) )

	.dataa(!\cpu|Add2~13_sumout ),
	.datab(!\cpu|Mux70~0_combout ),
	.datac(!\cpu|Pmem|WideOr5~0_combout ),
	.datad(!\cpu|word [3]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux68~0 .extended_lut = "off";
defparam \cpu|Mux68~0 .lut_mask = 64'h407340734C7F4C7F;
defparam \cpu|Mux68~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N42
cyclonev_lcell_comb \cpu|cnum~6 (
// Equation(s):
// \cpu|cnum~6_combout  = ( \cpu|Mux68~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & (((\cpu|Mux60~0_combout )) # (\cpu|Pmem|WideOr6~3_combout ))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~5_combout )))) ) ) # ( !\cpu|Mux68~0_combout  & ( 
// (!\cpu|Pmem|WideOr4~0_combout  & (!\cpu|Pmem|WideOr6~3_combout  & ((\cpu|Mux60~0_combout )))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~5_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr4~0_combout ),
	.datab(!\cpu|Pmem|WideOr6~3_combout ),
	.datac(!\cpu|cnum~5_combout ),
	.datad(!\cpu|Mux60~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux68~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~6 .extended_lut = "off";
defparam \cpu|cnum~6 .lut_mask = 64'h058D058D27AF27AF;
defparam \cpu|cnum~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N10
dffeas \cpu|Reg[8][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[8][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[8][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[8][3] .is_wysiwyg = "true";
defparam \cpu|Reg[8][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N48
cyclonev_lcell_comb \cpu|Mux36~5 (
// Equation(s):
// \cpu|Mux36~5_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[8][3]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[10][3]~q  ) ) ) # ( \cpu|Selector33~0_combout  & ( 
// !\cpu|Selector34~0_combout  & ( \cpu|Reg[9][3]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[11][3]~q  ) ) )

	.dataa(!\cpu|Reg[8][3]~q ),
	.datab(!\cpu|Reg[11][3]~q ),
	.datac(!\cpu|Reg[9][3]~q ),
	.datad(!\cpu|Reg[10][3]~q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux36~5 .extended_lut = "off";
defparam \cpu|Mux36~5 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|Mux36~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N54
cyclonev_lcell_comb \cpu|Mux36~6 (
// Equation(s):
// \cpu|Mux36~6_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[12][3]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[14][3]~q  ) ) ) # ( \cpu|Selector33~0_combout  & ( 
// !\cpu|Selector34~0_combout  & ( \cpu|Reg[13][3]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[15][3]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[12][3]~DUPLICATE_q ),
	.datab(!\cpu|Reg[14][3]~q ),
	.datac(!\cpu|Reg[13][3]~q ),
	.datad(!\cpu|Reg[15][3]~DUPLICATE_q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux36~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux36~6 .extended_lut = "off";
defparam \cpu|Mux36~6 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|Mux36~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N49
dffeas \cpu|Reg[6][3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[6][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[6][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[6][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N13
dffeas \cpu|Reg[5][3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[5][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[5][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N55
dffeas \cpu|Reg[4][3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[4][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[4][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[4][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N0
cyclonev_lcell_comb \cpu|Mux36~8 (
// Equation(s):
// \cpu|Mux36~8_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[4][3]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[6][3]~DUPLICATE_q  ) ) ) # ( \cpu|Selector33~0_combout  & 
// ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[5][3]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[7][3]~q  ) ) )

	.dataa(!\cpu|Reg[6][3]~DUPLICATE_q ),
	.datab(!\cpu|Reg[5][3]~DUPLICATE_q ),
	.datac(!\cpu|Reg[4][3]~DUPLICATE_q ),
	.datad(!\cpu|Reg[7][3]~q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux36~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux36~8 .extended_lut = "off";
defparam \cpu|Mux36~8 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|Mux36~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N23
dffeas \cpu|Reg[3][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[3][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[3][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][3] .is_wysiwyg = "true";
defparam \cpu|Reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N53
dffeas \cpu|Reg[1][3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[1][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[1][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N52
dffeas \cpu|Reg[0][3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[0][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N24
cyclonev_lcell_comb \cpu|Mux36~7 (
// Equation(s):
// \cpu|Mux36~7_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[0][3]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[2][3]~q  ) ) ) # ( \cpu|Selector33~0_combout  & ( 
// !\cpu|Selector34~0_combout  & ( \cpu|Reg[1][3]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[3][3]~q  ) ) )

	.dataa(!\cpu|Reg[3][3]~q ),
	.datab(!\cpu|Reg[2][3]~q ),
	.datac(!\cpu|Reg[1][3]~DUPLICATE_q ),
	.datad(!\cpu|Reg[0][3]~DUPLICATE_q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux36~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux36~7 .extended_lut = "off";
defparam \cpu|Mux36~7 .lut_mask = 64'h55550F0F333300FF;
defparam \cpu|Mux36~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N12
cyclonev_lcell_comb \cpu|Mux36~9 (
// Equation(s):
// \cpu|Mux36~9_combout  = ( \cpu|Mux36~7_combout  & ( (!\cpu|Selector31~0_combout  & ((!\cpu|Selector32~0_combout ) # ((\cpu|Mux36~8_combout )))) # (\cpu|Selector31~0_combout  & (((\cpu|Mux36~6_combout )))) ) ) # ( !\cpu|Mux36~7_combout  & ( 
// (!\cpu|Selector31~0_combout  & (\cpu|Selector32~0_combout  & ((\cpu|Mux36~8_combout )))) # (\cpu|Selector31~0_combout  & (((\cpu|Mux36~6_combout )))) ) )

	.dataa(!\cpu|Selector32~0_combout ),
	.datab(!\cpu|Selector31~0_combout ),
	.datac(!\cpu|Mux36~6_combout ),
	.datad(!\cpu|Mux36~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux36~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux36~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux36~9 .extended_lut = "off";
defparam \cpu|Mux36~9 .lut_mask = 64'h034703478BCF8BCF;
defparam \cpu|Mux36~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y4_N11
dffeas \cpu|din3|ff1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|din3|ff1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|din3|ff1 .is_wysiwyg = "true";
defparam \cpu|din3|ff1 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N28
dffeas \cpu|din3|in_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|din3|ff1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|din3|in_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|din3|in_sync .is_wysiwyg = "true";
defparam \cpu|din3|in_sync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N48
cyclonev_lcell_comb \cpu|Reg~87 (
// Equation(s):
// \cpu|Reg~87_combout  = ( \cpu|Selector13~0_combout  & ( \cpu|cnum~6_combout  & ( (!\cpu|Reg~29_combout ) # (\cpu|din3|in_sync~q ) ) ) ) # ( !\cpu|Selector13~0_combout  & ( \cpu|cnum~6_combout  & ( (!\cpu|Reg~29_combout  & ((\cpu|Pmem|WideOr2~0_combout ))) 
// # (\cpu|Reg~29_combout  & (\cpu|din3|in_sync~q )) ) ) ) # ( \cpu|Selector13~0_combout  & ( !\cpu|cnum~6_combout  & ( (!\cpu|Reg~29_combout  & ((!\cpu|Pmem|WideOr2~0_combout ))) # (\cpu|Reg~29_combout  & (\cpu|din3|in_sync~q )) ) ) ) # ( 
// !\cpu|Selector13~0_combout  & ( !\cpu|cnum~6_combout  & ( (\cpu|Reg~29_combout  & \cpu|din3|in_sync~q ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg~29_combout ),
	.datac(!\cpu|din3|in_sync~q ),
	.datad(!\cpu|Pmem|WideOr2~0_combout ),
	.datae(!\cpu|Selector13~0_combout ),
	.dataf(!\cpu|cnum~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~87 .extended_lut = "off";
defparam \cpu|Reg~87 .lut_mask = 64'h0303CF0303CFCFCF;
defparam \cpu|Reg~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N49
dffeas \cpu|Reg[28][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][3] .is_wysiwyg = "true";
defparam \cpu|Reg[28][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N15
cyclonev_lcell_comb \cpu|Reg[16][3]~feeder (
// Equation(s):
// \cpu|Reg[16][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[16][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[16][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[16][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[16][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y3_N17
dffeas \cpu|Reg[16][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[16][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[16][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][3] .is_wysiwyg = "true";
defparam \cpu|Reg[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y3_N23
dffeas \cpu|Reg[20][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[20][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[20][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[20][3] .is_wysiwyg = "true";
defparam \cpu|Reg[20][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N42
cyclonev_lcell_comb \cpu|Reg[24][3]~feeder (
// Equation(s):
// \cpu|Reg[24][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[24][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[24][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N44
dffeas \cpu|Reg[24][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[24][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][3] .is_wysiwyg = "true";
defparam \cpu|Reg[24][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N30
cyclonev_lcell_comb \cpu|Mux36~3 (
// Equation(s):
// \cpu|Mux36~3_combout  = ( \cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( \cpu|Reg[28][3]~q  ) ) ) # ( !\cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( \cpu|Reg[20][3]~q  ) ) ) # ( \cpu|Selector31~0_combout  & ( 
// !\cpu|Selector32~0_combout  & ( \cpu|Reg[24][3]~q  ) ) ) # ( !\cpu|Selector31~0_combout  & ( !\cpu|Selector32~0_combout  & ( \cpu|Reg[16][3]~q  ) ) )

	.dataa(!\cpu|Reg[28][3]~q ),
	.datab(!\cpu|Reg[16][3]~q ),
	.datac(!\cpu|Reg[20][3]~q ),
	.datad(!\cpu|Reg[24][3]~q ),
	.datae(!\cpu|Selector31~0_combout ),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux36~3 .extended_lut = "off";
defparam \cpu|Mux36~3 .lut_mask = 64'h333300FF0F0F5555;
defparam \cpu|Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N45
cyclonev_lcell_comb \cpu|Reg[25][3]~feeder (
// Equation(s):
// \cpu|Reg[25][3]~feeder_combout  = \cpu|Selector13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[25][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[25][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N46
dffeas \cpu|Reg[25][3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[25][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[25][0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[25][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N0
cyclonev_lcell_comb \cpu|Reg[21][3]~feeder (
// Equation(s):
// \cpu|Reg[21][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[21][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[21][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[21][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[21][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N1
dffeas \cpu|Reg[21][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[21][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[21][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[21][3] .is_wysiwyg = "true";
defparam \cpu|Reg[21][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N51
cyclonev_lcell_comb \cpu|Reg[17][3]~feeder (
// Equation(s):
// \cpu|Reg[17][3]~feeder_combout  = \cpu|Selector13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[17][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[17][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[17][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[17][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N52
dffeas \cpu|Reg[17][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[17][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[17][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[17][3] .is_wysiwyg = "true";
defparam \cpu|Reg[17][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y3_N0
cyclonev_lcell_comb \cpu|Reg[29][3]~feeder (
// Equation(s):
// \cpu|Reg[29][3]~feeder_combout  = \cpu|Selector13~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector13~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[29][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[29][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y3_N1
dffeas \cpu|Reg[29][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[29][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][3] .is_wysiwyg = "true";
defparam \cpu|Reg[29][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N24
cyclonev_lcell_comb \cpu|Mux36~2 (
// Equation(s):
// \cpu|Mux36~2_combout  = ( \cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( \cpu|Reg[29][3]~q  ) ) ) # ( !\cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( \cpu|Reg[21][3]~q  ) ) ) # ( \cpu|Selector31~0_combout  & ( 
// !\cpu|Selector32~0_combout  & ( \cpu|Reg[25][3]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector31~0_combout  & ( !\cpu|Selector32~0_combout  & ( \cpu|Reg[17][3]~q  ) ) )

	.dataa(!\cpu|Reg[25][3]~DUPLICATE_q ),
	.datab(!\cpu|Reg[21][3]~q ),
	.datac(!\cpu|Reg[17][3]~q ),
	.datad(!\cpu|Reg[29][3]~q ),
	.datae(!\cpu|Selector31~0_combout ),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux36~2 .extended_lut = "off";
defparam \cpu|Mux36~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu|Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N0
cyclonev_lcell_comb \cpu|Reg[19][3]~feeder (
// Equation(s):
// \cpu|Reg[19][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[19][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[19][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[19][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[19][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N1
dffeas \cpu|Reg[19][3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[19][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[19][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[19][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[19][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[19][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N6
cyclonev_lcell_comb \cpu|Reg[27][3]~feeder (
// Equation(s):
// \cpu|Reg[27][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[27][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[27][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[27][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[27][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N8
dffeas \cpu|Reg[27][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[27][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[27][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[27][3] .is_wysiwyg = "true";
defparam \cpu|Reg[27][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N24
cyclonev_lcell_comb \cpu|Reg[23][3]~feeder (
// Equation(s):
// \cpu|Reg[23][3]~feeder_combout  = \cpu|Selector13~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector13~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[23][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[23][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[23][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[23][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N25
dffeas \cpu|Reg[23][3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[23][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[23][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[23][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[23][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[23][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N48
cyclonev_lcell_comb \cpu|Mux77~3 (
// Equation(s):
// \cpu|Mux77~3_combout  = ( \cpu|Mux50~0_combout  & ( (\cpu|Pmem|WideOr1~1_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # (\cpu|Mux77~2_combout ))) ) ) # ( !\cpu|Mux50~0_combout  & ( \cpu|Pmem|WideOr1~1_combout  ) )

	.dataa(!\cpu|Pmem|WideOr1~1_combout ),
	.datab(!\cpu|Mux77~2_combout ),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr5~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux50~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux77~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux77~3 .extended_lut = "off";
defparam \cpu|Mux77~3 .lut_mask = 64'h5555555555115511;
defparam \cpu|Mux77~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N36
cyclonev_lcell_comb \cpu|Mux77~4 (
// Equation(s):
// \cpu|Mux77~4_combout  = ( \cpu|Mux77~3_combout  & ( (!\cpu|Reg[31][3]~q  & ((!\cpu|pb[3].dfe|prev~q ) # (\cpu|sync_sample|in_sync~q ))) ) ) # ( !\cpu|Mux77~3_combout  & ( (!\cpu|sync_sample|in_sync~q  & (!\cpu|pb[3].dfe|prev~q  & ((!\cpu|Reg[31][3]~q ) # 
// (\cpu|Mux80~1_combout )))) # (\cpu|sync_sample|in_sync~q  & (((!\cpu|Reg[31][3]~q ) # (\cpu|Mux80~1_combout )))) ) )

	.dataa(!\cpu|sync_sample|in_sync~q ),
	.datab(!\cpu|pb[3].dfe|prev~q ),
	.datac(!\cpu|Mux80~1_combout ),
	.datad(!\cpu|Reg[31][3]~q ),
	.datae(gnd),
	.dataf(!\cpu|Mux77~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux77~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux77~4 .extended_lut = "off";
defparam \cpu|Mux77~4 .lut_mask = 64'hDD0DDD0DDD00DD00;
defparam \cpu|Mux77~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N30
cyclonev_lcell_comb \cpu|Mux77~5 (
// Equation(s):
// \cpu|Mux77~5_combout  = ( \cpu|Mux77~4_combout  & ( \cpu|cnum~6_combout  & ( (\cpu|s_word[0]~0_combout  & (((\cpu|Mux77~1_combout  & \cpu|Selector13~0_combout )) # (\cpu|Mux77~0_combout ))) ) ) ) # ( !\cpu|Mux77~4_combout  & ( \cpu|cnum~6_combout  ) ) # ( 
// \cpu|Mux77~4_combout  & ( !\cpu|cnum~6_combout  & ( (\cpu|Mux77~1_combout  & (\cpu|s_word[0]~0_combout  & \cpu|Selector13~0_combout )) ) ) ) # ( !\cpu|Mux77~4_combout  & ( !\cpu|cnum~6_combout  ) )

	.dataa(!\cpu|Mux77~0_combout ),
	.datab(!\cpu|Mux77~1_combout ),
	.datac(!\cpu|s_word[0]~0_combout ),
	.datad(!\cpu|Selector13~0_combout ),
	.datae(!\cpu|Mux77~4_combout ),
	.dataf(!\cpu|cnum~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux77~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux77~5 .extended_lut = "off";
defparam \cpu|Mux77~5 .lut_mask = 64'hFFFF0003FFFF0507;
defparam \cpu|Mux77~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N31
dffeas \cpu|Reg[31][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux77~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][3] .is_wysiwyg = "true";
defparam \cpu|Reg[31][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N36
cyclonev_lcell_comb \cpu|Mux36~0 (
// Equation(s):
// \cpu|Mux36~0_combout  = ( \cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( \cpu|Reg[31][3]~q  ) ) ) # ( !\cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( \cpu|Reg[23][3]~DUPLICATE_q  ) ) ) # ( \cpu|Selector31~0_combout  & ( 
// !\cpu|Selector32~0_combout  & ( \cpu|Reg[27][3]~q  ) ) ) # ( !\cpu|Selector31~0_combout  & ( !\cpu|Selector32~0_combout  & ( \cpu|Reg[19][3]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[19][3]~DUPLICATE_q ),
	.datab(!\cpu|Reg[27][3]~q ),
	.datac(!\cpu|Reg[23][3]~DUPLICATE_q ),
	.datad(!\cpu|Reg[31][3]~q ),
	.datae(!\cpu|Selector31~0_combout ),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux36~0 .extended_lut = "off";
defparam \cpu|Mux36~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N57
cyclonev_lcell_comb \cpu|Reg[30][3]~feeder (
// Equation(s):
// \cpu|Reg[30][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N58
dffeas \cpu|Reg[30][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[30][7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][3] .is_wysiwyg = "true";
defparam \cpu|Reg[30][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N15
cyclonev_lcell_comb \cpu|Reg[22][3]~feeder (
// Equation(s):
// \cpu|Reg[22][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[22][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[22][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[22][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[22][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N16
dffeas \cpu|Reg[22][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[22][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[22][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[22][3] .is_wysiwyg = "true";
defparam \cpu|Reg[22][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N21
cyclonev_lcell_comb \cpu|Reg[26][3]~feeder (
// Equation(s):
// \cpu|Reg[26][3]~feeder_combout  = \cpu|Selector13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector13~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[26][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[26][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[26][3]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[26][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N23
dffeas \cpu|Reg[26][3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[26][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[26][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N30
cyclonev_lcell_comb \cpu|Reg[18][3]~feeder (
// Equation(s):
// \cpu|Reg[18][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[18][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[18][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[18][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[18][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N31
dffeas \cpu|Reg[18][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[18][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[18][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[18][3] .is_wysiwyg = "true";
defparam \cpu|Reg[18][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N42
cyclonev_lcell_comb \cpu|Mux36~1 (
// Equation(s):
// \cpu|Mux36~1_combout  = ( \cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( \cpu|Reg[30][3]~q  ) ) ) # ( !\cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( \cpu|Reg[22][3]~q  ) ) ) # ( \cpu|Selector31~0_combout  & ( 
// !\cpu|Selector32~0_combout  & ( \cpu|Reg[26][3]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector31~0_combout  & ( !\cpu|Selector32~0_combout  & ( \cpu|Reg[18][3]~q  ) ) )

	.dataa(!\cpu|Reg[30][3]~q ),
	.datab(!\cpu|Reg[22][3]~q ),
	.datac(!\cpu|Reg[26][3]~DUPLICATE_q ),
	.datad(!\cpu|Reg[18][3]~q ),
	.datae(!\cpu|Selector31~0_combout ),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux36~1 .extended_lut = "off";
defparam \cpu|Mux36~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N6
cyclonev_lcell_comb \cpu|Mux36~4 (
// Equation(s):
// \cpu|Mux36~4_combout  = ( \cpu|Mux36~0_combout  & ( \cpu|Mux36~1_combout  & ( (!\cpu|Selector33~0_combout ) # ((!\cpu|Selector34~0_combout  & ((\cpu|Mux36~2_combout ))) # (\cpu|Selector34~0_combout  & (\cpu|Mux36~3_combout ))) ) ) ) # ( 
// !\cpu|Mux36~0_combout  & ( \cpu|Mux36~1_combout  & ( (!\cpu|Selector34~0_combout  & (((\cpu|Mux36~2_combout  & \cpu|Selector33~0_combout )))) # (\cpu|Selector34~0_combout  & (((!\cpu|Selector33~0_combout )) # (\cpu|Mux36~3_combout ))) ) ) ) # ( 
// \cpu|Mux36~0_combout  & ( !\cpu|Mux36~1_combout  & ( (!\cpu|Selector34~0_combout  & (((!\cpu|Selector33~0_combout ) # (\cpu|Mux36~2_combout )))) # (\cpu|Selector34~0_combout  & (\cpu|Mux36~3_combout  & ((\cpu|Selector33~0_combout )))) ) ) ) # ( 
// !\cpu|Mux36~0_combout  & ( !\cpu|Mux36~1_combout  & ( (\cpu|Selector33~0_combout  & ((!\cpu|Selector34~0_combout  & ((\cpu|Mux36~2_combout ))) # (\cpu|Selector34~0_combout  & (\cpu|Mux36~3_combout )))) ) ) )

	.dataa(!\cpu|Selector34~0_combout ),
	.datab(!\cpu|Mux36~3_combout ),
	.datac(!\cpu|Mux36~2_combout ),
	.datad(!\cpu|Selector33~0_combout ),
	.datae(!\cpu|Mux36~0_combout ),
	.dataf(!\cpu|Mux36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux36~4 .extended_lut = "off";
defparam \cpu|Mux36~4 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \cpu|Mux36~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N18
cyclonev_lcell_comb \cpu|Mux36~10 (
// Equation(s):
// \cpu|Mux36~10_combout  = ( \cpu|Mux36~4_combout  & ( ((!\cpu|Mux34~0_combout  & (\cpu|Mux36~5_combout )) # (\cpu|Mux34~0_combout  & ((\cpu|Mux36~9_combout )))) # (\cpu|Selector30~0_combout ) ) ) # ( !\cpu|Mux36~4_combout  & ( (!\cpu|Selector30~0_combout  
// & ((!\cpu|Mux34~0_combout  & (\cpu|Mux36~5_combout )) # (\cpu|Mux34~0_combout  & ((\cpu|Mux36~9_combout ))))) ) )

	.dataa(!\cpu|Mux36~5_combout ),
	.datab(!\cpu|Mux36~9_combout ),
	.datac(!\cpu|Mux34~0_combout ),
	.datad(!\cpu|Selector30~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux36~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux36~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux36~10 .extended_lut = "off";
defparam \cpu|Mux36~10 .lut_mask = 64'h5300530053FF53FF;
defparam \cpu|Mux36~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N3
cyclonev_lcell_comb \cpu|Mux69~0 (
// Equation(s):
// \cpu|Mux69~0_combout  = ( \cpu|Mult0~10  & ( (!\cpu|Mux70~0_combout  & (((\cpu|Add2~9_sumout )) # (\cpu|Pmem|WideOr5~0_combout ))) # (\cpu|Mux70~0_combout  & (((\cpu|word [2])))) ) ) # ( !\cpu|Mult0~10  & ( (!\cpu|Mux70~0_combout  & 
// (!\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add2~9_sumout ))) # (\cpu|Mux70~0_combout  & (((\cpu|word [2])))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux70~0_combout ),
	.datac(!\cpu|Add2~9_sumout ),
	.datad(!\cpu|word [2]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux69~0 .extended_lut = "off";
defparam \cpu|Mux69~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \cpu|Mux69~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N50
dffeas \cpu|s_word[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[2] .is_wysiwyg = "true";
defparam \cpu|s_word[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N48
cyclonev_lcell_comb \cpu|Mux61~0 (
// Equation(s):
// \cpu|Mux61~0_combout  = ( \cpu|s_word [2] & ( \cpu|Mult1~10  & ( ((!\cpu|Mux50~0_combout ) # (\cpu|Add3~9_sumout )) # (\cpu|Pmem|WideOr5~0_combout ) ) ) ) # ( !\cpu|s_word [2] & ( \cpu|Mult1~10  & ( (\cpu|Mux50~0_combout  & ((\cpu|Add3~9_sumout ) # 
// (\cpu|Pmem|WideOr5~0_combout ))) ) ) ) # ( \cpu|s_word [2] & ( !\cpu|Mult1~10  & ( (!\cpu|Mux50~0_combout ) # ((!\cpu|Pmem|WideOr5~0_combout  & \cpu|Add3~9_sumout )) ) ) ) # ( !\cpu|s_word [2] & ( !\cpu|Mult1~10  & ( (!\cpu|Pmem|WideOr5~0_combout  & 
// (\cpu|Mux50~0_combout  & \cpu|Add3~9_sumout )) ) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Mux50~0_combout ),
	.datad(!\cpu|Add3~9_sumout ),
	.datae(!\cpu|s_word [2]),
	.dataf(!\cpu|Mult1~10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux61~0 .extended_lut = "off";
defparam \cpu|Mux61~0 .lut_mask = 64'h000AF0FA050FF5FF;
defparam \cpu|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N42
cyclonev_lcell_comb \cpu|cnum~4 (
// Equation(s):
// \cpu|cnum~4_combout  = ( \cpu|Mux69~0_combout  & ( \cpu|Mux61~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout ) # (\cpu|cnum~3_combout ) ) ) ) # ( !\cpu|Mux69~0_combout  & ( \cpu|Mux61~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & 
// (!\cpu|Pmem|WideOr6~3_combout )) # (\cpu|Pmem|WideOr4~0_combout  & ((\cpu|cnum~3_combout ))) ) ) ) # ( \cpu|Mux69~0_combout  & ( !\cpu|Mux61~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & (\cpu|Pmem|WideOr6~3_combout )) # (\cpu|Pmem|WideOr4~0_combout  & 
// ((\cpu|cnum~3_combout ))) ) ) ) # ( !\cpu|Mux69~0_combout  & ( !\cpu|Mux61~0_combout  & ( (\cpu|Pmem|WideOr4~0_combout  & \cpu|cnum~3_combout ) ) ) )

	.dataa(!\cpu|Pmem|WideOr6~3_combout ),
	.datab(!\cpu|Pmem|WideOr4~0_combout ),
	.datac(!\cpu|cnum~3_combout ),
	.datad(gnd),
	.datae(!\cpu|Mux69~0_combout ),
	.dataf(!\cpu|Mux61~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~4 .extended_lut = "off";
defparam \cpu|cnum~4 .lut_mask = 64'h030347478B8BCFCF;
defparam \cpu|cnum~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N4
dffeas \cpu|Reg[11][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[11][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[11][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[11][2] .is_wysiwyg = "true";
defparam \cpu|Reg[11][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N24
cyclonev_lcell_comb \cpu|Mux37~5 (
// Equation(s):
// \cpu|Mux37~5_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[8][2]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[10][2]~q  ) ) ) # ( \cpu|Selector33~0_combout  & ( 
// !\cpu|Selector34~0_combout  & ( \cpu|Reg[9][2]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[11][2]~q  ) ) )

	.dataa(!\cpu|Reg[11][2]~q ),
	.datab(!\cpu|Reg[9][2]~q ),
	.datac(!\cpu|Reg[8][2]~q ),
	.datad(!\cpu|Reg[10][2]~q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux37~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux37~5 .extended_lut = "off";
defparam \cpu|Mux37~5 .lut_mask = 64'h5555333300FF0F0F;
defparam \cpu|Mux37~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N22
dffeas \cpu|Reg[7][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[7][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[7][0]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[7][2] .is_wysiwyg = "true";
defparam \cpu|Reg[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N0
cyclonev_lcell_comb \cpu|Mux37~8 (
// Equation(s):
// \cpu|Mux37~8_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[4][2]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[6][2]~q  ) ) ) # ( \cpu|Selector33~0_combout  & ( 
// !\cpu|Selector34~0_combout  & ( \cpu|Reg[5][2]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[7][2]~q  ) ) )

	.dataa(!\cpu|Reg[6][2]~q ),
	.datab(!\cpu|Reg[4][2]~DUPLICATE_q ),
	.datac(!\cpu|Reg[7][2]~q ),
	.datad(!\cpu|Reg[5][2]~q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux37~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux37~8 .extended_lut = "off";
defparam \cpu|Mux37~8 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|Mux37~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N25
dffeas \cpu|Reg[2][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[2][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][2] .is_wysiwyg = "true";
defparam \cpu|Reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N1
dffeas \cpu|Reg[0][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][2] .is_wysiwyg = "true";
defparam \cpu|Reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N54
cyclonev_lcell_comb \cpu|Mux37~7 (
// Equation(s):
// \cpu|Mux37~7_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[0][2]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[2][2]~q  ) ) ) # ( \cpu|Selector33~0_combout  & ( 
// !\cpu|Selector34~0_combout  & ( \cpu|Reg[1][2]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[3][2]~q  ) ) )

	.dataa(!\cpu|Reg[3][2]~q ),
	.datab(!\cpu|Reg[1][2]~q ),
	.datac(!\cpu|Reg[2][2]~q ),
	.datad(!\cpu|Reg[0][2]~q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux37~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux37~7 .extended_lut = "off";
defparam \cpu|Mux37~7 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|Mux37~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N52
dffeas \cpu|Reg[12][2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[12][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[12][0]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[12][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[12][2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[12][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N6
cyclonev_lcell_comb \cpu|Mux37~6 (
// Equation(s):
// \cpu|Mux37~6_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[12][2]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[14][2]~q  ) ) ) # ( \cpu|Selector33~0_combout  & ( 
// !\cpu|Selector34~0_combout  & ( \cpu|Reg[13][2]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[15][2]~q  ) ) )

	.dataa(!\cpu|Reg[13][2]~q ),
	.datab(!\cpu|Reg[15][2]~q ),
	.datac(!\cpu|Reg[12][2]~DUPLICATE_q ),
	.datad(!\cpu|Reg[14][2]~q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux37~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux37~6 .extended_lut = "off";
defparam \cpu|Mux37~6 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|Mux37~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N36
cyclonev_lcell_comb \cpu|Mux37~9 (
// Equation(s):
// \cpu|Mux37~9_combout  = ( \cpu|Mux37~7_combout  & ( \cpu|Mux37~6_combout  & ( (!\cpu|Selector32~0_combout ) # ((\cpu|Selector31~0_combout ) # (\cpu|Mux37~8_combout )) ) ) ) # ( !\cpu|Mux37~7_combout  & ( \cpu|Mux37~6_combout  & ( 
// ((\cpu|Selector32~0_combout  & \cpu|Mux37~8_combout )) # (\cpu|Selector31~0_combout ) ) ) ) # ( \cpu|Mux37~7_combout  & ( !\cpu|Mux37~6_combout  & ( (!\cpu|Selector31~0_combout  & ((!\cpu|Selector32~0_combout ) # (\cpu|Mux37~8_combout ))) ) ) ) # ( 
// !\cpu|Mux37~7_combout  & ( !\cpu|Mux37~6_combout  & ( (\cpu|Selector32~0_combout  & (\cpu|Mux37~8_combout  & !\cpu|Selector31~0_combout )) ) ) )

	.dataa(!\cpu|Selector32~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Mux37~8_combout ),
	.datad(!\cpu|Selector31~0_combout ),
	.datae(!\cpu|Mux37~7_combout ),
	.dataf(!\cpu|Mux37~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux37~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux37~9 .extended_lut = "off";
defparam \cpu|Mux37~9 .lut_mask = 64'h0500AF0005FFAFFF;
defparam \cpu|Mux37~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N15
cyclonev_lcell_comb \cpu|Mux37~0 (
// Equation(s):
// \cpu|Mux37~0_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[31][2]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[27][2]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector31~0_combout  & ( \cpu|Reg[23][2]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector31~0_combout  & ( \cpu|Reg[19][2]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[31][2]~DUPLICATE_q ),
	.datab(!\cpu|Reg[23][2]~q ),
	.datac(!\cpu|Reg[27][2]~q ),
	.datad(!\cpu|Reg[19][2]~DUPLICATE_q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux37~0 .extended_lut = "off";
defparam \cpu|Mux37~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \cpu|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N39
cyclonev_lcell_comb \cpu|Mux37~3 (
// Equation(s):
// \cpu|Mux37~3_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[28][2]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[24][2]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector31~0_combout  & ( \cpu|Reg[20][2]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector31~0_combout  & ( \cpu|Reg[16][2]~q  ) ) )

	.dataa(!\cpu|Reg[24][2]~q ),
	.datab(!\cpu|Reg[16][2]~q ),
	.datac(!\cpu|Reg[20][2]~q ),
	.datad(!\cpu|Reg[28][2]~DUPLICATE_q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux37~3 .extended_lut = "off";
defparam \cpu|Mux37~3 .lut_mask = 64'h33330F0F555500FF;
defparam \cpu|Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N45
cyclonev_lcell_comb \cpu|Mux37~1 (
// Equation(s):
// \cpu|Mux37~1_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[30][2]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[26][2]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector31~0_combout  & ( \cpu|Reg[22][2]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector31~0_combout  & ( \cpu|Reg[18][2]~q  ) ) )

	.dataa(!\cpu|Reg[18][2]~q ),
	.datab(!\cpu|Reg[30][2]~q ),
	.datac(!\cpu|Reg[26][2]~q ),
	.datad(!\cpu|Reg[22][2]~q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux37~1 .extended_lut = "off";
defparam \cpu|Mux37~1 .lut_mask = 64'h555500FF0F0F3333;
defparam \cpu|Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N27
cyclonev_lcell_comb \cpu|Mux37~2 (
// Equation(s):
// \cpu|Mux37~2_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[29][2]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[25][2]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector31~0_combout  & ( \cpu|Reg[21][2]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector31~0_combout  & ( \cpu|Reg[17][2]~q  ) ) )

	.dataa(!\cpu|Reg[17][2]~q ),
	.datab(!\cpu|Reg[29][2]~q ),
	.datac(!\cpu|Reg[21][2]~q ),
	.datad(!\cpu|Reg[25][2]~q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux37~2 .extended_lut = "off";
defparam \cpu|Mux37~2 .lut_mask = 64'h55550F0F00FF3333;
defparam \cpu|Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N12
cyclonev_lcell_comb \cpu|Mux37~4 (
// Equation(s):
// \cpu|Mux37~4_combout  = ( \cpu|Mux37~1_combout  & ( \cpu|Mux37~2_combout  & ( (!\cpu|Selector33~0_combout  & (((\cpu|Mux37~0_combout )) # (\cpu|Selector34~0_combout ))) # (\cpu|Selector33~0_combout  & ((!\cpu|Selector34~0_combout ) # 
// ((\cpu|Mux37~3_combout )))) ) ) ) # ( !\cpu|Mux37~1_combout  & ( \cpu|Mux37~2_combout  & ( (!\cpu|Selector33~0_combout  & (!\cpu|Selector34~0_combout  & (\cpu|Mux37~0_combout ))) # (\cpu|Selector33~0_combout  & ((!\cpu|Selector34~0_combout ) # 
// ((\cpu|Mux37~3_combout )))) ) ) ) # ( \cpu|Mux37~1_combout  & ( !\cpu|Mux37~2_combout  & ( (!\cpu|Selector33~0_combout  & (((\cpu|Mux37~0_combout )) # (\cpu|Selector34~0_combout ))) # (\cpu|Selector33~0_combout  & (\cpu|Selector34~0_combout  & 
// ((\cpu|Mux37~3_combout )))) ) ) ) # ( !\cpu|Mux37~1_combout  & ( !\cpu|Mux37~2_combout  & ( (!\cpu|Selector33~0_combout  & (!\cpu|Selector34~0_combout  & (\cpu|Mux37~0_combout ))) # (\cpu|Selector33~0_combout  & (\cpu|Selector34~0_combout  & 
// ((\cpu|Mux37~3_combout )))) ) ) )

	.dataa(!\cpu|Selector33~0_combout ),
	.datab(!\cpu|Selector34~0_combout ),
	.datac(!\cpu|Mux37~0_combout ),
	.datad(!\cpu|Mux37~3_combout ),
	.datae(!\cpu|Mux37~1_combout ),
	.dataf(!\cpu|Mux37~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux37~4 .extended_lut = "off";
defparam \cpu|Mux37~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \cpu|Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N42
cyclonev_lcell_comb \cpu|Mux37~10 (
// Equation(s):
// \cpu|Mux37~10_combout  = ( \cpu|Mux37~4_combout  & ( ((!\cpu|Mux34~0_combout  & (\cpu|Mux37~5_combout )) # (\cpu|Mux34~0_combout  & ((\cpu|Mux37~9_combout )))) # (\cpu|Selector30~0_combout ) ) ) # ( !\cpu|Mux37~4_combout  & ( (!\cpu|Selector30~0_combout  
// & ((!\cpu|Mux34~0_combout  & (\cpu|Mux37~5_combout )) # (\cpu|Mux34~0_combout  & ((\cpu|Mux37~9_combout ))))) ) )

	.dataa(!\cpu|Mux37~5_combout ),
	.datab(!\cpu|Selector30~0_combout ),
	.datac(!\cpu|Mux34~0_combout ),
	.datad(!\cpu|Mux37~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux37~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux37~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux37~10 .extended_lut = "off";
defparam \cpu|Mux37~10 .lut_mask = 64'h404C404C737F737F;
defparam \cpu|Mux37~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N3
cyclonev_lcell_comb \cpu|Mux62~0 (
// Equation(s):
// \cpu|Mux62~0_combout  = ( \cpu|Mult1~9  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word [1])))) # (\cpu|Mux50~0_combout  & (((\cpu|Add3~5_sumout )) # (\cpu|Pmem|WideOr5~0_combout ))) ) ) # ( !\cpu|Mult1~9  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word [1])))) 
// # (\cpu|Mux50~0_combout  & (!\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~5_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux50~0_combout ),
	.datac(!\cpu|Add3~5_sumout ),
	.datad(!\cpu|s_word [1]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux62~0 .extended_lut = "off";
defparam \cpu|Mux62~0 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \cpu|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N11
dffeas \cpu|word[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux70~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[1] .is_wysiwyg = "true";
defparam \cpu|word[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N9
cyclonev_lcell_comb \cpu|Mux70~1 (
// Equation(s):
// \cpu|Mux70~1_combout  = ( \cpu|Mult0~9  & ( (!\cpu|Mux70~0_combout  & (((\cpu|Add2~5_sumout )) # (\cpu|Pmem|WideOr5~0_combout ))) # (\cpu|Mux70~0_combout  & (((\cpu|word [1])))) ) ) # ( !\cpu|Mult0~9  & ( (!\cpu|Mux70~0_combout  & 
// (!\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add2~5_sumout ))) # (\cpu|Mux70~0_combout  & (((\cpu|word [1])))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Add2~5_sumout ),
	.datac(!\cpu|Mux70~0_combout ),
	.datad(!\cpu|word [1]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux70~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux70~1 .extended_lut = "off";
defparam \cpu|Mux70~1 .lut_mask = 64'h202F202F707F707F;
defparam \cpu|Mux70~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N45
cyclonev_lcell_comb \cpu|cnum~2 (
// Equation(s):
// \cpu|cnum~2_combout  = ( \cpu|Mux70~1_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & (((\cpu|Mux62~0_combout )) # (\cpu|Pmem|WideOr6~3_combout ))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~1_combout )))) ) ) # ( !\cpu|Mux70~1_combout  & ( 
// (!\cpu|Pmem|WideOr4~0_combout  & (!\cpu|Pmem|WideOr6~3_combout  & ((\cpu|Mux62~0_combout )))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~1_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr4~0_combout ),
	.datab(!\cpu|Pmem|WideOr6~3_combout ),
	.datac(!\cpu|cnum~1_combout ),
	.datad(!\cpu|Mux62~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux70~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~2 .extended_lut = "off";
defparam \cpu|cnum~2 .lut_mask = 64'h058D058D27AF27AF;
defparam \cpu|cnum~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N22
dffeas \cpu|Reg[8][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[8][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[8][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[8][1] .is_wysiwyg = "true";
defparam \cpu|Reg[8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N30
cyclonev_lcell_comb \cpu|Mux38~5 (
// Equation(s):
// \cpu|Mux38~5_combout  = ( \cpu|Selector34~0_combout  & ( \cpu|Reg[10][1]~q  & ( (!\cpu|Selector33~0_combout ) # (\cpu|Reg[8][1]~q ) ) ) ) # ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[10][1]~q  & ( (!\cpu|Selector33~0_combout  & (\cpu|Reg[11][1]~q )) # 
// (\cpu|Selector33~0_combout  & ((\cpu|Reg[9][1]~q ))) ) ) ) # ( \cpu|Selector34~0_combout  & ( !\cpu|Reg[10][1]~q  & ( (\cpu|Reg[8][1]~q  & \cpu|Selector33~0_combout ) ) ) ) # ( !\cpu|Selector34~0_combout  & ( !\cpu|Reg[10][1]~q  & ( 
// (!\cpu|Selector33~0_combout  & (\cpu|Reg[11][1]~q )) # (\cpu|Selector33~0_combout  & ((\cpu|Reg[9][1]~q ))) ) ) )

	.dataa(!\cpu|Reg[8][1]~q ),
	.datab(!\cpu|Reg[11][1]~q ),
	.datac(!\cpu|Reg[9][1]~q ),
	.datad(!\cpu|Selector33~0_combout ),
	.datae(!\cpu|Selector34~0_combout ),
	.dataf(!\cpu|Reg[10][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux38~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux38~5 .extended_lut = "off";
defparam \cpu|Mux38~5 .lut_mask = 64'h330F0055330FFF55;
defparam \cpu|Mux38~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N26
dffeas \cpu|Reg[16][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[16][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[16][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][1] .is_wysiwyg = "true";
defparam \cpu|Reg[16][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N29
dffeas \cpu|Reg[24][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[24][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][1] .is_wysiwyg = "true";
defparam \cpu|Reg[24][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N18
cyclonev_lcell_comb \cpu|Mux38~3 (
// Equation(s):
// \cpu|Mux38~3_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[28][1]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[24][1]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector31~0_combout  & ( \cpu|Reg[20][1]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector31~0_combout  & ( \cpu|Reg[16][1]~q  ) ) )

	.dataa(!\cpu|Reg[20][1]~q ),
	.datab(!\cpu|Reg[28][1]~q ),
	.datac(!\cpu|Reg[16][1]~q ),
	.datad(!\cpu|Reg[24][1]~q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux38~3 .extended_lut = "off";
defparam \cpu|Mux38~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \cpu|Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N53
dffeas \cpu|Reg[17][1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[17][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[17][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[17][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[17][1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[17][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N12
cyclonev_lcell_comb \cpu|Mux38~2 (
// Equation(s):
// \cpu|Mux38~2_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[29][1]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[25][1]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector31~0_combout  & ( \cpu|Reg[21][1]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector31~0_combout  & ( \cpu|Reg[17][1]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[17][1]~DUPLICATE_q ),
	.datab(!\cpu|Reg[21][1]~q ),
	.datac(!\cpu|Reg[29][1]~q ),
	.datad(!\cpu|Reg[25][1]~q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux38~2 .extended_lut = "off";
defparam \cpu|Mux38~2 .lut_mask = 64'h5555333300FF0F0F;
defparam \cpu|Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N54
cyclonev_lcell_comb \cpu|Mux38~1 (
// Equation(s):
// \cpu|Mux38~1_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[30][1]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[26][1]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector31~0_combout  & ( \cpu|Reg[22][1]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector31~0_combout  & ( \cpu|Reg[18][1]~q  ) ) )

	.dataa(!\cpu|Reg[26][1]~q ),
	.datab(!\cpu|Reg[18][1]~q ),
	.datac(!\cpu|Reg[30][1]~q ),
	.datad(!\cpu|Reg[22][1]~q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux38~1 .extended_lut = "off";
defparam \cpu|Mux38~1 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N24
cyclonev_lcell_comb \cpu|Mux38~0 (
// Equation(s):
// \cpu|Mux38~0_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[31][1]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[27][1]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector31~0_combout  & ( \cpu|Reg[23][1]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector31~0_combout  & ( \cpu|Reg[19][1]~q  ) ) )

	.dataa(!\cpu|Reg[31][1]~q ),
	.datab(!\cpu|Reg[27][1]~q ),
	.datac(!\cpu|Reg[19][1]~q ),
	.datad(!\cpu|Reg[23][1]~q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux38~0 .extended_lut = "off";
defparam \cpu|Mux38~0 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N0
cyclonev_lcell_comb \cpu|Mux38~4 (
// Equation(s):
// \cpu|Mux38~4_combout  = ( \cpu|Mux38~1_combout  & ( \cpu|Mux38~0_combout  & ( (!\cpu|Selector33~0_combout ) # ((!\cpu|Selector34~0_combout  & ((\cpu|Mux38~2_combout ))) # (\cpu|Selector34~0_combout  & (\cpu|Mux38~3_combout ))) ) ) ) # ( 
// !\cpu|Mux38~1_combout  & ( \cpu|Mux38~0_combout  & ( (!\cpu|Selector34~0_combout  & ((!\cpu|Selector33~0_combout ) # ((\cpu|Mux38~2_combout )))) # (\cpu|Selector34~0_combout  & (\cpu|Selector33~0_combout  & (\cpu|Mux38~3_combout ))) ) ) ) # ( 
// \cpu|Mux38~1_combout  & ( !\cpu|Mux38~0_combout  & ( (!\cpu|Selector34~0_combout  & (\cpu|Selector33~0_combout  & ((\cpu|Mux38~2_combout )))) # (\cpu|Selector34~0_combout  & ((!\cpu|Selector33~0_combout ) # ((\cpu|Mux38~3_combout )))) ) ) ) # ( 
// !\cpu|Mux38~1_combout  & ( !\cpu|Mux38~0_combout  & ( (\cpu|Selector33~0_combout  & ((!\cpu|Selector34~0_combout  & ((\cpu|Mux38~2_combout ))) # (\cpu|Selector34~0_combout  & (\cpu|Mux38~3_combout )))) ) ) )

	.dataa(!\cpu|Selector34~0_combout ),
	.datab(!\cpu|Selector33~0_combout ),
	.datac(!\cpu|Mux38~3_combout ),
	.datad(!\cpu|Mux38~2_combout ),
	.datae(!\cpu|Mux38~1_combout ),
	.dataf(!\cpu|Mux38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux38~4 .extended_lut = "off";
defparam \cpu|Mux38~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \cpu|Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N26
dffeas \cpu|Reg[13][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[13][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[13][0]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[13][1] .is_wysiwyg = "true";
defparam \cpu|Reg[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N10
dffeas \cpu|Reg[14][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[14][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[14][0]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[14][1] .is_wysiwyg = "true";
defparam \cpu|Reg[14][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N36
cyclonev_lcell_comb \cpu|Mux38~6 (
// Equation(s):
// \cpu|Mux38~6_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[12][1]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[14][1]~q  ) ) ) # ( \cpu|Selector33~0_combout  & ( 
// !\cpu|Selector34~0_combout  & ( \cpu|Reg[13][1]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[15][1]~q  ) ) )

	.dataa(!\cpu|Reg[15][1]~q ),
	.datab(!\cpu|Reg[13][1]~q ),
	.datac(!\cpu|Reg[12][1]~q ),
	.datad(!\cpu|Reg[14][1]~q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux38~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux38~6 .extended_lut = "off";
defparam \cpu|Mux38~6 .lut_mask = 64'h5555333300FF0F0F;
defparam \cpu|Mux38~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N44
dffeas \cpu|Reg[6][1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[6][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[6][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[6][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N8
dffeas \cpu|Reg[5][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[5][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][1] .is_wysiwyg = "true";
defparam \cpu|Reg[5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N24
cyclonev_lcell_comb \cpu|Mux38~8 (
// Equation(s):
// \cpu|Mux38~8_combout  = ( \cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[4][1]~q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Reg[5][1]~q  ) ) ) # ( \cpu|Selector34~0_combout  & ( 
// !\cpu|Selector33~0_combout  & ( \cpu|Reg[6][1]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector34~0_combout  & ( !\cpu|Selector33~0_combout  & ( \cpu|Reg[7][1]~q  ) ) )

	.dataa(!\cpu|Reg[4][1]~q ),
	.datab(!\cpu|Reg[6][1]~DUPLICATE_q ),
	.datac(!\cpu|Reg[7][1]~q ),
	.datad(!\cpu|Reg[5][1]~q ),
	.datae(!\cpu|Selector34~0_combout ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux38~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux38~8 .extended_lut = "off";
defparam \cpu|Mux38~8 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|Mux38~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N26
dffeas \cpu|Reg[3][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[3][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[3][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][1] .is_wysiwyg = "true";
defparam \cpu|Reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N42
cyclonev_lcell_comb \cpu|Mux38~7 (
// Equation(s):
// \cpu|Mux38~7_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[0][1]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[2][1]~q  ) ) ) # ( \cpu|Selector33~0_combout  & ( 
// !\cpu|Selector34~0_combout  & ( \cpu|Reg[1][1]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[3][1]~q  ) ) )

	.dataa(!\cpu|Reg[1][1]~q ),
	.datab(!\cpu|Reg[0][1]~DUPLICATE_q ),
	.datac(!\cpu|Reg[2][1]~q ),
	.datad(!\cpu|Reg[3][1]~q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux38~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux38~7 .extended_lut = "off";
defparam \cpu|Mux38~7 .lut_mask = 64'h00FF55550F0F3333;
defparam \cpu|Mux38~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N48
cyclonev_lcell_comb \cpu|Mux38~9 (
// Equation(s):
// \cpu|Mux38~9_combout  = ( \cpu|Mux38~7_combout  & ( (!\cpu|Selector31~0_combout  & ((!\cpu|Selector32~0_combout ) # ((\cpu|Mux38~8_combout )))) # (\cpu|Selector31~0_combout  & (((\cpu|Mux38~6_combout )))) ) ) # ( !\cpu|Mux38~7_combout  & ( 
// (!\cpu|Selector31~0_combout  & (\cpu|Selector32~0_combout  & ((\cpu|Mux38~8_combout )))) # (\cpu|Selector31~0_combout  & (((\cpu|Mux38~6_combout )))) ) )

	.dataa(!\cpu|Selector31~0_combout ),
	.datab(!\cpu|Selector32~0_combout ),
	.datac(!\cpu|Mux38~6_combout ),
	.datad(!\cpu|Mux38~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux38~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux38~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux38~9 .extended_lut = "off";
defparam \cpu|Mux38~9 .lut_mask = 64'h052705278DAF8DAF;
defparam \cpu|Mux38~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N6
cyclonev_lcell_comb \cpu|Mux38~10 (
// Equation(s):
// \cpu|Mux38~10_combout  = ( \cpu|Mux38~9_combout  & ( (!\cpu|Selector30~0_combout  & (((\cpu|Mux34~0_combout )) # (\cpu|Mux38~5_combout ))) # (\cpu|Selector30~0_combout  & (((\cpu|Mux38~4_combout )))) ) ) # ( !\cpu|Mux38~9_combout  & ( 
// (!\cpu|Selector30~0_combout  & (\cpu|Mux38~5_combout  & (!\cpu|Mux34~0_combout ))) # (\cpu|Selector30~0_combout  & (((\cpu|Mux38~4_combout )))) ) )

	.dataa(!\cpu|Selector30~0_combout ),
	.datab(!\cpu|Mux38~5_combout ),
	.datac(!\cpu|Mux34~0_combout ),
	.datad(!\cpu|Mux38~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux38~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux38~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux38~10 .extended_lut = "off";
defparam \cpu|Mux38~10 .lut_mask = 64'h207520752A7F2A7F;
defparam \cpu|Mux38~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N0
cyclonev_lcell_comb \cpu|Mux63~0 (
// Equation(s):
// \cpu|Mux63~0_combout  = ( \cpu|s_word [0] & ( \cpu|Mult1~8_resulta  & ( ((!\cpu|Mux50~0_combout ) # (\cpu|Add3~1_sumout )) # (\cpu|Pmem|WideOr5~0_combout ) ) ) ) # ( !\cpu|s_word [0] & ( \cpu|Mult1~8_resulta  & ( (\cpu|Mux50~0_combout  & 
// ((\cpu|Add3~1_sumout ) # (\cpu|Pmem|WideOr5~0_combout ))) ) ) ) # ( \cpu|s_word [0] & ( !\cpu|Mult1~8_resulta  & ( (!\cpu|Mux50~0_combout ) # ((!\cpu|Pmem|WideOr5~0_combout  & \cpu|Add3~1_sumout )) ) ) ) # ( !\cpu|s_word [0] & ( !\cpu|Mult1~8_resulta  & ( 
// (!\cpu|Pmem|WideOr5~0_combout  & (\cpu|Mux50~0_combout  & \cpu|Add3~1_sumout )) ) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux50~0_combout ),
	.datac(!\cpu|Add3~1_sumout ),
	.datad(gnd),
	.datae(!\cpu|s_word [0]),
	.dataf(!\cpu|Mult1~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux63~0 .extended_lut = "off";
defparam \cpu|Mux63~0 .lut_mask = 64'h0202CECE1313DFDF;
defparam \cpu|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N20
dffeas \cpu|word[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux71~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[0] .is_wysiwyg = "true";
defparam \cpu|word[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N18
cyclonev_lcell_comb \cpu|Mux71~0 (
// Equation(s):
// \cpu|Mux71~0_combout  = ( \cpu|Mult0~8_resulta  & ( (!\cpu|Mux70~0_combout  & (((\cpu|Add2~1_sumout )) # (\cpu|Pmem|WideOr5~0_combout ))) # (\cpu|Mux70~0_combout  & (((\cpu|word [0])))) ) ) # ( !\cpu|Mult0~8_resulta  & ( (!\cpu|Mux70~0_combout  & 
// (!\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add2~1_sumout ))) # (\cpu|Mux70~0_combout  & (((\cpu|word [0])))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux70~0_combout ),
	.datac(!\cpu|Add2~1_sumout ),
	.datad(!\cpu|word [0]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux71~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux71~0 .extended_lut = "off";
defparam \cpu|Mux71~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \cpu|Mux71~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N24
cyclonev_lcell_comb \cpu|cnum~0 (
// Equation(s):
// \cpu|cnum~0_combout  = ( \cpu|Mux63~0_combout  & ( \cpu|Mux71~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout ) # ((!\cpu|Pmem|WideOr6~3_combout  & (!\cpu|Mux48~0_combout )) # (\cpu|Pmem|WideOr6~3_combout  & ((\cpu|Mux48~1_combout )))) ) ) ) # ( 
// !\cpu|Mux63~0_combout  & ( \cpu|Mux71~0_combout  & ( (!\cpu|Pmem|WideOr6~3_combout  & (!\cpu|Mux48~0_combout  & ((\cpu|Pmem|WideOr4~0_combout )))) # (\cpu|Pmem|WideOr6~3_combout  & (((!\cpu|Pmem|WideOr4~0_combout ) # (\cpu|Mux48~1_combout )))) ) ) ) # ( 
// \cpu|Mux63~0_combout  & ( !\cpu|Mux71~0_combout  & ( (!\cpu|Pmem|WideOr6~3_combout  & ((!\cpu|Mux48~0_combout ) # ((!\cpu|Pmem|WideOr4~0_combout )))) # (\cpu|Pmem|WideOr6~3_combout  & (((\cpu|Mux48~1_combout  & \cpu|Pmem|WideOr4~0_combout )))) ) ) ) # ( 
// !\cpu|Mux63~0_combout  & ( !\cpu|Mux71~0_combout  & ( (\cpu|Pmem|WideOr4~0_combout  & ((!\cpu|Pmem|WideOr6~3_combout  & (!\cpu|Mux48~0_combout )) # (\cpu|Pmem|WideOr6~3_combout  & ((\cpu|Mux48~1_combout ))))) ) ) )

	.dataa(!\cpu|Pmem|WideOr6~3_combout ),
	.datab(!\cpu|Mux48~0_combout ),
	.datac(!\cpu|Mux48~1_combout ),
	.datad(!\cpu|Pmem|WideOr4~0_combout ),
	.datae(!\cpu|Mux63~0_combout ),
	.dataf(!\cpu|Mux71~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~0 .extended_lut = "off";
defparam \cpu|cnum~0 .lut_mask = 64'h008DAA8D558DFF8D;
defparam \cpu|cnum~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N29
dffeas \cpu|Reg[25][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[25][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[25][0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][0] .is_wysiwyg = "true";
defparam \cpu|Reg[25][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N48
cyclonev_lcell_comb \cpu|Selector7~1 (
// Equation(s):
// \cpu|Selector7~1_combout  = ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Reg[29][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Reg[21][0]~DUPLICATE_q  ) ) ) # ( 
// \cpu|Pmem|WideOr8~1_combout  & ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Reg[25][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr8~1_combout  & ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Reg[17][0]~q  ) ) )

	.dataa(!\cpu|Reg[25][0]~q ),
	.datab(!\cpu|Reg[29][0]~q ),
	.datac(!\cpu|Reg[17][0]~q ),
	.datad(!\cpu|Reg[21][0]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr8~1_combout ),
	.dataf(!\cpu|Pmem|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~1 .extended_lut = "off";
defparam \cpu|Selector7~1 .lut_mask = 64'h0F0F555500FF3333;
defparam \cpu|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N30
cyclonev_lcell_comb \cpu|Selector7~0 (
// Equation(s):
// \cpu|Selector7~0_combout  = ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Reg[28][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Reg[20][0]~DUPLICATE_q  ) ) ) # ( 
// \cpu|Pmem|WideOr8~1_combout  & ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Reg[24][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr8~1_combout  & ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Reg[16][0]~q  ) ) )

	.dataa(!\cpu|Reg[16][0]~q ),
	.datab(!\cpu|Reg[20][0]~DUPLICATE_q ),
	.datac(!\cpu|Reg[24][0]~q ),
	.datad(!\cpu|Reg[28][0]~q ),
	.datae(!\cpu|Pmem|WideOr8~1_combout ),
	.dataf(!\cpu|Pmem|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~0 .extended_lut = "off";
defparam \cpu|Selector7~0 .lut_mask = 64'h55550F0F333300FF;
defparam \cpu|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N3
cyclonev_lcell_comb \cpu|Selector7~2 (
// Equation(s):
// \cpu|Selector7~2_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[30][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[26][0]~q  ) ) ) # ( \cpu|Pmem|WideOr9~1_combout  & ( 
// !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[22][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[18][0]~q  ) ) )

	.dataa(!\cpu|Reg[18][0]~q ),
	.datab(!\cpu|Reg[26][0]~q ),
	.datac(!\cpu|Reg[30][0]~q ),
	.datad(!\cpu|Reg[22][0]~q ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~2 .extended_lut = "off";
defparam \cpu|Selector7~2 .lut_mask = 64'h555500FF33330F0F;
defparam \cpu|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N6
cyclonev_lcell_comb \cpu|Selector7~3 (
// Equation(s):
// \cpu|Selector7~3_combout  = ( \cpu|Reg[23][0]~q  & ( \cpu|Pmem|WideOr9~1_combout  & ( (!\cpu|Pmem|WideOr8~1_combout ) # (\cpu|Reg[31][0]~q ) ) ) ) # ( !\cpu|Reg[23][0]~q  & ( \cpu|Pmem|WideOr9~1_combout  & ( (\cpu|Pmem|WideOr8~1_combout  & 
// \cpu|Reg[31][0]~q ) ) ) ) # ( \cpu|Reg[23][0]~q  & ( !\cpu|Pmem|WideOr9~1_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (\cpu|Reg[19][0]~q )) # (\cpu|Pmem|WideOr8~1_combout  & ((\cpu|Reg[27][0]~q ))) ) ) ) # ( !\cpu|Reg[23][0]~q  & ( 
// !\cpu|Pmem|WideOr9~1_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (\cpu|Reg[19][0]~q )) # (\cpu|Pmem|WideOr8~1_combout  & ((\cpu|Reg[27][0]~q ))) ) ) )

	.dataa(!\cpu|Pmem|WideOr8~1_combout ),
	.datab(!\cpu|Reg[19][0]~q ),
	.datac(!\cpu|Reg[27][0]~q ),
	.datad(!\cpu|Reg[31][0]~q ),
	.datae(!\cpu|Reg[23][0]~q ),
	.dataf(!\cpu|Pmem|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~3 .extended_lut = "off";
defparam \cpu|Selector7~3 .lut_mask = 64'h272727270055AAFF;
defparam \cpu|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N48
cyclonev_lcell_comb \cpu|Selector7~4 (
// Equation(s):
// \cpu|Selector7~4_combout  = ( \cpu|Selector7~2_combout  & ( \cpu|Selector7~3_combout  & ( ((!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Selector7~0_combout ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Selector7~1_combout ))) # (\cpu|Pmem|WideOr10~1_combout ) 
// ) ) ) # ( !\cpu|Selector7~2_combout  & ( \cpu|Selector7~3_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (!\cpu|Pmem|WideOr10~1_combout  & ((\cpu|Selector7~0_combout )))) # (\cpu|Pmem|WideOr11~1_combout  & (((\cpu|Selector7~1_combout )) # 
// (\cpu|Pmem|WideOr10~1_combout ))) ) ) ) # ( \cpu|Selector7~2_combout  & ( !\cpu|Selector7~3_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (((\cpu|Selector7~0_combout )) # (\cpu|Pmem|WideOr10~1_combout ))) # (\cpu|Pmem|WideOr11~1_combout  & 
// (!\cpu|Pmem|WideOr10~1_combout  & (\cpu|Selector7~1_combout ))) ) ) ) # ( !\cpu|Selector7~2_combout  & ( !\cpu|Selector7~3_combout  & ( (!\cpu|Pmem|WideOr10~1_combout  & ((!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Selector7~0_combout ))) # 
// (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Selector7~1_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr11~1_combout ),
	.datab(!\cpu|Pmem|WideOr10~1_combout ),
	.datac(!\cpu|Selector7~1_combout ),
	.datad(!\cpu|Selector7~0_combout ),
	.datae(!\cpu|Selector7~2_combout ),
	.dataf(!\cpu|Selector7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~4 .extended_lut = "off";
defparam \cpu|Selector7~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \cpu|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N33
cyclonev_lcell_comb \cpu|Selector7~7 (
// Equation(s):
// \cpu|Selector7~7_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[14][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[10][0]~q  ) ) ) # ( \cpu|Pmem|WideOr9~1_combout  & ( 
// !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[6][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[2][0]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[2][0]~DUPLICATE_q ),
	.datab(!\cpu|Reg[10][0]~q ),
	.datac(!\cpu|Reg[14][0]~q ),
	.datad(!\cpu|Reg[6][0]~q ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~7 .extended_lut = "off";
defparam \cpu|Selector7~7 .lut_mask = 64'h555500FF33330F0F;
defparam \cpu|Selector7~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N28
dffeas \cpu|Reg[12][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[12][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[12][0]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[12][0] .is_wysiwyg = "true";
defparam \cpu|Reg[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N30
cyclonev_lcell_comb \cpu|Selector7~5 (
// Equation(s):
// \cpu|Selector7~5_combout  = ( \cpu|Reg[0][0]~q  & ( \cpu|Reg[4][0]~q  & ( (!\cpu|Pmem|WideOr8~1_combout ) # ((!\cpu|Pmem|WideOr9~1_combout  & ((\cpu|Reg[8][0]~q ))) # (\cpu|Pmem|WideOr9~1_combout  & (\cpu|Reg[12][0]~q ))) ) ) ) # ( !\cpu|Reg[0][0]~q  & ( 
// \cpu|Reg[4][0]~q  & ( (!\cpu|Pmem|WideOr8~1_combout  & (((\cpu|Pmem|WideOr9~1_combout )))) # (\cpu|Pmem|WideOr8~1_combout  & ((!\cpu|Pmem|WideOr9~1_combout  & ((\cpu|Reg[8][0]~q ))) # (\cpu|Pmem|WideOr9~1_combout  & (\cpu|Reg[12][0]~q )))) ) ) ) # ( 
// \cpu|Reg[0][0]~q  & ( !\cpu|Reg[4][0]~q  & ( (!\cpu|Pmem|WideOr8~1_combout  & (((!\cpu|Pmem|WideOr9~1_combout )))) # (\cpu|Pmem|WideOr8~1_combout  & ((!\cpu|Pmem|WideOr9~1_combout  & ((\cpu|Reg[8][0]~q ))) # (\cpu|Pmem|WideOr9~1_combout  & 
// (\cpu|Reg[12][0]~q )))) ) ) ) # ( !\cpu|Reg[0][0]~q  & ( !\cpu|Reg[4][0]~q  & ( (\cpu|Pmem|WideOr8~1_combout  & ((!\cpu|Pmem|WideOr9~1_combout  & ((\cpu|Reg[8][0]~q ))) # (\cpu|Pmem|WideOr9~1_combout  & (\cpu|Reg[12][0]~q )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr8~1_combout ),
	.datab(!\cpu|Reg[12][0]~q ),
	.datac(!\cpu|Reg[8][0]~q ),
	.datad(!\cpu|Pmem|WideOr9~1_combout ),
	.datae(!\cpu|Reg[0][0]~q ),
	.dataf(!\cpu|Reg[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~5 .extended_lut = "off";
defparam \cpu|Selector7~5 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \cpu|Selector7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N35
dffeas \cpu|Reg[5][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[5][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][0] .is_wysiwyg = "true";
defparam \cpu|Reg[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y9_N38
dffeas \cpu|Reg[13][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[13][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[13][0]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[13][0] .is_wysiwyg = "true";
defparam \cpu|Reg[13][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N42
cyclonev_lcell_comb \cpu|Selector7~6 (
// Equation(s):
// \cpu|Selector7~6_combout  = ( \cpu|Reg[13][0]~q  & ( \cpu|Pmem|WideOr9~1_combout  & ( (\cpu|Reg[5][0]~q ) # (\cpu|Pmem|WideOr8~1_combout ) ) ) ) # ( !\cpu|Reg[13][0]~q  & ( \cpu|Pmem|WideOr9~1_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & \cpu|Reg[5][0]~q 
// ) ) ) ) # ( \cpu|Reg[13][0]~q  & ( !\cpu|Pmem|WideOr9~1_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (\cpu|Reg[1][0]~q )) # (\cpu|Pmem|WideOr8~1_combout  & ((\cpu|Reg[9][0]~q ))) ) ) ) # ( !\cpu|Reg[13][0]~q  & ( !\cpu|Pmem|WideOr9~1_combout  & ( 
// (!\cpu|Pmem|WideOr8~1_combout  & (\cpu|Reg[1][0]~q )) # (\cpu|Pmem|WideOr8~1_combout  & ((\cpu|Reg[9][0]~q ))) ) ) )

	.dataa(!\cpu|Pmem|WideOr8~1_combout ),
	.datab(!\cpu|Reg[5][0]~q ),
	.datac(!\cpu|Reg[1][0]~q ),
	.datad(!\cpu|Reg[9][0]~q ),
	.datae(!\cpu|Reg[13][0]~q ),
	.dataf(!\cpu|Pmem|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~6 .extended_lut = "off";
defparam \cpu|Selector7~6 .lut_mask = 64'h0A5F0A5F22227777;
defparam \cpu|Selector7~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N3
cyclonev_lcell_comb \cpu|Selector7~8 (
// Equation(s):
// \cpu|Selector7~8_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[15][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[11][0]~q  ) ) ) # ( \cpu|Pmem|WideOr9~1_combout  & ( 
// !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[7][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[3][0]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[11][0]~q ),
	.datab(!\cpu|Reg[15][0]~q ),
	.datac(!\cpu|Reg[3][0]~DUPLICATE_q ),
	.datad(!\cpu|Reg[7][0]~q ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~8 .extended_lut = "off";
defparam \cpu|Selector7~8 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|Selector7~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N42
cyclonev_lcell_comb \cpu|Selector7~9 (
// Equation(s):
// \cpu|Selector7~9_combout  = ( \cpu|Selector7~6_combout  & ( \cpu|Selector7~8_combout  & ( ((!\cpu|Pmem|WideOr10~1_combout  & ((\cpu|Selector7~5_combout ))) # (\cpu|Pmem|WideOr10~1_combout  & (\cpu|Selector7~7_combout ))) # (\cpu|Pmem|WideOr11~1_combout ) 
// ) ) ) # ( !\cpu|Selector7~6_combout  & ( \cpu|Selector7~8_combout  & ( (!\cpu|Pmem|WideOr10~1_combout  & (((\cpu|Selector7~5_combout  & !\cpu|Pmem|WideOr11~1_combout )))) # (\cpu|Pmem|WideOr10~1_combout  & (((\cpu|Pmem|WideOr11~1_combout )) # 
// (\cpu|Selector7~7_combout ))) ) ) ) # ( \cpu|Selector7~6_combout  & ( !\cpu|Selector7~8_combout  & ( (!\cpu|Pmem|WideOr10~1_combout  & (((\cpu|Pmem|WideOr11~1_combout ) # (\cpu|Selector7~5_combout )))) # (\cpu|Pmem|WideOr10~1_combout  & 
// (\cpu|Selector7~7_combout  & ((!\cpu|Pmem|WideOr11~1_combout )))) ) ) ) # ( !\cpu|Selector7~6_combout  & ( !\cpu|Selector7~8_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & ((!\cpu|Pmem|WideOr10~1_combout  & ((\cpu|Selector7~5_combout ))) # 
// (\cpu|Pmem|WideOr10~1_combout  & (\cpu|Selector7~7_combout )))) ) ) )

	.dataa(!\cpu|Selector7~7_combout ),
	.datab(!\cpu|Pmem|WideOr10~1_combout ),
	.datac(!\cpu|Selector7~5_combout ),
	.datad(!\cpu|Pmem|WideOr11~1_combout ),
	.datae(!\cpu|Selector7~6_combout ),
	.dataf(!\cpu|Selector7~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~9 .extended_lut = "off";
defparam \cpu|Selector7~9 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \cpu|Selector7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N15
cyclonev_lcell_comb \cpu|Selector7~10 (
// Equation(s):
// \cpu|Selector7~10_combout  = ( \cpu|Pmem|data[22]~1_combout  & ( \cpu|Selector7~9_combout  & ( (!\cpu|Pmem|WideOr7~3_combout  & (\cpu|Pmem|WideOr11~1_combout )) # (\cpu|Pmem|WideOr7~3_combout  & ((\cpu|Selector7~4_combout ))) ) ) ) # ( 
// !\cpu|Pmem|data[22]~1_combout  & ( \cpu|Selector7~9_combout  & ( (\cpu|Pmem|WideOr11~1_combout ) # (\cpu|Pmem|WideOr7~3_combout ) ) ) ) # ( \cpu|Pmem|data[22]~1_combout  & ( !\cpu|Selector7~9_combout  & ( (!\cpu|Pmem|WideOr7~3_combout  & 
// (\cpu|Pmem|WideOr11~1_combout )) # (\cpu|Pmem|WideOr7~3_combout  & ((\cpu|Selector7~4_combout ))) ) ) ) # ( !\cpu|Pmem|data[22]~1_combout  & ( !\cpu|Selector7~9_combout  & ( (!\cpu|Pmem|WideOr7~3_combout  & \cpu|Pmem|WideOr11~1_combout ) ) ) )

	.dataa(!\cpu|Pmem|WideOr7~3_combout ),
	.datab(!\cpu|Pmem|WideOr11~1_combout ),
	.datac(gnd),
	.datad(!\cpu|Selector7~4_combout ),
	.datae(!\cpu|Pmem|data[22]~1_combout ),
	.dataf(!\cpu|Selector7~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~10 .extended_lut = "off";
defparam \cpu|Selector7~10 .lut_mask = 64'h2222227777772277;
defparam \cpu|Selector7~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N6
cyclonev_lcell_comb \cpu|Selector15~0 (
// Equation(s):
// \cpu|Selector15~0_combout  = ( \cpu|Selector7~10_combout  & ( (!\cpu|Equal5~0_combout  & (((\cpu|Selector6~10_combout )) # (\cpu|Equal4~0_combout ))) # (\cpu|Equal5~0_combout  & (((\cpu|Selector5~10_combout )))) ) ) # ( !\cpu|Selector7~10_combout  & ( 
// (!\cpu|Equal5~0_combout  & (!\cpu|Equal4~0_combout  & ((\cpu|Selector6~10_combout )))) # (\cpu|Equal5~0_combout  & (((\cpu|Selector5~10_combout )))) ) )

	.dataa(!\cpu|Equal4~0_combout ),
	.datab(!\cpu|Selector5~10_combout ),
	.datac(!\cpu|Equal5~0_combout ),
	.datad(!\cpu|Selector6~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector7~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector15~0 .extended_lut = "off";
defparam \cpu|Selector15~0 .lut_mask = 64'h03A303A353F353F3;
defparam \cpu|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N54
cyclonev_lcell_comb \cpu|Reg[27][1]~feeder (
// Equation(s):
// \cpu|Reg[27][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector15~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[27][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[27][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[27][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[27][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N56
dffeas \cpu|Reg[27][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[27][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[27][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[27][1] .is_wysiwyg = "true";
defparam \cpu|Reg[27][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N48
cyclonev_lcell_comb \cpu|Selector6~3 (
// Equation(s):
// \cpu|Selector6~3_combout  = ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Reg[31][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Reg[23][1]~q  ) ) ) # ( \cpu|Pmem|WideOr8~1_combout  & ( 
// !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Reg[27][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr8~1_combout  & ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Reg[19][1]~q  ) ) )

	.dataa(!\cpu|Reg[27][1]~q ),
	.datab(!\cpu|Reg[31][1]~q ),
	.datac(!\cpu|Reg[19][1]~q ),
	.datad(!\cpu|Reg[23][1]~q ),
	.datae(!\cpu|Pmem|WideOr8~1_combout ),
	.dataf(!\cpu|Pmem|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~3 .extended_lut = "off";
defparam \cpu|Selector6~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \cpu|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N6
cyclonev_lcell_comb \cpu|Selector6~2 (
// Equation(s):
// \cpu|Selector6~2_combout  = ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Reg[30][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Reg[22][1]~q  ) ) ) # ( \cpu|Pmem|WideOr8~1_combout  & ( 
// !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Reg[26][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr8~1_combout  & ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Reg[18][1]~q  ) ) )

	.dataa(!\cpu|Reg[26][1]~q ),
	.datab(!\cpu|Reg[30][1]~q ),
	.datac(!\cpu|Reg[18][1]~q ),
	.datad(!\cpu|Reg[22][1]~q ),
	.datae(!\cpu|Pmem|WideOr8~1_combout ),
	.dataf(!\cpu|Pmem|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~2 .extended_lut = "off";
defparam \cpu|Selector6~2 .lut_mask = 64'h0F0F555500FF3333;
defparam \cpu|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N9
cyclonev_lcell_comb \cpu|Selector6~0 (
// Equation(s):
// \cpu|Selector6~0_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[28][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[24][1]~DUPLICATE_q  ) ) ) # ( 
// \cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[20][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[16][1]~q  ) ) )

	.dataa(!\cpu|Reg[20][1]~q ),
	.datab(!\cpu|Reg[28][1]~q ),
	.datac(!\cpu|Reg[24][1]~DUPLICATE_q ),
	.datad(!\cpu|Reg[16][1]~q ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~0 .extended_lut = "off";
defparam \cpu|Selector6~0 .lut_mask = 64'h00FF55550F0F3333;
defparam \cpu|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N51
cyclonev_lcell_comb \cpu|Selector6~1 (
// Equation(s):
// \cpu|Selector6~1_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[29][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[25][1]~q  ) ) ) # ( \cpu|Pmem|WideOr9~1_combout  & ( 
// !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[21][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[17][1]~q  ) ) )

	.dataa(!\cpu|Reg[21][1]~q ),
	.datab(!\cpu|Reg[25][1]~q ),
	.datac(!\cpu|Reg[29][1]~q ),
	.datad(!\cpu|Reg[17][1]~q ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~1 .extended_lut = "off";
defparam \cpu|Selector6~1 .lut_mask = 64'h00FF555533330F0F;
defparam \cpu|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N42
cyclonev_lcell_comb \cpu|Selector6~4 (
// Equation(s):
// \cpu|Selector6~4_combout  = ( \cpu|Selector6~0_combout  & ( \cpu|Selector6~1_combout  & ( (!\cpu|Pmem|WideOr10~1_combout ) # ((!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Selector6~2_combout ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Selector6~3_combout ))) 
// ) ) ) # ( !\cpu|Selector6~0_combout  & ( \cpu|Selector6~1_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (((\cpu|Pmem|WideOr10~1_combout  & \cpu|Selector6~2_combout )))) # (\cpu|Pmem|WideOr11~1_combout  & (((!\cpu|Pmem|WideOr10~1_combout )) # 
// (\cpu|Selector6~3_combout ))) ) ) ) # ( \cpu|Selector6~0_combout  & ( !\cpu|Selector6~1_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (((!\cpu|Pmem|WideOr10~1_combout ) # (\cpu|Selector6~2_combout )))) # (\cpu|Pmem|WideOr11~1_combout  & 
// (\cpu|Selector6~3_combout  & (\cpu|Pmem|WideOr10~1_combout ))) ) ) ) # ( !\cpu|Selector6~0_combout  & ( !\cpu|Selector6~1_combout  & ( (\cpu|Pmem|WideOr10~1_combout  & ((!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Selector6~2_combout ))) # 
// (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Selector6~3_combout )))) ) ) )

	.dataa(!\cpu|Selector6~3_combout ),
	.datab(!\cpu|Pmem|WideOr11~1_combout ),
	.datac(!\cpu|Pmem|WideOr10~1_combout ),
	.datad(!\cpu|Selector6~2_combout ),
	.datae(!\cpu|Selector6~0_combout ),
	.dataf(!\cpu|Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~4 .extended_lut = "off";
defparam \cpu|Selector6~4 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \cpu|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N24
cyclonev_lcell_comb \cpu|Selector6~6 (
// Equation(s):
// \cpu|Selector6~6_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[11][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[10][1]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  
// & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[9][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[8][1]~q  ) ) )

	.dataa(!\cpu|Reg[8][1]~q ),
	.datab(!\cpu|Reg[11][1]~q ),
	.datac(!\cpu|Reg[10][1]~q ),
	.datad(!\cpu|Reg[9][1]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~6 .extended_lut = "off";
defparam \cpu|Selector6~6 .lut_mask = 64'h555500FF0F0F3333;
defparam \cpu|Selector6~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N2
dffeas \cpu|Reg[0][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][1] .is_wysiwyg = "true";
defparam \cpu|Reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N33
cyclonev_lcell_comb \cpu|Selector6~5 (
// Equation(s):
// \cpu|Selector6~5_combout  = ( \cpu|Reg[3][1]~q  & ( \cpu|Pmem|WideOr11~1_combout  & ( (\cpu|Pmem|WideOr10~1_combout ) # (\cpu|Reg[1][1]~q ) ) ) ) # ( !\cpu|Reg[3][1]~q  & ( \cpu|Pmem|WideOr11~1_combout  & ( (\cpu|Reg[1][1]~q  & 
// !\cpu|Pmem|WideOr10~1_combout ) ) ) ) # ( \cpu|Reg[3][1]~q  & ( !\cpu|Pmem|WideOr11~1_combout  & ( (!\cpu|Pmem|WideOr10~1_combout  & (\cpu|Reg[0][1]~q )) # (\cpu|Pmem|WideOr10~1_combout  & ((\cpu|Reg[2][1]~q ))) ) ) ) # ( !\cpu|Reg[3][1]~q  & ( 
// !\cpu|Pmem|WideOr11~1_combout  & ( (!\cpu|Pmem|WideOr10~1_combout  & (\cpu|Reg[0][1]~q )) # (\cpu|Pmem|WideOr10~1_combout  & ((\cpu|Reg[2][1]~q ))) ) ) )

	.dataa(!\cpu|Reg[0][1]~q ),
	.datab(!\cpu|Reg[1][1]~q ),
	.datac(!\cpu|Reg[2][1]~q ),
	.datad(!\cpu|Pmem|WideOr10~1_combout ),
	.datae(!\cpu|Reg[3][1]~q ),
	.dataf(!\cpu|Pmem|WideOr11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~5 .extended_lut = "off";
defparam \cpu|Selector6~5 .lut_mask = 64'h550F550F330033FF;
defparam \cpu|Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N9
cyclonev_lcell_comb \cpu|Selector6~7 (
// Equation(s):
// \cpu|Selector6~7_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[7][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[6][1]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & 
// ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[5][1]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[4][1]~q  ) ) )

	.dataa(!\cpu|Reg[4][1]~q ),
	.datab(!\cpu|Reg[6][1]~q ),
	.datac(!\cpu|Reg[7][1]~q ),
	.datad(!\cpu|Reg[5][1]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~7 .extended_lut = "off";
defparam \cpu|Selector6~7 .lut_mask = 64'h555500FF33330F0F;
defparam \cpu|Selector6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N39
cyclonev_lcell_comb \cpu|Selector6~8 (
// Equation(s):
// \cpu|Selector6~8_combout  = ( \cpu|Reg[15][1]~q  & ( \cpu|Pmem|WideOr11~1_combout  & ( (\cpu|Pmem|WideOr10~1_combout ) # (\cpu|Reg[13][1]~q ) ) ) ) # ( !\cpu|Reg[15][1]~q  & ( \cpu|Pmem|WideOr11~1_combout  & ( (\cpu|Reg[13][1]~q  & 
// !\cpu|Pmem|WideOr10~1_combout ) ) ) ) # ( \cpu|Reg[15][1]~q  & ( !\cpu|Pmem|WideOr11~1_combout  & ( (!\cpu|Pmem|WideOr10~1_combout  & ((\cpu|Reg[12][1]~q ))) # (\cpu|Pmem|WideOr10~1_combout  & (\cpu|Reg[14][1]~DUPLICATE_q )) ) ) ) # ( !\cpu|Reg[15][1]~q  
// & ( !\cpu|Pmem|WideOr11~1_combout  & ( (!\cpu|Pmem|WideOr10~1_combout  & ((\cpu|Reg[12][1]~q ))) # (\cpu|Pmem|WideOr10~1_combout  & (\cpu|Reg[14][1]~DUPLICATE_q )) ) ) )

	.dataa(!\cpu|Reg[13][1]~q ),
	.datab(!\cpu|Pmem|WideOr10~1_combout ),
	.datac(!\cpu|Reg[14][1]~DUPLICATE_q ),
	.datad(!\cpu|Reg[12][1]~q ),
	.datae(!\cpu|Reg[15][1]~q ),
	.dataf(!\cpu|Pmem|WideOr11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~8 .extended_lut = "off";
defparam \cpu|Selector6~8 .lut_mask = 64'h03CF03CF44447777;
defparam \cpu|Selector6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N30
cyclonev_lcell_comb \cpu|Selector6~9 (
// Equation(s):
// \cpu|Selector6~9_combout  = ( \cpu|Selector6~7_combout  & ( \cpu|Selector6~8_combout  & ( ((!\cpu|Pmem|WideOr8~1_combout  & ((\cpu|Selector6~5_combout ))) # (\cpu|Pmem|WideOr8~1_combout  & (\cpu|Selector6~6_combout ))) # (\cpu|Pmem|WideOr9~1_combout ) ) ) 
// ) # ( !\cpu|Selector6~7_combout  & ( \cpu|Selector6~8_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (((\cpu|Selector6~5_combout  & !\cpu|Pmem|WideOr9~1_combout )))) # (\cpu|Pmem|WideOr8~1_combout  & (((\cpu|Pmem|WideOr9~1_combout )) # 
// (\cpu|Selector6~6_combout ))) ) ) ) # ( \cpu|Selector6~7_combout  & ( !\cpu|Selector6~8_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (((\cpu|Pmem|WideOr9~1_combout ) # (\cpu|Selector6~5_combout )))) # (\cpu|Pmem|WideOr8~1_combout  & 
// (\cpu|Selector6~6_combout  & ((!\cpu|Pmem|WideOr9~1_combout )))) ) ) ) # ( !\cpu|Selector6~7_combout  & ( !\cpu|Selector6~8_combout  & ( (!\cpu|Pmem|WideOr9~1_combout  & ((!\cpu|Pmem|WideOr8~1_combout  & ((\cpu|Selector6~5_combout ))) # 
// (\cpu|Pmem|WideOr8~1_combout  & (\cpu|Selector6~6_combout )))) ) ) )

	.dataa(!\cpu|Selector6~6_combout ),
	.datab(!\cpu|Pmem|WideOr8~1_combout ),
	.datac(!\cpu|Selector6~5_combout ),
	.datad(!\cpu|Pmem|WideOr9~1_combout ),
	.datae(!\cpu|Selector6~7_combout ),
	.dataf(!\cpu|Selector6~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~9 .extended_lut = "off";
defparam \cpu|Selector6~9 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \cpu|Selector6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N12
cyclonev_lcell_comb \cpu|Selector6~10 (
// Equation(s):
// \cpu|Selector6~10_combout  = ( \cpu|Pmem|data[22]~1_combout  & ( \cpu|Selector6~9_combout  & ( (!\cpu|Pmem|WideOr7~3_combout  & (\cpu|Pmem|WideOr10~1_combout )) # (\cpu|Pmem|WideOr7~3_combout  & ((\cpu|Selector6~4_combout ))) ) ) ) # ( 
// !\cpu|Pmem|data[22]~1_combout  & ( \cpu|Selector6~9_combout  & ( (\cpu|Pmem|WideOr7~3_combout ) # (\cpu|Pmem|WideOr10~1_combout ) ) ) ) # ( \cpu|Pmem|data[22]~1_combout  & ( !\cpu|Selector6~9_combout  & ( (!\cpu|Pmem|WideOr7~3_combout  & 
// (\cpu|Pmem|WideOr10~1_combout )) # (\cpu|Pmem|WideOr7~3_combout  & ((\cpu|Selector6~4_combout ))) ) ) ) # ( !\cpu|Pmem|data[22]~1_combout  & ( !\cpu|Selector6~9_combout  & ( (\cpu|Pmem|WideOr10~1_combout  & !\cpu|Pmem|WideOr7~3_combout ) ) ) )

	.dataa(!\cpu|Pmem|WideOr10~1_combout ),
	.datab(!\cpu|Selector6~4_combout ),
	.datac(!\cpu|Pmem|WideOr7~3_combout ),
	.datad(gnd),
	.datae(!\cpu|Pmem|data[22]~1_combout ),
	.dataf(!\cpu|Selector6~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~10 .extended_lut = "off";
defparam \cpu|Selector6~10 .lut_mask = 64'h505053535F5F5353;
defparam \cpu|Selector6~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N53
dffeas \cpu|Reg[17][3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[17][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[17][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[17][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[17][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[17][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y3_N2
dffeas \cpu|Reg[29][3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[29][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[29][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N47
dffeas \cpu|Reg[25][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[25][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[25][0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][3] .is_wysiwyg = "true";
defparam \cpu|Reg[25][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N54
cyclonev_lcell_comb \cpu|Selector4~1 (
// Equation(s):
// \cpu|Selector4~1_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[29][3]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[25][3]~q  ) ) ) # ( 
// \cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[21][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[17][3]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[17][3]~DUPLICATE_q ),
	.datab(!\cpu|Reg[29][3]~DUPLICATE_q ),
	.datac(!\cpu|Reg[25][3]~q ),
	.datad(!\cpu|Reg[21][3]~q ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~1 .extended_lut = "off";
defparam \cpu|Selector4~1 .lut_mask = 64'h555500FF0F0F3333;
defparam \cpu|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y3_N16
dffeas \cpu|Reg[16][3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[16][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[16][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[16][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N0
cyclonev_lcell_comb \cpu|Selector4~0 (
// Equation(s):
// \cpu|Selector4~0_combout  = ( \cpu|Reg[28][3]~q  & ( \cpu|Pmem|WideOr8~1_combout  & ( (\cpu|Reg[24][3]~q ) # (\cpu|Pmem|WideOr9~1_combout ) ) ) ) # ( !\cpu|Reg[28][3]~q  & ( \cpu|Pmem|WideOr8~1_combout  & ( (!\cpu|Pmem|WideOr9~1_combout  & 
// \cpu|Reg[24][3]~q ) ) ) ) # ( \cpu|Reg[28][3]~q  & ( !\cpu|Pmem|WideOr8~1_combout  & ( (!\cpu|Pmem|WideOr9~1_combout  & (\cpu|Reg[16][3]~DUPLICATE_q )) # (\cpu|Pmem|WideOr9~1_combout  & ((\cpu|Reg[20][3]~q ))) ) ) ) # ( !\cpu|Reg[28][3]~q  & ( 
// !\cpu|Pmem|WideOr8~1_combout  & ( (!\cpu|Pmem|WideOr9~1_combout  & (\cpu|Reg[16][3]~DUPLICATE_q )) # (\cpu|Pmem|WideOr9~1_combout  & ((\cpu|Reg[20][3]~q ))) ) ) )

	.dataa(!\cpu|Reg[16][3]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|WideOr9~1_combout ),
	.datac(!\cpu|Reg[24][3]~q ),
	.datad(!\cpu|Reg[20][3]~q ),
	.datae(!\cpu|Reg[28][3]~q ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~0 .extended_lut = "off";
defparam \cpu|Selector4~0 .lut_mask = 64'h447744770C0C3F3F;
defparam \cpu|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N2
dffeas \cpu|Reg[19][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[19][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[19][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[19][3] .is_wysiwyg = "true";
defparam \cpu|Reg[19][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N26
dffeas \cpu|Reg[23][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[23][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[23][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[23][3] .is_wysiwyg = "true";
defparam \cpu|Reg[23][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N48
cyclonev_lcell_comb \cpu|Selector4~3 (
// Equation(s):
// \cpu|Selector4~3_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[31][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[27][3]~q  ) ) ) # ( \cpu|Pmem|WideOr9~1_combout  & ( 
// !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[23][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[19][3]~q  ) ) )

	.dataa(!\cpu|Reg[27][3]~q ),
	.datab(!\cpu|Reg[19][3]~q ),
	.datac(!\cpu|Reg[23][3]~q ),
	.datad(!\cpu|Reg[31][3]~q ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~3 .extended_lut = "off";
defparam \cpu|Selector4~3 .lut_mask = 64'h33330F0F555500FF;
defparam \cpu|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N15
cyclonev_lcell_comb \cpu|Selector4~2 (
// Equation(s):
// \cpu|Selector4~2_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[30][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[26][3]~DUPLICATE_q  ) ) ) # ( 
// \cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[22][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[18][3]~q  ) ) )

	.dataa(!\cpu|Reg[26][3]~DUPLICATE_q ),
	.datab(!\cpu|Reg[22][3]~q ),
	.datac(!\cpu|Reg[18][3]~q ),
	.datad(!\cpu|Reg[30][3]~q ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~2 .extended_lut = "off";
defparam \cpu|Selector4~2 .lut_mask = 64'h0F0F3333555500FF;
defparam \cpu|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N12
cyclonev_lcell_comb \cpu|Selector4~4 (
// Equation(s):
// \cpu|Selector4~4_combout  = ( \cpu|Selector4~3_combout  & ( \cpu|Selector4~2_combout  & ( ((!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Selector4~0_combout ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Selector4~1_combout ))) # (\cpu|Pmem|WideOr10~1_combout ) 
// ) ) ) # ( !\cpu|Selector4~3_combout  & ( \cpu|Selector4~2_combout  & ( (!\cpu|Pmem|WideOr10~1_combout  & ((!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Selector4~0_combout ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Selector4~1_combout )))) # 
// (\cpu|Pmem|WideOr10~1_combout  & (((!\cpu|Pmem|WideOr11~1_combout )))) ) ) ) # ( \cpu|Selector4~3_combout  & ( !\cpu|Selector4~2_combout  & ( (!\cpu|Pmem|WideOr10~1_combout  & ((!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Selector4~0_combout ))) # 
// (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Selector4~1_combout )))) # (\cpu|Pmem|WideOr10~1_combout  & (((\cpu|Pmem|WideOr11~1_combout )))) ) ) ) # ( !\cpu|Selector4~3_combout  & ( !\cpu|Selector4~2_combout  & ( (!\cpu|Pmem|WideOr10~1_combout  & 
// ((!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Selector4~0_combout ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Selector4~1_combout )))) ) ) )

	.dataa(!\cpu|Selector4~1_combout ),
	.datab(!\cpu|Pmem|WideOr10~1_combout ),
	.datac(!\cpu|Pmem|WideOr11~1_combout ),
	.datad(!\cpu|Selector4~0_combout ),
	.datae(!\cpu|Selector4~3_combout ),
	.dataf(!\cpu|Selector4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~4 .extended_lut = "off";
defparam \cpu|Selector4~4 .lut_mask = 64'h04C407C734F437F7;
defparam \cpu|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N57
cyclonev_lcell_comb \cpu|Selector4~6 (
// Equation(s):
// \cpu|Selector4~6_combout  = ( \cpu|Reg[8][3]~DUPLICATE_q  & ( \cpu|Pmem|WideOr11~1_combout  & ( (!\cpu|Pmem|WideOr10~1_combout  & ((\cpu|Reg[9][3]~q ))) # (\cpu|Pmem|WideOr10~1_combout  & (\cpu|Reg[11][3]~q )) ) ) ) # ( !\cpu|Reg[8][3]~DUPLICATE_q  & ( 
// \cpu|Pmem|WideOr11~1_combout  & ( (!\cpu|Pmem|WideOr10~1_combout  & ((\cpu|Reg[9][3]~q ))) # (\cpu|Pmem|WideOr10~1_combout  & (\cpu|Reg[11][3]~q )) ) ) ) # ( \cpu|Reg[8][3]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr11~1_combout  & ( (!\cpu|Pmem|WideOr10~1_combout 
// ) # (\cpu|Reg[10][3]~q ) ) ) ) # ( !\cpu|Reg[8][3]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr11~1_combout  & ( (\cpu|Reg[10][3]~q  & \cpu|Pmem|WideOr10~1_combout ) ) ) )

	.dataa(!\cpu|Reg[11][3]~q ),
	.datab(!\cpu|Reg[9][3]~q ),
	.datac(!\cpu|Reg[10][3]~q ),
	.datad(!\cpu|Pmem|WideOr10~1_combout ),
	.datae(!\cpu|Reg[8][3]~DUPLICATE_q ),
	.dataf(!\cpu|Pmem|WideOr11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~6 .extended_lut = "off";
defparam \cpu|Selector4~6 .lut_mask = 64'h000FFF0F33553355;
defparam \cpu|Selector4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N33
cyclonev_lcell_comb \cpu|Selector4~7 (
// Equation(s):
// \cpu|Selector4~7_combout  = ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Reg[7][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Reg[5][3]~q  ) ) ) # ( \cpu|Pmem|WideOr10~1_combout  & 
// ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Reg[6][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr10~1_combout  & ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Reg[4][3]~q  ) ) )

	.dataa(!\cpu|Reg[6][3]~q ),
	.datab(!\cpu|Reg[5][3]~q ),
	.datac(!\cpu|Reg[7][3]~q ),
	.datad(!\cpu|Reg[4][3]~q ),
	.datae(!\cpu|Pmem|WideOr10~1_combout ),
	.dataf(!\cpu|Pmem|WideOr11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~7 .extended_lut = "off";
defparam \cpu|Selector4~7 .lut_mask = 64'h00FF555533330F0F;
defparam \cpu|Selector4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N33
cyclonev_lcell_comb \cpu|Selector4~5 (
// Equation(s):
// \cpu|Selector4~5_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[3][3]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[2][3]~q  ) ) ) # ( 
// \cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[1][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[0][3]~q  ) ) )

	.dataa(!\cpu|Reg[3][3]~DUPLICATE_q ),
	.datab(!\cpu|Reg[0][3]~q ),
	.datac(!\cpu|Reg[1][3]~q ),
	.datad(!\cpu|Reg[2][3]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~5 .extended_lut = "off";
defparam \cpu|Selector4~5 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N26
dffeas \cpu|Reg[12][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[12][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[12][0]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[12][3] .is_wysiwyg = "true";
defparam \cpu|Reg[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N38
dffeas \cpu|Reg[15][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[15][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[15][0]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[15][3] .is_wysiwyg = "true";
defparam \cpu|Reg[15][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N18
cyclonev_lcell_comb \cpu|Selector4~8 (
// Equation(s):
// \cpu|Selector4~8_combout  = ( \cpu|Reg[13][3]~q  & ( \cpu|Pmem|WideOr11~1_combout  & ( (!\cpu|Pmem|WideOr10~1_combout ) # (\cpu|Reg[15][3]~q ) ) ) ) # ( !\cpu|Reg[13][3]~q  & ( \cpu|Pmem|WideOr11~1_combout  & ( (\cpu|Pmem|WideOr10~1_combout  & 
// \cpu|Reg[15][3]~q ) ) ) ) # ( \cpu|Reg[13][3]~q  & ( !\cpu|Pmem|WideOr11~1_combout  & ( (!\cpu|Pmem|WideOr10~1_combout  & ((\cpu|Reg[12][3]~q ))) # (\cpu|Pmem|WideOr10~1_combout  & (\cpu|Reg[14][3]~q )) ) ) ) # ( !\cpu|Reg[13][3]~q  & ( 
// !\cpu|Pmem|WideOr11~1_combout  & ( (!\cpu|Pmem|WideOr10~1_combout  & ((\cpu|Reg[12][3]~q ))) # (\cpu|Pmem|WideOr10~1_combout  & (\cpu|Reg[14][3]~q )) ) ) )

	.dataa(!\cpu|Reg[14][3]~q ),
	.datab(!\cpu|Reg[12][3]~q ),
	.datac(!\cpu|Pmem|WideOr10~1_combout ),
	.datad(!\cpu|Reg[15][3]~q ),
	.datae(!\cpu|Reg[13][3]~q ),
	.dataf(!\cpu|Pmem|WideOr11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~8 .extended_lut = "off";
defparam \cpu|Selector4~8 .lut_mask = 64'h35353535000FF0FF;
defparam \cpu|Selector4~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N6
cyclonev_lcell_comb \cpu|Selector4~9 (
// Equation(s):
// \cpu|Selector4~9_combout  = ( \cpu|Selector4~5_combout  & ( \cpu|Selector4~8_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (((!\cpu|Pmem|WideOr9~1_combout ) # (\cpu|Selector4~7_combout )))) # (\cpu|Pmem|WideOr8~1_combout  & (((\cpu|Pmem|WideOr9~1_combout 
// )) # (\cpu|Selector4~6_combout ))) ) ) ) # ( !\cpu|Selector4~5_combout  & ( \cpu|Selector4~8_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (((\cpu|Selector4~7_combout  & \cpu|Pmem|WideOr9~1_combout )))) # (\cpu|Pmem|WideOr8~1_combout  & 
// (((\cpu|Pmem|WideOr9~1_combout )) # (\cpu|Selector4~6_combout ))) ) ) ) # ( \cpu|Selector4~5_combout  & ( !\cpu|Selector4~8_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (((!\cpu|Pmem|WideOr9~1_combout ) # (\cpu|Selector4~7_combout )))) # 
// (\cpu|Pmem|WideOr8~1_combout  & (\cpu|Selector4~6_combout  & ((!\cpu|Pmem|WideOr9~1_combout )))) ) ) ) # ( !\cpu|Selector4~5_combout  & ( !\cpu|Selector4~8_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (((\cpu|Selector4~7_combout  & 
// \cpu|Pmem|WideOr9~1_combout )))) # (\cpu|Pmem|WideOr8~1_combout  & (\cpu|Selector4~6_combout  & ((!\cpu|Pmem|WideOr9~1_combout )))) ) ) )

	.dataa(!\cpu|Selector4~6_combout ),
	.datab(!\cpu|Selector4~7_combout ),
	.datac(!\cpu|Pmem|WideOr8~1_combout ),
	.datad(!\cpu|Pmem|WideOr9~1_combout ),
	.datae(!\cpu|Selector4~5_combout ),
	.dataf(!\cpu|Selector4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~9 .extended_lut = "off";
defparam \cpu|Selector4~9 .lut_mask = 64'h0530F530053FF53F;
defparam \cpu|Selector4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N54
cyclonev_lcell_comb \cpu|Selector4~10 (
// Equation(s):
// \cpu|Selector4~10_combout  = ( \cpu|Pmem|WideOr8~1_combout  & ( (!\cpu|Pmem|WideOr7~3_combout ) # ((!\cpu|Pmem|data[22]~1_combout  & ((\cpu|Selector4~9_combout ))) # (\cpu|Pmem|data[22]~1_combout  & (\cpu|Selector4~4_combout ))) ) ) # ( 
// !\cpu|Pmem|WideOr8~1_combout  & ( (\cpu|Pmem|WideOr7~3_combout  & ((!\cpu|Pmem|data[22]~1_combout  & ((\cpu|Selector4~9_combout ))) # (\cpu|Pmem|data[22]~1_combout  & (\cpu|Selector4~4_combout )))) ) )

	.dataa(!\cpu|Pmem|data[22]~1_combout ),
	.datab(!\cpu|Pmem|WideOr7~3_combout ),
	.datac(!\cpu|Selector4~4_combout ),
	.datad(!\cpu|Selector4~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~10 .extended_lut = "off";
defparam \cpu|Selector4~10 .lut_mask = 64'h01230123CDEFCDEF;
defparam \cpu|Selector4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N51
cyclonev_lcell_comb \cpu|Selector14~0 (
// Equation(s):
// \cpu|Selector14~0_combout  = ( \cpu|Selector4~10_combout  & ( ((!\cpu|Equal4~0_combout  & ((\cpu|Selector5~10_combout ))) # (\cpu|Equal4~0_combout  & (\cpu|Selector6~10_combout ))) # (\cpu|Equal5~0_combout ) ) ) # ( !\cpu|Selector4~10_combout  & ( 
// (!\cpu|Equal5~0_combout  & ((!\cpu|Equal4~0_combout  & ((\cpu|Selector5~10_combout ))) # (\cpu|Equal4~0_combout  & (\cpu|Selector6~10_combout )))) ) )

	.dataa(!\cpu|Equal4~0_combout ),
	.datab(!\cpu|Selector6~10_combout ),
	.datac(!\cpu|Selector5~10_combout ),
	.datad(!\cpu|Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector4~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector14~0 .extended_lut = "off";
defparam \cpu|Selector14~0 .lut_mask = 64'h1B001B001BFF1BFF;
defparam \cpu|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N0
cyclonev_lcell_comb \cpu|Reg[0][2]~feeder (
// Equation(s):
// \cpu|Reg[0][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N2
dffeas \cpu|Reg[0][2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[0][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N21
cyclonev_lcell_comb \cpu|Selector5~5 (
// Equation(s):
// \cpu|Selector5~5_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[3][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[2][2]~DUPLICATE_q  ) ) ) # ( 
// \cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[1][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[0][2]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[0][2]~DUPLICATE_q ),
	.datab(!\cpu|Reg[1][2]~q ),
	.datac(!\cpu|Reg[3][2]~q ),
	.datad(!\cpu|Reg[2][2]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~5 .extended_lut = "off";
defparam \cpu|Selector5~5 .lut_mask = 64'h5555333300FF0F0F;
defparam \cpu|Selector5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N12
cyclonev_lcell_comb \cpu|Selector5~8 (
// Equation(s):
// \cpu|Selector5~8_combout  = ( \cpu|Reg[12][2]~DUPLICATE_q  & ( \cpu|Pmem|WideOr10~1_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[14][2]~q ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[15][2]~q )) ) ) ) # ( !\cpu|Reg[12][2]~DUPLICATE_q  & ( 
// \cpu|Pmem|WideOr10~1_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[14][2]~q ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[15][2]~q )) ) ) ) # ( \cpu|Reg[12][2]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr10~1_combout  & ( 
// (!\cpu|Pmem|WideOr11~1_combout ) # (\cpu|Reg[13][2]~q ) ) ) ) # ( !\cpu|Reg[12][2]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr10~1_combout  & ( (\cpu|Pmem|WideOr11~1_combout  & \cpu|Reg[13][2]~q ) ) ) )

	.dataa(!\cpu|Pmem|WideOr11~1_combout ),
	.datab(!\cpu|Reg[15][2]~q ),
	.datac(!\cpu|Reg[13][2]~q ),
	.datad(!\cpu|Reg[14][2]~q ),
	.datae(!\cpu|Reg[12][2]~DUPLICATE_q ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~8 .extended_lut = "off";
defparam \cpu|Selector5~8 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \cpu|Selector5~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N38
dffeas \cpu|Reg[4][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[4][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[4][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][2] .is_wysiwyg = "true";
defparam \cpu|Reg[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N48
cyclonev_lcell_comb \cpu|Selector5~7 (
// Equation(s):
// \cpu|Selector5~7_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[7][2]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[6][2]~q  ) ) ) # ( 
// \cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[5][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[4][2]~q  ) ) )

	.dataa(!\cpu|Reg[5][2]~q ),
	.datab(!\cpu|Reg[4][2]~q ),
	.datac(!\cpu|Reg[7][2]~DUPLICATE_q ),
	.datad(!\cpu|Reg[6][2]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~7 .extended_lut = "off";
defparam \cpu|Selector5~7 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|Selector5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N18
cyclonev_lcell_comb \cpu|Selector5~6 (
// Equation(s):
// \cpu|Selector5~6_combout  = ( \cpu|Reg[8][2]~q  & ( \cpu|Pmem|WideOr10~1_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[10][2]~q )) # (\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[11][2]~q ))) ) ) ) # ( !\cpu|Reg[8][2]~q  & ( 
// \cpu|Pmem|WideOr10~1_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[10][2]~q )) # (\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[11][2]~q ))) ) ) ) # ( \cpu|Reg[8][2]~q  & ( !\cpu|Pmem|WideOr10~1_combout  & ( (!\cpu|Pmem|WideOr11~1_combout ) # 
// (\cpu|Reg[9][2]~q ) ) ) ) # ( !\cpu|Reg[8][2]~q  & ( !\cpu|Pmem|WideOr10~1_combout  & ( (\cpu|Reg[9][2]~q  & \cpu|Pmem|WideOr11~1_combout ) ) ) )

	.dataa(!\cpu|Reg[9][2]~q ),
	.datab(!\cpu|Reg[10][2]~q ),
	.datac(!\cpu|Pmem|WideOr11~1_combout ),
	.datad(!\cpu|Reg[11][2]~q ),
	.datae(!\cpu|Reg[8][2]~q ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~6 .extended_lut = "off";
defparam \cpu|Selector5~6 .lut_mask = 64'h0505F5F5303F303F;
defparam \cpu|Selector5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N42
cyclonev_lcell_comb \cpu|Selector5~9 (
// Equation(s):
// \cpu|Selector5~9_combout  = ( \cpu|Selector5~7_combout  & ( \cpu|Selector5~6_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (((\cpu|Selector5~5_combout )) # (\cpu|Pmem|WideOr9~1_combout ))) # (\cpu|Pmem|WideOr8~1_combout  & ((!\cpu|Pmem|WideOr9~1_combout ) 
// # ((\cpu|Selector5~8_combout )))) ) ) ) # ( !\cpu|Selector5~7_combout  & ( \cpu|Selector5~6_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (!\cpu|Pmem|WideOr9~1_combout  & (\cpu|Selector5~5_combout ))) # (\cpu|Pmem|WideOr8~1_combout  & 
// ((!\cpu|Pmem|WideOr9~1_combout ) # ((\cpu|Selector5~8_combout )))) ) ) ) # ( \cpu|Selector5~7_combout  & ( !\cpu|Selector5~6_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (((\cpu|Selector5~5_combout )) # (\cpu|Pmem|WideOr9~1_combout ))) # 
// (\cpu|Pmem|WideOr8~1_combout  & (\cpu|Pmem|WideOr9~1_combout  & ((\cpu|Selector5~8_combout )))) ) ) ) # ( !\cpu|Selector5~7_combout  & ( !\cpu|Selector5~6_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (!\cpu|Pmem|WideOr9~1_combout  & 
// (\cpu|Selector5~5_combout ))) # (\cpu|Pmem|WideOr8~1_combout  & (\cpu|Pmem|WideOr9~1_combout  & ((\cpu|Selector5~8_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr8~1_combout ),
	.datab(!\cpu|Pmem|WideOr9~1_combout ),
	.datac(!\cpu|Selector5~5_combout ),
	.datad(!\cpu|Selector5~8_combout ),
	.datae(!\cpu|Selector5~7_combout ),
	.dataf(!\cpu|Selector5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~9 .extended_lut = "off";
defparam \cpu|Selector5~9 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \cpu|Selector5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N24
cyclonev_lcell_comb \cpu|Selector5~1 (
// Equation(s):
// \cpu|Selector5~1_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[29][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[25][2]~q  ) ) ) # ( \cpu|Pmem|WideOr9~1_combout  & ( 
// !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[21][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[17][2]~q  ) ) )

	.dataa(!\cpu|Reg[29][2]~q ),
	.datab(!\cpu|Reg[25][2]~q ),
	.datac(!\cpu|Reg[17][2]~q ),
	.datad(!\cpu|Reg[21][2]~q ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~1 .extended_lut = "off";
defparam \cpu|Selector5~1 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N50
dffeas \cpu|Reg[16][2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[16][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[16][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[16][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N26
dffeas \cpu|Reg[28][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][2] .is_wysiwyg = "true";
defparam \cpu|Reg[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N59
dffeas \cpu|Reg[24][2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[24][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[24][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N30
cyclonev_lcell_comb \cpu|Selector5~0 (
// Equation(s):
// \cpu|Selector5~0_combout  = ( \cpu|Reg[20][2]~q  & ( \cpu|Pmem|WideOr8~1_combout  & ( (!\cpu|Pmem|WideOr9~1_combout  & ((\cpu|Reg[24][2]~DUPLICATE_q ))) # (\cpu|Pmem|WideOr9~1_combout  & (\cpu|Reg[28][2]~q )) ) ) ) # ( !\cpu|Reg[20][2]~q  & ( 
// \cpu|Pmem|WideOr8~1_combout  & ( (!\cpu|Pmem|WideOr9~1_combout  & ((\cpu|Reg[24][2]~DUPLICATE_q ))) # (\cpu|Pmem|WideOr9~1_combout  & (\cpu|Reg[28][2]~q )) ) ) ) # ( \cpu|Reg[20][2]~q  & ( !\cpu|Pmem|WideOr8~1_combout  & ( (\cpu|Pmem|WideOr9~1_combout ) # 
// (\cpu|Reg[16][2]~DUPLICATE_q ) ) ) ) # ( !\cpu|Reg[20][2]~q  & ( !\cpu|Pmem|WideOr8~1_combout  & ( (\cpu|Reg[16][2]~DUPLICATE_q  & !\cpu|Pmem|WideOr9~1_combout ) ) ) )

	.dataa(!\cpu|Reg[16][2]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|WideOr9~1_combout ),
	.datac(!\cpu|Reg[28][2]~q ),
	.datad(!\cpu|Reg[24][2]~DUPLICATE_q ),
	.datae(!\cpu|Reg[20][2]~q ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~0 .extended_lut = "off";
defparam \cpu|Selector5~0 .lut_mask = 64'h4444777703CF03CF;
defparam \cpu|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N12
cyclonev_lcell_comb \cpu|Selector5~2 (
// Equation(s):
// \cpu|Selector5~2_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[30][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[26][2]~q  ) ) ) # ( \cpu|Pmem|WideOr9~1_combout  & ( 
// !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[22][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[18][2]~q  ) ) )

	.dataa(!\cpu|Reg[22][2]~q ),
	.datab(!\cpu|Reg[26][2]~q ),
	.datac(!\cpu|Reg[18][2]~q ),
	.datad(!\cpu|Reg[30][2]~q ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~2 .extended_lut = "off";
defparam \cpu|Selector5~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N34
dffeas \cpu|Reg[19][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[19][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[19][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[19][2] .is_wysiwyg = "true";
defparam \cpu|Reg[19][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N18
cyclonev_lcell_comb \cpu|Selector5~3 (
// Equation(s):
// \cpu|Selector5~3_combout  = ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Reg[31][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Reg[23][2]~q  ) ) ) # ( \cpu|Pmem|WideOr8~1_combout  & ( 
// !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Reg[27][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr8~1_combout  & ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Reg[19][2]~q  ) ) )

	.dataa(!\cpu|Reg[27][2]~q ),
	.datab(!\cpu|Reg[23][2]~q ),
	.datac(!\cpu|Reg[31][2]~q ),
	.datad(!\cpu|Reg[19][2]~q ),
	.datae(!\cpu|Pmem|WideOr8~1_combout ),
	.dataf(!\cpu|Pmem|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~3 .extended_lut = "off";
defparam \cpu|Selector5~3 .lut_mask = 64'h00FF555533330F0F;
defparam \cpu|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N36
cyclonev_lcell_comb \cpu|Selector5~4 (
// Equation(s):
// \cpu|Selector5~4_combout  = ( \cpu|Selector5~2_combout  & ( \cpu|Selector5~3_combout  & ( ((!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Selector5~0_combout ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Selector5~1_combout ))) # (\cpu|Pmem|WideOr10~1_combout ) 
// ) ) ) # ( !\cpu|Selector5~2_combout  & ( \cpu|Selector5~3_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (((!\cpu|Pmem|WideOr10~1_combout  & \cpu|Selector5~0_combout )))) # (\cpu|Pmem|WideOr11~1_combout  & (((\cpu|Pmem|WideOr10~1_combout )) # 
// (\cpu|Selector5~1_combout ))) ) ) ) # ( \cpu|Selector5~2_combout  & ( !\cpu|Selector5~3_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (((\cpu|Selector5~0_combout ) # (\cpu|Pmem|WideOr10~1_combout )))) # (\cpu|Pmem|WideOr11~1_combout  & 
// (\cpu|Selector5~1_combout  & (!\cpu|Pmem|WideOr10~1_combout ))) ) ) ) # ( !\cpu|Selector5~2_combout  & ( !\cpu|Selector5~3_combout  & ( (!\cpu|Pmem|WideOr10~1_combout  & ((!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Selector5~0_combout ))) # 
// (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Selector5~1_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr11~1_combout ),
	.datab(!\cpu|Selector5~1_combout ),
	.datac(!\cpu|Pmem|WideOr10~1_combout ),
	.datad(!\cpu|Selector5~0_combout ),
	.datae(!\cpu|Selector5~2_combout ),
	.dataf(!\cpu|Selector5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~4 .extended_lut = "off";
defparam \cpu|Selector5~4 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \cpu|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N51
cyclonev_lcell_comb \cpu|Selector5~10 (
// Equation(s):
// \cpu|Selector5~10_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( (!\cpu|Pmem|WideOr7~3_combout ) # ((!\cpu|Pmem|data[22]~1_combout  & (\cpu|Selector5~9_combout )) # (\cpu|Pmem|data[22]~1_combout  & ((\cpu|Selector5~4_combout )))) ) ) # ( 
// !\cpu|Pmem|WideOr9~1_combout  & ( (\cpu|Pmem|WideOr7~3_combout  & ((!\cpu|Pmem|data[22]~1_combout  & (\cpu|Selector5~9_combout )) # (\cpu|Pmem|data[22]~1_combout  & ((\cpu|Selector5~4_combout ))))) ) )

	.dataa(!\cpu|Pmem|data[22]~1_combout ),
	.datab(!\cpu|Selector5~9_combout ),
	.datac(!\cpu|Pmem|WideOr7~3_combout ),
	.datad(!\cpu|Selector5~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~10 .extended_lut = "off";
defparam \cpu|Selector5~10 .lut_mask = 64'h02070207F2F7F2F7;
defparam \cpu|Selector5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N42
cyclonev_lcell_comb \cpu|Selector13~0 (
// Equation(s):
// \cpu|Selector13~0_combout  = ( \cpu|Selector4~10_combout  & ( (!\cpu|Equal5~0_combout  & ((!\cpu|Equal4~0_combout ) # ((\cpu|Selector5~10_combout )))) # (\cpu|Equal5~0_combout  & (((\cpu|Selector3~10_combout )))) ) ) # ( !\cpu|Selector4~10_combout  & ( 
// (!\cpu|Equal5~0_combout  & (\cpu|Equal4~0_combout  & (\cpu|Selector5~10_combout ))) # (\cpu|Equal5~0_combout  & (((\cpu|Selector3~10_combout )))) ) )

	.dataa(!\cpu|Equal4~0_combout ),
	.datab(!\cpu|Selector5~10_combout ),
	.datac(!\cpu|Selector3~10_combout ),
	.datad(!\cpu|Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector4~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector13~0 .extended_lut = "off";
defparam \cpu|Selector13~0 .lut_mask = 64'h110F110FBB0FBB0F;
defparam \cpu|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N21
cyclonev_lcell_comb \cpu|Reg[20][3]~feeder (
// Equation(s):
// \cpu|Reg[20][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[20][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[20][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[20][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[20][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y3_N22
dffeas \cpu|Reg[20][3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[20][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[20][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[20][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[20][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[20][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N24
cyclonev_lcell_comb \cpu|Selector26~5 (
// Equation(s):
// \cpu|Selector26~5_combout  = ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[28][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[20][3]~DUPLICATE_q  ) ) ) # ( 
// \cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[24][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[16][3]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[20][3]~DUPLICATE_q ),
	.datab(!\cpu|Reg[24][3]~q ),
	.datac(!\cpu|Reg[16][3]~DUPLICATE_q ),
	.datad(!\cpu|Reg[28][3]~q ),
	.datae(!\cpu|Pmem|WideOr16~1_combout ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~5 .extended_lut = "off";
defparam \cpu|Selector26~5 .lut_mask = 64'h0F0F3333555500FF;
defparam \cpu|Selector26~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N6
cyclonev_lcell_comb \cpu|Selector26~8 (
// Equation(s):
// \cpu|Selector26~8_combout  = ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[31][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[23][3]~DUPLICATE_q  ) ) ) # ( 
// \cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[27][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[19][3]~q  ) ) )

	.dataa(!\cpu|Reg[27][3]~q ),
	.datab(!\cpu|Reg[23][3]~DUPLICATE_q ),
	.datac(!\cpu|Reg[19][3]~q ),
	.datad(!\cpu|Reg[31][3]~q ),
	.datae(!\cpu|Pmem|WideOr16~1_combout ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~8 .extended_lut = "off";
defparam \cpu|Selector26~8 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu|Selector26~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N0
cyclonev_lcell_comb \cpu|Selector26~6 (
// Equation(s):
// \cpu|Selector26~6_combout  = ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[29][3]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[21][3]~q  ) ) ) # ( 
// \cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[25][3]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[17][3]~q  ) ) )

	.dataa(!\cpu|Reg[25][3]~DUPLICATE_q ),
	.datab(!\cpu|Reg[21][3]~q ),
	.datac(!\cpu|Reg[29][3]~DUPLICATE_q ),
	.datad(!\cpu|Reg[17][3]~q ),
	.datae(!\cpu|Pmem|WideOr16~1_combout ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~6 .extended_lut = "off";
defparam \cpu|Selector26~6 .lut_mask = 64'h00FF555533330F0F;
defparam \cpu|Selector26~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N22
dffeas \cpu|Reg[26][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[26][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][3] .is_wysiwyg = "true";
defparam \cpu|Reg[26][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N12
cyclonev_lcell_comb \cpu|Selector26~7 (
// Equation(s):
// \cpu|Selector26~7_combout  = ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[30][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[22][3]~q  ) ) ) # ( \cpu|Pmem|WideOr16~1_combout  
// & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[26][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr16~1_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Reg[18][3]~q  ) ) )

	.dataa(!\cpu|Reg[18][3]~q ),
	.datab(!\cpu|Reg[26][3]~q ),
	.datac(!\cpu|Reg[30][3]~q ),
	.datad(!\cpu|Reg[22][3]~q ),
	.datae(!\cpu|Pmem|WideOr16~1_combout ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~7 .extended_lut = "off";
defparam \cpu|Selector26~7 .lut_mask = 64'h5555333300FF0F0F;
defparam \cpu|Selector26~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N48
cyclonev_lcell_comb \cpu|Selector26~9 (
// Equation(s):
// \cpu|Selector26~9_combout  = ( \cpu|Selector26~6_combout  & ( \cpu|Selector26~7_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & (((\cpu|Selector26~5_combout )) # (\cpu|Pmem|WideOr18~0_combout ))) # (\cpu|Pmem|WideOr19~0_combout  & 
// ((!\cpu|Pmem|WideOr18~0_combout ) # ((\cpu|Selector26~8_combout )))) ) ) ) # ( !\cpu|Selector26~6_combout  & ( \cpu|Selector26~7_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & (((\cpu|Selector26~5_combout )) # (\cpu|Pmem|WideOr18~0_combout ))) # 
// (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Pmem|WideOr18~0_combout  & ((\cpu|Selector26~8_combout )))) ) ) ) # ( \cpu|Selector26~6_combout  & ( !\cpu|Selector26~7_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & (!\cpu|Pmem|WideOr18~0_combout  & 
// (\cpu|Selector26~5_combout ))) # (\cpu|Pmem|WideOr19~0_combout  & ((!\cpu|Pmem|WideOr18~0_combout ) # ((\cpu|Selector26~8_combout )))) ) ) ) # ( !\cpu|Selector26~6_combout  & ( !\cpu|Selector26~7_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & 
// (!\cpu|Pmem|WideOr18~0_combout  & (\cpu|Selector26~5_combout ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Pmem|WideOr18~0_combout  & ((\cpu|Selector26~8_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr19~0_combout ),
	.datab(!\cpu|Pmem|WideOr18~0_combout ),
	.datac(!\cpu|Selector26~5_combout ),
	.datad(!\cpu|Selector26~8_combout ),
	.datae(!\cpu|Selector26~6_combout ),
	.dataf(!\cpu|Selector26~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~9 .extended_lut = "off";
defparam \cpu|Selector26~9 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \cpu|Selector26~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N21
cyclonev_lcell_comb \cpu|Selector26~11 (
// Equation(s):
// \cpu|Selector26~11_combout  = ( \cpu|Selector26~4_combout  & ( (!\cpu|Pmem|WideOr15~1_combout ) # (\cpu|Selector26~9_combout ) ) ) # ( !\cpu|Selector26~4_combout  & ( (\cpu|Pmem|WideOr15~1_combout  & \cpu|Selector26~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr15~1_combout ),
	.datad(!\cpu|Selector26~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~11 .extended_lut = "off";
defparam \cpu|Selector26~11 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu|Selector26~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N12
cyclonev_lcell_comb \cpu|Add3~17 (
// Equation(s):
// \cpu|Add3~17_sumout  = SUM(( \cpu|Selector25~14_combout  ) + ( (!\cpu|Pmem|data[22]~1_combout  & (((\cpu|Mux35~11_combout )))) # (\cpu|Pmem|data[22]~1_combout  & ((!\cpu|Pmem|WideOr7~3_combout  & ((\cpu|Mux35~11_combout ))) # (\cpu|Pmem|WideOr7~3_combout  
// & (\cpu|Mux35~4_combout )))) ) + ( \cpu|Add3~14  ))
// \cpu|Add3~18  = CARRY(( \cpu|Selector25~14_combout  ) + ( (!\cpu|Pmem|data[22]~1_combout  & (((\cpu|Mux35~11_combout )))) # (\cpu|Pmem|data[22]~1_combout  & ((!\cpu|Pmem|WideOr7~3_combout  & ((\cpu|Mux35~11_combout ))) # (\cpu|Pmem|WideOr7~3_combout  & 
// (\cpu|Mux35~4_combout )))) ) + ( \cpu|Add3~14  ))

	.dataa(!\cpu|Pmem|data[22]~1_combout ),
	.datab(!\cpu|Pmem|WideOr7~3_combout ),
	.datac(!\cpu|Mux35~4_combout ),
	.datad(!\cpu|Selector25~14_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux35~11_combout ),
	.datag(gnd),
	.cin(\cpu|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~17_sumout ),
	.cout(\cpu|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~17 .extended_lut = "off";
defparam \cpu|Add3~17 .lut_mask = 64'h0000FE10000000FF;
defparam \cpu|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y4_N5
dffeas \cpu|s_word[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[4] .is_wysiwyg = "true";
defparam \cpu|s_word[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N3
cyclonev_lcell_comb \cpu|Mux59~0 (
// Equation(s):
// \cpu|Mux59~0_combout  = ( \cpu|Mult1~12  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word [4])))) # (\cpu|Mux50~0_combout  & (((\cpu|Add3~17_sumout )) # (\cpu|Pmem|WideOr5~0_combout ))) ) ) # ( !\cpu|Mult1~12  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word 
// [4])))) # (\cpu|Mux50~0_combout  & (!\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~17_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux50~0_combout ),
	.datac(!\cpu|Add3~17_sumout ),
	.datad(!\cpu|s_word [4]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux59~0 .extended_lut = "off";
defparam \cpu|Mux59~0 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \cpu|Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N2
dffeas \cpu|word[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[4] .is_wysiwyg = "true";
defparam \cpu|word[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N0
cyclonev_lcell_comb \cpu|Mux67~0 (
// Equation(s):
// \cpu|Mux67~0_combout  = ( \cpu|Mult0~12  & ( (!\cpu|Mux70~0_combout  & (((\cpu|Add2~17_sumout )) # (\cpu|Pmem|WideOr5~0_combout ))) # (\cpu|Mux70~0_combout  & (((\cpu|word [4])))) ) ) # ( !\cpu|Mult0~12  & ( (!\cpu|Mux70~0_combout  & 
// (!\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add2~17_sumout ))) # (\cpu|Mux70~0_combout  & (((\cpu|word [4])))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux70~0_combout ),
	.datac(!\cpu|Add2~17_sumout ),
	.datad(!\cpu|word [4]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux67~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux67~0 .extended_lut = "off";
defparam \cpu|Mux67~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \cpu|Mux67~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N33
cyclonev_lcell_comb \cpu|cnum~10 (
// Equation(s):
// \cpu|cnum~10_combout  = ( \cpu|Mux67~0_combout  & ( (\cpu|Mux59~0_combout ) # (\cpu|Pmem|WideOr6~3_combout ) ) ) # ( !\cpu|Mux67~0_combout  & ( (!\cpu|Pmem|WideOr6~3_combout  & \cpu|Mux59~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr6~3_combout ),
	.datad(!\cpu|Mux59~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux67~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~10 .extended_lut = "off";
defparam \cpu|cnum~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpu|cnum~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N24
cyclonev_lcell_comb \cpu|Add3~25 (
// Equation(s):
// \cpu|Add3~25_sumout  = SUM(( \cpu|Mux33~10_combout  ) + ( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr12~3_combout  & ((\cpu|Pmem|WideOr13~1_combout ))) # (\cpu|Pmem|WideOr12~3_combout  & (\cpu|Selector22~11_combout )))) ) + ( \cpu|Add3~30  ))

	.dataa(!\cpu|Selector22~11_combout ),
	.datab(!\cpu|Pmem|WideOr12~3_combout ),
	.datac(!\cpu|IP[7]~DUPLICATE_q ),
	.datad(!\cpu|Mux33~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr13~1_combout ),
	.datag(gnd),
	.cin(\cpu|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~25 .extended_lut = "off";
defparam \cpu|Add3~25 .lut_mask = 64'h0000EF2F000000FF;
defparam \cpu|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y4_N2
dffeas \cpu|s_word[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[14] .is_wysiwyg = "true";
defparam \cpu|s_word[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N0
cyclonev_lcell_comb \cpu|Mux49~0 (
// Equation(s):
// \cpu|Mux49~0_combout  = ( \cpu|Mult1~22  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word [14])))) # (\cpu|Mux50~0_combout  & (((\cpu|Add3~25_sumout )) # (\cpu|Pmem|WideOr5~0_combout ))) ) ) # ( !\cpu|Mult1~22  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word 
// [14])))) # (\cpu|Mux50~0_combout  & (!\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~25_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux50~0_combout ),
	.datac(!\cpu|Add3~25_sumout ),
	.datad(!\cpu|s_word [14]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux49~0 .extended_lut = "off";
defparam \cpu|Mux49~0 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \cpu|Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N3
cyclonev_lcell_comb \cpu|Mux54~1 (
// Equation(s):
// \cpu|Mux54~1_combout  = ( \cpu|s_word [9] & ( \cpu|Mult1~17  & ( ((!\cpu|Mux50~0_combout ) # (\cpu|Pmem|WideOr5~0_combout )) # (\cpu|Add3~25_sumout ) ) ) ) # ( !\cpu|s_word [9] & ( \cpu|Mult1~17  & ( (\cpu|Mux50~0_combout  & ((\cpu|Pmem|WideOr5~0_combout 
// ) # (\cpu|Add3~25_sumout ))) ) ) ) # ( \cpu|s_word [9] & ( !\cpu|Mult1~17  & ( (!\cpu|Mux50~0_combout ) # ((\cpu|Add3~25_sumout  & !\cpu|Pmem|WideOr5~0_combout )) ) ) ) # ( !\cpu|s_word [9] & ( !\cpu|Mult1~17  & ( (\cpu|Add3~25_sumout  & 
// (!\cpu|Pmem|WideOr5~0_combout  & \cpu|Mux50~0_combout )) ) ) )

	.dataa(!\cpu|Add3~25_sumout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr5~0_combout ),
	.datad(!\cpu|Mux50~0_combout ),
	.datae(!\cpu|s_word [9]),
	.dataf(!\cpu|Mult1~17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux54~1 .extended_lut = "off";
defparam \cpu|Mux54~1 .lut_mask = 64'h0050FF50005FFF5F;
defparam \cpu|Mux54~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N4
dffeas \cpu|s_word[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux54~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[9] .is_wysiwyg = "true";
defparam \cpu|s_word[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N48
cyclonev_lcell_comb \cpu|Mux54~0 (
// Equation(s):
// \cpu|Mux54~0_combout  = ( \cpu|Mult1~17  & ( (!\cpu|Mux50~0_combout  & ((\cpu|s_word [9]))) # (\cpu|Mux50~0_combout  & (\cpu|Pmem|WideOr5~0_combout )) ) ) # ( !\cpu|Mult1~17  & ( (\cpu|s_word [9] & !\cpu|Mux50~0_combout ) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|s_word [9]),
	.datac(gnd),
	.datad(!\cpu|Mux50~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mult1~17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux54~0 .extended_lut = "off";
defparam \cpu|Mux54~0 .lut_mask = 64'h3300330033553355;
defparam \cpu|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N54
cyclonev_lcell_comb \cpu|Mux55~1 (
// Equation(s):
// \cpu|Mux55~1_combout  = ( \cpu|s_word [8] & ( \cpu|Mult1~16  & ( (!\cpu|Mux50~0_combout ) # ((\cpu|Add3~25_sumout ) # (\cpu|Pmem|WideOr5~0_combout )) ) ) ) # ( !\cpu|s_word [8] & ( \cpu|Mult1~16  & ( (\cpu|Mux50~0_combout  & ((\cpu|Add3~25_sumout ) # 
// (\cpu|Pmem|WideOr5~0_combout ))) ) ) ) # ( \cpu|s_word [8] & ( !\cpu|Mult1~16  & ( (!\cpu|Mux50~0_combout ) # ((!\cpu|Pmem|WideOr5~0_combout  & \cpu|Add3~25_sumout )) ) ) ) # ( !\cpu|s_word [8] & ( !\cpu|Mult1~16  & ( (\cpu|Mux50~0_combout  & 
// (!\cpu|Pmem|WideOr5~0_combout  & \cpu|Add3~25_sumout )) ) ) )

	.dataa(!\cpu|Mux50~0_combout ),
	.datab(!\cpu|Pmem|WideOr5~0_combout ),
	.datac(!\cpu|Add3~25_sumout ),
	.datad(gnd),
	.datae(!\cpu|s_word [8]),
	.dataf(!\cpu|Mult1~16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux55~1 .extended_lut = "off";
defparam \cpu|Mux55~1 .lut_mask = 64'h0404AEAE1515BFBF;
defparam \cpu|Mux55~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N55
dffeas \cpu|s_word[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux55~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[8] .is_wysiwyg = "true";
defparam \cpu|s_word[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N39
cyclonev_lcell_comb \cpu|Mux55~0 (
// Equation(s):
// \cpu|Mux55~0_combout  = ( \cpu|Mult1~16  & ( (!\cpu|Mux50~0_combout  & ((\cpu|s_word [8]))) # (\cpu|Mux50~0_combout  & (\cpu|Pmem|WideOr5~0_combout )) ) ) # ( !\cpu|Mult1~16  & ( (!\cpu|Mux50~0_combout  & \cpu|s_word [8]) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux50~0_combout ),
	.datac(!\cpu|s_word [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Mult1~16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux55~0 .extended_lut = "off";
defparam \cpu|Mux55~0 .lut_mask = 64'h0C0C0C0C1D1D1D1D;
defparam \cpu|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N54
cyclonev_lcell_comb \cpu|Mux53~1 (
// Equation(s):
// \cpu|Mux53~1_combout  = ( \cpu|Mult1~18  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word [10])))) # (\cpu|Mux50~0_combout  & (((\cpu|Add3~25_sumout )) # (\cpu|Pmem|WideOr5~0_combout ))) ) ) # ( !\cpu|Mult1~18  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word 
// [10])))) # (\cpu|Mux50~0_combout  & (!\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~25_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux50~0_combout ),
	.datac(!\cpu|Add3~25_sumout ),
	.datad(!\cpu|s_word [10]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux53~1 .extended_lut = "off";
defparam \cpu|Mux53~1 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \cpu|Mux53~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y4_N55
dffeas \cpu|s_word[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux53~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[10] .is_wysiwyg = "true";
defparam \cpu|s_word[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N36
cyclonev_lcell_comb \cpu|Mux53~0 (
// Equation(s):
// \cpu|Mux53~0_combout  = ( \cpu|Mult1~18  & ( (!\cpu|Mux50~0_combout  & ((\cpu|s_word [10]))) # (\cpu|Mux50~0_combout  & (\cpu|Pmem|WideOr5~0_combout )) ) ) # ( !\cpu|Mult1~18  & ( (!\cpu|Mux50~0_combout  & \cpu|s_word [10]) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux50~0_combout ),
	.datac(!\cpu|s_word [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Mult1~18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux53~0 .extended_lut = "off";
defparam \cpu|Mux53~0 .lut_mask = 64'h0C0C0C0C1D1D1D1D;
defparam \cpu|Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N33
cyclonev_lcell_comb \cpu|Mux52~1 (
// Equation(s):
// \cpu|Mux52~1_combout  = ( \cpu|Mult1~19  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word [11])))) # (\cpu|Mux50~0_combout  & (((\cpu|Add3~25_sumout )) # (\cpu|Pmem|WideOr5~0_combout ))) ) ) # ( !\cpu|Mult1~19  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word 
// [11])))) # (\cpu|Mux50~0_combout  & (!\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~25_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux50~0_combout ),
	.datac(!\cpu|Add3~25_sumout ),
	.datad(!\cpu|s_word [11]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux52~1 .extended_lut = "off";
defparam \cpu|Mux52~1 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \cpu|Mux52~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y4_N34
dffeas \cpu|s_word[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux52~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[11] .is_wysiwyg = "true";
defparam \cpu|s_word[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N51
cyclonev_lcell_comb \cpu|Mux52~0 (
// Equation(s):
// \cpu|Mux52~0_combout  = ( \cpu|Mult1~19  & ( (!\cpu|Mux50~0_combout  & ((\cpu|s_word [11]))) # (\cpu|Mux50~0_combout  & (\cpu|Pmem|WideOr5~0_combout )) ) ) # ( !\cpu|Mult1~19  & ( (!\cpu|Mux50~0_combout  & \cpu|s_word [11]) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Mux50~0_combout ),
	.datad(!\cpu|s_word [11]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux52~0 .extended_lut = "off";
defparam \cpu|Mux52~0 .lut_mask = 64'h00F000F005F505F5;
defparam \cpu|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N18
cyclonev_lcell_comb \cpu|Reg~6 (
// Equation(s):
// \cpu|Reg~6_combout  = ( !\cpu|Mux53~0_combout  & ( !\cpu|Mux52~0_combout  & ( (!\cpu|Mux54~0_combout  & (!\cpu|Mux55~0_combout  & ((!\cpu|Equal4~0_combout ) # (!\cpu|Add3~25_sumout )))) ) ) )

	.dataa(!\cpu|Equal4~0_combout ),
	.datab(!\cpu|Add3~25_sumout ),
	.datac(!\cpu|Mux54~0_combout ),
	.datad(!\cpu|Mux55~0_combout ),
	.datae(!\cpu|Mux53~0_combout ),
	.dataf(!\cpu|Mux52~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~6 .extended_lut = "off";
defparam \cpu|Reg~6 .lut_mask = 64'hE000000000000000;
defparam \cpu|Reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y4_N38
dffeas \cpu|s_word[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux51~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[12] .is_wysiwyg = "true";
defparam \cpu|s_word[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N36
cyclonev_lcell_comb \cpu|Mux51~1 (
// Equation(s):
// \cpu|Mux51~1_combout  = ( \cpu|Mult1~20  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word [12])))) # (\cpu|Mux50~0_combout  & (((\cpu|Add3~25_sumout )) # (\cpu|Pmem|WideOr5~0_combout ))) ) ) # ( !\cpu|Mult1~20  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word 
// [12])))) # (\cpu|Mux50~0_combout  & (!\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~25_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux50~0_combout ),
	.datac(!\cpu|Add3~25_sumout ),
	.datad(!\cpu|s_word [12]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux51~1 .extended_lut = "off";
defparam \cpu|Mux51~1 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \cpu|Mux51~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y4_N37
dffeas \cpu|s_word[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux51~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[12]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|s_word[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y4_N47
dffeas \cpu|s_word[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux50~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[13] .is_wysiwyg = "true";
defparam \cpu|s_word[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N45
cyclonev_lcell_comb \cpu|Mux50~2 (
// Equation(s):
// \cpu|Mux50~2_combout  = ( \cpu|Mult1~21  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word [13])))) # (\cpu|Mux50~0_combout  & (((\cpu|Add3~25_sumout )) # (\cpu|Pmem|WideOr5~0_combout ))) ) ) # ( !\cpu|Mult1~21  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word 
// [13])))) # (\cpu|Mux50~0_combout  & (!\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~25_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux50~0_combout ),
	.datac(!\cpu|Add3~25_sumout ),
	.datad(!\cpu|s_word [13]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux50~2 .extended_lut = "off";
defparam \cpu|Mux50~2 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \cpu|Mux50~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y4_N46
dffeas \cpu|s_word[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux50~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[13]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|s_word[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N12
cyclonev_lcell_comb \cpu|Reg~98 (
// Equation(s):
// \cpu|Reg~98_combout  = ( \cpu|Mux50~0_combout  & ( \cpu|Add3~25_sumout  & ( \cpu|Equal4~0_combout  ) ) ) # ( !\cpu|Mux50~0_combout  & ( \cpu|Add3~25_sumout  & ( ((\cpu|s_word[13]~DUPLICATE_q ) # (\cpu|s_word[12]~DUPLICATE_q )) # (\cpu|Equal4~0_combout ) ) 
// ) ) # ( \cpu|Mux50~0_combout  & ( !\cpu|Add3~25_sumout  & ( (\cpu|Equal4~0_combout  & \cpu|Add3~29_sumout ) ) ) ) # ( !\cpu|Mux50~0_combout  & ( !\cpu|Add3~25_sumout  & ( (((\cpu|Equal4~0_combout  & \cpu|Add3~29_sumout )) # (\cpu|s_word[13]~DUPLICATE_q )) 
// # (\cpu|s_word[12]~DUPLICATE_q ) ) ) )

	.dataa(!\cpu|Equal4~0_combout ),
	.datab(!\cpu|s_word[12]~DUPLICATE_q ),
	.datac(!\cpu|Add3~29_sumout ),
	.datad(!\cpu|s_word[13]~DUPLICATE_q ),
	.datae(!\cpu|Mux50~0_combout ),
	.dataf(!\cpu|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~98 .extended_lut = "off";
defparam \cpu|Reg~98 .lut_mask = 64'h37FF050577FF5555;
defparam \cpu|Reg~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N54
cyclonev_lcell_comb \cpu|Reg~104 (
// Equation(s):
// \cpu|Reg~104_combout  = ( !\cpu|Mux50~0_combout  & ( (((\cpu|s_word [7])) # (\cpu|Reg~98_combout )) ) ) # ( \cpu|Mux50~0_combout  & ( ((\cpu|Pmem|WideOr5~0_combout  & (((\cpu|Mult1~21 ) # (\cpu|Mult1~20 )) # (\cpu|Mult1~15 )))) # (\cpu|Reg~98_combout ) ) 
// )

	.dataa(!\cpu|Mult1~15 ),
	.datab(!\cpu|Reg~98_combout ),
	.datac(!\cpu|Pmem|WideOr5~0_combout ),
	.datad(!\cpu|Mult1~20 ),
	.datae(!\cpu|Mux50~0_combout ),
	.dataf(!\cpu|Mult1~21 ),
	.datag(!\cpu|s_word [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~104 .extended_lut = "on";
defparam \cpu|Reg~104 .lut_mask = 64'h3F3F373F3F3F3F3F;
defparam \cpu|Reg~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N30
cyclonev_lcell_comb \cpu|Mux51~0 (
// Equation(s):
// \cpu|Mux51~0_combout  = ( \cpu|Mult1~20  & ( (!\cpu|Mux50~0_combout  & (\cpu|s_word [12])) # (\cpu|Mux50~0_combout  & ((\cpu|Pmem|WideOr5~0_combout ))) ) ) # ( !\cpu|Mult1~20  & ( (!\cpu|Mux50~0_combout  & \cpu|s_word [12]) ) )

	.dataa(gnd),
	.datab(!\cpu|Mux50~0_combout ),
	.datac(!\cpu|s_word [12]),
	.datad(!\cpu|Pmem|WideOr5~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mult1~20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux51~0 .extended_lut = "off";
defparam \cpu|Mux51~0 .lut_mask = 64'h0C0C0C0C0C3F0C3F;
defparam \cpu|Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N57
cyclonev_lcell_comb \cpu|Mux50~1 (
// Equation(s):
// \cpu|Mux50~1_combout  = ( \cpu|Mult1~21  & ( (!\cpu|Mux50~0_combout  & ((\cpu|s_word [13]))) # (\cpu|Mux50~0_combout  & (\cpu|Pmem|WideOr5~0_combout )) ) ) # ( !\cpu|Mult1~21  & ( (!\cpu|Mux50~0_combout  & \cpu|s_word [13]) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux50~0_combout ),
	.datac(!\cpu|s_word [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Mult1~21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux50~1 .extended_lut = "off";
defparam \cpu|Mux50~1 .lut_mask = 64'h0C0C0C0C1D1D1D1D;
defparam \cpu|Mux50~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N39
cyclonev_lcell_comb \cpu|Mux56~0 (
// Equation(s):
// \cpu|Mux56~0_combout  = ( \cpu|Mult1~15  & ( (!\cpu|Mux50~0_combout  & ((\cpu|s_word [7]))) # (\cpu|Mux50~0_combout  & (\cpu|Pmem|WideOr5~0_combout )) ) ) # ( !\cpu|Mult1~15  & ( (!\cpu|Mux50~0_combout  & \cpu|s_word [7]) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux50~0_combout ),
	.datac(!\cpu|s_word [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Mult1~15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux56~0 .extended_lut = "off";
defparam \cpu|Mux56~0 .lut_mask = 64'h0C0C0C0C1D1D1D1D;
defparam \cpu|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N48
cyclonev_lcell_comb \cpu|Reg~8 (
// Equation(s):
// \cpu|Reg~8_combout  = ( \cpu|Mux50~1_combout  & ( \cpu|Mux56~0_combout  & ( ((\cpu|Add3~25_sumout  & \cpu|Equal4~0_combout )) # (\cpu|Mux51~0_combout ) ) ) ) # ( !\cpu|Mux50~1_combout  & ( \cpu|Mux56~0_combout  & ( (\cpu|Add3~25_sumout  & 
// \cpu|Equal4~0_combout ) ) ) ) # ( \cpu|Mux50~1_combout  & ( !\cpu|Mux56~0_combout  & ( (\cpu|Equal4~0_combout  & (\cpu|Add3~29_sumout  & ((\cpu|Mux51~0_combout ) # (\cpu|Add3~25_sumout )))) ) ) ) # ( !\cpu|Mux50~1_combout  & ( !\cpu|Mux56~0_combout  & ( 
// (\cpu|Add3~25_sumout  & (\cpu|Equal4~0_combout  & \cpu|Add3~29_sumout )) ) ) )

	.dataa(!\cpu|Add3~25_sumout ),
	.datab(!\cpu|Equal4~0_combout ),
	.datac(!\cpu|Add3~29_sumout ),
	.datad(!\cpu|Mux51~0_combout ),
	.datae(!\cpu|Mux50~1_combout ),
	.dataf(!\cpu|Mux56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~8 .extended_lut = "off";
defparam \cpu|Reg~8 .lut_mask = 64'h01010103111111FF;
defparam \cpu|Reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N24
cyclonev_lcell_comb \cpu|Reg~7 (
// Equation(s):
// \cpu|Reg~7_combout  = ( \cpu|Mux53~0_combout  & ( \cpu|Mux54~0_combout  & ( (!\cpu|Equal4~0_combout  & (((\cpu|Mux52~0_combout  & \cpu|Mux55~0_combout )))) # (\cpu|Equal4~0_combout  & (((\cpu|Mux52~0_combout  & \cpu|Mux55~0_combout )) # 
// (\cpu|Add3~25_sumout ))) ) ) ) # ( !\cpu|Mux53~0_combout  & ( \cpu|Mux54~0_combout  & ( (\cpu|Equal4~0_combout  & \cpu|Add3~25_sumout ) ) ) ) # ( \cpu|Mux53~0_combout  & ( !\cpu|Mux54~0_combout  & ( (\cpu|Equal4~0_combout  & \cpu|Add3~25_sumout ) ) ) ) # 
// ( !\cpu|Mux53~0_combout  & ( !\cpu|Mux54~0_combout  & ( (\cpu|Equal4~0_combout  & \cpu|Add3~25_sumout ) ) ) )

	.dataa(!\cpu|Equal4~0_combout ),
	.datab(!\cpu|Add3~25_sumout ),
	.datac(!\cpu|Mux52~0_combout ),
	.datad(!\cpu|Mux55~0_combout ),
	.datae(!\cpu|Mux53~0_combout ),
	.dataf(!\cpu|Mux54~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~7 .extended_lut = "off";
defparam \cpu|Reg~7 .lut_mask = 64'h111111111111111F;
defparam \cpu|Reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N42
cyclonev_lcell_comb \cpu|Reg~9 (
// Equation(s):
// \cpu|Reg~9_combout  = ( \cpu|Reg~8_combout  & ( \cpu|Reg~7_combout  & ( (!\cpu|Mux49~0_combout  & (!\cpu|Pmem|WideOr6~3_combout  & ((!\cpu|Reg~6_combout ) # (\cpu|Reg~104_combout )))) ) ) ) # ( !\cpu|Reg~8_combout  & ( \cpu|Reg~7_combout  & ( 
// (!\cpu|Pmem|WideOr6~3_combout  & (((!\cpu|Reg~6_combout ) # (\cpu|Reg~104_combout )) # (\cpu|Mux49~0_combout ))) ) ) ) # ( \cpu|Reg~8_combout  & ( !\cpu|Reg~7_combout  & ( (!\cpu|Pmem|WideOr6~3_combout  & (((!\cpu|Reg~6_combout ) # (\cpu|Reg~104_combout 
// )) # (\cpu|Mux49~0_combout ))) ) ) ) # ( !\cpu|Reg~8_combout  & ( !\cpu|Reg~7_combout  & ( (!\cpu|Pmem|WideOr6~3_combout  & (((!\cpu|Reg~6_combout ) # (\cpu|Reg~104_combout )) # (\cpu|Mux49~0_combout ))) ) ) )

	.dataa(!\cpu|Mux49~0_combout ),
	.datab(!\cpu|Pmem|WideOr6~3_combout ),
	.datac(!\cpu|Reg~6_combout ),
	.datad(!\cpu|Reg~104_combout ),
	.datae(!\cpu|Reg~8_combout ),
	.dataf(!\cpu|Reg~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~9 .extended_lut = "off";
defparam \cpu|Reg~9 .lut_mask = 64'hC4CCC4CCC4CC8088;
defparam \cpu|Reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N6
cyclonev_lcell_comb \cpu|Reg~103 (
// Equation(s):
// \cpu|Reg~103_combout  = ( \cpu|Pmem|WideOr4~0_combout  & ( \cpu|Reg~9_combout  & ( (!\cpu|Decoder1~0_combout  & ((\cpu|Reg[31][4]~q ))) # (\cpu|Decoder1~0_combout  & (!\cpu|Mux44~0_combout )) ) ) ) # ( !\cpu|Pmem|WideOr4~0_combout  & ( \cpu|Reg~9_combout  
// & ( (!\cpu|Decoder1~0_combout ) # (\cpu|cnum~10_combout ) ) ) ) # ( \cpu|Pmem|WideOr4~0_combout  & ( !\cpu|Reg~9_combout  & ( (!\cpu|Decoder1~0_combout  & ((\cpu|Reg[31][4]~q ))) # (\cpu|Decoder1~0_combout  & (!\cpu|Mux44~0_combout )) ) ) ) # ( 
// !\cpu|Pmem|WideOr4~0_combout  & ( !\cpu|Reg~9_combout  & ( (\cpu|Decoder1~0_combout  & \cpu|cnum~10_combout ) ) ) )

	.dataa(!\cpu|Mux44~0_combout ),
	.datab(!\cpu|Decoder1~0_combout ),
	.datac(!\cpu|cnum~10_combout ),
	.datad(!\cpu|Reg[31][4]~q ),
	.datae(!\cpu|Pmem|WideOr4~0_combout ),
	.dataf(!\cpu|Reg~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~103 .extended_lut = "off";
defparam \cpu|Reg~103 .lut_mask = 64'h030322EECFCF22EE;
defparam \cpu|Reg~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N30
cyclonev_lcell_comb \cpu|Reg~11 (
// Equation(s):
// \cpu|Reg~11_combout  = ( \cpu|Reg~103_combout  & ( ((\cpu|Pmem|WideOr2~0_combout  & ((\cpu|Reg~10_combout ) # (\cpu|Pmem|WideOr3~0_combout )))) # (\cpu|Reg~5_combout ) ) ) # ( !\cpu|Reg~103_combout  & ( ((\cpu|Pmem|WideOr2~0_combout  & \cpu|Reg~10_combout 
// )) # (\cpu|Reg~5_combout ) ) )

	.dataa(!\cpu|Pmem|WideOr3~0_combout ),
	.datab(!\cpu|Pmem|WideOr2~0_combout ),
	.datac(!\cpu|Reg~10_combout ),
	.datad(!\cpu|Reg~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~11 .extended_lut = "off";
defparam \cpu|Reg~11 .lut_mask = 64'h03FF03FF13FF13FF;
defparam \cpu|Reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y4_N32
dffeas \cpu|Reg[31][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(\cpu|Reg~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][4] .is_wysiwyg = "true";
defparam \cpu|Reg[31][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N9
cyclonev_lcell_comb \cpu|Reg[27][4]~feeder (
// Equation(s):
// \cpu|Reg[27][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(!\cpu|Selector12~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[27][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[27][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[27][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[27][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N10
dffeas \cpu|Reg[27][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[27][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[27][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[27][4] .is_wysiwyg = "true";
defparam \cpu|Reg[27][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N12
cyclonev_lcell_comb \cpu|Selector25~4 (
// Equation(s):
// \cpu|Selector25~4_combout  = ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[31][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[27][4]~q  ) ) ) # ( \cpu|Pmem|WideOr17~0_combout  
// & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[23][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[19][4]~q  ) ) )

	.dataa(!\cpu|Reg[19][4]~q ),
	.datab(!\cpu|Reg[23][4]~q ),
	.datac(!\cpu|Reg[31][4]~q ),
	.datad(!\cpu|Reg[27][4]~q ),
	.datae(!\cpu|Pmem|WideOr17~0_combout ),
	.dataf(!\cpu|Pmem|WideOr16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~4 .extended_lut = "off";
defparam \cpu|Selector25~4 .lut_mask = 64'h5555333300FF0F0F;
defparam \cpu|Selector25~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N0
cyclonev_lcell_comb \cpu|Reg[30][4]~feeder (
// Equation(s):
// \cpu|Reg[30][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N2
dffeas \cpu|Reg[30][4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[30][7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[30][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N45
cyclonev_lcell_comb \cpu|Reg[22][4]~feeder (
// Equation(s):
// \cpu|Reg[22][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[22][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[22][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[22][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[22][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N46
dffeas \cpu|Reg[22][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[22][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[22][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[22][4] .is_wysiwyg = "true";
defparam \cpu|Reg[22][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N36
cyclonev_lcell_comb \cpu|Reg[26][4]~feeder (
// Equation(s):
// \cpu|Reg[26][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[26][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[26][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[26][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[26][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N37
dffeas \cpu|Reg[26][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[26][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][4] .is_wysiwyg = "true";
defparam \cpu|Reg[26][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N6
cyclonev_lcell_comb \cpu|Reg[18][4]~feeder (
// Equation(s):
// \cpu|Reg[18][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[18][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[18][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[18][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[18][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N7
dffeas \cpu|Reg[18][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[18][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[18][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[18][4] .is_wysiwyg = "true";
defparam \cpu|Reg[18][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N48
cyclonev_lcell_comb \cpu|Selector25~3 (
// Equation(s):
// \cpu|Selector25~3_combout  = ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[30][4]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[26][4]~q  ) ) ) # ( 
// \cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[22][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[18][4]~q  ) ) )

	.dataa(!\cpu|Reg[30][4]~DUPLICATE_q ),
	.datab(!\cpu|Reg[22][4]~q ),
	.datac(!\cpu|Reg[26][4]~q ),
	.datad(!\cpu|Reg[18][4]~q ),
	.datae(!\cpu|Pmem|WideOr17~0_combout ),
	.dataf(!\cpu|Pmem|WideOr16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~3 .extended_lut = "off";
defparam \cpu|Selector25~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \cpu|Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N18
cyclonev_lcell_comb \cpu|Reg[21][4]~feeder (
// Equation(s):
// \cpu|Reg[21][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[21][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[21][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[21][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[21][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N19
dffeas \cpu|Reg[21][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[21][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[21][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[21][4] .is_wysiwyg = "true";
defparam \cpu|Reg[21][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N30
cyclonev_lcell_comb \cpu|Reg[25][4]~feeder (
// Equation(s):
// \cpu|Reg[25][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[25][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[25][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N31
dffeas \cpu|Reg[25][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[25][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[25][0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][4] .is_wysiwyg = "true";
defparam \cpu|Reg[25][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N30
cyclonev_lcell_comb \cpu|Reg[17][4]~feeder (
// Equation(s):
// \cpu|Reg[17][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector12~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[17][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[17][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[17][4]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[17][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N32
dffeas \cpu|Reg[17][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[17][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[17][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[17][4] .is_wysiwyg = "true";
defparam \cpu|Reg[17][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N30
cyclonev_lcell_comb \cpu|Selector25~2 (
// Equation(s):
// \cpu|Selector25~2_combout  = ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[29][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[25][4]~q  ) ) ) # ( \cpu|Pmem|WideOr17~0_combout  
// & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[21][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[17][4]~q  ) ) )

	.dataa(!\cpu|Reg[29][4]~q ),
	.datab(!\cpu|Reg[21][4]~q ),
	.datac(!\cpu|Reg[25][4]~q ),
	.datad(!\cpu|Reg[17][4]~q ),
	.datae(!\cpu|Pmem|WideOr17~0_combout ),
	.dataf(!\cpu|Pmem|WideOr16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~2 .extended_lut = "off";
defparam \cpu|Selector25~2 .lut_mask = 64'h00FF33330F0F5555;
defparam \cpu|Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N3
cyclonev_lcell_comb \cpu|din4|ff1~feeder (
// Equation(s):
// \cpu|din4|ff1~feeder_combout  = ( \SW[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|din4|ff1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|din4|ff1~feeder .extended_lut = "off";
defparam \cpu|din4|ff1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|din4|ff1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N4
dffeas \cpu|din4|ff1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|din4|ff1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|din4|ff1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|din4|ff1 .is_wysiwyg = "true";
defparam \cpu|din4|ff1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N51
cyclonev_lcell_comb \cpu|din4|in_sync~feeder (
// Equation(s):
// \cpu|din4|in_sync~feeder_combout  = ( \cpu|din4|ff1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|din4|ff1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|din4|in_sync~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|din4|in_sync~feeder .extended_lut = "off";
defparam \cpu|din4|in_sync~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|din4|in_sync~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N52
dffeas \cpu|din4|in_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|din4|in_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|din4|in_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|din4|in_sync .is_wysiwyg = "true";
defparam \cpu|din4|in_sync .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N30
cyclonev_lcell_comb \cpu|Reg~88 (
// Equation(s):
// \cpu|Reg~88_combout  = ( \cpu|cnum~7_combout  & ( (!\cpu|Reg~29_combout  & (((\cpu|Pmem|WideOr2~0_combout ) # (\cpu|Selector12~0_combout )))) # (\cpu|Reg~29_combout  & (\cpu|din4|in_sync~q )) ) ) # ( !\cpu|cnum~7_combout  & ( (!\cpu|Reg~29_combout  & 
// (((\cpu|Selector12~0_combout  & !\cpu|Pmem|WideOr2~0_combout )))) # (\cpu|Reg~29_combout  & (\cpu|din4|in_sync~q )) ) )

	.dataa(!\cpu|din4|in_sync~q ),
	.datab(!\cpu|Reg~29_combout ),
	.datac(!\cpu|Selector12~0_combout ),
	.datad(!\cpu|Pmem|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cnum~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~88 .extended_lut = "off";
defparam \cpu|Reg~88 .lut_mask = 64'h1D111D111DDD1DDD;
defparam \cpu|Reg~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N32
dffeas \cpu|Reg[28][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][4] .is_wysiwyg = "true";
defparam \cpu|Reg[28][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N51
cyclonev_lcell_comb \cpu|Reg[24][4]~feeder (
// Equation(s):
// \cpu|Reg[24][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[24][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[24][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N52
dffeas \cpu|Reg[24][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[24][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][4] .is_wysiwyg = "true";
defparam \cpu|Reg[24][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N3
cyclonev_lcell_comb \cpu|Reg[16][4]~feeder (
// Equation(s):
// \cpu|Reg[16][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[16][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[16][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[16][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[16][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y7_N4
dffeas \cpu|Reg[16][4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[16][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[16][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[16][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N36
cyclonev_lcell_comb \cpu|Selector25~1 (
// Equation(s):
// \cpu|Selector25~1_combout  = ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[28][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[24][4]~q  ) ) ) # ( \cpu|Pmem|WideOr17~0_combout  
// & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[20][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr17~0_combout  & ( !\cpu|Pmem|WideOr16~1_combout  & ( \cpu|Reg[16][4]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[28][4]~q ),
	.datab(!\cpu|Reg[20][4]~q ),
	.datac(!\cpu|Reg[24][4]~q ),
	.datad(!\cpu|Reg[16][4]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr17~0_combout ),
	.dataf(!\cpu|Pmem|WideOr16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~1 .extended_lut = "off";
defparam \cpu|Selector25~1 .lut_mask = 64'h00FF33330F0F5555;
defparam \cpu|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N18
cyclonev_lcell_comb \cpu|Selector25~5 (
// Equation(s):
// \cpu|Selector25~5_combout  = ( \cpu|Selector25~1_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Selector25~3_combout ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Selector25~4_combout )) ) ) ) # ( 
// !\cpu|Selector25~1_combout  & ( \cpu|Pmem|WideOr18~0_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Selector25~3_combout ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Selector25~4_combout )) ) ) ) # ( \cpu|Selector25~1_combout  & ( 
// !\cpu|Pmem|WideOr18~0_combout  & ( (!\cpu|Pmem|WideOr19~0_combout ) # (\cpu|Selector25~2_combout ) ) ) ) # ( !\cpu|Selector25~1_combout  & ( !\cpu|Pmem|WideOr18~0_combout  & ( (\cpu|Pmem|WideOr19~0_combout  & \cpu|Selector25~2_combout ) ) ) )

	.dataa(!\cpu|Pmem|WideOr19~0_combout ),
	.datab(!\cpu|Selector25~4_combout ),
	.datac(!\cpu|Selector25~3_combout ),
	.datad(!\cpu|Selector25~2_combout ),
	.datae(!\cpu|Selector25~1_combout ),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~5 .extended_lut = "off";
defparam \cpu|Selector25~5 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \cpu|Selector25~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N33
cyclonev_lcell_comb \cpu|Selector25~6 (
// Equation(s):
// \cpu|Selector25~6_combout  = ( \cpu|Selector25~5_combout  & ( (\cpu|Pmem|WideOr15~1_combout  & \cpu|Pmem|WideOr12~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr15~1_combout ),
	.datad(!\cpu|Pmem|WideOr12~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector25~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~6 .extended_lut = "off";
defparam \cpu|Selector25~6 .lut_mask = 64'h00000000000F000F;
defparam \cpu|Selector25~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N9
cyclonev_lcell_comb \cpu|Selector25~13 (
// Equation(s):
// \cpu|Selector25~13_combout  = ( \cpu|Selector25~0_combout  & ( (!\cpu|Pmem|WideOr12~3_combout  & !\cpu|IP[7]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr12~3_combout ),
	.datad(!\cpu|IP[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~13 .extended_lut = "off";
defparam \cpu|Selector25~13 .lut_mask = 64'h00000000F000F000;
defparam \cpu|Selector25~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N27
cyclonev_lcell_comb \cpu|Selector25~12 (
// Equation(s):
// \cpu|Selector25~12_combout  = ( \cpu|Selector25~11_combout  & ( (\cpu|Pmem|WideOr12~0_combout  & !\cpu|Pmem|WideOr15~1_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr12~0_combout ),
	.datac(!\cpu|Pmem|WideOr15~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector25~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~12 .extended_lut = "off";
defparam \cpu|Selector25~12 .lut_mask = 64'h0000000030303030;
defparam \cpu|Selector25~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N24
cyclonev_lcell_comb \cpu|Mux44~0 (
// Equation(s):
// \cpu|Mux44~0_combout  = ( \cpu|Pmem|WideOr6~3_combout  & ( \cpu|Selector25~12_combout  & ( !\cpu|Pmem|WideOr5~0_combout  $ (\cpu|Mux35~10_combout ) ) ) ) # ( \cpu|Pmem|WideOr6~3_combout  & ( !\cpu|Selector25~12_combout  & ( (!\cpu|Pmem|WideOr5~0_combout  
// & ((!\cpu|Mux35~10_combout ) # ((!\cpu|Selector25~6_combout  & !\cpu|Selector25~13_combout )))) # (\cpu|Pmem|WideOr5~0_combout  & (!\cpu|Mux35~10_combout  $ (((\cpu|Selector25~13_combout ) # (\cpu|Selector25~6_combout ))))) ) ) ) # ( 
// !\cpu|Pmem|WideOr6~3_combout  & ( !\cpu|Selector25~12_combout  & ( (!\cpu|Selector25~6_combout  & (!\cpu|Selector25~13_combout  & ((!\cpu|Mux35~10_combout ) # (\cpu|Pmem|WideOr5~0_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux35~10_combout ),
	.datac(!\cpu|Selector25~6_combout ),
	.datad(!\cpu|Selector25~13_combout ),
	.datae(!\cpu|Pmem|WideOr6~3_combout ),
	.dataf(!\cpu|Selector25~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux44~0 .extended_lut = "off";
defparam \cpu|Mux44~0 .lut_mask = 64'hD000E99900009999;
defparam \cpu|Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N12
cyclonev_lcell_comb \cpu|cnum~7 (
// Equation(s):
// \cpu|cnum~7_combout  = ( \cpu|Mux59~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & ((!\cpu|Pmem|WideOr6~3_combout ) # ((\cpu|Mux67~0_combout )))) # (\cpu|Pmem|WideOr4~0_combout  & (((!\cpu|Mux44~0_combout )))) ) ) # ( !\cpu|Mux59~0_combout  & ( 
// (!\cpu|Pmem|WideOr4~0_combout  & (\cpu|Pmem|WideOr6~3_combout  & ((\cpu|Mux67~0_combout )))) # (\cpu|Pmem|WideOr4~0_combout  & (((!\cpu|Mux44~0_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr6~3_combout ),
	.datab(!\cpu|Pmem|WideOr4~0_combout ),
	.datac(!\cpu|Mux44~0_combout ),
	.datad(!\cpu|Mux67~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux59~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~7 .extended_lut = "off";
defparam \cpu|cnum~7 .lut_mask = 64'h30743074B8FCB8FC;
defparam \cpu|cnum~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N49
dffeas \cpu|Reg[20][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[20][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[20][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[20][4] .is_wysiwyg = "true";
defparam \cpu|Reg[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y7_N5
dffeas \cpu|Reg[16][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[16][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[16][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][4] .is_wysiwyg = "true";
defparam \cpu|Reg[16][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N24
cyclonev_lcell_comb \cpu|Mux35~3 (
// Equation(s):
// \cpu|Mux35~3_combout  = ( \cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( \cpu|Reg[28][4]~q  ) ) ) # ( !\cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( \cpu|Reg[20][4]~q  ) ) ) # ( \cpu|Selector31~0_combout  & ( 
// !\cpu|Selector32~0_combout  & ( \cpu|Reg[24][4]~q  ) ) ) # ( !\cpu|Selector31~0_combout  & ( !\cpu|Selector32~0_combout  & ( \cpu|Reg[16][4]~q  ) ) )

	.dataa(!\cpu|Reg[20][4]~q ),
	.datab(!\cpu|Reg[28][4]~q ),
	.datac(!\cpu|Reg[16][4]~q ),
	.datad(!\cpu|Reg[24][4]~q ),
	.datae(!\cpu|Selector31~0_combout ),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux35~3 .extended_lut = "off";
defparam \cpu|Mux35~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N1
dffeas \cpu|Reg[30][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[30][7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][4] .is_wysiwyg = "true";
defparam \cpu|Reg[30][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N48
cyclonev_lcell_comb \cpu|Mux35~1 (
// Equation(s):
// \cpu|Mux35~1_combout  = ( \cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( \cpu|Reg[30][4]~q  ) ) ) # ( !\cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( \cpu|Reg[22][4]~q  ) ) ) # ( \cpu|Selector31~0_combout  & ( 
// !\cpu|Selector32~0_combout  & ( \cpu|Reg[26][4]~q  ) ) ) # ( !\cpu|Selector31~0_combout  & ( !\cpu|Selector32~0_combout  & ( \cpu|Reg[18][4]~q  ) ) )

	.dataa(!\cpu|Reg[30][4]~q ),
	.datab(!\cpu|Reg[18][4]~q ),
	.datac(!\cpu|Reg[22][4]~q ),
	.datad(!\cpu|Reg[26][4]~q ),
	.datae(!\cpu|Selector31~0_combout ),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux35~1 .extended_lut = "off";
defparam \cpu|Mux35~1 .lut_mask = 64'h333300FF0F0F5555;
defparam \cpu|Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N54
cyclonev_lcell_comb \cpu|Mux35~2 (
// Equation(s):
// \cpu|Mux35~2_combout  = ( \cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( \cpu|Reg[29][4]~q  ) ) ) # ( !\cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( \cpu|Reg[21][4]~q  ) ) ) # ( \cpu|Selector31~0_combout  & ( 
// !\cpu|Selector32~0_combout  & ( \cpu|Reg[25][4]~q  ) ) ) # ( !\cpu|Selector31~0_combout  & ( !\cpu|Selector32~0_combout  & ( \cpu|Reg[17][4]~q  ) ) )

	.dataa(!\cpu|Reg[17][4]~q ),
	.datab(!\cpu|Reg[21][4]~q ),
	.datac(!\cpu|Reg[29][4]~q ),
	.datad(!\cpu|Reg[25][4]~q ),
	.datae(!\cpu|Selector31~0_combout ),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux35~2 .extended_lut = "off";
defparam \cpu|Mux35~2 .lut_mask = 64'h555500FF33330F0F;
defparam \cpu|Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N42
cyclonev_lcell_comb \cpu|Mux35~0 (
// Equation(s):
// \cpu|Mux35~0_combout  = ( \cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( \cpu|Reg[31][4]~q  ) ) ) # ( !\cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( \cpu|Reg[23][4]~q  ) ) ) # ( \cpu|Selector31~0_combout  & ( 
// !\cpu|Selector32~0_combout  & ( \cpu|Reg[27][4]~q  ) ) ) # ( !\cpu|Selector31~0_combout  & ( !\cpu|Selector32~0_combout  & ( \cpu|Reg[19][4]~q  ) ) )

	.dataa(!\cpu|Reg[19][4]~q ),
	.datab(!\cpu|Reg[27][4]~q ),
	.datac(!\cpu|Reg[31][4]~q ),
	.datad(!\cpu|Reg[23][4]~q ),
	.datae(!\cpu|Selector31~0_combout ),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux35~0 .extended_lut = "off";
defparam \cpu|Mux35~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \cpu|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N18
cyclonev_lcell_comb \cpu|Mux35~4 (
// Equation(s):
// \cpu|Mux35~4_combout  = ( \cpu|Mux35~2_combout  & ( \cpu|Mux35~0_combout  & ( (!\cpu|Selector34~0_combout ) # ((!\cpu|Selector33~0_combout  & ((\cpu|Mux35~1_combout ))) # (\cpu|Selector33~0_combout  & (\cpu|Mux35~3_combout ))) ) ) ) # ( 
// !\cpu|Mux35~2_combout  & ( \cpu|Mux35~0_combout  & ( (!\cpu|Selector34~0_combout  & (((!\cpu|Selector33~0_combout )))) # (\cpu|Selector34~0_combout  & ((!\cpu|Selector33~0_combout  & ((\cpu|Mux35~1_combout ))) # (\cpu|Selector33~0_combout  & 
// (\cpu|Mux35~3_combout )))) ) ) ) # ( \cpu|Mux35~2_combout  & ( !\cpu|Mux35~0_combout  & ( (!\cpu|Selector34~0_combout  & (((\cpu|Selector33~0_combout )))) # (\cpu|Selector34~0_combout  & ((!\cpu|Selector33~0_combout  & ((\cpu|Mux35~1_combout ))) # 
// (\cpu|Selector33~0_combout  & (\cpu|Mux35~3_combout )))) ) ) ) # ( !\cpu|Mux35~2_combout  & ( !\cpu|Mux35~0_combout  & ( (\cpu|Selector34~0_combout  & ((!\cpu|Selector33~0_combout  & ((\cpu|Mux35~1_combout ))) # (\cpu|Selector33~0_combout  & 
// (\cpu|Mux35~3_combout )))) ) ) )

	.dataa(!\cpu|Mux35~3_combout ),
	.datab(!\cpu|Selector34~0_combout ),
	.datac(!\cpu|Mux35~1_combout ),
	.datad(!\cpu|Selector33~0_combout ),
	.datae(!\cpu|Mux35~2_combout ),
	.dataf(!\cpu|Mux35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux35~4 .extended_lut = "off";
defparam \cpu|Mux35~4 .lut_mask = 64'h031103DDCF11CFDD;
defparam \cpu|Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N15
cyclonev_lcell_comb \cpu|Add3~21 (
// Equation(s):
// \cpu|Add3~21_sumout  = SUM(( \cpu|Selector24~12_combout  ) + ( (!\cpu|Pmem|data[22]~1_combout  & (((\cpu|Mux40~11_combout )))) # (\cpu|Pmem|data[22]~1_combout  & ((!\cpu|Pmem|WideOr7~3_combout  & ((\cpu|Mux40~11_combout ))) # (\cpu|Pmem|WideOr7~3_combout  
// & (\cpu|Mux40~9_combout )))) ) + ( \cpu|Add3~18  ))
// \cpu|Add3~22  = CARRY(( \cpu|Selector24~12_combout  ) + ( (!\cpu|Pmem|data[22]~1_combout  & (((\cpu|Mux40~11_combout )))) # (\cpu|Pmem|data[22]~1_combout  & ((!\cpu|Pmem|WideOr7~3_combout  & ((\cpu|Mux40~11_combout ))) # (\cpu|Pmem|WideOr7~3_combout  & 
// (\cpu|Mux40~9_combout )))) ) + ( \cpu|Add3~18  ))

	.dataa(!\cpu|Pmem|data[22]~1_combout ),
	.datab(!\cpu|Pmem|WideOr7~3_combout ),
	.datac(!\cpu|Mux40~9_combout ),
	.datad(!\cpu|Selector24~12_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux40~11_combout ),
	.datag(gnd),
	.cin(\cpu|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~21_sumout ),
	.cout(\cpu|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~21 .extended_lut = "off";
defparam \cpu|Add3~21 .lut_mask = 64'h0000FE10000000FF;
defparam \cpu|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y5_N2
dffeas \cpu|s_word[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[6] .is_wysiwyg = "true";
defparam \cpu|s_word[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N0
cyclonev_lcell_comb \cpu|Mux57~0 (
// Equation(s):
// \cpu|Mux57~0_combout  = ( \cpu|Mult1~14  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word [6])))) # (\cpu|Mux50~0_combout  & (((\cpu|Add3~33_sumout )) # (\cpu|Pmem|WideOr5~0_combout ))) ) ) # ( !\cpu|Mult1~14  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word 
// [6])))) # (\cpu|Mux50~0_combout  & (!\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~33_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux50~0_combout ),
	.datac(!\cpu|Add3~33_sumout ),
	.datad(!\cpu|s_word [6]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux57~0 .extended_lut = "off";
defparam \cpu|Mux57~0 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \cpu|Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y5_N14
dffeas \cpu|word[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[6] .is_wysiwyg = "true";
defparam \cpu|word[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N12
cyclonev_lcell_comb \cpu|Mux65~0 (
// Equation(s):
// \cpu|Mux65~0_combout  = ( \cpu|word [6] & ( \cpu|Mult0~14  & ( ((\cpu|Pmem|WideOr5~0_combout ) # (\cpu|Mux70~0_combout )) # (\cpu|Add2~29_sumout ) ) ) ) # ( !\cpu|word [6] & ( \cpu|Mult0~14  & ( (!\cpu|Mux70~0_combout  & ((\cpu|Pmem|WideOr5~0_combout ) # 
// (\cpu|Add2~29_sumout ))) ) ) ) # ( \cpu|word [6] & ( !\cpu|Mult0~14  & ( ((\cpu|Add2~29_sumout  & !\cpu|Pmem|WideOr5~0_combout )) # (\cpu|Mux70~0_combout ) ) ) ) # ( !\cpu|word [6] & ( !\cpu|Mult0~14  & ( (\cpu|Add2~29_sumout  & (!\cpu|Mux70~0_combout  & 
// !\cpu|Pmem|WideOr5~0_combout )) ) ) )

	.dataa(!\cpu|Add2~29_sumout ),
	.datab(!\cpu|Mux70~0_combout ),
	.datac(!\cpu|Pmem|WideOr5~0_combout ),
	.datad(gnd),
	.datae(!\cpu|word [6]),
	.dataf(!\cpu|Mult0~14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux65~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux65~0 .extended_lut = "off";
defparam \cpu|Mux65~0 .lut_mask = 64'h404073734C4C7F7F;
defparam \cpu|Mux65~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N27
cyclonev_lcell_comb \cpu|cnum~14 (
// Equation(s):
// \cpu|cnum~14_combout  = ( \cpu|Mux65~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & (((\cpu|Mux57~0_combout )) # (\cpu|Pmem|WideOr6~3_combout ))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~13_combout )))) ) ) # ( !\cpu|Mux65~0_combout  & ( 
// (!\cpu|Pmem|WideOr4~0_combout  & (!\cpu|Pmem|WideOr6~3_combout  & ((\cpu|Mux57~0_combout )))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~13_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr6~3_combout ),
	.datab(!\cpu|Pmem|WideOr4~0_combout ),
	.datac(!\cpu|cnum~13_combout ),
	.datad(!\cpu|Mux57~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux65~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~14 .extended_lut = "off";
defparam \cpu|cnum~14 .lut_mask = 64'h038B038B47CF47CF;
defparam \cpu|cnum~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y5_N2
dffeas \cpu|Reg[19][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[19][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[19][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[19][6] .is_wysiwyg = "true";
defparam \cpu|Reg[19][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N9
cyclonev_lcell_comb \cpu|Mux1~3 (
// Equation(s):
// \cpu|Mux1~3_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[31][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[27][6]~q  ) ) ) # ( \cpu|Pmem|WideOr9~1_combout  & ( 
// !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[23][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[19][6]~q  ) ) )

	.dataa(!\cpu|Reg[19][6]~q ),
	.datab(!\cpu|Reg[23][6]~q ),
	.datac(!\cpu|Reg[27][6]~q ),
	.datad(!\cpu|Reg[31][6]~q ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux1~3 .extended_lut = "off";
defparam \cpu|Mux1~3 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N30
cyclonev_lcell_comb \cpu|Mux1~1 (
// Equation(s):
// \cpu|Mux1~1_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[29][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[25][6]~q  ) ) ) # ( \cpu|Pmem|WideOr9~1_combout  & ( 
// !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[21][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[17][6]~q  ) ) )

	.dataa(!\cpu|Reg[17][6]~q ),
	.datab(!\cpu|Reg[21][6]~q ),
	.datac(!\cpu|Reg[25][6]~q ),
	.datad(!\cpu|Reg[29][6]~q ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux1~1 .extended_lut = "off";
defparam \cpu|Mux1~1 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N0
cyclonev_lcell_comb \cpu|Mux1~2 (
// Equation(s):
// \cpu|Mux1~2_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[30][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[26][6]~q  ) ) ) # ( \cpu|Pmem|WideOr9~1_combout  & ( 
// !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[22][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[18][6]~q  ) ) )

	.dataa(!\cpu|Reg[30][6]~q ),
	.datab(!\cpu|Reg[22][6]~q ),
	.datac(!\cpu|Reg[18][6]~q ),
	.datad(!\cpu|Reg[26][6]~q ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux1~2 .extended_lut = "off";
defparam \cpu|Mux1~2 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N39
cyclonev_lcell_comb \cpu|Mux1~0 (
// Equation(s):
// \cpu|Mux1~0_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[28][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[24][6]~q  ) ) ) # ( \cpu|Pmem|WideOr9~1_combout  & ( 
// !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[20][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[16][6]~q  ) ) )

	.dataa(!\cpu|Reg[20][6]~q ),
	.datab(!\cpu|Reg[16][6]~q ),
	.datac(!\cpu|Reg[28][6]~q ),
	.datad(!\cpu|Reg[24][6]~q ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux1~0 .extended_lut = "off";
defparam \cpu|Mux1~0 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N42
cyclonev_lcell_comb \cpu|Mux1~4 (
// Equation(s):
// \cpu|Mux1~4_combout  = ( \cpu|Mux1~2_combout  & ( \cpu|Mux1~0_combout  & ( (!\cpu|Pmem|WideOr11~1_combout ) # ((!\cpu|Pmem|WideOr10~1_combout  & ((\cpu|Mux1~1_combout ))) # (\cpu|Pmem|WideOr10~1_combout  & (\cpu|Mux1~3_combout ))) ) ) ) # ( 
// !\cpu|Mux1~2_combout  & ( \cpu|Mux1~0_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (((!\cpu|Pmem|WideOr10~1_combout )))) # (\cpu|Pmem|WideOr11~1_combout  & ((!\cpu|Pmem|WideOr10~1_combout  & ((\cpu|Mux1~1_combout ))) # (\cpu|Pmem|WideOr10~1_combout  & 
// (\cpu|Mux1~3_combout )))) ) ) ) # ( \cpu|Mux1~2_combout  & ( !\cpu|Mux1~0_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (((\cpu|Pmem|WideOr10~1_combout )))) # (\cpu|Pmem|WideOr11~1_combout  & ((!\cpu|Pmem|WideOr10~1_combout  & ((\cpu|Mux1~1_combout ))) # 
// (\cpu|Pmem|WideOr10~1_combout  & (\cpu|Mux1~3_combout )))) ) ) ) # ( !\cpu|Mux1~2_combout  & ( !\cpu|Mux1~0_combout  & ( (\cpu|Pmem|WideOr11~1_combout  & ((!\cpu|Pmem|WideOr10~1_combout  & ((\cpu|Mux1~1_combout ))) # (\cpu|Pmem|WideOr10~1_combout  & 
// (\cpu|Mux1~3_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr11~1_combout ),
	.datab(!\cpu|Mux1~3_combout ),
	.datac(!\cpu|Pmem|WideOr10~1_combout ),
	.datad(!\cpu|Mux1~1_combout ),
	.datae(!\cpu|Mux1~2_combout ),
	.dataf(!\cpu|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux1~4 .extended_lut = "off";
defparam \cpu|Mux1~4 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \cpu|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N9
cyclonev_lcell_comb \cpu|Mux1~8 (
// Equation(s):
// \cpu|Mux1~8_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[3][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[2][6]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & ( 
// !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[1][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[0][6]~q  ) ) )

	.dataa(!\cpu|Reg[3][6]~q ),
	.datab(!\cpu|Reg[1][6]~q ),
	.datac(!\cpu|Reg[2][6]~q ),
	.datad(!\cpu|Reg[0][6]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux1~8 .extended_lut = "off";
defparam \cpu|Mux1~8 .lut_mask = 64'h00FF33330F0F5555;
defparam \cpu|Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N57
cyclonev_lcell_comb \cpu|Mux1~7 (
// Equation(s):
// \cpu|Mux1~7_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[7][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[6][6]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & ( 
// !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[5][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[4][6]~q  ) ) )

	.dataa(!\cpu|Reg[7][6]~q ),
	.datab(!\cpu|Reg[6][6]~q ),
	.datac(!\cpu|Reg[5][6]~q ),
	.datad(!\cpu|Reg[4][6]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux1~7 .extended_lut = "off";
defparam \cpu|Mux1~7 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N39
cyclonev_lcell_comb \cpu|Mux1~5 (
// Equation(s):
// \cpu|Mux1~5_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[11][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[10][6]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & ( 
// !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[9][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[8][6]~q  ) ) )

	.dataa(!\cpu|Reg[10][6]~q ),
	.datab(!\cpu|Reg[11][6]~q ),
	.datac(!\cpu|Reg[9][6]~q ),
	.datad(!\cpu|Reg[8][6]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux1~5 .extended_lut = "off";
defparam \cpu|Mux1~5 .lut_mask = 64'h00FF0F0F55553333;
defparam \cpu|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N51
cyclonev_lcell_comb \cpu|Mux1~6 (
// Equation(s):
// \cpu|Mux1~6_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[15][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[14][6]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & ( 
// !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[13][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[12][6]~q  ) ) )

	.dataa(!\cpu|Reg[13][6]~q ),
	.datab(!\cpu|Reg[15][6]~q ),
	.datac(!\cpu|Reg[14][6]~q ),
	.datad(!\cpu|Reg[12][6]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux1~6 .extended_lut = "off";
defparam \cpu|Mux1~6 .lut_mask = 64'h00FF55550F0F3333;
defparam \cpu|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N48
cyclonev_lcell_comb \cpu|Mux1~9 (
// Equation(s):
// \cpu|Mux1~9_combout  = ( \cpu|Mux1~5_combout  & ( \cpu|Mux1~6_combout  & ( ((!\cpu|Pmem|WideOr9~1_combout  & (\cpu|Mux1~8_combout )) # (\cpu|Pmem|WideOr9~1_combout  & ((\cpu|Mux1~7_combout )))) # (\cpu|Pmem|WideOr8~1_combout ) ) ) ) # ( 
// !\cpu|Mux1~5_combout  & ( \cpu|Mux1~6_combout  & ( (!\cpu|Pmem|WideOr9~1_combout  & (!\cpu|Pmem|WideOr8~1_combout  & (\cpu|Mux1~8_combout ))) # (\cpu|Pmem|WideOr9~1_combout  & (((\cpu|Mux1~7_combout )) # (\cpu|Pmem|WideOr8~1_combout ))) ) ) ) # ( 
// \cpu|Mux1~5_combout  & ( !\cpu|Mux1~6_combout  & ( (!\cpu|Pmem|WideOr9~1_combout  & (((\cpu|Mux1~8_combout )) # (\cpu|Pmem|WideOr8~1_combout ))) # (\cpu|Pmem|WideOr9~1_combout  & (!\cpu|Pmem|WideOr8~1_combout  & ((\cpu|Mux1~7_combout )))) ) ) ) # ( 
// !\cpu|Mux1~5_combout  & ( !\cpu|Mux1~6_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & ((!\cpu|Pmem|WideOr9~1_combout  & (\cpu|Mux1~8_combout )) # (\cpu|Pmem|WideOr9~1_combout  & ((\cpu|Mux1~7_combout ))))) ) ) )

	.dataa(!\cpu|Pmem|WideOr9~1_combout ),
	.datab(!\cpu|Pmem|WideOr8~1_combout ),
	.datac(!\cpu|Mux1~8_combout ),
	.datad(!\cpu|Mux1~7_combout ),
	.datae(!\cpu|Mux1~5_combout ),
	.dataf(!\cpu|Mux1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux1~9 .extended_lut = "off";
defparam \cpu|Mux1~9 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \cpu|Mux1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N21
cyclonev_lcell_comb \cpu|Selector1~0 (
// Equation(s):
// \cpu|Selector1~0_combout  = ( \cpu|Pmem|WideOr7~3_combout  & ( \cpu|Mux1~9_combout  & ( (!\cpu|Pmem|data[22]~1_combout ) # (\cpu|Mux1~4_combout ) ) ) ) # ( \cpu|Pmem|WideOr7~3_combout  & ( !\cpu|Mux1~9_combout  & ( (\cpu|Pmem|data[22]~1_combout  & 
// \cpu|Mux1~4_combout ) ) ) )

	.dataa(!\cpu|Pmem|data[22]~1_combout ),
	.datab(gnd),
	.datac(!\cpu|Mux1~4_combout ),
	.datad(gnd),
	.datae(!\cpu|Pmem|WideOr7~3_combout ),
	.dataf(!\cpu|Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector1~0 .extended_lut = "off";
defparam \cpu|Selector1~0 .lut_mask = 64'h000005050000AFAF;
defparam \cpu|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N54
cyclonev_lcell_comb \cpu|Selector9~0 (
// Equation(s):
// \cpu|Selector9~0_combout  = ( \cpu|Selector1~0_combout  & ( ((\cpu|Selector0~11_combout  & !\cpu|Equal5~0_combout )) # (\cpu|Equal4~0_combout ) ) ) # ( !\cpu|Selector1~0_combout  & ( (!\cpu|Equal4~0_combout  & (\cpu|Selector0~11_combout  & 
// !\cpu|Equal5~0_combout )) ) )

	.dataa(!\cpu|Equal4~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Selector0~11_combout ),
	.datad(!\cpu|Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector9~0 .extended_lut = "off";
defparam \cpu|Selector9~0 .lut_mask = 64'h0A000A005F555F55;
defparam \cpu|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N12
cyclonev_lcell_comb \cpu|Reg[19][7]~feeder (
// Equation(s):
// \cpu|Reg[19][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[19][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[19][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[19][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[19][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N14
dffeas \cpu|Reg[19][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[19][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[19][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[19][7] .is_wysiwyg = "true";
defparam \cpu|Reg[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N19
dffeas \cpu|Reg[27][7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[27][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[27][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[27][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[27][7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[27][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N18
cyclonev_lcell_comb \cpu|Selector0~3 (
// Equation(s):
// \cpu|Selector0~3_combout  = ( \cpu|Reg[31][7]~q  & ( \cpu|Pmem|WideOr9~1_combout  & ( (\cpu|Reg[23][7]~q ) # (\cpu|Pmem|WideOr8~1_combout ) ) ) ) # ( !\cpu|Reg[31][7]~q  & ( \cpu|Pmem|WideOr9~1_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & 
// \cpu|Reg[23][7]~q ) ) ) ) # ( \cpu|Reg[31][7]~q  & ( !\cpu|Pmem|WideOr9~1_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (\cpu|Reg[19][7]~q )) # (\cpu|Pmem|WideOr8~1_combout  & ((\cpu|Reg[27][7]~DUPLICATE_q ))) ) ) ) # ( !\cpu|Reg[31][7]~q  & ( 
// !\cpu|Pmem|WideOr9~1_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (\cpu|Reg[19][7]~q )) # (\cpu|Pmem|WideOr8~1_combout  & ((\cpu|Reg[27][7]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|Reg[19][7]~q ),
	.datab(!\cpu|Reg[27][7]~DUPLICATE_q ),
	.datac(!\cpu|Pmem|WideOr8~1_combout ),
	.datad(!\cpu|Reg[23][7]~q ),
	.datae(!\cpu|Reg[31][7]~q ),
	.dataf(!\cpu|Pmem|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~3 .extended_lut = "off";
defparam \cpu|Selector0~3 .lut_mask = 64'h5353535300F00FFF;
defparam \cpu|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N27
cyclonev_lcell_comb \cpu|Selector0~2 (
// Equation(s):
// \cpu|Selector0~2_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[30][7]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[26][7]~q  ) ) ) # ( 
// \cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[22][7]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[18][7]~q  ) ) )

	.dataa(!\cpu|Reg[30][7]~DUPLICATE_q ),
	.datab(!\cpu|Reg[18][7]~q ),
	.datac(!\cpu|Reg[22][7]~q ),
	.datad(!\cpu|Reg[26][7]~q ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~2 .extended_lut = "off";
defparam \cpu|Selector0~2 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N3
cyclonev_lcell_comb \cpu|Selector0~1 (
// Equation(s):
// \cpu|Selector0~1_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[29][7]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[25][7]~q  ) ) ) # ( 
// \cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[21][7]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[17][7]~q  ) ) )

	.dataa(!\cpu|Reg[25][7]~q ),
	.datab(!\cpu|Reg[21][7]~DUPLICATE_q ),
	.datac(!\cpu|Reg[17][7]~q ),
	.datad(!\cpu|Reg[29][7]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~1 .extended_lut = "off";
defparam \cpu|Selector0~1 .lut_mask = 64'h0F0F3333555500FF;
defparam \cpu|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N24
cyclonev_lcell_comb \cpu|Selector0~0 (
// Equation(s):
// \cpu|Selector0~0_combout  = ( \cpu|Reg[28][7]~q  & ( \cpu|Pmem|WideOr9~1_combout  & ( (\cpu|Pmem|WideOr8~1_combout ) # (\cpu|Reg[20][7]~q ) ) ) ) # ( !\cpu|Reg[28][7]~q  & ( \cpu|Pmem|WideOr9~1_combout  & ( (\cpu|Reg[20][7]~q  & 
// !\cpu|Pmem|WideOr8~1_combout ) ) ) ) # ( \cpu|Reg[28][7]~q  & ( !\cpu|Pmem|WideOr9~1_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (\cpu|Reg[16][7]~q )) # (\cpu|Pmem|WideOr8~1_combout  & ((\cpu|Reg[24][7]~DUPLICATE_q ))) ) ) ) # ( !\cpu|Reg[28][7]~q  & ( 
// !\cpu|Pmem|WideOr9~1_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (\cpu|Reg[16][7]~q )) # (\cpu|Pmem|WideOr8~1_combout  & ((\cpu|Reg[24][7]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|Reg[20][7]~q ),
	.datab(!\cpu|Pmem|WideOr8~1_combout ),
	.datac(!\cpu|Reg[16][7]~q ),
	.datad(!\cpu|Reg[24][7]~DUPLICATE_q ),
	.datae(!\cpu|Reg[28][7]~q ),
	.dataf(!\cpu|Pmem|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~0 .extended_lut = "off";
defparam \cpu|Selector0~0 .lut_mask = 64'h0C3F0C3F44447777;
defparam \cpu|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N0
cyclonev_lcell_comb \cpu|Selector0~4 (
// Equation(s):
// \cpu|Selector0~4_combout  = ( \cpu|Selector0~1_combout  & ( \cpu|Selector0~0_combout  & ( (!\cpu|Pmem|WideOr10~1_combout ) # ((!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Selector0~2_combout ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Selector0~3_combout ))) 
// ) ) ) # ( !\cpu|Selector0~1_combout  & ( \cpu|Selector0~0_combout  & ( (!\cpu|Pmem|WideOr10~1_combout  & (((!\cpu|Pmem|WideOr11~1_combout )))) # (\cpu|Pmem|WideOr10~1_combout  & ((!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Selector0~2_combout ))) # 
// (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Selector0~3_combout )))) ) ) ) # ( \cpu|Selector0~1_combout  & ( !\cpu|Selector0~0_combout  & ( (!\cpu|Pmem|WideOr10~1_combout  & (((\cpu|Pmem|WideOr11~1_combout )))) # (\cpu|Pmem|WideOr10~1_combout  & 
// ((!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Selector0~2_combout ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Selector0~3_combout )))) ) ) ) # ( !\cpu|Selector0~1_combout  & ( !\cpu|Selector0~0_combout  & ( (\cpu|Pmem|WideOr10~1_combout  & 
// ((!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Selector0~2_combout ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Selector0~3_combout )))) ) ) )

	.dataa(!\cpu|Selector0~3_combout ),
	.datab(!\cpu|Pmem|WideOr10~1_combout ),
	.datac(!\cpu|Selector0~2_combout ),
	.datad(!\cpu|Pmem|WideOr11~1_combout ),
	.datae(!\cpu|Selector0~1_combout ),
	.dataf(!\cpu|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~4 .extended_lut = "off";
defparam \cpu|Selector0~4 .lut_mask = 64'h031103DDCF11CFDD;
defparam \cpu|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N21
cyclonev_lcell_comb \cpu|Pmem|data[25]~2 (
// Equation(s):
// \cpu|Pmem|data[25]~2_combout  = (!\cpu|IP [0] & (!\cpu|IP[1]~DUPLICATE_q  & (\cpu|IP[3]~DUPLICATE_q  & !\cpu|IP[2]~DUPLICATE_q ))) # (\cpu|IP [0] & (\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[3]~DUPLICATE_q  & \cpu|IP[2]~DUPLICATE_q )))

	.dataa(!\cpu|IP [0]),
	.datab(!\cpu|IP[1]~DUPLICATE_q ),
	.datac(!\cpu|IP[3]~DUPLICATE_q ),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[25]~2 .extended_lut = "off";
defparam \cpu|Pmem|data[25]~2 .lut_mask = 64'h0810081008100810;
defparam \cpu|Pmem|data[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N27
cyclonev_lcell_comb \cpu|Selector0~10 (
// Equation(s):
// \cpu|Selector0~10_combout  = ( !\cpu|IP [7] & ( (\cpu|Pmem|data[25]~2_combout  & (!\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP [6] & !\cpu|IP[4]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|Pmem|data[25]~2_combout ),
	.datab(!\cpu|IP[5]~DUPLICATE_q ),
	.datac(!\cpu|IP [6]),
	.datad(!\cpu|IP[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~10 .extended_lut = "off";
defparam \cpu|Selector0~10 .lut_mask = 64'h4000400000000000;
defparam \cpu|Selector0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N48
cyclonev_lcell_comb \cpu|Selector0~5 (
// Equation(s):
// \cpu|Selector0~5_combout  = ( \cpu|Reg[3][7]~q  & ( \cpu|Pmem|WideOr10~1_combout  & ( (\cpu|Reg[2][7]~q ) # (\cpu|Pmem|WideOr11~1_combout ) ) ) ) # ( !\cpu|Reg[3][7]~q  & ( \cpu|Pmem|WideOr10~1_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & 
// \cpu|Reg[2][7]~q ) ) ) ) # ( \cpu|Reg[3][7]~q  & ( !\cpu|Pmem|WideOr10~1_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[0][7]~q )) # (\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[1][7]~q ))) ) ) ) # ( !\cpu|Reg[3][7]~q  & ( 
// !\cpu|Pmem|WideOr10~1_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[0][7]~q )) # (\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[1][7]~q ))) ) ) )

	.dataa(!\cpu|Reg[0][7]~q ),
	.datab(!\cpu|Pmem|WideOr11~1_combout ),
	.datac(!\cpu|Reg[2][7]~q ),
	.datad(!\cpu|Reg[1][7]~q ),
	.datae(!\cpu|Reg[3][7]~q ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~5 .extended_lut = "off";
defparam \cpu|Selector0~5 .lut_mask = 64'h447744770C0C3F3F;
defparam \cpu|Selector0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N58
dffeas \cpu|Reg[14][7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[14][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[14][0]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[14][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[14][7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[14][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N39
cyclonev_lcell_comb \cpu|Selector0~8 (
// Equation(s):
// \cpu|Selector0~8_combout  = ( \cpu|Reg[13][7]~q  & ( \cpu|Pmem|WideOr10~1_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[14][7]~DUPLICATE_q )) # (\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[15][7]~DUPLICATE_q ))) ) ) ) # ( !\cpu|Reg[13][7]~q  & ( 
// \cpu|Pmem|WideOr10~1_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[14][7]~DUPLICATE_q )) # (\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[15][7]~DUPLICATE_q ))) ) ) ) # ( \cpu|Reg[13][7]~q  & ( !\cpu|Pmem|WideOr10~1_combout  & ( 
// (\cpu|Pmem|WideOr11~1_combout ) # (\cpu|Reg[12][7]~q ) ) ) ) # ( !\cpu|Reg[13][7]~q  & ( !\cpu|Pmem|WideOr10~1_combout  & ( (\cpu|Reg[12][7]~q  & !\cpu|Pmem|WideOr11~1_combout ) ) ) )

	.dataa(!\cpu|Reg[12][7]~q ),
	.datab(!\cpu|Pmem|WideOr11~1_combout ),
	.datac(!\cpu|Reg[14][7]~DUPLICATE_q ),
	.datad(!\cpu|Reg[15][7]~DUPLICATE_q ),
	.datae(!\cpu|Reg[13][7]~q ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~8 .extended_lut = "off";
defparam \cpu|Selector0~8 .lut_mask = 64'h444477770C3F0C3F;
defparam \cpu|Selector0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N54
cyclonev_lcell_comb \cpu|Selector0~7 (
// Equation(s):
// \cpu|Selector0~7_combout  = ( \cpu|Reg[4][7]~DUPLICATE_q  & ( \cpu|Pmem|WideOr10~1_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[6][7]~DUPLICATE_q ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[7][7]~q )) ) ) ) # ( 
// !\cpu|Reg[4][7]~DUPLICATE_q  & ( \cpu|Pmem|WideOr10~1_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[6][7]~DUPLICATE_q ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[7][7]~q )) ) ) ) # ( \cpu|Reg[4][7]~DUPLICATE_q  & ( 
// !\cpu|Pmem|WideOr10~1_combout  & ( (!\cpu|Pmem|WideOr11~1_combout ) # (\cpu|Reg[5][7]~q ) ) ) ) # ( !\cpu|Reg[4][7]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr10~1_combout  & ( (\cpu|Reg[5][7]~q  & \cpu|Pmem|WideOr11~1_combout ) ) ) )

	.dataa(!\cpu|Reg[5][7]~q ),
	.datab(!\cpu|Pmem|WideOr11~1_combout ),
	.datac(!\cpu|Reg[7][7]~q ),
	.datad(!\cpu|Reg[6][7]~DUPLICATE_q ),
	.datae(!\cpu|Reg[4][7]~DUPLICATE_q ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~7 .extended_lut = "off";
defparam \cpu|Selector0~7 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \cpu|Selector0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N0
cyclonev_lcell_comb \cpu|Selector0~6 (
// Equation(s):
// \cpu|Selector0~6_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[11][7]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[10][7]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  
// & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[9][7]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[8][7]~q  ) ) )

	.dataa(!\cpu|Reg[10][7]~q ),
	.datab(!\cpu|Reg[11][7]~q ),
	.datac(!\cpu|Reg[9][7]~q ),
	.datad(!\cpu|Reg[8][7]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~6 .extended_lut = "off";
defparam \cpu|Selector0~6 .lut_mask = 64'h00FF0F0F55553333;
defparam \cpu|Selector0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N42
cyclonev_lcell_comb \cpu|Selector0~9 (
// Equation(s):
// \cpu|Selector0~9_combout  = ( \cpu|Selector0~7_combout  & ( \cpu|Selector0~6_combout  & ( (!\cpu|Pmem|WideOr9~1_combout  & (((\cpu|Selector0~5_combout )) # (\cpu|Pmem|WideOr8~1_combout ))) # (\cpu|Pmem|WideOr9~1_combout  & ((!\cpu|Pmem|WideOr8~1_combout ) 
// # ((\cpu|Selector0~8_combout )))) ) ) ) # ( !\cpu|Selector0~7_combout  & ( \cpu|Selector0~6_combout  & ( (!\cpu|Pmem|WideOr9~1_combout  & (((\cpu|Selector0~5_combout )) # (\cpu|Pmem|WideOr8~1_combout ))) # (\cpu|Pmem|WideOr9~1_combout  & 
// (\cpu|Pmem|WideOr8~1_combout  & ((\cpu|Selector0~8_combout )))) ) ) ) # ( \cpu|Selector0~7_combout  & ( !\cpu|Selector0~6_combout  & ( (!\cpu|Pmem|WideOr9~1_combout  & (!\cpu|Pmem|WideOr8~1_combout  & (\cpu|Selector0~5_combout ))) # 
// (\cpu|Pmem|WideOr9~1_combout  & ((!\cpu|Pmem|WideOr8~1_combout ) # ((\cpu|Selector0~8_combout )))) ) ) ) # ( !\cpu|Selector0~7_combout  & ( !\cpu|Selector0~6_combout  & ( (!\cpu|Pmem|WideOr9~1_combout  & (!\cpu|Pmem|WideOr8~1_combout  & 
// (\cpu|Selector0~5_combout ))) # (\cpu|Pmem|WideOr9~1_combout  & (\cpu|Pmem|WideOr8~1_combout  & ((\cpu|Selector0~8_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr9~1_combout ),
	.datab(!\cpu|Pmem|WideOr8~1_combout ),
	.datac(!\cpu|Selector0~5_combout ),
	.datad(!\cpu|Selector0~8_combout ),
	.datae(!\cpu|Selector0~7_combout ),
	.dataf(!\cpu|Selector0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~9 .extended_lut = "off";
defparam \cpu|Selector0~9 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \cpu|Selector0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N57
cyclonev_lcell_comb \cpu|Selector0~11 (
// Equation(s):
// \cpu|Selector0~11_combout  = ( \cpu|Selector0~10_combout  & ( \cpu|Selector0~9_combout  & ( (!\cpu|Pmem|WideOr7~3_combout ) # ((!\cpu|Pmem|data[22]~1_combout ) # (\cpu|Selector0~4_combout )) ) ) ) # ( !\cpu|Selector0~10_combout  & ( 
// \cpu|Selector0~9_combout  & ( (\cpu|Pmem|WideOr7~3_combout  & ((!\cpu|Pmem|data[22]~1_combout ) # (\cpu|Selector0~4_combout ))) ) ) ) # ( \cpu|Selector0~10_combout  & ( !\cpu|Selector0~9_combout  & ( (!\cpu|Pmem|WideOr7~3_combout ) # 
// ((\cpu|Pmem|data[22]~1_combout  & \cpu|Selector0~4_combout )) ) ) ) # ( !\cpu|Selector0~10_combout  & ( !\cpu|Selector0~9_combout  & ( (\cpu|Pmem|WideOr7~3_combout  & (\cpu|Pmem|data[22]~1_combout  & \cpu|Selector0~4_combout )) ) ) )

	.dataa(!\cpu|Pmem|WideOr7~3_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[22]~1_combout ),
	.datad(!\cpu|Selector0~4_combout ),
	.datae(!\cpu|Selector0~10_combout ),
	.dataf(!\cpu|Selector0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~11 .extended_lut = "off";
defparam \cpu|Selector0~11 .lut_mask = 64'h0005AAAF5055FAFF;
defparam \cpu|Selector0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N51
cyclonev_lcell_comb \cpu|Reg~99 (
// Equation(s):
// \cpu|Reg~99_combout  = ( !\cpu|Equal5~0_combout  & ( (!\cpu|Decoder0~1_combout  & ((!\cpu|Equal4~0_combout  & (((\cpu|Reg[31][5]~q )))) # (\cpu|Equal4~0_combout  & (\cpu|Selector0~11_combout )))) # (\cpu|Decoder0~1_combout  & ((((\cpu|Selector11~0_combout 
// ))))) ) ) # ( \cpu|Equal5~0_combout  & ( (!\cpu|Decoder0~1_combout  & ((!\cpu|Equal4~0_combout  & (((\cpu|Selector7~10_combout )))) # (\cpu|Equal4~0_combout  & (\cpu|Selector0~11_combout )))) # (\cpu|Decoder0~1_combout  & ((((\cpu|Selector11~0_combout 
// ))))) ) )

	.dataa(!\cpu|Decoder0~1_combout ),
	.datab(!\cpu|Selector0~11_combout ),
	.datac(!\cpu|Selector7~10_combout ),
	.datad(!\cpu|Equal4~0_combout ),
	.datae(!\cpu|Equal5~0_combout ),
	.dataf(!\cpu|Selector11~0_combout ),
	.datag(!\cpu|Reg[31][5]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~99 .extended_lut = "on";
defparam \cpu|Reg~99 .lut_mask = 64'h0A220A225F775F77;
defparam \cpu|Reg~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N12
cyclonev_lcell_comb \cpu|Reg~14 (
// Equation(s):
// \cpu|Reg~14_combout  = ( \cpu|Reg[31][5]~q  & ( \cpu|cnum~9_combout  & ( (!\cpu|Pmem|WideOr2~0_combout  & (((\cpu|Reg~99_combout )))) # (\cpu|Pmem|WideOr2~0_combout  & ((!\cpu|Reg~13_combout ) # ((\cpu|Pmem|WideOr3~0_combout )))) ) ) ) # ( 
// !\cpu|Reg[31][5]~q  & ( \cpu|cnum~9_combout  & ( (!\cpu|Pmem|WideOr2~0_combout  & (((\cpu|Reg~99_combout )))) # (\cpu|Pmem|WideOr2~0_combout  & (\cpu|Reg~13_combout  & (\cpu|Pmem|WideOr3~0_combout ))) ) ) ) # ( \cpu|Reg[31][5]~q  & ( !\cpu|cnum~9_combout  
// & ( (!\cpu|Pmem|WideOr2~0_combout  & ((\cpu|Reg~99_combout ))) # (\cpu|Pmem|WideOr2~0_combout  & (!\cpu|Reg~13_combout )) ) ) ) # ( !\cpu|Reg[31][5]~q  & ( !\cpu|cnum~9_combout  & ( (\cpu|Reg~99_combout  & !\cpu|Pmem|WideOr2~0_combout ) ) ) )

	.dataa(!\cpu|Reg~13_combout ),
	.datab(!\cpu|Pmem|WideOr3~0_combout ),
	.datac(!\cpu|Reg~99_combout ),
	.datad(!\cpu|Pmem|WideOr2~0_combout ),
	.datae(!\cpu|Reg[31][5]~q ),
	.dataf(!\cpu|cnum~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~14 .extended_lut = "off";
defparam \cpu|Reg~14 .lut_mask = 64'h0F000FAA0F110FBB;
defparam \cpu|Reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N13
dffeas \cpu|Reg[31][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(\cpu|Reg~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][5] .is_wysiwyg = "true";
defparam \cpu|Reg[31][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N48
cyclonev_lcell_comb \cpu|Mux40~5 (
// Equation(s):
// \cpu|Mux40~5_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[31][5]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[27][5]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector31~0_combout  & ( \cpu|Reg[23][5]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector31~0_combout  & ( \cpu|Reg[19][5]~q  ) ) )

	.dataa(!\cpu|Reg[23][5]~DUPLICATE_q ),
	.datab(!\cpu|Reg[31][5]~q ),
	.datac(!\cpu|Reg[27][5]~q ),
	.datad(!\cpu|Reg[19][5]~q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux40~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux40~5 .extended_lut = "off";
defparam \cpu|Mux40~5 .lut_mask = 64'h00FF55550F0F3333;
defparam \cpu|Mux40~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N14
dffeas \cpu|Reg[26][5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[26][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[26][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y8_N32
dffeas \cpu|Reg[18][5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[18][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[18][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[18][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[18][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[18][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N30
cyclonev_lcell_comb \cpu|Mux40~6 (
// Equation(s):
// \cpu|Mux40~6_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[30][5]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[26][5]~DUPLICATE_q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector31~0_combout  & ( \cpu|Reg[22][5]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector31~0_combout  & ( \cpu|Reg[18][5]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[26][5]~DUPLICATE_q ),
	.datab(!\cpu|Reg[22][5]~DUPLICATE_q ),
	.datac(!\cpu|Reg[18][5]~DUPLICATE_q ),
	.datad(!\cpu|Reg[30][5]~q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux40~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux40~6 .extended_lut = "off";
defparam \cpu|Mux40~6 .lut_mask = 64'h0F0F3333555500FF;
defparam \cpu|Mux40~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N56
dffeas \cpu|Reg[28][5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[28][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N13
dffeas \cpu|Reg[20][5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[20][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[20][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[20][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[20][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[20][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y7_N13
dffeas \cpu|Reg[16][5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[16][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[16][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[16][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N0
cyclonev_lcell_comb \cpu|Mux40~8 (
// Equation(s):
// \cpu|Mux40~8_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[28][5]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector31~0_combout  & ( \cpu|Reg[24][5]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector31~0_combout  & ( \cpu|Reg[20][5]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector31~0_combout  & ( \cpu|Reg[16][5]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[28][5]~DUPLICATE_q ),
	.datab(!\cpu|Reg[20][5]~DUPLICATE_q ),
	.datac(!\cpu|Reg[24][5]~q ),
	.datad(!\cpu|Reg[16][5]~DUPLICATE_q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux40~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux40~8 .extended_lut = "off";
defparam \cpu|Mux40~8 .lut_mask = 64'h00FF33330F0F5555;
defparam \cpu|Mux40~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N38
dffeas \cpu|Reg[29][5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[29][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[29][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N6
cyclonev_lcell_comb \cpu|Mux40~7 (
// Equation(s):
// \cpu|Mux40~7_combout  = ( \cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( \cpu|Reg[29][5]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector31~0_combout  & ( \cpu|Selector32~0_combout  & ( \cpu|Reg[21][5]~q  ) ) ) # ( \cpu|Selector31~0_combout  & ( 
// !\cpu|Selector32~0_combout  & ( \cpu|Reg[25][5]~q  ) ) ) # ( !\cpu|Selector31~0_combout  & ( !\cpu|Selector32~0_combout  & ( \cpu|Reg[17][5]~q  ) ) )

	.dataa(!\cpu|Reg[21][5]~q ),
	.datab(!\cpu|Reg[29][5]~DUPLICATE_q ),
	.datac(!\cpu|Reg[17][5]~q ),
	.datad(!\cpu|Reg[25][5]~q ),
	.datae(!\cpu|Selector31~0_combout ),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux40~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux40~7 .extended_lut = "off";
defparam \cpu|Mux40~7 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|Mux40~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N24
cyclonev_lcell_comb \cpu|Mux40~9 (
// Equation(s):
// \cpu|Mux40~9_combout  = ( \cpu|Mux40~8_combout  & ( \cpu|Mux40~7_combout  & ( ((!\cpu|Selector34~0_combout  & (\cpu|Mux40~5_combout )) # (\cpu|Selector34~0_combout  & ((\cpu|Mux40~6_combout )))) # (\cpu|Selector33~0_combout ) ) ) ) # ( 
// !\cpu|Mux40~8_combout  & ( \cpu|Mux40~7_combout  & ( (!\cpu|Selector34~0_combout  & (((\cpu|Mux40~5_combout )) # (\cpu|Selector33~0_combout ))) # (\cpu|Selector34~0_combout  & (!\cpu|Selector33~0_combout  & ((\cpu|Mux40~6_combout )))) ) ) ) # ( 
// \cpu|Mux40~8_combout  & ( !\cpu|Mux40~7_combout  & ( (!\cpu|Selector34~0_combout  & (!\cpu|Selector33~0_combout  & (\cpu|Mux40~5_combout ))) # (\cpu|Selector34~0_combout  & (((\cpu|Mux40~6_combout )) # (\cpu|Selector33~0_combout ))) ) ) ) # ( 
// !\cpu|Mux40~8_combout  & ( !\cpu|Mux40~7_combout  & ( (!\cpu|Selector33~0_combout  & ((!\cpu|Selector34~0_combout  & (\cpu|Mux40~5_combout )) # (\cpu|Selector34~0_combout  & ((\cpu|Mux40~6_combout ))))) ) ) )

	.dataa(!\cpu|Selector34~0_combout ),
	.datab(!\cpu|Selector33~0_combout ),
	.datac(!\cpu|Mux40~5_combout ),
	.datad(!\cpu|Mux40~6_combout ),
	.datae(!\cpu|Mux40~8_combout ),
	.dataf(!\cpu|Mux40~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux40~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux40~9 .extended_lut = "off";
defparam \cpu|Mux40~9 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \cpu|Mux40~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N6
cyclonev_lcell_comb \cpu|Mux40~10 (
// Equation(s):
// \cpu|Mux40~10_combout  = ( \cpu|Mux40~4_combout  & ( (!\cpu|Selector30~0_combout  & (((\cpu|Mux40~0_combout )) # (\cpu|Mux34~0_combout ))) # (\cpu|Selector30~0_combout  & (((\cpu|Mux40~9_combout )))) ) ) # ( !\cpu|Mux40~4_combout  & ( 
// (!\cpu|Selector30~0_combout  & (!\cpu|Mux34~0_combout  & (\cpu|Mux40~0_combout ))) # (\cpu|Selector30~0_combout  & (((\cpu|Mux40~9_combout )))) ) )

	.dataa(!\cpu|Mux34~0_combout ),
	.datab(!\cpu|Mux40~0_combout ),
	.datac(!\cpu|Mux40~9_combout ),
	.datad(!\cpu|Selector30~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux40~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux40~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux40~10 .extended_lut = "off";
defparam \cpu|Mux40~10 .lut_mask = 64'h220F220F770F770F;
defparam \cpu|Mux40~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N54
cyclonev_lcell_comb \cpu|cnum~8 (
// Equation(s):
// \cpu|cnum~8_combout  = ( \cpu|IP[7]~DUPLICATE_q  & ( \cpu|Pmem|WideOr5~3_combout  & ( \cpu|Selector24~12_combout  ) ) ) # ( !\cpu|IP[7]~DUPLICATE_q  & ( \cpu|Pmem|WideOr5~3_combout  & ( !\cpu|Selector24~12_combout  $ (((!\cpu|Pmem|WideOr4~3_combout ) # 
// ((!\cpu|Mux40~10_combout ) # (\cpu|Pmem|WideOr6~2_combout )))) ) ) ) # ( \cpu|IP[7]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr5~3_combout  & ( \cpu|Selector24~12_combout  ) ) ) # ( !\cpu|IP[7]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr5~3_combout  & ( 
// (!\cpu|Pmem|WideOr4~3_combout  & (((\cpu|Selector24~12_combout )))) # (\cpu|Pmem|WideOr4~3_combout  & ((!\cpu|Mux40~10_combout  & (\cpu|Pmem|WideOr6~2_combout  & \cpu|Selector24~12_combout )) # (\cpu|Mux40~10_combout  & ((\cpu|Selector24~12_combout ) # 
// (\cpu|Pmem|WideOr6~2_combout ))))) ) ) )

	.dataa(!\cpu|Pmem|WideOr4~3_combout ),
	.datab(!\cpu|Mux40~10_combout ),
	.datac(!\cpu|Pmem|WideOr6~2_combout ),
	.datad(!\cpu|Selector24~12_combout ),
	.datae(!\cpu|IP[7]~DUPLICATE_q ),
	.dataf(!\cpu|Pmem|WideOr5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~8 .extended_lut = "off";
defparam \cpu|cnum~8 .lut_mask = 64'h01BF00FF10EF00FF;
defparam \cpu|cnum~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N2
dffeas \cpu|s_word[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[5] .is_wysiwyg = "true";
defparam \cpu|s_word[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N0
cyclonev_lcell_comb \cpu|Mux58~0 (
// Equation(s):
// \cpu|Mux58~0_combout  = ( \cpu|Mult1~13  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word [5])))) # (\cpu|Mux50~0_combout  & (((\cpu|Add3~21_sumout )) # (\cpu|Pmem|WideOr5~0_combout ))) ) ) # ( !\cpu|Mult1~13  & ( (!\cpu|Mux50~0_combout  & (((\cpu|s_word 
// [5])))) # (\cpu|Mux50~0_combout  & (!\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~21_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux50~0_combout ),
	.datac(!\cpu|Add3~21_sumout ),
	.datad(!\cpu|s_word [5]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux58~0 .extended_lut = "off";
defparam \cpu|Mux58~0 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \cpu|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N26
dffeas \cpu|word[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Mux66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[5] .is_wysiwyg = "true";
defparam \cpu|word[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N24
cyclonev_lcell_comb \cpu|Mux66~0 (
// Equation(s):
// \cpu|Mux66~0_combout  = ( \cpu|Mult0~13  & ( (!\cpu|Mux70~0_combout  & (((\cpu|Pmem|WideOr5~0_combout )) # (\cpu|Add2~21_sumout ))) # (\cpu|Mux70~0_combout  & (((\cpu|word [5])))) ) ) # ( !\cpu|Mult0~13  & ( (!\cpu|Mux70~0_combout  & (\cpu|Add2~21_sumout  
// & (!\cpu|Pmem|WideOr5~0_combout ))) # (\cpu|Mux70~0_combout  & (((\cpu|word [5])))) ) )

	.dataa(!\cpu|Mux70~0_combout ),
	.datab(!\cpu|Add2~21_sumout ),
	.datac(!\cpu|Pmem|WideOr5~0_combout ),
	.datad(!\cpu|word [5]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux66~0 .extended_lut = "off";
defparam \cpu|Mux66~0 .lut_mask = 64'h207520752A7F2A7F;
defparam \cpu|Mux66~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N12
cyclonev_lcell_comb \cpu|cnum~9 (
// Equation(s):
// \cpu|cnum~9_combout  = ( \cpu|Mux66~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & (((\cpu|Mux58~0_combout )) # (\cpu|Pmem|WideOr6~3_combout ))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~8_combout )))) ) ) # ( !\cpu|Mux66~0_combout  & ( 
// (!\cpu|Pmem|WideOr4~0_combout  & (!\cpu|Pmem|WideOr6~3_combout  & ((\cpu|Mux58~0_combout )))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~8_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr6~3_combout ),
	.datab(!\cpu|cnum~8_combout ),
	.datac(!\cpu|Pmem|WideOr4~0_combout ),
	.datad(!\cpu|Mux58~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux66~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~9 .extended_lut = "off";
defparam \cpu|cnum~9 .lut_mask = 64'h03A303A353F353F3;
defparam \cpu|cnum~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N56
dffeas \cpu|Reg[2][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[2][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][5] .is_wysiwyg = "true";
defparam \cpu|Reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N33
cyclonev_lcell_comb \cpu|Mux2~8 (
// Equation(s):
// \cpu|Mux2~8_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[3][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[2][5]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & ( 
// !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[1][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[0][5]~q  ) ) )

	.dataa(!\cpu|Reg[2][5]~q ),
	.datab(!\cpu|Reg[1][5]~q ),
	.datac(!\cpu|Reg[0][5]~q ),
	.datad(!\cpu|Reg[3][5]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux2~8 .extended_lut = "off";
defparam \cpu|Mux2~8 .lut_mask = 64'h0F0F3333555500FF;
defparam \cpu|Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N12
cyclonev_lcell_comb \cpu|Mux2~6 (
// Equation(s):
// \cpu|Mux2~6_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[15][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[14][5]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & ( 
// !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[13][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[12][5]~q  ) ) )

	.dataa(!\cpu|Reg[15][5]~q ),
	.datab(!\cpu|Reg[14][5]~q ),
	.datac(!\cpu|Reg[12][5]~q ),
	.datad(!\cpu|Reg[13][5]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux2~6 .extended_lut = "off";
defparam \cpu|Mux2~6 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N1
dffeas \cpu|Reg[5][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[5][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][5] .is_wysiwyg = "true";
defparam \cpu|Reg[5][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N30
cyclonev_lcell_comb \cpu|Mux2~7 (
// Equation(s):
// \cpu|Mux2~7_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[7][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[6][5]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & ( 
// !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[5][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[4][5]~q  ) ) )

	.dataa(!\cpu|Reg[7][5]~q ),
	.datab(!\cpu|Reg[6][5]~q ),
	.datac(!\cpu|Reg[4][5]~q ),
	.datad(!\cpu|Reg[5][5]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux2~7 .extended_lut = "off";
defparam \cpu|Mux2~7 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N0
cyclonev_lcell_comb \cpu|Mux2~5 (
// Equation(s):
// \cpu|Mux2~5_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[11][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[10][5]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & ( 
// !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[9][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[8][5]~q  ) ) )

	.dataa(!\cpu|Reg[8][5]~q ),
	.datab(!\cpu|Reg[9][5]~q ),
	.datac(!\cpu|Reg[10][5]~q ),
	.datad(!\cpu|Reg[11][5]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux2~5 .extended_lut = "off";
defparam \cpu|Mux2~5 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N24
cyclonev_lcell_comb \cpu|Mux2~9 (
// Equation(s):
// \cpu|Mux2~9_combout  = ( \cpu|Mux2~7_combout  & ( \cpu|Mux2~5_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (((\cpu|Pmem|WideOr9~1_combout )) # (\cpu|Mux2~8_combout ))) # (\cpu|Pmem|WideOr8~1_combout  & (((!\cpu|Pmem|WideOr9~1_combout ) # 
// (\cpu|Mux2~6_combout )))) ) ) ) # ( !\cpu|Mux2~7_combout  & ( \cpu|Mux2~5_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (\cpu|Mux2~8_combout  & ((!\cpu|Pmem|WideOr9~1_combout )))) # (\cpu|Pmem|WideOr8~1_combout  & (((!\cpu|Pmem|WideOr9~1_combout ) # 
// (\cpu|Mux2~6_combout )))) ) ) ) # ( \cpu|Mux2~7_combout  & ( !\cpu|Mux2~5_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (((\cpu|Pmem|WideOr9~1_combout )) # (\cpu|Mux2~8_combout ))) # (\cpu|Pmem|WideOr8~1_combout  & (((\cpu|Mux2~6_combout  & 
// \cpu|Pmem|WideOr9~1_combout )))) ) ) ) # ( !\cpu|Mux2~7_combout  & ( !\cpu|Mux2~5_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & (\cpu|Mux2~8_combout  & ((!\cpu|Pmem|WideOr9~1_combout )))) # (\cpu|Pmem|WideOr8~1_combout  & (((\cpu|Mux2~6_combout  & 
// \cpu|Pmem|WideOr9~1_combout )))) ) ) )

	.dataa(!\cpu|Mux2~8_combout ),
	.datab(!\cpu|Pmem|WideOr8~1_combout ),
	.datac(!\cpu|Mux2~6_combout ),
	.datad(!\cpu|Pmem|WideOr9~1_combout ),
	.datae(!\cpu|Mux2~7_combout ),
	.dataf(!\cpu|Mux2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux2~9 .extended_lut = "off";
defparam \cpu|Mux2~9 .lut_mask = 64'h440344CF770377CF;
defparam \cpu|Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N57
cyclonev_lcell_comb \cpu|Selector2~0 (
// Equation(s):
// \cpu|Selector2~0_combout  = (\cpu|Pmem|WideOr7~3_combout  & ((!\cpu|Pmem|data[22]~1_combout  & (\cpu|Mux2~9_combout )) # (\cpu|Pmem|data[22]~1_combout  & ((\cpu|Mux2~4_combout )))))

	.dataa(!\cpu|Mux2~9_combout ),
	.datab(!\cpu|Mux2~4_combout ),
	.datac(!\cpu|Pmem|WideOr7~3_combout ),
	.datad(!\cpu|Pmem|data[22]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector2~0 .extended_lut = "off";
defparam \cpu|Selector2~0 .lut_mask = 64'h0503050305030503;
defparam \cpu|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N30
cyclonev_lcell_comb \cpu|Selector12~0 (
// Equation(s):
// \cpu|Selector12~0_combout  = ( \cpu|Equal5~0_combout  & ( \cpu|Selector3~10_combout  & ( \cpu|Selector2~0_combout  ) ) ) # ( !\cpu|Equal5~0_combout  & ( \cpu|Selector3~10_combout  & ( (!\cpu|Equal4~0_combout ) # (\cpu|Selector4~10_combout ) ) ) ) # ( 
// \cpu|Equal5~0_combout  & ( !\cpu|Selector3~10_combout  & ( \cpu|Selector2~0_combout  ) ) ) # ( !\cpu|Equal5~0_combout  & ( !\cpu|Selector3~10_combout  & ( (\cpu|Selector4~10_combout  & \cpu|Equal4~0_combout ) ) ) )

	.dataa(!\cpu|Selector2~0_combout ),
	.datab(!\cpu|Selector4~10_combout ),
	.datac(gnd),
	.datad(!\cpu|Equal4~0_combout ),
	.datae(!\cpu|Equal5~0_combout ),
	.dataf(!\cpu|Selector3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector12~0 .extended_lut = "off";
defparam \cpu|Selector12~0 .lut_mask = 64'h00335555FF335555;
defparam \cpu|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N48
cyclonev_lcell_comb \cpu|Reg[29][4]~feeder (
// Equation(s):
// \cpu|Reg[29][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector12~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[29][4]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[29][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N49
dffeas \cpu|Reg[29][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[29][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][4] .is_wysiwyg = "true";
defparam \cpu|Reg[29][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N33
cyclonev_lcell_comb \cpu|Selector3~6 (
// Equation(s):
// \cpu|Selector3~6_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[29][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[25][4]~q  ) ) ) # ( \cpu|Pmem|WideOr9~1_combout  & ( 
// !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[21][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[17][4]~q  ) ) )

	.dataa(!\cpu|Reg[29][4]~q ),
	.datab(!\cpu|Reg[21][4]~q ),
	.datac(!\cpu|Reg[17][4]~q ),
	.datad(!\cpu|Reg[25][4]~q ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~6 .extended_lut = "off";
defparam \cpu|Selector3~6 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|Selector3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N15
cyclonev_lcell_comb \cpu|Selector3~8 (
// Equation(s):
// \cpu|Selector3~8_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[31][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[27][4]~q  ) ) ) # ( \cpu|Pmem|WideOr9~1_combout  & ( 
// !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[23][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[19][4]~q  ) ) )

	.dataa(!\cpu|Reg[19][4]~q ),
	.datab(!\cpu|Reg[23][4]~q ),
	.datac(!\cpu|Reg[27][4]~q ),
	.datad(!\cpu|Reg[31][4]~q ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~8 .extended_lut = "off";
defparam \cpu|Selector3~8 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|Selector3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N51
cyclonev_lcell_comb \cpu|Selector3~7 (
// Equation(s):
// \cpu|Selector3~7_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[30][4]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[26][4]~q  ) ) ) # ( 
// \cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[22][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[18][4]~q  ) ) )

	.dataa(!\cpu|Reg[30][4]~DUPLICATE_q ),
	.datab(!\cpu|Reg[22][4]~q ),
	.datac(!\cpu|Reg[18][4]~q ),
	.datad(!\cpu|Reg[26][4]~q ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~7 .extended_lut = "off";
defparam \cpu|Selector3~7 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|Selector3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N39
cyclonev_lcell_comb \cpu|Selector3~5 (
// Equation(s):
// \cpu|Selector3~5_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[28][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[24][4]~q  ) ) ) # ( \cpu|Pmem|WideOr9~1_combout  & ( 
// !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[20][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Pmem|WideOr8~1_combout  & ( \cpu|Reg[16][4]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[28][4]~q ),
	.datab(!\cpu|Reg[20][4]~q ),
	.datac(!\cpu|Reg[16][4]~DUPLICATE_q ),
	.datad(!\cpu|Reg[24][4]~q ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Pmem|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~5 .extended_lut = "off";
defparam \cpu|Selector3~5 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|Selector3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N6
cyclonev_lcell_comb \cpu|Selector3~9 (
// Equation(s):
// \cpu|Selector3~9_combout  = ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Selector3~5_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Selector3~7_combout ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Selector3~8_combout )) ) ) ) # ( 
// !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Selector3~5_combout  & ( (!\cpu|Pmem|WideOr11~1_combout ) # (\cpu|Selector3~6_combout ) ) ) ) # ( \cpu|Pmem|WideOr10~1_combout  & ( !\cpu|Selector3~5_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & 
// ((\cpu|Selector3~7_combout ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Selector3~8_combout )) ) ) ) # ( !\cpu|Pmem|WideOr10~1_combout  & ( !\cpu|Selector3~5_combout  & ( (\cpu|Selector3~6_combout  & \cpu|Pmem|WideOr11~1_combout ) ) ) )

	.dataa(!\cpu|Selector3~6_combout ),
	.datab(!\cpu|Selector3~8_combout ),
	.datac(!\cpu|Pmem|WideOr11~1_combout ),
	.datad(!\cpu|Selector3~7_combout ),
	.datae(!\cpu|Pmem|WideOr10~1_combout ),
	.dataf(!\cpu|Selector3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~9 .extended_lut = "off";
defparam \cpu|Selector3~9 .lut_mask = 64'h050503F3F5F503F3;
defparam \cpu|Selector3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N32
dffeas \cpu|Reg[13][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[13][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[13][0]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[13][4] .is_wysiwyg = "true";
defparam \cpu|Reg[13][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N12
cyclonev_lcell_comb \cpu|Selector3~3 (
// Equation(s):
// \cpu|Selector3~3_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[15][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[14][4]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  
// & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[13][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[12][4]~q  ) ) )

	.dataa(!\cpu|Reg[14][4]~q ),
	.datab(!\cpu|Reg[13][4]~q ),
	.datac(!\cpu|Reg[12][4]~q ),
	.datad(!\cpu|Reg[15][4]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~3 .extended_lut = "off";
defparam \cpu|Selector3~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \cpu|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N5
dffeas \cpu|Reg[0][4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[0][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N44
dffeas \cpu|Reg[1][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[1][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][4] .is_wysiwyg = "true";
defparam \cpu|Reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N36
cyclonev_lcell_comb \cpu|Selector3~0 (
// Equation(s):
// \cpu|Selector3~0_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[3][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[2][4]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & 
// ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[1][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[0][4]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[3][4]~q ),
	.datab(!\cpu|Reg[2][4]~q ),
	.datac(!\cpu|Reg[0][4]~DUPLICATE_q ),
	.datad(!\cpu|Reg[1][4]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~0 .extended_lut = "off";
defparam \cpu|Selector3~0 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N42
cyclonev_lcell_comb \cpu|Selector3~2 (
// Equation(s):
// \cpu|Selector3~2_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[7][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[6][4]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & 
// ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[5][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[4][4]~q  ) ) )

	.dataa(!\cpu|Reg[6][4]~q ),
	.datab(!\cpu|Reg[5][4]~q ),
	.datac(!\cpu|Reg[7][4]~q ),
	.datad(!\cpu|Reg[4][4]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~2 .extended_lut = "off";
defparam \cpu|Selector3~2 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N51
cyclonev_lcell_comb \cpu|Selector3~1 (
// Equation(s):
// \cpu|Selector3~1_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[11][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[10][4]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  
// & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[9][4]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[8][4]~q  ) ) )

	.dataa(!\cpu|Reg[8][4]~q ),
	.datab(!\cpu|Reg[11][4]~q ),
	.datac(!\cpu|Reg[9][4]~DUPLICATE_q ),
	.datad(!\cpu|Reg[10][4]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~1 .extended_lut = "off";
defparam \cpu|Selector3~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \cpu|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N48
cyclonev_lcell_comb \cpu|Selector3~4 (
// Equation(s):
// \cpu|Selector3~4_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( \cpu|Selector3~1_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & ((\cpu|Selector3~2_combout ))) # (\cpu|Pmem|WideOr8~1_combout  & (\cpu|Selector3~3_combout )) ) ) ) # ( 
// !\cpu|Pmem|WideOr9~1_combout  & ( \cpu|Selector3~1_combout  & ( (\cpu|Selector3~0_combout ) # (\cpu|Pmem|WideOr8~1_combout ) ) ) ) # ( \cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Selector3~1_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & 
// ((\cpu|Selector3~2_combout ))) # (\cpu|Pmem|WideOr8~1_combout  & (\cpu|Selector3~3_combout )) ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( !\cpu|Selector3~1_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & \cpu|Selector3~0_combout ) ) ) )

	.dataa(!\cpu|Selector3~3_combout ),
	.datab(!\cpu|Pmem|WideOr8~1_combout ),
	.datac(!\cpu|Selector3~0_combout ),
	.datad(!\cpu|Selector3~2_combout ),
	.datae(!\cpu|Pmem|WideOr9~1_combout ),
	.dataf(!\cpu|Selector3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~4 .extended_lut = "off";
defparam \cpu|Selector3~4 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \cpu|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N36
cyclonev_lcell_comb \cpu|Selector3~10 (
// Equation(s):
// \cpu|Selector3~10_combout  = ( \cpu|Pmem|data[22]~1_combout  & ( \cpu|Selector3~4_combout  & ( (!\cpu|Pmem|WideOr7~3_combout ) # (\cpu|Selector3~9_combout ) ) ) ) # ( !\cpu|Pmem|data[22]~1_combout  & ( \cpu|Selector3~4_combout  & ( 
// \cpu|Pmem|WideOr7~3_combout  ) ) ) # ( \cpu|Pmem|data[22]~1_combout  & ( !\cpu|Selector3~4_combout  & ( (!\cpu|Pmem|WideOr7~3_combout ) # (\cpu|Selector3~9_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|Selector3~9_combout ),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr7~3_combout ),
	.datae(!\cpu|Pmem|data[22]~1_combout ),
	.dataf(!\cpu|Selector3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~10 .extended_lut = "off";
defparam \cpu|Selector3~10 .lut_mask = 64'h0000FF3300FFFF33;
defparam \cpu|Selector3~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N18
cyclonev_lcell_comb \cpu|Selector11~0 (
// Equation(s):
// \cpu|Selector11~0_combout  = ( \cpu|Equal4~0_combout  & ( (!\cpu|Equal5~0_combout  & (\cpu|Selector3~10_combout )) # (\cpu|Equal5~0_combout  & ((\cpu|Selector1~0_combout ))) ) ) # ( !\cpu|Equal4~0_combout  & ( (!\cpu|Equal5~0_combout  & 
// ((\cpu|Selector2~0_combout ))) # (\cpu|Equal5~0_combout  & (\cpu|Selector1~0_combout )) ) )

	.dataa(!\cpu|Selector3~10_combout ),
	.datab(!\cpu|Selector1~0_combout ),
	.datac(!\cpu|Equal5~0_combout ),
	.datad(!\cpu|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector11~0 .extended_lut = "off";
defparam \cpu|Selector11~0 .lut_mask = 64'h03F303F353535353;
defparam \cpu|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N6
cyclonev_lcell_comb \cpu|Reg[23][5]~feeder (
// Equation(s):
// \cpu|Reg[23][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[23][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[23][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[23][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[23][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N7
dffeas \cpu|Reg[23][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[23][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[23][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[23][5] .is_wysiwyg = "true";
defparam \cpu|Reg[23][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N56
dffeas \cpu|Reg[22][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[22][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[22][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[22][5] .is_wysiwyg = "true";
defparam \cpu|Reg[22][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N30
cyclonev_lcell_comb \cpu|Mux2~2 (
// Equation(s):
// \cpu|Mux2~2_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[23][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[22][5]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & ( 
// !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[21][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[20][5]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[23][5]~q ),
	.datab(!\cpu|Reg[22][5]~q ),
	.datac(!\cpu|Reg[21][5]~q ),
	.datad(!\cpu|Reg[20][5]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux2~2 .extended_lut = "off";
defparam \cpu|Mux2~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N18
cyclonev_lcell_comb \cpu|Mux2~0 (
// Equation(s):
// \cpu|Mux2~0_combout  = ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Reg[19][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Reg[17][5]~q  ) ) ) # ( \cpu|Pmem|WideOr10~1_combout  & ( 
// !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Reg[18][5]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr10~1_combout  & ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Reg[16][5]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[17][5]~q ),
	.datab(!\cpu|Reg[18][5]~DUPLICATE_q ),
	.datac(!\cpu|Reg[19][5]~q ),
	.datad(!\cpu|Reg[16][5]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr10~1_combout ),
	.dataf(!\cpu|Pmem|WideOr11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux2~0 .extended_lut = "off";
defparam \cpu|Mux2~0 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N8
dffeas \cpu|Reg[30][5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[30][7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[30][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N0
cyclonev_lcell_comb \cpu|Mux2~3 (
// Equation(s):
// \cpu|Mux2~3_combout  = ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Reg[31][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Reg[29][5]~q  ) ) ) # ( \cpu|Pmem|WideOr10~1_combout  & ( 
// !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Reg[30][5]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr10~1_combout  & ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Reg[28][5]~q  ) ) )

	.dataa(!\cpu|Reg[28][5]~q ),
	.datab(!\cpu|Reg[30][5]~DUPLICATE_q ),
	.datac(!\cpu|Reg[29][5]~q ),
	.datad(!\cpu|Reg[31][5]~q ),
	.datae(!\cpu|Pmem|WideOr10~1_combout ),
	.dataf(!\cpu|Pmem|WideOr11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux2~3 .extended_lut = "off";
defparam \cpu|Mux2~3 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N42
cyclonev_lcell_comb \cpu|Mux2~1 (
// Equation(s):
// \cpu|Mux2~1_combout  = ( \cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[27][5]~q  & ( (\cpu|Pmem|WideOr11~1_combout ) # (\cpu|Reg[26][5]~DUPLICATE_q ) ) ) ) # ( !\cpu|Pmem|WideOr10~1_combout  & ( \cpu|Reg[27][5]~q  & ( (!\cpu|Pmem|WideOr11~1_combout  & 
// (\cpu|Reg[24][5]~q )) # (\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[25][5]~q ))) ) ) ) # ( \cpu|Pmem|WideOr10~1_combout  & ( !\cpu|Reg[27][5]~q  & ( (\cpu|Reg[26][5]~DUPLICATE_q  & !\cpu|Pmem|WideOr11~1_combout ) ) ) ) # ( !\cpu|Pmem|WideOr10~1_combout  & 
// ( !\cpu|Reg[27][5]~q  & ( (!\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[24][5]~q )) # (\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[25][5]~q ))) ) ) )

	.dataa(!\cpu|Reg[24][5]~q ),
	.datab(!\cpu|Reg[26][5]~DUPLICATE_q ),
	.datac(!\cpu|Reg[25][5]~q ),
	.datad(!\cpu|Pmem|WideOr11~1_combout ),
	.datae(!\cpu|Pmem|WideOr10~1_combout ),
	.dataf(!\cpu|Reg[27][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux2~1 .extended_lut = "off";
defparam \cpu|Mux2~1 .lut_mask = 64'h550F3300550F33FF;
defparam \cpu|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N42
cyclonev_lcell_comb \cpu|Mux2~4 (
// Equation(s):
// \cpu|Mux2~4_combout  = ( \cpu|Mux2~3_combout  & ( \cpu|Mux2~1_combout  & ( ((!\cpu|Pmem|WideOr9~1_combout  & ((\cpu|Mux2~0_combout ))) # (\cpu|Pmem|WideOr9~1_combout  & (\cpu|Mux2~2_combout ))) # (\cpu|Pmem|WideOr8~1_combout ) ) ) ) # ( 
// !\cpu|Mux2~3_combout  & ( \cpu|Mux2~1_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & ((!\cpu|Pmem|WideOr9~1_combout  & ((\cpu|Mux2~0_combout ))) # (\cpu|Pmem|WideOr9~1_combout  & (\cpu|Mux2~2_combout )))) # (\cpu|Pmem|WideOr8~1_combout  & 
// (((!\cpu|Pmem|WideOr9~1_combout )))) ) ) ) # ( \cpu|Mux2~3_combout  & ( !\cpu|Mux2~1_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & ((!\cpu|Pmem|WideOr9~1_combout  & ((\cpu|Mux2~0_combout ))) # (\cpu|Pmem|WideOr9~1_combout  & (\cpu|Mux2~2_combout )))) # 
// (\cpu|Pmem|WideOr8~1_combout  & (((\cpu|Pmem|WideOr9~1_combout )))) ) ) ) # ( !\cpu|Mux2~3_combout  & ( !\cpu|Mux2~1_combout  & ( (!\cpu|Pmem|WideOr8~1_combout  & ((!\cpu|Pmem|WideOr9~1_combout  & ((\cpu|Mux2~0_combout ))) # (\cpu|Pmem|WideOr9~1_combout  
// & (\cpu|Mux2~2_combout )))) ) ) )

	.dataa(!\cpu|Mux2~2_combout ),
	.datab(!\cpu|Pmem|WideOr8~1_combout ),
	.datac(!\cpu|Mux2~0_combout ),
	.datad(!\cpu|Pmem|WideOr9~1_combout ),
	.datae(!\cpu|Mux2~3_combout ),
	.dataf(!\cpu|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux2~4 .extended_lut = "off";
defparam \cpu|Mux2~4 .lut_mask = 64'h0C440C773F443F77;
defparam \cpu|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N54
cyclonev_lcell_comb \cpu|Selector10~0 (
// Equation(s):
// \cpu|Selector10~0_combout  = ( \cpu|Mux1~9_combout  & ( \cpu|Equal4~0_combout  & ( (!\cpu|Pmem|data[22]~1_combout  & ((\cpu|Mux2~9_combout ))) # (\cpu|Pmem|data[22]~1_combout  & (\cpu|Mux2~4_combout )) ) ) ) # ( !\cpu|Mux1~9_combout  & ( 
// \cpu|Equal4~0_combout  & ( (!\cpu|Pmem|data[22]~1_combout  & ((\cpu|Mux2~9_combout ))) # (\cpu|Pmem|data[22]~1_combout  & (\cpu|Mux2~4_combout )) ) ) ) # ( \cpu|Mux1~9_combout  & ( !\cpu|Equal4~0_combout  & ( (!\cpu|Pmem|data[22]~1_combout ) # 
// (\cpu|Mux1~4_combout ) ) ) ) # ( !\cpu|Mux1~9_combout  & ( !\cpu|Equal4~0_combout  & ( (\cpu|Mux1~4_combout  & \cpu|Pmem|data[22]~1_combout ) ) ) )

	.dataa(!\cpu|Mux2~4_combout ),
	.datab(!\cpu|Mux1~4_combout ),
	.datac(!\cpu|Pmem|data[22]~1_combout ),
	.datad(!\cpu|Mux2~9_combout ),
	.datae(!\cpu|Mux1~9_combout ),
	.dataf(!\cpu|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector10~0 .extended_lut = "off";
defparam \cpu|Selector10~0 .lut_mask = 64'h0303F3F305F505F5;
defparam \cpu|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N0
cyclonev_lcell_comb \cpu|Selector10~1 (
// Equation(s):
// \cpu|Selector10~1_combout  = ( \cpu|Equal5~0_combout  & ( \cpu|Selector0~11_combout  ) ) # ( !\cpu|Equal5~0_combout  & ( \cpu|Selector0~11_combout  & ( (\cpu|Pmem|WideOr7~3_combout  & \cpu|Selector10~0_combout ) ) ) ) # ( !\cpu|Equal5~0_combout  & ( 
// !\cpu|Selector0~11_combout  & ( (\cpu|Pmem|WideOr7~3_combout  & \cpu|Selector10~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr7~3_combout ),
	.datac(!\cpu|Selector10~0_combout ),
	.datad(gnd),
	.datae(!\cpu|Equal5~0_combout ),
	.dataf(!\cpu|Selector0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector10~1 .extended_lut = "off";
defparam \cpu|Selector10~1 .lut_mask = 64'h030300000303FFFF;
defparam \cpu|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N24
cyclonev_lcell_comb \cpu|Reg~93 (
// Equation(s):
// \cpu|Reg~93_combout  = ( \cpu|Reg[31][6]~q  & ( \cpu|cnum~14_combout  & ( (!\cpu|Reg~92_combout ) # ((!\cpu|Pmem|WideOr2~0_combout  & ((\cpu|Selector10~1_combout ))) # (\cpu|Pmem|WideOr2~0_combout  & (\cpu|Pmem|WideOr3~0_combout ))) ) ) ) # ( 
// !\cpu|Reg[31][6]~q  & ( \cpu|cnum~14_combout  & ( (\cpu|Reg~92_combout  & ((!\cpu|Pmem|WideOr2~0_combout  & ((\cpu|Selector10~1_combout ))) # (\cpu|Pmem|WideOr2~0_combout  & (\cpu|Pmem|WideOr3~0_combout )))) ) ) ) # ( \cpu|Reg[31][6]~q  & ( 
// !\cpu|cnum~14_combout  & ( (!\cpu|Reg~92_combout ) # ((!\cpu|Pmem|WideOr2~0_combout  & \cpu|Selector10~1_combout )) ) ) ) # ( !\cpu|Reg[31][6]~q  & ( !\cpu|cnum~14_combout  & ( (!\cpu|Pmem|WideOr2~0_combout  & (\cpu|Reg~92_combout  & 
// \cpu|Selector10~1_combout )) ) ) )

	.dataa(!\cpu|Pmem|WideOr2~0_combout ),
	.datab(!\cpu|Pmem|WideOr3~0_combout ),
	.datac(!\cpu|Reg~92_combout ),
	.datad(!\cpu|Selector10~1_combout ),
	.datae(!\cpu|Reg[31][6]~q ),
	.dataf(!\cpu|cnum~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~93 .extended_lut = "off";
defparam \cpu|Reg~93 .lut_mask = 64'h000AF0FA010BF1FB;
defparam \cpu|Reg~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N25
dffeas \cpu|Reg[31][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(\cpu|Reg~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][6] .is_wysiwyg = "true";
defparam \cpu|Reg[31][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N3
cyclonev_lcell_comb \cpu|Mux72~4 (
// Equation(s):
// \cpu|Mux72~4_combout  = ( !\cpu|Pmem|WideOr5~0_combout  & ( (!\cpu|Pmem|WideOr6~3_combout  & (((\cpu|Reg[31][1]~q  & ((!\cpu|Pmem|WideOr4~0_combout )))))) # (\cpu|Pmem|WideOr6~3_combout  & ((((\cpu|Pmem|WideOr4~0_combout ))) # (\cpu|Reg[31][0]~q ))) ) ) # 
// ( \cpu|Pmem|WideOr5~0_combout  & ( (!\cpu|Pmem|WideOr6~3_combout  & (((\cpu|Reg[31][3]~q  & ((!\cpu|Pmem|WideOr4~0_combout )))))) # (\cpu|Pmem|WideOr6~3_combout  & ((((\cpu|Pmem|WideOr4~0_combout ) # (\cpu|Reg[31][2]~DUPLICATE_q ))))) ) )

	.dataa(!\cpu|Pmem|WideOr6~3_combout ),
	.datab(!\cpu|Reg[31][0]~q ),
	.datac(!\cpu|Reg[31][3]~q ),
	.datad(!\cpu|Reg[31][2]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr5~0_combout ),
	.dataf(!\cpu|Pmem|WideOr4~0_combout ),
	.datag(!\cpu|Reg[31][1]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux72~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux72~4 .extended_lut = "on";
defparam \cpu|Mux72~4 .lut_mask = 64'h1B1B0A5F55555555;
defparam \cpu|Mux72~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N24
cyclonev_lcell_comb \cpu|Mux72~0 (
// Equation(s):
// \cpu|Mux72~0_combout  = ( !\cpu|Pmem|WideOr5~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & ((((\cpu|Mux72~4_combout ))))) # (\cpu|Pmem|WideOr4~0_combout  & (((!\cpu|Mux72~4_combout  & (\cpu|Reg[31][5]~q )) # (\cpu|Mux72~4_combout  & ((\cpu|Reg[31][4]~q 
// )))))) ) ) # ( \cpu|Pmem|WideOr5~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & ((((\cpu|Mux72~4_combout ))))) # (\cpu|Pmem|WideOr4~0_combout  & ((!\cpu|Mux72~4_combout  & (((\cpu|Reg[31][7]~q )))) # (\cpu|Mux72~4_combout  & (\cpu|Reg[31][6]~q )))) ) )

	.dataa(!\cpu|Pmem|WideOr4~0_combout ),
	.datab(!\cpu|Reg[31][6]~q ),
	.datac(!\cpu|Reg[31][7]~q ),
	.datad(!\cpu|Mux72~4_combout ),
	.datae(!\cpu|Pmem|WideOr5~0_combout ),
	.dataf(!\cpu|Reg[31][4]~q ),
	.datag(!\cpu|Reg[31][5]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux72~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux72~0 .extended_lut = "on";
defparam \cpu|Mux72~0 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \cpu|Mux72~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N6
cyclonev_lcell_comb \cpu|IP[0]~0 (
// Equation(s):
// \cpu|IP[0]~0_combout  = ( \cpu|Mux72~0_combout  & ( (\cpu|Pmem|WideOr2~0_combout  & (!\cpu|Pmem|WideOr3~0_combout  & (!\cpu|Pmem|WideOr0~0_combout  $ (!\cpu|Pmem|WideOr1~1_combout )))) ) ) # ( !\cpu|Mux72~0_combout  & ( (\cpu|Pmem|WideOr2~0_combout  & 
// (!\cpu|Pmem|WideOr3~0_combout  & (\cpu|Pmem|WideOr0~0_combout  & !\cpu|Pmem|WideOr1~1_combout ))) ) )

	.dataa(!\cpu|Pmem|WideOr2~0_combout ),
	.datab(!\cpu|Pmem|WideOr3~0_combout ),
	.datac(!\cpu|Pmem|WideOr0~0_combout ),
	.datad(!\cpu|Pmem|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux72~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP[0]~0 .extended_lut = "off";
defparam \cpu|IP[0]~0 .lut_mask = 64'h0400040004400440;
defparam \cpu|IP[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N0
cyclonev_lcell_comb \cpu|Mux21~3 (
// Equation(s):
// \cpu|Mux21~3_combout  = ( \cpu|Selector29~10_combout  & ( \cpu|Selector0~11_combout  & ( (\cpu|Selector7~10_combout  & (\cpu|Selector22~10_combout  & (!\cpu|Selector6~10_combout  $ (\cpu|Selector28~10_combout )))) ) ) ) # ( !\cpu|Selector29~10_combout  & 
// ( \cpu|Selector0~11_combout  & ( (!\cpu|Selector7~10_combout  & (\cpu|Selector22~10_combout  & (!\cpu|Selector6~10_combout  $ (\cpu|Selector28~10_combout )))) ) ) ) # ( \cpu|Selector29~10_combout  & ( !\cpu|Selector0~11_combout  & ( 
// (\cpu|Selector7~10_combout  & (!\cpu|Selector22~10_combout  & (!\cpu|Selector6~10_combout  $ (\cpu|Selector28~10_combout )))) ) ) ) # ( !\cpu|Selector29~10_combout  & ( !\cpu|Selector0~11_combout  & ( (!\cpu|Selector7~10_combout  & 
// (!\cpu|Selector22~10_combout  & (!\cpu|Selector6~10_combout  $ (\cpu|Selector28~10_combout )))) ) ) )

	.dataa(!\cpu|Selector7~10_combout ),
	.datab(!\cpu|Selector6~10_combout ),
	.datac(!\cpu|Selector28~10_combout ),
	.datad(!\cpu|Selector22~10_combout ),
	.datae(!\cpu|Selector29~10_combout ),
	.dataf(!\cpu|Selector0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux21~3 .extended_lut = "off";
defparam \cpu|Mux21~3 .lut_mask = 64'h8200410000820041;
defparam \cpu|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N57
cyclonev_lcell_comb \cpu|Mux21~2 (
// Equation(s):
// \cpu|Mux21~2_combout  = ( \cpu|Selector4~10_combout  & ( (\cpu|Selector26~10_combout  & (!\cpu|Selector5~10_combout  $ (\cpu|Selector27~10_combout ))) ) ) # ( !\cpu|Selector4~10_combout  & ( (!\cpu|Selector26~10_combout  & (!\cpu|Selector5~10_combout  $ 
// (\cpu|Selector27~10_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|Selector26~10_combout ),
	.datac(!\cpu|Selector5~10_combout ),
	.datad(!\cpu|Selector27~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector4~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux21~2 .extended_lut = "off";
defparam \cpu|Mux21~2 .lut_mask = 64'hC00CC00C30033003;
defparam \cpu|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N33
cyclonev_lcell_comb \cpu|Mux21~0 (
// Equation(s):
// \cpu|Mux21~0_combout  = ( \cpu|Selector3~10_combout  & ( \cpu|Selector24~12_combout  & ( (\cpu|Selector25~14_combout  & \cpu|Selector2~0_combout ) ) ) ) # ( !\cpu|Selector3~10_combout  & ( \cpu|Selector24~12_combout  & ( (!\cpu|Selector25~14_combout  & 
// \cpu|Selector2~0_combout ) ) ) ) # ( \cpu|Selector3~10_combout  & ( !\cpu|Selector24~12_combout  & ( (\cpu|Selector25~14_combout  & !\cpu|Selector2~0_combout ) ) ) ) # ( !\cpu|Selector3~10_combout  & ( !\cpu|Selector24~12_combout  & ( 
// (!\cpu|Selector25~14_combout  & !\cpu|Selector2~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|Selector25~14_combout ),
	.datac(!\cpu|Selector2~0_combout ),
	.datad(gnd),
	.datae(!\cpu|Selector3~10_combout ),
	.dataf(!\cpu|Selector24~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux21~0 .extended_lut = "off";
defparam \cpu|Mux21~0 .lut_mask = 64'hC0C030300C0C0303;
defparam \cpu|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N6
cyclonev_lcell_comb \cpu|Mux21~4 (
// Equation(s):
// \cpu|Mux21~4_combout  = ( \cpu|Mux21~2_combout  & ( \cpu|Mux21~0_combout  & ( (\cpu|Pmem|WideOr5~0_combout  & ((!\cpu|Mux21~3_combout ) # (!\cpu|Selector1~0_combout  $ (!\cpu|Selector23~10_combout )))) ) ) ) # ( !\cpu|Mux21~2_combout  & ( 
// \cpu|Mux21~0_combout  & ( \cpu|Pmem|WideOr5~0_combout  ) ) ) # ( \cpu|Mux21~2_combout  & ( !\cpu|Mux21~0_combout  & ( \cpu|Pmem|WideOr5~0_combout  ) ) ) # ( !\cpu|Mux21~2_combout  & ( !\cpu|Mux21~0_combout  & ( \cpu|Pmem|WideOr5~0_combout  ) ) )

	.dataa(!\cpu|Mux21~3_combout ),
	.datab(!\cpu|Pmem|WideOr5~0_combout ),
	.datac(!\cpu|Selector1~0_combout ),
	.datad(!\cpu|Selector23~10_combout ),
	.datae(!\cpu|Mux21~2_combout ),
	.dataf(!\cpu|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux21~4 .extended_lut = "off";
defparam \cpu|Mux21~4 .lut_mask = 64'h3333333333332332;
defparam \cpu|Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N18
cyclonev_lcell_comb \cpu|LessThan1~2 (
// Equation(s):
// \cpu|LessThan1~2_combout  = ( \cpu|Selector27~10_combout  & ( \cpu|Selector4~10_combout  & ( (\cpu|Selector26~10_combout  & !\cpu|Selector5~10_combout ) ) ) ) # ( \cpu|Selector27~10_combout  & ( !\cpu|Selector4~10_combout  & ( (!\cpu|Selector5~10_combout 
// ) # (\cpu|Selector26~10_combout ) ) ) ) # ( !\cpu|Selector27~10_combout  & ( !\cpu|Selector4~10_combout  & ( \cpu|Selector26~10_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector26~10_combout ),
	.datad(!\cpu|Selector5~10_combout ),
	.datae(!\cpu|Selector27~10_combout ),
	.dataf(!\cpu|Selector4~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan1~2 .extended_lut = "off";
defparam \cpu|LessThan1~2 .lut_mask = 64'h0F0FFF0F00000F00;
defparam \cpu|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N24
cyclonev_lcell_comb \cpu|LessThan1~3 (
// Equation(s):
// \cpu|LessThan1~3_combout  = ( \cpu|Selector24~12_combout  & ( \cpu|Selector3~10_combout  & ( !\cpu|Selector2~0_combout  ) ) ) # ( \cpu|Selector24~12_combout  & ( !\cpu|Selector3~10_combout  & ( (!\cpu|Selector2~0_combout ) # (\cpu|Selector25~14_combout ) 
// ) ) ) # ( !\cpu|Selector24~12_combout  & ( !\cpu|Selector3~10_combout  & ( (\cpu|Selector25~14_combout  & !\cpu|Selector2~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|Selector25~14_combout ),
	.datac(!\cpu|Selector2~0_combout ),
	.datad(gnd),
	.datae(!\cpu|Selector24~12_combout ),
	.dataf(!\cpu|Selector3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan1~3 .extended_lut = "off";
defparam \cpu|LessThan1~3 .lut_mask = 64'h3030F3F30000F0F0;
defparam \cpu|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N18
cyclonev_lcell_comb \cpu|LessThan1~0 (
// Equation(s):
// \cpu|LessThan1~0_combout  = ( \cpu|Pmem|WideOr7~3_combout  & ( \cpu|Selector7~9_combout  & ( (\cpu|Pmem|data[22]~1_combout  & (\cpu|Selector29~10_combout  & !\cpu|Selector7~4_combout )) ) ) ) # ( !\cpu|Pmem|WideOr7~3_combout  & ( \cpu|Selector7~9_combout  
// & ( (\cpu|Selector29~10_combout  & !\cpu|Pmem|WideOr11~1_combout ) ) ) ) # ( \cpu|Pmem|WideOr7~3_combout  & ( !\cpu|Selector7~9_combout  & ( (\cpu|Selector29~10_combout  & ((!\cpu|Pmem|data[22]~1_combout ) # (!\cpu|Selector7~4_combout ))) ) ) ) # ( 
// !\cpu|Pmem|WideOr7~3_combout  & ( !\cpu|Selector7~9_combout  & ( (\cpu|Selector29~10_combout  & !\cpu|Pmem|WideOr11~1_combout ) ) ) )

	.dataa(!\cpu|Pmem|data[22]~1_combout ),
	.datab(!\cpu|Selector29~10_combout ),
	.datac(!\cpu|Pmem|WideOr11~1_combout ),
	.datad(!\cpu|Selector7~4_combout ),
	.datae(!\cpu|Pmem|WideOr7~3_combout ),
	.dataf(!\cpu|Selector7~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan1~0 .extended_lut = "off";
defparam \cpu|LessThan1~0 .lut_mask = 64'h3030332230301100;
defparam \cpu|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N42
cyclonev_lcell_comb \cpu|Equal8~0 (
// Equation(s):
// \cpu|Equal8~0_combout  = ( \cpu|Selector4~9_combout  & ( \cpu|Selector4~4_combout  & ( !\cpu|Selector26~10_combout  $ (((!\cpu|Pmem|WideOr7~3_combout  & !\cpu|Pmem|WideOr8~1_combout ))) ) ) ) # ( !\cpu|Selector4~9_combout  & ( \cpu|Selector4~4_combout  & 
// ( !\cpu|Selector26~10_combout  $ (((!\cpu|Pmem|WideOr7~3_combout  & ((!\cpu|Pmem|WideOr8~1_combout ))) # (\cpu|Pmem|WideOr7~3_combout  & (!\cpu|Pmem|data[22]~1_combout )))) ) ) ) # ( \cpu|Selector4~9_combout  & ( !\cpu|Selector4~4_combout  & ( 
// !\cpu|Selector26~10_combout  $ (((!\cpu|Pmem|WideOr7~3_combout  & ((!\cpu|Pmem|WideOr8~1_combout ))) # (\cpu|Pmem|WideOr7~3_combout  & (\cpu|Pmem|data[22]~1_combout )))) ) ) ) # ( !\cpu|Selector4~9_combout  & ( !\cpu|Selector4~4_combout  & ( 
// !\cpu|Selector26~10_combout  $ (((!\cpu|Pmem|WideOr8~1_combout ) # (\cpu|Pmem|WideOr7~3_combout ))) ) ) )

	.dataa(!\cpu|Selector26~10_combout ),
	.datab(!\cpu|Pmem|WideOr7~3_combout ),
	.datac(!\cpu|Pmem|data[22]~1_combout ),
	.datad(!\cpu|Pmem|WideOr8~1_combout ),
	.datae(!\cpu|Selector4~9_combout ),
	.dataf(!\cpu|Selector4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal8~0 .extended_lut = "off";
defparam \cpu|Equal8~0 .lut_mask = 64'h559965A9569A66AA;
defparam \cpu|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N24
cyclonev_lcell_comb \cpu|LessThan1~1 (
// Equation(s):
// \cpu|LessThan1~1_combout  = ( \cpu|Selector5~10_combout  & ( \cpu|Selector6~10_combout  & ( (\cpu|Selector27~10_combout  & (\cpu|LessThan1~0_combout  & (\cpu|Selector28~10_combout  & !\cpu|Equal8~0_combout ))) ) ) ) # ( !\cpu|Selector5~10_combout  & ( 
// \cpu|Selector6~10_combout  & ( (!\cpu|Selector27~10_combout  & (\cpu|LessThan1~0_combout  & (\cpu|Selector28~10_combout  & !\cpu|Equal8~0_combout ))) ) ) ) # ( \cpu|Selector5~10_combout  & ( !\cpu|Selector6~10_combout  & ( (\cpu|Selector27~10_combout  & 
// (!\cpu|Equal8~0_combout  & ((\cpu|Selector28~10_combout ) # (\cpu|LessThan1~0_combout )))) ) ) ) # ( !\cpu|Selector5~10_combout  & ( !\cpu|Selector6~10_combout  & ( (!\cpu|Selector27~10_combout  & (!\cpu|Equal8~0_combout  & ((\cpu|Selector28~10_combout ) 
// # (\cpu|LessThan1~0_combout )))) ) ) )

	.dataa(!\cpu|Selector27~10_combout ),
	.datab(!\cpu|LessThan1~0_combout ),
	.datac(!\cpu|Selector28~10_combout ),
	.datad(!\cpu|Equal8~0_combout ),
	.datae(!\cpu|Selector5~10_combout ),
	.dataf(!\cpu|Selector6~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan1~1 .extended_lut = "off";
defparam \cpu|LessThan1~1 .lut_mask = 64'h2A00150002000100;
defparam \cpu|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N12
cyclonev_lcell_comb \cpu|LessThan1~4 (
// Equation(s):
// \cpu|LessThan1~4_combout  = ( \cpu|Mux21~0_combout  & ( \cpu|LessThan1~1_combout  & ( (!\cpu|Selector23~10_combout  & \cpu|Selector1~0_combout ) ) ) ) # ( !\cpu|Mux21~0_combout  & ( \cpu|LessThan1~1_combout  & ( (!\cpu|Selector23~10_combout  & 
// ((!\cpu|LessThan1~3_combout ) # (\cpu|Selector1~0_combout ))) # (\cpu|Selector23~10_combout  & (\cpu|Selector1~0_combout  & !\cpu|LessThan1~3_combout )) ) ) ) # ( \cpu|Mux21~0_combout  & ( !\cpu|LessThan1~1_combout  & ( (!\cpu|Selector23~10_combout  & 
// (((!\cpu|LessThan1~2_combout  & !\cpu|LessThan1~3_combout )) # (\cpu|Selector1~0_combout ))) # (\cpu|Selector23~10_combout  & (\cpu|Selector1~0_combout  & (!\cpu|LessThan1~2_combout  & !\cpu|LessThan1~3_combout ))) ) ) ) # ( !\cpu|Mux21~0_combout  & ( 
// !\cpu|LessThan1~1_combout  & ( (!\cpu|Selector23~10_combout  & ((!\cpu|LessThan1~3_combout ) # (\cpu|Selector1~0_combout ))) # (\cpu|Selector23~10_combout  & (\cpu|Selector1~0_combout  & !\cpu|LessThan1~3_combout )) ) ) )

	.dataa(!\cpu|Selector23~10_combout ),
	.datab(!\cpu|Selector1~0_combout ),
	.datac(!\cpu|LessThan1~2_combout ),
	.datad(!\cpu|LessThan1~3_combout ),
	.datae(!\cpu|Mux21~0_combout ),
	.dataf(!\cpu|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan1~4 .extended_lut = "off";
defparam \cpu|LessThan1~4 .lut_mask = 64'hBB22B222BB222222;
defparam \cpu|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N51
cyclonev_lcell_comb \cpu|LessThan3~3 (
// Equation(s):
// \cpu|LessThan3~3_combout  = ( \cpu|Selector24~12_combout  & ( \cpu|Selector3~10_combout  & ( (\cpu|Selector2~0_combout  & !\cpu|Selector25~14_combout ) ) ) ) # ( !\cpu|Selector24~12_combout  & ( \cpu|Selector3~10_combout  & ( (!\cpu|Selector25~14_combout 
// ) # (\cpu|Selector2~0_combout ) ) ) ) # ( !\cpu|Selector24~12_combout  & ( !\cpu|Selector3~10_combout  & ( \cpu|Selector2~0_combout  ) ) )

	.dataa(!\cpu|Selector2~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Selector25~14_combout ),
	.datad(gnd),
	.datae(!\cpu|Selector24~12_combout ),
	.dataf(!\cpu|Selector3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan3~3 .extended_lut = "off";
defparam \cpu|LessThan3~3 .lut_mask = 64'h55550000F5F55050;
defparam \cpu|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N39
cyclonev_lcell_comb \cpu|LessThan3~2 (
// Equation(s):
// \cpu|LessThan3~2_combout  = ( \cpu|Selector5~10_combout  & ( \cpu|Selector4~10_combout  & ( (!\cpu|Selector27~10_combout ) # (!\cpu|Selector26~10_combout ) ) ) ) # ( !\cpu|Selector5~10_combout  & ( \cpu|Selector4~10_combout  & ( 
// !\cpu|Selector26~10_combout  ) ) ) # ( \cpu|Selector5~10_combout  & ( !\cpu|Selector4~10_combout  & ( (!\cpu|Selector27~10_combout  & !\cpu|Selector26~10_combout ) ) ) )

	.dataa(!\cpu|Selector27~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector26~10_combout ),
	.datae(!\cpu|Selector5~10_combout ),
	.dataf(!\cpu|Selector4~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan3~2 .extended_lut = "off";
defparam \cpu|LessThan3~2 .lut_mask = 64'h0000AA00FF00FFAA;
defparam \cpu|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N51
cyclonev_lcell_comb \cpu|LessThan3~0 (
// Equation(s):
// \cpu|LessThan3~0_combout  = ( \cpu|Selector7~4_combout  & ( \cpu|Selector7~9_combout  & ( (!\cpu|Selector29~10_combout  & ((\cpu|Pmem|WideOr7~3_combout ) # (\cpu|Pmem|WideOr11~1_combout ))) ) ) ) # ( !\cpu|Selector7~4_combout  & ( \cpu|Selector7~9_combout 
//  & ( (!\cpu|Selector29~10_combout  & ((!\cpu|Pmem|WideOr7~3_combout  & (\cpu|Pmem|WideOr11~1_combout )) # (\cpu|Pmem|WideOr7~3_combout  & ((!\cpu|Pmem|data[22]~1_combout ))))) ) ) ) # ( \cpu|Selector7~4_combout  & ( !\cpu|Selector7~9_combout  & ( 
// (!\cpu|Selector29~10_combout  & ((!\cpu|Pmem|WideOr7~3_combout  & (\cpu|Pmem|WideOr11~1_combout )) # (\cpu|Pmem|WideOr7~3_combout  & ((\cpu|Pmem|data[22]~1_combout ))))) ) ) ) # ( !\cpu|Selector7~4_combout  & ( !\cpu|Selector7~9_combout  & ( 
// (\cpu|Pmem|WideOr11~1_combout  & (!\cpu|Selector29~10_combout  & !\cpu|Pmem|WideOr7~3_combout )) ) ) )

	.dataa(!\cpu|Pmem|WideOr11~1_combout ),
	.datab(!\cpu|Selector29~10_combout ),
	.datac(!\cpu|Pmem|WideOr7~3_combout ),
	.datad(!\cpu|Pmem|data[22]~1_combout ),
	.datae(!\cpu|Selector7~4_combout ),
	.dataf(!\cpu|Selector7~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan3~0 .extended_lut = "off";
defparam \cpu|LessThan3~0 .lut_mask = 64'h4040404C4C404C4C;
defparam \cpu|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N30
cyclonev_lcell_comb \cpu|LessThan3~1 (
// Equation(s):
// \cpu|LessThan3~1_combout  = ( \cpu|Selector6~10_combout  & ( !\cpu|Equal8~0_combout  & ( (!\cpu|Selector28~10_combout  & (!\cpu|Selector5~10_combout  $ (((\cpu|Selector27~10_combout ))))) # (\cpu|Selector28~10_combout  & (\cpu|LessThan3~0_combout  & 
// (!\cpu|Selector5~10_combout  $ (\cpu|Selector27~10_combout )))) ) ) ) # ( !\cpu|Selector6~10_combout  & ( !\cpu|Equal8~0_combout  & ( (!\cpu|Selector28~10_combout  & (\cpu|LessThan3~0_combout  & (!\cpu|Selector5~10_combout  $ (\cpu|Selector27~10_combout 
// )))) ) ) )

	.dataa(!\cpu|Selector28~10_combout ),
	.datab(!\cpu|Selector5~10_combout ),
	.datac(!\cpu|LessThan3~0_combout ),
	.datad(!\cpu|Selector27~10_combout ),
	.datae(!\cpu|Selector6~10_combout ),
	.dataf(!\cpu|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan3~1 .extended_lut = "off";
defparam \cpu|LessThan3~1 .lut_mask = 64'h08028C2300000000;
defparam \cpu|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N54
cyclonev_lcell_comb \cpu|LessThan3~4 (
// Equation(s):
// \cpu|LessThan3~4_combout  = ( \cpu|Mux21~0_combout  & ( \cpu|LessThan3~1_combout  & ( (\cpu|Selector23~10_combout  & !\cpu|Selector1~0_combout ) ) ) ) # ( !\cpu|Mux21~0_combout  & ( \cpu|LessThan3~1_combout  & ( (!\cpu|Selector23~10_combout  & 
// (!\cpu|Selector1~0_combout  & !\cpu|LessThan3~3_combout )) # (\cpu|Selector23~10_combout  & ((!\cpu|Selector1~0_combout ) # (!\cpu|LessThan3~3_combout ))) ) ) ) # ( \cpu|Mux21~0_combout  & ( !\cpu|LessThan3~1_combout  & ( (!\cpu|Selector23~10_combout  & 
// (!\cpu|Selector1~0_combout  & (!\cpu|LessThan3~3_combout  & !\cpu|LessThan3~2_combout ))) # (\cpu|Selector23~10_combout  & ((!\cpu|Selector1~0_combout ) # ((!\cpu|LessThan3~3_combout  & !\cpu|LessThan3~2_combout )))) ) ) ) # ( !\cpu|Mux21~0_combout  & ( 
// !\cpu|LessThan3~1_combout  & ( (!\cpu|Selector23~10_combout  & (!\cpu|Selector1~0_combout  & !\cpu|LessThan3~3_combout )) # (\cpu|Selector23~10_combout  & ((!\cpu|Selector1~0_combout ) # (!\cpu|LessThan3~3_combout ))) ) ) )

	.dataa(!\cpu|Selector23~10_combout ),
	.datab(!\cpu|Selector1~0_combout ),
	.datac(!\cpu|LessThan3~3_combout ),
	.datad(!\cpu|LessThan3~2_combout ),
	.datae(!\cpu|Mux21~0_combout ),
	.dataf(!\cpu|LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan3~4 .extended_lut = "off";
defparam \cpu|LessThan3~4 .lut_mask = 64'hD4D4D444D4D44444;
defparam \cpu|LessThan3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N0
cyclonev_lcell_comb \cpu|Mux21~1 (
// Equation(s):
// \cpu|Mux21~1_combout  = ( \cpu|Selector22~10_combout  & ( \cpu|LessThan3~4_combout  & ( (!\cpu|Selector0~11_combout  & (\cpu|Pmem|WideOr6~3_combout )) # (\cpu|Selector0~11_combout  & (((!\cpu|LessThan1~4_combout ) # (\cpu|Pmem|WideOr5~0_combout )))) ) ) ) 
// # ( !\cpu|Selector22~10_combout  & ( \cpu|LessThan3~4_combout  & ( (!\cpu|Selector0~11_combout  & (((!\cpu|LessThan1~4_combout ) # (\cpu|Pmem|WideOr5~0_combout )))) # (\cpu|Selector0~11_combout  & (!\cpu|Pmem|WideOr6~3_combout )) ) ) ) # ( 
// \cpu|Selector22~10_combout  & ( !\cpu|LessThan3~4_combout  & ( (!\cpu|Selector0~11_combout  & (\cpu|Pmem|WideOr6~3_combout )) # (\cpu|Selector0~11_combout  & (((!\cpu|Pmem|WideOr5~0_combout  & !\cpu|LessThan1~4_combout )))) ) ) ) # ( 
// !\cpu|Selector22~10_combout  & ( !\cpu|LessThan3~4_combout  & ( (!\cpu|Selector0~11_combout  & (((!\cpu|Pmem|WideOr5~0_combout  & !\cpu|LessThan1~4_combout )))) # (\cpu|Selector0~11_combout  & (!\cpu|Pmem|WideOr6~3_combout )) ) ) )

	.dataa(!\cpu|Pmem|WideOr6~3_combout ),
	.datab(!\cpu|Pmem|WideOr5~0_combout ),
	.datac(!\cpu|LessThan1~4_combout ),
	.datad(!\cpu|Selector0~11_combout ),
	.datae(!\cpu|Selector22~10_combout ),
	.dataf(!\cpu|LessThan3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux21~1 .extended_lut = "off";
defparam \cpu|Mux21~1 .lut_mask = 64'hC0AA55C0F3AA55F3;
defparam \cpu|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N24
cyclonev_lcell_comb \cpu|IP[0]~1 (
// Equation(s):
// \cpu|IP[0]~1_combout  = ( \cpu|Mux21~4_combout  & ( \cpu|Mux21~1_combout  & ( (\cpu|IP[0]~0_combout  & ((\cpu|Pmem|WideOr1~1_combout ) # (\cpu|Pmem|WideOr4~0_combout ))) ) ) ) # ( !\cpu|Mux21~4_combout  & ( \cpu|Mux21~1_combout  & ( (\cpu|IP[0]~0_combout  
// & (((\cpu|Pmem|WideOr1~1_combout ) # (\cpu|Pmem|WideOr6~3_combout )) # (\cpu|Pmem|WideOr4~0_combout ))) ) ) ) # ( \cpu|Mux21~4_combout  & ( !\cpu|Mux21~1_combout  & ( (\cpu|IP[0]~0_combout  & \cpu|Pmem|WideOr1~1_combout ) ) ) ) # ( !\cpu|Mux21~4_combout  
// & ( !\cpu|Mux21~1_combout  & ( (\cpu|IP[0]~0_combout  & (((!\cpu|Pmem|WideOr4~0_combout  & \cpu|Pmem|WideOr6~3_combout )) # (\cpu|Pmem|WideOr1~1_combout ))) ) ) )

	.dataa(!\cpu|Pmem|WideOr4~0_combout ),
	.datab(!\cpu|Pmem|WideOr6~3_combout ),
	.datac(!\cpu|IP[0]~0_combout ),
	.datad(!\cpu|Pmem|WideOr1~1_combout ),
	.datae(!\cpu|Mux21~4_combout ),
	.dataf(!\cpu|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP[0]~1 .extended_lut = "off";
defparam \cpu|IP[0]~1 .lut_mask = 64'h020F000F070F050F;
defparam \cpu|IP[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N12
cyclonev_lcell_comb \cpu|Pmem|WideOr26~1 (
// Equation(s):
// \cpu|Pmem|WideOr26~1_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP[1]~DUPLICATE_q  & ((!\cpu|IP[3]~DUPLICATE_q  & (!\cpu|IP[5]~DUPLICATE_q )) # (\cpu|IP[3]~DUPLICATE_q  & ((!\cpu|IP [0]))))) # (\cpu|IP[1]~DUPLICATE_q  & 
// (!\cpu|IP[5]~DUPLICATE_q  & ((!\cpu|IP [0])))) ) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP[5]~DUPLICATE_q  & ((!\cpu|IP[3]~DUPLICATE_q  & ((\cpu|IP[1]~DUPLICATE_q ) # (\cpu|IP [0]))) # (\cpu|IP[3]~DUPLICATE_q  & (!\cpu|IP 
// [0])))) ) ) )

	.dataa(!\cpu|IP[5]~DUPLICATE_q ),
	.datab(!\cpu|IP[3]~DUPLICATE_q ),
	.datac(!\cpu|IP [0]),
	.datad(!\cpu|IP[1]~DUPLICATE_q ),
	.datae(!\cpu|IP[2]~DUPLICATE_q ),
	.dataf(!\cpu|IP[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr26~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr26~1 .lut_mask = 64'h28A8B8A000000000;
defparam \cpu|Pmem|WideOr26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N30
cyclonev_lcell_comb \cpu|Pmem|WideOr26~0 (
// Equation(s):
// \cpu|Pmem|WideOr26~0_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( \cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP [0] & (!\cpu|IP[3]~DUPLICATE_q  $ (!\cpu|IP[1]~DUPLICATE_q )))) ) ) ) # ( \cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q  
// & ( (!\cpu|IP[5]~DUPLICATE_q  & (\cpu|IP[3]~DUPLICATE_q  & ((!\cpu|IP[1]~DUPLICATE_q )))) # (\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP[3]~DUPLICATE_q  $ (((!\cpu|IP [0]) # (\cpu|IP[1]~DUPLICATE_q ))))) ) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( 
// !\cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP [0] & ((!\cpu|IP[5]~DUPLICATE_q  & (\cpu|IP[3]~DUPLICATE_q  & \cpu|IP[1]~DUPLICATE_q )) # (\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP[3]~DUPLICATE_q  & !\cpu|IP[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\cpu|IP[5]~DUPLICATE_q ),
	.datab(!\cpu|IP[3]~DUPLICATE_q ),
	.datac(!\cpu|IP [0]),
	.datad(!\cpu|IP[1]~DUPLICATE_q ),
	.datae(!\cpu|IP[2]~DUPLICATE_q ),
	.dataf(!\cpu|IP[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr26~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr26~0 .lut_mask = 64'h4020361100002080;
defparam \cpu|Pmem|WideOr26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N51
cyclonev_lcell_comb \cpu|Pmem|WideOr26~2 (
// Equation(s):
// \cpu|Pmem|WideOr26~2_combout  = ( \cpu|IP[4]~DUPLICATE_q  & ( \cpu|Pmem|WideOr26~1_combout  ) ) # ( !\cpu|IP[4]~DUPLICATE_q  & ( \cpu|Pmem|WideOr26~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr26~1_combout ),
	.datad(!\cpu|Pmem|WideOr26~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr26~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr26~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \cpu|Pmem|WideOr26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N30
cyclonev_lcell_comb \cpu|IP~2 (
// Equation(s):
// \cpu|IP~2_combout  = ( \cpu|Pmem|WideOr26~2_combout  & ( (!\cpu|IP[0]~1_combout  & ((\cpu|Add1~1_sumout ))) # (\cpu|IP[0]~1_combout  & (!\cpu|IP [7])) ) ) # ( !\cpu|Pmem|WideOr26~2_combout  & ( (!\cpu|IP[0]~1_combout  & \cpu|Add1~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|IP[0]~1_combout ),
	.datad(!\cpu|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~2 .extended_lut = "off";
defparam \cpu|IP~2 .lut_mask = 64'h00F000F00CFC0CFC;
defparam \cpu|IP~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N31
dffeas \cpu|IP[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|IP~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(\cpu|IP[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[0] .is_wysiwyg = "true";
defparam \cpu|IP[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N6
cyclonev_lcell_comb \cpu|Pmem|WideOr23~1 (
// Equation(s):
// \cpu|Pmem|WideOr23~1_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP[3]~DUPLICATE_q  & (!\cpu|IP[1]~DUPLICATE_q  & ((!\cpu|IP[5]~DUPLICATE_q ) # (\cpu|IP [0])))) ) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( 
// !\cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP[3]~DUPLICATE_q  & (\cpu|IP[1]~DUPLICATE_q  & ((!\cpu|IP[5]~DUPLICATE_q ) # (!\cpu|IP [0])))) # (\cpu|IP[3]~DUPLICATE_q  & (\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP [0] $ (\cpu|IP[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\cpu|IP[5]~DUPLICATE_q ),
	.datab(!\cpu|IP[3]~DUPLICATE_q ),
	.datac(!\cpu|IP [0]),
	.datad(!\cpu|IP[1]~DUPLICATE_q ),
	.datae(!\cpu|IP[2]~DUPLICATE_q ),
	.dataf(!\cpu|IP[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr23~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr23~1 .lut_mask = 64'h10C98C0000000000;
defparam \cpu|Pmem|WideOr23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N36
cyclonev_lcell_comb \cpu|Pmem|WideOr23~0 (
// Equation(s):
// \cpu|Pmem|WideOr23~0_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( \cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP[3]~DUPLICATE_q  & !\cpu|IP [0])) ) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( \cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP[5]~DUPLICATE_q  & 
// (!\cpu|IP [0] & (!\cpu|IP[3]~DUPLICATE_q  $ (\cpu|IP[1]~DUPLICATE_q )))) ) ) ) # ( \cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q  & ( (\cpu|IP[3]~DUPLICATE_q  & ((!\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP [0])) # (\cpu|IP[5]~DUPLICATE_q  & 
// ((\cpu|IP[1]~DUPLICATE_q ))))) ) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP[5]~DUPLICATE_q  & (\cpu|IP[3]~DUPLICATE_q  & (!\cpu|IP [0] $ (!\cpu|IP[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\cpu|IP[5]~DUPLICATE_q ),
	.datab(!\cpu|IP[3]~DUPLICATE_q ),
	.datac(!\cpu|IP [0]),
	.datad(!\cpu|IP[1]~DUPLICATE_q ),
	.datae(!\cpu|IP[2]~DUPLICATE_q ),
	.dataf(!\cpu|IP[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr23~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr23~0 .lut_mask = 64'h0220203180208080;
defparam \cpu|Pmem|WideOr23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N36
cyclonev_lcell_comb \cpu|Pmem|WideOr23~2 (
// Equation(s):
// \cpu|Pmem|WideOr23~2_combout  = ( \cpu|Pmem|WideOr23~1_combout  & ( \cpu|Pmem|WideOr23~0_combout  ) ) # ( !\cpu|Pmem|WideOr23~1_combout  & ( \cpu|Pmem|WideOr23~0_combout  & ( !\cpu|IP[4]~DUPLICATE_q  ) ) ) # ( \cpu|Pmem|WideOr23~1_combout  & ( 
// !\cpu|Pmem|WideOr23~0_combout  & ( \cpu|IP[4]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\cpu|Pmem|WideOr23~1_combout ),
	.dataf(!\cpu|Pmem|WideOr23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr23~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr23~2 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \cpu|Pmem|WideOr23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N39
cyclonev_lcell_comb \cpu|Add1~13 (
// Equation(s):
// \cpu|Add1~13_sumout  = SUM(( \cpu|IP [3] ) + ( GND ) + ( \cpu|Add1~10  ))
// \cpu|Add1~14  = CARRY(( \cpu|IP [3] ) + ( GND ) + ( \cpu|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~13_sumout ),
	.cout(\cpu|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~13 .extended_lut = "off";
defparam \cpu|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N39
cyclonev_lcell_comb \cpu|IP~6 (
// Equation(s):
// \cpu|IP~6_combout  = ( \cpu|IP[0]~1_combout  & ( (\cpu|Pmem|WideOr23~2_combout  & !\cpu|IP[7]~DUPLICATE_q ) ) ) # ( !\cpu|IP[0]~1_combout  & ( \cpu|Add1~13_sumout  ) )

	.dataa(!\cpu|Pmem|WideOr23~2_combout ),
	.datab(gnd),
	.datac(!\cpu|Add1~13_sumout ),
	.datad(!\cpu|IP[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~6 .extended_lut = "off";
defparam \cpu|IP~6 .lut_mask = 64'h0F0F0F0F55005500;
defparam \cpu|IP~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N41
dffeas \cpu|IP[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|IP~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(\cpu|IP[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[3] .is_wysiwyg = "true";
defparam \cpu|IP[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N42
cyclonev_lcell_comb \cpu|Add1~17 (
// Equation(s):
// \cpu|Add1~17_sumout  = SUM(( \cpu|IP[4]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~14  ))
// \cpu|Add1~18  = CARRY(( \cpu|IP[4]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~14  ))

	.dataa(gnd),
	.datab(!\cpu|IP[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~17_sumout ),
	.cout(\cpu|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~17 .extended_lut = "off";
defparam \cpu|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N30
cyclonev_lcell_comb \cpu|Pmem|WideOr22~0 (
// Equation(s):
// \cpu|Pmem|WideOr22~0_combout  = ( \cpu|IP[5]~DUPLICATE_q  & ( \cpu|IP [3] & ( (!\cpu|IP[2]~DUPLICATE_q  & ((!\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP[4]~DUPLICATE_q  & !\cpu|IP [1])) # (\cpu|IP[0]~DUPLICATE_q  & ((\cpu|IP [1]))))) # (\cpu|IP[2]~DUPLICATE_q  & 
// (!\cpu|IP[4]~DUPLICATE_q )) ) ) ) # ( !\cpu|IP[5]~DUPLICATE_q  & ( \cpu|IP [3] & ( (!\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP [1] & \cpu|IP[2]~DUPLICATE_q ))) ) ) ) # ( \cpu|IP[5]~DUPLICATE_q  & ( !\cpu|IP [3] & ( 
// (\cpu|IP[4]~DUPLICATE_q  & ((!\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP [1] & !\cpu|IP[2]~DUPLICATE_q )) # (\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP [1] & \cpu|IP[2]~DUPLICATE_q )))) ) ) ) # ( !\cpu|IP[5]~DUPLICATE_q  & ( !\cpu|IP [3] & ( (\cpu|IP[4]~DUPLICATE_q  & 
// ((!\cpu|IP [1] & ((\cpu|IP[2]~DUPLICATE_q ) # (\cpu|IP[0]~DUPLICATE_q ))) # (\cpu|IP [1] & ((!\cpu|IP[2]~DUPLICATE_q ))))) ) ) )

	.dataa(!\cpu|IP[4]~DUPLICATE_q ),
	.datab(!\cpu|IP[0]~DUPLICATE_q ),
	.datac(!\cpu|IP [1]),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(!\cpu|IP[5]~DUPLICATE_q ),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr22~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr22~0 .lut_mask = 64'h15500410008043AA;
defparam \cpu|Pmem|WideOr22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N6
cyclonev_lcell_comb \cpu|IP~7 (
// Equation(s):
// \cpu|IP~7_combout  = ( \cpu|IP[0]~1_combout  & ( (!\cpu|IP [7] & (!\cpu|IP [6] & \cpu|Pmem|WideOr22~0_combout )) ) ) # ( !\cpu|IP[0]~1_combout  & ( \cpu|Add1~17_sumout  ) )

	.dataa(!\cpu|Add1~17_sumout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|IP [6]),
	.datad(!\cpu|Pmem|WideOr22~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~7 .extended_lut = "off";
defparam \cpu|IP~7 .lut_mask = 64'h5555555500C000C0;
defparam \cpu|IP~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N8
dffeas \cpu|IP[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|IP~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(\cpu|IP[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N45
cyclonev_lcell_comb \cpu|Add1~21 (
// Equation(s):
// \cpu|Add1~21_sumout  = SUM(( \cpu|IP[5]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~18  ))
// \cpu|Add1~22  = CARRY(( \cpu|IP[5]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~21_sumout ),
	.cout(\cpu|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~21 .extended_lut = "off";
defparam \cpu|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N48
cyclonev_lcell_comb \cpu|Add1~25 (
// Equation(s):
// \cpu|Add1~25_sumout  = SUM(( \cpu|IP[6]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~22  ))
// \cpu|Add1~26  = CARRY(( \cpu|IP[6]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~25_sumout ),
	.cout(\cpu|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~25 .extended_lut = "off";
defparam \cpu|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N9
cyclonev_lcell_comb \cpu|IP~15 (
// Equation(s):
// \cpu|IP~15_combout  = ( !\cpu|IP [3] & ( \cpu|IP [1] & ( (!\cpu|IP[5]~DUPLICATE_q  & (\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP[4]~DUPLICATE_q  & !\cpu|IP[0]~DUPLICATE_q ))) ) ) ) # ( \cpu|IP [3] & ( !\cpu|IP [1] & ( (!\cpu|IP[5]~DUPLICATE_q  & 
// (!\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP[6]~DUPLICATE_q  $ (!\cpu|IP[0]~DUPLICATE_q )))) # (\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP[6]~DUPLICATE_q  & (\cpu|IP[4]~DUPLICATE_q  & !\cpu|IP[0]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP [3] & ( !\cpu|IP [1] & ( 
// (\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP[4]~DUPLICATE_q  & \cpu|IP[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|IP[5]~DUPLICATE_q ),
	.datab(!\cpu|IP[6]~DUPLICATE_q ),
	.datac(!\cpu|IP[4]~DUPLICATE_q ),
	.datad(!\cpu|IP[0]~DUPLICATE_q ),
	.datae(!\cpu|IP [3]),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~15 .extended_lut = "off";
defparam \cpu|IP~15 .lut_mask = 64'h0040248020000000;
defparam \cpu|IP~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N0
cyclonev_lcell_comb \cpu|IP~11 (
// Equation(s):
// \cpu|IP~11_combout  = ( \cpu|IP[0]~1_combout  & ( (!\cpu|IP [7] & (\cpu|IP[2]~DUPLICATE_q  & \cpu|IP~15_combout )) ) ) # ( !\cpu|IP[0]~1_combout  & ( \cpu|Add1~25_sumout  ) )

	.dataa(!\cpu|Add1~25_sumout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|IP[2]~DUPLICATE_q ),
	.datad(!\cpu|IP~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~11 .extended_lut = "off";
defparam \cpu|IP~11 .lut_mask = 64'h55555555000C000C;
defparam \cpu|IP~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N1
dffeas \cpu|IP[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|IP~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(\cpu|IP[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[6] .is_wysiwyg = "true";
defparam \cpu|IP[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N15
cyclonev_lcell_comb \cpu|Pmem|WideOr21~0 (
// Equation(s):
// \cpu|Pmem|WideOr21~0_combout  = ( \cpu|IP [0] & ( (!\cpu|IP [2] & (\cpu|IP [1] & ((!\cpu|IP [4]) # (\cpu|IP [5])))) # (\cpu|IP [2] & (!\cpu|IP [4] & ((\cpu|IP [5])))) ) ) # ( !\cpu|IP [0] & ( (!\cpu|IP [4] & (\cpu|IP [2] & ((!\cpu|IP [1]) # (\cpu|IP 
// [5])))) # (\cpu|IP [4] & ((!\cpu|IP [5]) # ((!\cpu|IP [2] & !\cpu|IP [1])))) ) )

	.dataa(!\cpu|IP [4]),
	.datab(!\cpu|IP [2]),
	.datac(!\cpu|IP [1]),
	.datad(!\cpu|IP [5]),
	.datae(gnd),
	.dataf(!\cpu|IP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr21~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr21~0 .lut_mask = 64'h75627562082E082E;
defparam \cpu|Pmem|WideOr21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N30
cyclonev_lcell_comb \cpu|IP~8 (
// Equation(s):
// \cpu|IP~8_combout  = ( !\cpu|IP [4] & ( \cpu|IP [6] & ( (!\cpu|IP [0] & (!\cpu|IP [1] & !\cpu|IP [5])) ) ) ) # ( \cpu|IP [4] & ( !\cpu|IP [6] & ( (!\cpu|IP [0] & (\cpu|IP [1] & (!\cpu|IP [5] $ (!\cpu|IP[2]~DUPLICATE_q )))) # (\cpu|IP [0] & (!\cpu|IP [1] & 
// (\cpu|IP [5] & \cpu|IP[2]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP [4] & ( !\cpu|IP [6] & ( (!\cpu|IP [0] & (!\cpu|IP [1] & (\cpu|IP [5] & !\cpu|IP[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|IP [0]),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP [5]),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(!\cpu|IP [4]),
	.dataf(!\cpu|IP [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~8 .extended_lut = "off";
defparam \cpu|IP~8 .lut_mask = 64'h0800022480800000;
defparam \cpu|IP~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N15
cyclonev_lcell_comb \cpu|IP~9 (
// Equation(s):
// \cpu|IP~9_combout  = ( \cpu|IP~8_combout  & ( (!\cpu|IP [3]) # ((!\cpu|IP [6] & \cpu|Pmem|WideOr21~0_combout )) ) ) # ( !\cpu|IP~8_combout  & ( (!\cpu|IP [6] & (\cpu|IP [3] & \cpu|Pmem|WideOr21~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [6]),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|Pmem|WideOr21~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~9 .extended_lut = "off";
defparam \cpu|IP~9 .lut_mask = 64'h000C000CF0FCF0FC;
defparam \cpu|IP~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N54
cyclonev_lcell_comb \cpu|IP~10 (
// Equation(s):
// \cpu|IP~10_combout  = ( \cpu|IP[0]~1_combout  & ( (\cpu|IP~9_combout  & !\cpu|IP [7]) ) ) # ( !\cpu|IP[0]~1_combout  & ( \cpu|Add1~21_sumout  ) )

	.dataa(!\cpu|IP~9_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Add1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~10 .extended_lut = "off";
defparam \cpu|IP~10 .lut_mask = 64'h0F0F0F0F44444444;
defparam \cpu|IP~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N56
dffeas \cpu|IP[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|IP~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|sync_r|in_sync~q ),
	.sload(gnd),
	.ena(\cpu|IP[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N24
cyclonev_lcell_comb \cpu|Pmem|WideOr1~0 (
// Equation(s):
// \cpu|Pmem|WideOr1~0_combout  = ( \cpu|IP [3] & ( (!\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP [1] $ (!\cpu|IP[2]~DUPLICATE_q ))) ) ) # ( !\cpu|IP [3] & ( (\cpu|IP [1] & (\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP[6]~DUPLICATE_q  & !\cpu|IP [0]))) ) )

	.dataa(!\cpu|IP [1]),
	.datab(!\cpu|IP[2]~DUPLICATE_q ),
	.datac(!\cpu|IP[6]~DUPLICATE_q ),
	.datad(!\cpu|IP [0]),
	.datae(gnd),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr1~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr1~0 .lut_mask = 64'h0100010060606060;
defparam \cpu|Pmem|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N6
cyclonev_lcell_comb \cpu|Pmem|WideOr1~1 (
// Equation(s):
// \cpu|Pmem|WideOr1~1_combout  = ( !\cpu|IP[4]~DUPLICATE_q  & ( \cpu|Pmem|WideOr1~0_combout  & ( (!\cpu|IP[5]~DUPLICATE_q  & !\cpu|IP [7]) ) ) )

	.dataa(!\cpu|IP[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|IP [7]),
	.datad(gnd),
	.datae(!\cpu|IP[4]~DUPLICATE_q ),
	.dataf(!\cpu|Pmem|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr1~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr1~1 .lut_mask = 64'h00000000A0A00000;
defparam \cpu|Pmem|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N51
cyclonev_lcell_comb \cpu|IP~13 (
// Equation(s):
// \cpu|IP~13_combout  = ( \cpu|Mux72~0_combout  & ( (!\cpu|Mux77~2_combout  & (!\cpu|Pmem|WideOr1~1_combout  $ (!\cpu|Pmem|WideOr0~0_combout ))) ) ) # ( !\cpu|Mux72~0_combout  & ( (!\cpu|Pmem|WideOr1~1_combout  & (!\cpu|Mux77~2_combout  & 
// \cpu|Pmem|WideOr0~0_combout )) ) )

	.dataa(!\cpu|Pmem|WideOr1~1_combout ),
	.datab(!\cpu|Mux77~2_combout ),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux72~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~13 .extended_lut = "off";
defparam \cpu|IP~13 .lut_mask = 64'h0088008844884488;
defparam \cpu|IP~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N51
cyclonev_lcell_comb \cpu|Add1~29 (
// Equation(s):
// \cpu|Add1~29_sumout  = SUM(( \cpu|IP[7]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~29 .extended_lut = "off";
defparam \cpu|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N48
cyclonev_lcell_comb \cpu|IP~12 (
// Equation(s):
// \cpu|IP~12_combout  = ( \cpu|Mux21~1_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & (\cpu|Pmem|WideOr0~0_combout  & ((!\cpu|Pmem|WideOr6~3_combout ) # (\cpu|Mux21~4_combout )))) ) ) # ( !\cpu|Mux21~1_combout  & ( (\cpu|Pmem|WideOr0~0_combout  & 
// (((!\cpu|Pmem|WideOr6~3_combout ) # (\cpu|Mux21~4_combout )) # (\cpu|Pmem|WideOr4~0_combout ))) ) )

	.dataa(!\cpu|Pmem|WideOr4~0_combout ),
	.datab(!\cpu|Pmem|WideOr6~3_combout ),
	.datac(!\cpu|Pmem|WideOr0~0_combout ),
	.datad(!\cpu|Mux21~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~12 .extended_lut = "off";
defparam \cpu|IP~12 .lut_mask = 64'h0D0F0D0F080A080A;
defparam \cpu|IP~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N42
cyclonev_lcell_comb \cpu|IP~14 (
// Equation(s):
// \cpu|IP~14_combout  = ( \cpu|IP [7] & ( \cpu|IP~12_combout  & ( (!\cpu|sync_r|in_sync~q  & ((!\cpu|debug [0]) # (\cpu|Add1~29_sumout ))) ) ) ) # ( !\cpu|IP [7] & ( \cpu|IP~12_combout  & ( (!\cpu|sync_r|in_sync~q  & (\cpu|Add1~29_sumout  & \cpu|debug [0])) 
// ) ) ) # ( \cpu|IP [7] & ( !\cpu|IP~12_combout  & ( (!\cpu|sync_r|in_sync~q  & ((!\cpu|debug [0]) # ((!\cpu|IP~13_combout  & \cpu|Add1~29_sumout )))) ) ) ) # ( !\cpu|IP [7] & ( !\cpu|IP~12_combout  & ( (!\cpu|IP~13_combout  & (!\cpu|sync_r|in_sync~q  & 
// (\cpu|Add1~29_sumout  & \cpu|debug [0]))) ) ) )

	.dataa(!\cpu|IP~13_combout ),
	.datab(!\cpu|sync_r|in_sync~q ),
	.datac(!\cpu|Add1~29_sumout ),
	.datad(!\cpu|debug [0]),
	.datae(!\cpu|IP [7]),
	.dataf(!\cpu|IP~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~14 .extended_lut = "off";
defparam \cpu|IP~14 .lut_mask = 64'h0008CC08000CCC0C;
defparam \cpu|IP~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N43
dffeas \cpu|IP[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|IP~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N18
cyclonev_lcell_comb \cpu|Pmem|WideOr4~0 (
// Equation(s):
// \cpu|Pmem|WideOr4~0_combout  = (!\cpu|IP[7]~DUPLICATE_q  & \cpu|Pmem|WideOr4~3_combout )

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr4~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr4~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr4~0 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \cpu|Pmem|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N3
cyclonev_lcell_comb \cpu|Equal5~0 (
// Equation(s):
// \cpu|Equal5~0_combout  = ( \cpu|Pmem|WideOr5~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & \cpu|Pmem|WideOr6~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr4~0_combout ),
	.datad(!\cpu|Pmem|WideOr6~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal5~0 .extended_lut = "off";
defparam \cpu|Equal5~0 .lut_mask = 64'h0000000000F000F0;
defparam \cpu|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N54
cyclonev_lcell_comb \cpu|Selector16~0 (
// Equation(s):
// \cpu|Selector16~0_combout  = ( \cpu|Selector6~10_combout  & ( \cpu|Selector7~10_combout  & ( (!\cpu|Equal4~0_combout ) # (\cpu|Equal5~0_combout ) ) ) ) # ( !\cpu|Selector6~10_combout  & ( \cpu|Selector7~10_combout  & ( (!\cpu|Equal5~0_combout  & 
// !\cpu|Equal4~0_combout ) ) ) ) # ( \cpu|Selector6~10_combout  & ( !\cpu|Selector7~10_combout  & ( \cpu|Equal5~0_combout  ) ) )

	.dataa(!\cpu|Equal5~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Equal4~0_combout ),
	.datad(gnd),
	.datae(!\cpu|Selector6~10_combout ),
	.dataf(!\cpu|Selector7~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector16~0 .extended_lut = "off";
defparam \cpu|Selector16~0 .lut_mask = 64'h00005555A0A0F5F5;
defparam \cpu|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N39
cyclonev_lcell_comb \cpu|Reg[29][0]~feeder (
// Equation(s):
// \cpu|Reg[29][0]~feeder_combout  = \cpu|Selector16~0_combout 

	.dataa(!\cpu|Selector16~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[29][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[29][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N41
dffeas \cpu|Reg[29][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[29][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][0] .is_wysiwyg = "true";
defparam \cpu|Reg[29][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N19
dffeas \cpu|Reg[30][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~0_combout ),
	.ena(\cpu|Reg[30][7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][7] .is_wysiwyg = "true";
defparam \cpu|Reg[30][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N0
cyclonev_lcell_comb \dnum|convert|Add0~13 (
// Equation(s):
// \dnum|convert|Add0~13_sumout  = SUM(( \cpu|Reg[30][7]~q  ) + ( !\cpu|Reg[30][7]~q  $ (!\cpu|Reg[30][0]~q ) ) + ( !VCC ))
// \dnum|convert|Add0~14  = CARRY(( \cpu|Reg[30][7]~q  ) + ( !\cpu|Reg[30][7]~q  $ (!\cpu|Reg[30][0]~q ) ) + ( !VCC ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|convert|Add0~13_sumout ),
	.cout(\dnum|convert|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|convert|Add0~13 .extended_lut = "off";
defparam \dnum|convert|Add0~13 .lut_mask = 64'h0000A5A500005555;
defparam \dnum|convert|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N3
cyclonev_lcell_comb \dnum|convert|Add0~17 (
// Equation(s):
// \dnum|convert|Add0~17_sumout  = SUM(( !\cpu|Reg[30][7]~q  $ (!\cpu|Reg[30][1]~q ) ) + ( GND ) + ( \dnum|convert|Add0~14  ))
// \dnum|convert|Add0~18  = CARRY(( !\cpu|Reg[30][7]~q  $ (!\cpu|Reg[30][1]~q ) ) + ( GND ) + ( \dnum|convert|Add0~14  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Reg[30][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|convert|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|convert|Add0~17_sumout ),
	.cout(\dnum|convert|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|convert|Add0~17 .extended_lut = "off";
defparam \dnum|convert|Add0~17 .lut_mask = 64'h0000FFFF000055AA;
defparam \dnum|convert|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N6
cyclonev_lcell_comb \dnum|convert|Add0~21 (
// Equation(s):
// \dnum|convert|Add0~21_sumout  = SUM(( !\cpu|Reg[30][7]~q  $ (!\cpu|Reg[30][2]~q ) ) + ( GND ) + ( \dnum|convert|Add0~18  ))
// \dnum|convert|Add0~22  = CARRY(( !\cpu|Reg[30][7]~q  $ (!\cpu|Reg[30][2]~q ) ) + ( GND ) + ( \dnum|convert|Add0~18  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|convert|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|convert|Add0~21_sumout ),
	.cout(\dnum|convert|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|convert|Add0~21 .extended_lut = "off";
defparam \dnum|convert|Add0~21 .lut_mask = 64'h0000FFFF00005A5A;
defparam \dnum|convert|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N9
cyclonev_lcell_comb \dnum|convert|Add0~25 (
// Equation(s):
// \dnum|convert|Add0~25_sumout  = SUM(( !\cpu|Reg[30][7]~q  $ (!\cpu|Reg[30][3]~q ) ) + ( GND ) + ( \dnum|convert|Add0~22  ))
// \dnum|convert|Add0~26  = CARRY(( !\cpu|Reg[30][7]~q  $ (!\cpu|Reg[30][3]~q ) ) + ( GND ) + ( \dnum|convert|Add0~22  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|convert|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|convert|Add0~25_sumout ),
	.cout(\dnum|convert|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|convert|Add0~25 .extended_lut = "off";
defparam \dnum|convert|Add0~25 .lut_mask = 64'h0000FFFF00005A5A;
defparam \dnum|convert|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N12
cyclonev_lcell_comb \dnum|convert|Add0~1 (
// Equation(s):
// \dnum|convert|Add0~1_sumout  = SUM(( !\cpu|Reg[30][7]~q  $ (!\cpu|Reg[30][4]~DUPLICATE_q ) ) + ( GND ) + ( \dnum|convert|Add0~26  ))
// \dnum|convert|Add0~2  = CARRY(( !\cpu|Reg[30][7]~q  $ (!\cpu|Reg[30][4]~DUPLICATE_q ) ) + ( GND ) + ( \dnum|convert|Add0~26  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Reg[30][4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|convert|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|convert|Add0~1_sumout ),
	.cout(\dnum|convert|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dnum|convert|Add0~1 .extended_lut = "off";
defparam \dnum|convert|Add0~1 .lut_mask = 64'h0000FFFF000055AA;
defparam \dnum|convert|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N15
cyclonev_lcell_comb \dnum|convert|Add0~5 (
// Equation(s):
// \dnum|convert|Add0~5_sumout  = SUM(( !\cpu|Reg[30][7]~q  $ (!\cpu|Reg[30][5]~DUPLICATE_q ) ) + ( GND ) + ( \dnum|convert|Add0~2  ))
// \dnum|convert|Add0~6  = CARRY(( !\cpu|Reg[30][7]~q  $ (!\cpu|Reg[30][5]~DUPLICATE_q ) ) + ( GND ) + ( \dnum|convert|Add0~2  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|convert|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|convert|Add0~5_sumout ),
	.cout(\dnum|convert|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|convert|Add0~5 .extended_lut = "off";
defparam \dnum|convert|Add0~5 .lut_mask = 64'h0000FFFF00005A5A;
defparam \dnum|convert|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N18
cyclonev_lcell_comb \dnum|convert|Add0~9 (
// Equation(s):
// \dnum|convert|Add0~9_sumout  = SUM(( !\cpu|Reg[30][6]~DUPLICATE_q  $ (!\cpu|Reg[30][7]~q ) ) + ( GND ) + ( \dnum|convert|Add0~6  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][6]~DUPLICATE_q ),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|convert|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|convert|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|convert|Add0~9 .extended_lut = "off";
defparam \dnum|convert|Add0~9 .lut_mask = 64'h0000FFFF00003C3C;
defparam \dnum|convert|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N30
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  = SUM(( \dnum|convert|Add0~25_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  = CARRY(( \dnum|convert|Add0~25_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\dnum|convert|Add0~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.shareout(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ));
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .lut_mask = 64'h0000FFFF00003333;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N33
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  = SUM(( \dnum|convert|Add0~1_sumout  ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( 
// \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14  = CARRY(( \dnum|convert|Add0~1_sumout  ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( 
// \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15  = SHARE(GND)

	.dataa(!\dnum|convert|Add0~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.sharein(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ),
	.combout(),
	.sumout(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.shareout(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ));
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .lut_mask = 64'h0000000000005555;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N36
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout  = SUM(( !\dnum|convert|Add0~5_sumout  ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( 
// \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18  = CARRY(( !\dnum|convert|Add0~5_sumout  ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( 
// \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19  = SHARE(\dnum|convert|Add0~5_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|convert|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.sharein(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ),
	.combout(),
	.sumout(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ),
	.shareout(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ));
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .lut_mask = 64'h00000F0F0000F0F0;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N39
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout  = SUM(( \dnum|convert|Add0~9_sumout  ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19  ) + ( 
// \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18  ))
// \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~10  = CARRY(( \dnum|convert|Add0~9_sumout  ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19  ) + ( 
// \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18  ))
// \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|convert|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ),
	.sharein(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ),
	.combout(),
	.sumout(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout ),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~10 ),
	.shareout(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~11 ));
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9 .lut_mask = 64'h0000000000000F0F;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N42
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~11  ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~10  
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~10 ),
	.sharein(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~11 ),
	.combout(),
	.sumout(\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N42
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[18]~15 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[18]~15_combout  = ( \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \dnum|convert|Add0~9_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|convert|Add0~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[18]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[18]~15 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[18]~15 .lut_mask = 64'h0000333300003333;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[18]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N27
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[18]~14 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[18]~14_combout  = ( !\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout  ) )

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[18]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[18]~14 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[18]~14 .lut_mask = 64'h5555000055550000;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[18]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N39
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~9 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~9_combout  = (\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \dnum|convert|Add0~1_sumout )

	.dataa(gnd),
	.datab(!\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\dnum|convert|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~9 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~9 .lut_mask = 64'h0303030303030303;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N36
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~8 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout  = ( \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  & ( !\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~8 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~8 .lut_mask = 64'h00000000CCCCCCCC;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N30
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N33
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \dnum|convert|Add0~21_sumout  ) + ( VCC ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~18_cout  ))
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( \dnum|convert|Add0~21_sumout  ) + ( VCC ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|convert|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000000F0F;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N36
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( GND ) + ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dnum|convert|Add0~25_sumout )) ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~6  ))
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~10  = CARRY(( GND ) + ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dnum|convert|Add0~25_sumout )) ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(!\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\dnum|convert|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N39
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout ) # (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~9_combout ) ) + ( VCC ) + ( 
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~10  ))
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~22  = CARRY(( (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout ) # (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~9_combout ) ) + ( VCC ) + ( 
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~9_combout ),
	.datab(gnd),
	.datac(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000000000005F5F;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N42
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~25_sumout  = SUM(( GND ) + ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ))) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dnum|convert|Add0~5_sumout )) ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~22  ))
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~26  = CARRY(( GND ) + ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ))) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dnum|convert|Add0~5_sumout )) ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(!\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\dnum|convert|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N45
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~14_cout  = CARRY(( (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[18]~14_combout ) # (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[18]~15_combout ) ) + ( VCC ) + ( 
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[18]~15_combout ),
	.datab(gnd),
	.datac(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[18]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h0000000000005F5F;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N48
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N18
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~10 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~10_combout  = ( \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~9_combout  ) # ( !\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~9_combout  & ( 
// \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~10 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~10 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N54
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[15]~4 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[15]~4_combout  = ( \dnum|convert|Add0~25_sumout  & ( (\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # ( !\dnum|convert|Add0~25_sumout  & ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & 
// \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|convert|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[15]~4 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[15]~4 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[15]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N6
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N9
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( \dnum|convert|Add0~17_sumout  ) + ( VCC ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~22_cout  ))
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( \dnum|convert|Add0~17_sumout  ) + ( VCC ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(!\dnum|convert|Add0~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000005555;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N12
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|convert|Add0~21_sumout )) ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~6  ))
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|convert|Add0~21_sumout )) ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~6  ))

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\dnum|convert|Add0~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000EE4400000000;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N15
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[15]~4_combout )) ) + ( VCC ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~10  ))
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~14  = CARRY(( (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[15]~4_combout )) ) + ( VCC ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[15]~4_combout ),
	.datad(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h00000000000005AF;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N18
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( GND ) + ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~10_combout )) ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~14  ))
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~26  = CARRY(( GND ) + ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~10_combout )) ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N51
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[17]~12 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[17]~12_combout  = ( \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout  & ( !\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(!\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[17]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[17]~12 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[17]~12 .lut_mask = 64'h0000F0F00000F0F0;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[17]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N54
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[17]~13 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout  = ( \dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \dnum|convert|Add0~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dnum|hex0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.dataf(!\dnum|convert|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[17]~13 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[17]~13 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N21
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~18_cout  = CARRY(( VCC ) + ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~25_sumout )) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout ) # (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[17]~12_combout )))) ) + ( 
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.datac(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[17]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h0000D8880000FFFF;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N24
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N3
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[22]~7 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[22]~7_combout  = (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~21_sumout )

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[22]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[22]~7 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[22]~7 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[22]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N21
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[22]~11 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout  = ( \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~10_combout  & ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[16]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[22]~11 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[22]~11 .lut_mask = 64'h0000000055555555;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[22]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N57
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[21]~5 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[21]~5_combout  = ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[15]~4_combout  ) ) # ( 
// !\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~9_sumout  ) )

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[15]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datae(gnd),
	.dataf(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[21]~5 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[21]~5 .lut_mask = 64'h00FF00FF55555555;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[21]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N0
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[20]~2 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[20]~2_combout  = ( \dnum|convert|Add0~21_sumout  & ( (\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~5_sumout ) # (\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( 
// !\dnum|convert|Add0~21_sumout  & ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|hex0|Mod0|auto_generated|divider|divider|op_5~5_sumout ) ) )

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|convert|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[20]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[20]~2 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[20]~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[20]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N6
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N9
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( \dnum|convert|Add0~13_sumout  ) + ( VCC ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~26_cout  ))
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( \dnum|convert|Add0~13_sumout  ) + ( VCC ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(!\dnum|convert|Add0~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000000000005555;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N12
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|convert|Add0~17_sumout )) ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~6  ))
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|convert|Add0~17_sumout )) ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|convert|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N15
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[20]~2_combout )) ) + ( VCC ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~10  ))
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[20]~2_combout )) ) + ( VCC ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[20]~2_combout ),
	.datad(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h00000000000003CF;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N18
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( GND ) + ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~13_sumout ))) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[21]~5_combout )) ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~14  ))
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~18  = CARRY(( GND ) + ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~13_sumout ))) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[21]~5_combout )) ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N21
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~25_sumout )) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ) # (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[22]~7_combout )))) ) + ( VCC ) + ( 
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.datab(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[22]~7_combout ),
	.datad(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h0000000000004777;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N24
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N33
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  = ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~5_sumout  & ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # (\dnum|convert|Add0~13_sumout ) ) ) # ( 
// !\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~5_sumout  & ( (\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & \dnum|convert|Add0~13_sumout ) ) )

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|convert|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N39
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  = ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~13_sumout  & ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # 
// ((!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # (\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[20]~2_combout ))) ) ) # ( !\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~13_sumout  & ( (\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # (\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[20]~2_combout )))) ) )

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[20]~2_combout ),
	.datad(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = 64'h01450145ABEFABEF;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N48
cyclonev_lcell_comb \dnum|hex0|comb~0 (
// Equation(s):
// \dnum|hex0|comb~0_combout  = ( !\dnum|convert|Add0~25_sumout  & ( (!\dnum|convert|Add0~21_sumout  & (!\dnum|convert|Add0~13_sumout  & !\dnum|convert|Add0~17_sumout )) ) )

	.dataa(gnd),
	.datab(!\dnum|convert|Add0~21_sumout ),
	.datac(!\dnum|convert|Add0~13_sumout ),
	.datad(!\dnum|convert|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\dnum|convert|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|comb~0 .extended_lut = "off";
defparam \dnum|hex0|comb~0 .lut_mask = 64'hC000C00000000000;
defparam \dnum|hex0|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N24
cyclonev_lcell_comb \dnum|hex0|comb~1 (
// Equation(s):
// \dnum|hex0|comb~1_combout  = ( !\dnum|convert|Add0~1_sumout  & ( (!\dnum|convert|Add0~9_sumout  & (!\dnum|convert|Add0~5_sumout  & \dnum|hex0|comb~0_combout )) ) )

	.dataa(!\dnum|convert|Add0~9_sumout ),
	.datab(!\dnum|convert|Add0~5_sumout ),
	.datac(!\dnum|hex0|comb~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|convert|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|comb~1 .extended_lut = "off";
defparam \dnum|hex0|comb~1 .lut_mask = 64'h0808080800000000;
defparam \dnum|hex0|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N33
cyclonev_lcell_comb \dnum|hex0|hex|segs[0]~0 (
// Equation(s):
// \dnum|hex0|hex|segs[0]~0_combout  = ( \cpu|Reg[29][7]~DUPLICATE_q  & ( \dnum|hex0|comb~1_combout  & ( \cpu|Reg[30][7]~q  ) ) ) # ( !\cpu|Reg[29][7]~DUPLICATE_q  & ( \dnum|hex0|comb~1_combout  ) )

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|Reg[29][7]~DUPLICATE_q ),
	.dataf(!\dnum|hex0|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|hex|segs[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|hex|segs[0]~0 .extended_lut = "off";
defparam \dnum|hex0|hex|segs[0]~0 .lut_mask = 64'h00000000FFFF5555;
defparam \dnum|hex0|hex|segs[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N36
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout  = ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_6~13_sumout  & ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~17_sumout )))) # (\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout ) # 
// ((\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[21]~5_combout )))) ) ) # ( !\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~13_sumout  & ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~17_sumout )))) # (\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[21]~5_combout )))) ) )

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~17_sumout ),
	.datad(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.datae(gnd),
	.dataf(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N30
cyclonev_lcell_comb \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1 (
// Equation(s):
// \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  = ( \dnum|hex0|Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # 
// ((!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # (\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|convert|Add0~17_sumout ))) ) ) # ( 
// !\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( (\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # (\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|convert|Add0~17_sumout )))) ) )

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|convert|Add0~17_sumout ),
	.datad(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(!\dnum|hex0|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1 .extended_lut = "off";
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1 .lut_mask = 64'h01450145ABEFABEF;
defparam \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N54
cyclonev_lcell_comb \dnum|hex0|hex|WideOr6~0 (
// Equation(s):
// \dnum|hex0|hex|WideOr6~0_combout  = ( \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & ( ((\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & 
// (!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout ))) # (\dnum|hex0|hex|segs[0]~0_combout ) ) ) # ( 
// !\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & ( ((!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & 
// !\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout )) # (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & (!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  $ 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout )))) # (\dnum|hex0|hex|segs[0]~0_combout ) ) )

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datab(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(!\dnum|hex0|hex|segs[0]~0_combout ),
	.datad(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datae(gnd),
	.dataf(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|hex|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|hex|WideOr6~0 .extended_lut = "off";
defparam \dnum|hex0|hex|WideOr6~0 .lut_mask = 64'h6F1F6F1F0F4F0F4F;
defparam \dnum|hex0|hex|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N57
cyclonev_lcell_comb \dnum|hex0|hex|WideOr5~0 (
// Equation(s):
// \dnum|hex0|hex|WideOr5~0_combout  = ( \dnum|hex0|hex|segs[0]~0_combout  ) # ( !\dnum|hex0|hex|segs[0]~0_combout  & ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & (!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  $ (!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout )))) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & ((!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout )) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ((\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout ))))) ) )

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datab(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datad(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datae(gnd),
	.dataf(!\dnum|hex0|hex|segs[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|hex|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|hex|WideOr5~0 .extended_lut = "off";
defparam \dnum|hex0|hex|WideOr5~0 .lut_mask = 64'h12271227FFFFFFFF;
defparam \dnum|hex0|hex|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N0
cyclonev_lcell_comb \dnum|hex0|hex|WideOr4~0 (
// Equation(s):
// \dnum|hex0|hex|WideOr4~0_combout  = ( \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & ( ((!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & 
// (!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & !\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout )) # (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & 
// ((\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout )))) # (\dnum|hex0|hex|segs[0]~0_combout ) ) ) # ( !\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & ( 
// ((!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout ))) # 
// (\dnum|hex0|hex|segs[0]~0_combout ) ) )

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datab(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(!\dnum|hex0|hex|segs[0]~0_combout ),
	.datad(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datae(gnd),
	.dataf(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|hex|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|hex|WideOr4~0 .extended_lut = "off";
defparam \dnum|hex0|hex|WideOr4~0 .lut_mask = 64'h0F2F0F2F8F3F8F3F;
defparam \dnum|hex0|hex|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N3
cyclonev_lcell_comb \dnum|hex0|hex|WideOr3~0 (
// Equation(s):
// \dnum|hex0|hex|WideOr3~0_combout  = ( \dnum|hex0|hex|segs[0]~0_combout  ) # ( !\dnum|hex0|hex|segs[0]~0_combout  & ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & 
// ((!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout )) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & (!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & !\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout )))) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & (!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  $ ((\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout )))) ) )

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datab(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datad(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datae(gnd),
	.dataf(!\dnum|hex0|hex|segs[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|hex|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|hex|WideOr3~0 .extended_lut = "off";
defparam \dnum|hex0|hex|WideOr3~0 .lut_mask = 64'h61496149FFFFFFFF;
defparam \dnum|hex0|hex|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N42
cyclonev_lcell_comb \dnum|hex0|hex|WideOr2~0 (
// Equation(s):
// \dnum|hex0|hex|WideOr2~0_combout  = ( \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & ( ((!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout  & 
// ((!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ) # (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout )))) # (\dnum|hex0|hex|segs[0]~0_combout ) ) ) # ( 
// !\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & ( ((\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ((!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ) # 
// (!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout )))) # (\dnum|hex0|hex|segs[0]~0_combout ) ) )

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datab(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datac(!\dnum|hex0|hex|segs[0]~0_combout ),
	.datad(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datae(gnd),
	.dataf(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|hex|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|hex|WideOr2~0 .extended_lut = "off";
defparam \dnum|hex0|hex|WideOr2~0 .lut_mask = 64'h5F4F5F4FDF0FDF0F;
defparam \dnum|hex0|hex|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N45
cyclonev_lcell_comb \dnum|hex0|hex|WideOr1~0 (
// Equation(s):
// \dnum|hex0|hex|WideOr1~0_combout  = ( \dnum|hex0|hex|segs[0]~0_combout  ) # ( !\dnum|hex0|hex|segs[0]~0_combout  & ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & (!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & !\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout ))) # 
// (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & (!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout  $ (((!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & 
// \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ))))) ) )

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datab(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datac(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datad(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datae(gnd),
	.dataf(!\dnum|hex0|hex|segs[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|hex|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|hex|WideOr1~0 .extended_lut = "off";
defparam \dnum|hex0|hex|WideOr1~0 .lut_mask = 64'h71047104FFFFFFFF;
defparam \dnum|hex0|hex|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N51
cyclonev_lcell_comb \dnum|hex0|hex|WideOr0~0 (
// Equation(s):
// \dnum|hex0|hex|WideOr0~0_combout  = ( \dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( (!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout  & 
// (!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  $ (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ))) ) ) # ( !\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( 
// (!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & (!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout  $ (\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ))) ) )

	.dataa(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datab(gnd),
	.datac(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datad(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datae(gnd),
	.dataf(!\dnum|hex0|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|hex|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|hex|WideOr0~0 .extended_lut = "off";
defparam \dnum|hex0|hex|WideOr0~0 .lut_mask = 64'hA050A050A00AA00A;
defparam \dnum|hex0|hex|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N36
cyclonev_lcell_comb \dnum|hex0|hex|segs[6]~1 (
// Equation(s):
// \dnum|hex0|hex|segs[6]~1_combout  = ( \cpu|Reg[29][7]~DUPLICATE_q  & ( \dnum|hex0|comb~1_combout  & ( (\dnum|hex0|hex|WideOr0~0_combout  & !\cpu|Reg[30][7]~q ) ) ) ) # ( !\cpu|Reg[29][7]~DUPLICATE_q  & ( \dnum|hex0|comb~1_combout  & ( !\cpu|Reg[30][7]~q  
// ) ) ) # ( \cpu|Reg[29][7]~DUPLICATE_q  & ( !\dnum|hex0|comb~1_combout  & ( \dnum|hex0|hex|WideOr0~0_combout  ) ) ) # ( !\cpu|Reg[29][7]~DUPLICATE_q  & ( !\dnum|hex0|comb~1_combout  & ( \dnum|hex0|hex|WideOr0~0_combout  ) ) )

	.dataa(!\dnum|hex0|hex|WideOr0~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(!\cpu|Reg[29][7]~DUPLICATE_q ),
	.dataf(!\dnum|hex0|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|hex|segs[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|hex|segs[6]~1 .extended_lut = "off";
defparam \dnum|hex0|hex|segs[6]~1 .lut_mask = 64'h55555555F0F05050;
defparam \dnum|hex0|hex|segs[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N0
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  = SUM(( \dnum|convert|Add0~25_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  = CARRY(( \dnum|convert|Add0~25_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|convert|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.shareout(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ));
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N3
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  = SUM(( \dnum|convert|Add0~1_sumout  ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( 
// \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  = CARRY(( \dnum|convert|Add0~1_sumout  ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( 
// \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|convert|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.sharein(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ),
	.combout(),
	.sumout(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.shareout(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ));
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .lut_mask = 64'h0000000000000F0F;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N6
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  = SUM(( !\dnum|convert|Add0~5_sumout  ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( 
// \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  = CARRY(( !\dnum|convert|Add0~5_sumout  ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( 
// \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  = SHARE(\dnum|convert|Add0~5_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|convert|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.sharein(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ),
	.combout(),
	.sumout(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.shareout(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ));
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .lut_mask = 64'h00000F0F0000F0F0;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N9
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  = SUM(( \dnum|convert|Add0~9_sumout  ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( 
// \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6  = CARRY(( \dnum|convert|Add0~9_sumout  ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( 
// \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = SHARE(GND)

	.dataa(!\dnum|convert|Add0~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.sharein(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ),
	.combout(),
	.sumout(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.shareout(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .lut_mask = 64'h0000000000005555;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N12
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7  ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.sharein(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(),
	.sumout(\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N42
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[18]~6 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[18]~6_combout  = ( \dnum|convert|Add0~9_sumout  & ( \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|convert|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[18]~6 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[18]~6 .lut_mask = 64'h0000000033333333;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N39
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[18]~5 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[18]~5_combout  = ( \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  & ( !\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.dataf(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[18]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[18]~5 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[18]~5 .lut_mask = 64'h0000FFFF00000000;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[18]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N42
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~7 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~7_combout  = (!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout )

	.dataa(gnd),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~7 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~7 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N45
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~8 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~8_combout  = ( \dnum|convert|Add0~1_sumout  & ( \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|convert|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~8 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~8 .lut_mask = 64'h0000000033333333;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N18
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N21
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( \dnum|convert|Add0~21_sumout  ) + ( VCC ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_5~26_cout  ))
// \dnum|hex0|Div0|auto_generated|divider|divider|op_5~22  = CARRY(( \dnum|convert|Add0~21_sumout  ) + ( VCC ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|convert|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000000000000F0F;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N24
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dnum|convert|Add0~25_sumout )) ) + ( GND ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_5~22  ))
// \dnum|hex0|Div0|auto_generated|divider|divider|op_5~18  = CARRY(( (!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dnum|convert|Add0~25_sumout )) ) + ( GND ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\dnum|convert|Add0~25_sumout ),
	.datad(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N27
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~8_combout ) # (\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~7_combout ) ) + ( VCC ) + ( 
// \dnum|hex0|Div0|auto_generated|divider|divider|op_5~18  ))
// \dnum|hex0|Div0|auto_generated|divider|divider|op_5~10  = CARRY(( (\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~8_combout ) # (\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~7_combout ) ) + ( VCC ) + ( 
// \dnum|hex0|Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.datad(!\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000000000000FFF;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N30
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( GND ) + ( (!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dnum|convert|Add0~5_sumout )) ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_5~10  ))
// \dnum|hex0|Div0|auto_generated|divider|divider|op_5~14  = CARRY(( GND ) + ( (!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dnum|convert|Add0~5_sumout )) ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\dnum|convert|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N33
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[18]~5_combout ) # (\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[18]~6_combout ) ) + ( VCC ) + ( 
// \dnum|hex0|Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[18]~6_combout ),
	.datab(gnd),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[18]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000005F5F;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N36
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N0
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( !\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( !\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~7 ));
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N3
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( !\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~7  ) + ( 
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~6  ))
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~10  = CARRY(( !\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~7  ) + ( 
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~6  ))
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~7 ),
	.combout(),
	.sumout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~10 ),
	.shareout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~11 ));
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N6
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( VCC ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~11  ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~10  ))
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~18  = CARRY(( VCC ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~11  ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~10  ))
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~10 ),
	.sharein(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~11 ),
	.combout(),
	.sumout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~18 ),
	.shareout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~19 ));
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N9
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( GND ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~19  ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~18  ))
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~14  = CARRY(( GND ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~19  ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~18  ))
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~18 ),
	.sharein(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~19 ),
	.combout(),
	.sumout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~14 ),
	.shareout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~15 ));
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000000000000000;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N12
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~15  ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~14 ),
	.sharein(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~15 ),
	.combout(),
	.sumout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N27
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~6 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout  = (\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~9_sumout  & !\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout )

	.dataa(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datab(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~6 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~6 .lut_mask = 64'h4444444444444444;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N18
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~7 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~7_combout  = ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( !\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~7 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~7 .lut_mask = 64'h00000000CCCCCCCC;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N51
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[17]~3_combout  = (!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout )

	.dataa(gnd),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[17]~3 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[17]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N54
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[17]~4 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[17]~4_combout  = (\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \dnum|convert|Add0~5_sumout )

	.dataa(gnd),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\dnum|convert|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[17]~4 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[17]~4 .lut_mask = 64'h0303030303030303;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[17]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N57
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~1 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~1_combout  = ( \dnum|convert|Add0~1_sumout  & ( (\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ) # 
// (\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # ( !\dnum|convert|Add0~1_sumout  & ( (!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & 
// \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ) ) )

	.dataa(gnd),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datae(gnd),
	.dataf(!\dnum|convert|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~1 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~1 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N48
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[15]~9 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[15]~9_combout  = (!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dnum|convert|Add0~25_sumout ))

	.dataa(gnd),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\dnum|convert|Add0~25_sumout ),
	.datad(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[15]~9 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[15]~9 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N0
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N3
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( \dnum|convert|Add0~17_sumout  ) + ( VCC ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_6~26_cout  ))
// \dnum|hex0|Div0|auto_generated|divider|divider|op_6~22  = CARRY(( \dnum|convert|Add0~17_sumout  ) + ( VCC ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\dnum|convert|Add0~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000000000005555;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N6
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( GND ) + ( (!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|hex0|Div0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|convert|Add0~21_sumout )) ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_6~22  ))
// \dnum|hex0|Div0|auto_generated|divider|divider|op_6~18  = CARRY(( GND ) + ( (!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|hex0|Div0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|convert|Add0~21_sumout )) ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|convert|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N9
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( VCC ) + ( (!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|hex0|Div0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[15]~9_combout )) ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_6~18  ))
// \dnum|hex0|Div0|auto_generated|divider|divider|op_6~14  = CARRY(( VCC ) + ( (!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|hex0|Div0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[15]~9_combout )) ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[15]~9_combout ),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000EE220000FFFF;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N12
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|hex0|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~1_combout )) ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_6~14  ))
// \dnum|hex0|Div0|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|hex0|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~1_combout )) ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N15
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( VCC ) + ( (!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|hex0|Div0|auto_generated|divider|divider|op_5~13_sumout )) # 
// (\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ) # (\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[17]~3_combout )))) ) + ( 
// \dnum|hex0|Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000B8880000FFFF;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N18
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N12
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N15
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( !\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~22_cout  ))
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( !\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N18
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout )) ) + ( GND ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~6  ))
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( (!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout )) ) + ( GND ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF000030FC;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N21
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( VCC ) + ( (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~7_combout ) # (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout ) ) + ( 
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~10  ))
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~14  = CARRY(( VCC ) + ( (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~7_combout ) # (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout ) ) + ( 
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~7_combout ),
	.datag(gnd),
	.cin(\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000AA000000FFFF;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N24
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( (!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~17_sumout ) ) + ( GND ) + ( 
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~14  ))
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~26  = CARRY(( (!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~17_sumout ) ) + ( GND ) + ( 
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FFFF00000C0C;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N27
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~18_cout  = CARRY(( (!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~13_sumout ) ) + ( VCC ) + ( 
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~26  ))

	.dataa(gnd),
	.datab(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h00000000000000CC;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N30
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N24
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~4 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~4_combout  = ( \dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( (\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~9_sumout  & 
// !\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( (\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~9_sumout ) ) )

	.dataa(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datab(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~4 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~4 .lut_mask = 64'h7777777744444444;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N57
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[20]~2 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[20]~2_combout  = ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~5_sumout  & ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// !\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) ) ) # ( !\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~5_sumout  & ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// !\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) ) ) # ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_5~5_sumout  & ( !\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.dataf(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[20]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[20]~2 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[20]~2 .lut_mask = 64'h0000FFFFAAAAAAAA;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[20]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N27
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[22]~0 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[22]~0_combout  = ( \dnum|hex0|Div0|auto_generated|divider|divider|op_5~9_sumout  & ( !\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[22]~0 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[22]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N24
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[22]~2 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[22]~2_combout  = ( \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~1_combout  & ( \dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[22]~2 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[22]~2 .lut_mask = 64'h0000000033333333;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N54
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[21]~10 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[21]~10_combout  = (!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|hex0|Div0|auto_generated|divider|divider|op_5~17_sumout )) # 
// (\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[15]~9_combout )))

	.dataa(gnd),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(!\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[15]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[21]~10 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[21]~10 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[21]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N57
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[20]~11 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[20]~11_combout  = ( \dnum|convert|Add0~21_sumout  & ( (\dnum|hex0|Div0|auto_generated|divider|divider|op_5~21_sumout ) # (\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( 
// !\dnum|convert|Add0~21_sumout  & ( (!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|hex0|Div0|auto_generated|divider|divider|op_5~21_sumout ) ) )

	.dataa(gnd),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|convert|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[20]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[20]~11 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[20]~11 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|StageOut[20]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N30
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N33
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( \dnum|convert|Add0~13_sumout  ) + ( VCC ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(!\dnum|convert|Add0~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h0000000000005555;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N36
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( (!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex0|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|convert|Add0~17_sumout )) ) + ( GND ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|convert|Add0~17_sumout ),
	.datad(!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000FFFF000005AF;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N39
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_7~14 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_7~14_cout  = CARRY(( VCC ) + ( (!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex0|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[20]~11_combout )) ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[20]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|op_7~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~14 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~14 .lut_mask = 64'h0000FA500000FFFF;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N42
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_7~10 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_7~10_cout  = CARRY(( GND ) + ( (!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex0|Div0|auto_generated|divider|divider|op_6~13_sumout ))) # 
// (\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[21]~10_combout )) ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_7~14_cout  ))

	.dataa(!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|op_7~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|op_7~10_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~10 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~10 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N45
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( VCC ) + ( (!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|hex0|Div0|auto_generated|divider|divider|op_6~9_sumout )) # 
// (\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[22]~2_combout ) # (\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[22]~0_combout )))) ) + ( 
// \dnum|hex0|Div0|auto_generated|divider|divider|op_7~10_cout  ))

	.dataa(!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Div0|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|op_7~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex0|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000D8880000FFFF;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N48
cyclonev_lcell_comb \dnum|hex0|Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|hex0|Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|hex0|Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex0|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|hex0|Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N36
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N39
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( !\dnum|hex0|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~26_cout  ))
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( !\dnum|hex0|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N42
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~6  ))
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000CF0300000000;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N45
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[20]~2_combout )) ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~10  ))
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[20]~2_combout )) ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[20]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N48
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~13_sumout ))) # 
// (\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~4_combout )) ) + ( GND ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~14  ))
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~18  = CARRY(( (!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~13_sumout ))) # 
// (\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~4_combout )) ) + ( GND ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.datad(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N51
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( (!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~25_sumout )))) # 
// (\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~17_sumout  & (!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout ))) ) + ( 
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datab(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.datag(gnd),
	.cin(\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h0000EF230000FFFF;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N54
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N3
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  = ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~5_sumout  & ( (!\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # 
// (!\dnum|hex0|Div0|auto_generated|divider|divider|op_7~1_sumout ) ) ) # ( !\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~5_sumout  & ( (\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// !\dnum|hex0|Div0|auto_generated|divider|divider|op_7~1_sumout ) ) )

	.dataa(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0 .lut_mask = 64'h50505050FAFAFAFA;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N6
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  = ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~9_sumout  & ( (!\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~13_sumout )))) # (\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout ) # 
// ((\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[20]~2_combout )))) ) ) # ( !\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~9_sumout  & ( (!\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~13_sumout )))) # (\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[20]~2_combout )))) ) )

	.dataa(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[20]~2_combout ),
	.datae(gnd),
	.dataf(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N0
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  = ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # (\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) ) # ( 
// !\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~5_sumout )) ) )

	.dataa(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1 .lut_mask = 64'h11BB11BB50FA50FA;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N9
cyclonev_lcell_comb \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5 (
// Equation(s):
// \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  = ( \dnum|hex1|Mod0|auto_generated|divider|divider|op_7~17_sumout  & ( (!\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # 
// ((!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~13_sumout ))) # (\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~4_combout ))) ) ) # ( !\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~17_sumout  & ( (\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~13_sumout ))) # (\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~4_combout )))) ) )

	.dataa(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.datad(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(!\dnum|hex1|Mod0|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5 .extended_lut = "off";
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5 .lut_mask = 64'h01450145ABEFABEF;
defparam \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N30
cyclonev_lcell_comb \dnum|hex1|hex|segs[6]~0 (
// Equation(s):
// \dnum|hex1|hex|segs[6]~0_combout  = ( \dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|hex0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & 
// \dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\dnum|hex0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|hex|segs[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|hex|segs[6]~0 .extended_lut = "off";
defparam \dnum|hex1|hex|segs[6]~0 .lut_mask = 64'h0000000000000303;
defparam \dnum|hex1|hex|segs[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N12
cyclonev_lcell_comb \dnum|hex1|hex|WideOr6~0 (
// Equation(s):
// \dnum|hex1|hex|WideOr6~0_combout  = ( \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( \dnum|hex1|hex|segs[6]~0_combout  ) ) # ( !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( 
// \dnum|hex1|hex|segs[6]~0_combout  ) ) # ( \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( !\dnum|hex1|hex|segs[6]~0_combout  & ( (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & 
// (!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  $ (!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ))) ) ) ) # ( !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( 
// !\dnum|hex1|hex|segs[6]~0_combout  & ( (!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & (!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  $ 
// (!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ))) ) ) )

	.dataa(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datab(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datad(gnd),
	.datae(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.dataf(!\dnum|hex1|hex|segs[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|hex|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|hex|WideOr6~0 .extended_lut = "off";
defparam \dnum|hex1|hex|WideOr6~0 .lut_mask = 64'h60601414FFFFFFFF;
defparam \dnum|hex1|hex|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N21
cyclonev_lcell_comb \dnum|hex1|hex|WideOr5~0 (
// Equation(s):
// \dnum|hex1|hex|WideOr5~0_combout  = ( \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( (\dnum|hex1|hex|segs[6]~0_combout ) # 
// (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ) ) ) ) # ( !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( 
// ((!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout )) # (\dnum|hex1|hex|segs[6]~0_combout ) ) ) ) # ( 
// \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\dnum|hex1|hex|segs[6]~0_combout ) ) ) ) # ( !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( 
// ((\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout )) # (\dnum|hex1|hex|segs[6]~0_combout ) ) ) )

	.dataa(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datab(!\dnum|hex1|hex|segs[6]~0_combout ),
	.datac(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datad(gnd),
	.datae(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.dataf(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|hex|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|hex|WideOr5~0 .extended_lut = "off";
defparam \dnum|hex1|hex|WideOr5~0 .lut_mask = 64'h37373F3F3B3B7777;
defparam \dnum|hex1|hex|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N36
cyclonev_lcell_comb \dnum|hex1|hex|WideOr4~0 (
// Equation(s):
// \dnum|hex1|hex|WideOr4~0_combout  = ( \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( \dnum|hex1|hex|segs[6]~0_combout  ) ) # ( !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( 
// \dnum|hex1|hex|segs[6]~0_combout  ) ) # ( \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( !\dnum|hex1|hex|segs[6]~0_combout  & ( (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & 
// ((!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ) # (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ))) ) ) ) # ( !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( 
// !\dnum|hex1|hex|segs[6]~0_combout  & ( (!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & (!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & 
// \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout )) ) ) )

	.dataa(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datab(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datad(gnd),
	.datae(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.dataf(!\dnum|hex1|hex|segs[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|hex|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|hex|WideOr4~0 .extended_lut = "off";
defparam \dnum|hex1|hex|WideOr4~0 .lut_mask = 64'h08082323FFFFFFFF;
defparam \dnum|hex1|hex|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N9
cyclonev_lcell_comb \dnum|hex1|hex|WideOr3~0 (
// Equation(s):
// \dnum|hex1|hex|WideOr3~0_combout  = ( \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( 
// (!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  $ (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout )) # (\dnum|hex1|hex|segs[6]~0_combout ) ) ) ) # ( 
// !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( (!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  $ 
// (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout )) # (\dnum|hex1|hex|segs[6]~0_combout ) ) ) ) # ( \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( 
// !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( ((\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout )) # 
// (\dnum|hex1|hex|segs[6]~0_combout ) ) ) ) # ( !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( 
// ((!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout )) # (\dnum|hex1|hex|segs[6]~0_combout ) ) ) )

	.dataa(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datab(!\dnum|hex1|hex|segs[6]~0_combout ),
	.datac(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datad(gnd),
	.datae(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.dataf(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|hex|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|hex|WideOr3~0 .extended_lut = "off";
defparam \dnum|hex1|hex|WideOr3~0 .lut_mask = 64'h3B3B7373B7B7B7B7;
defparam \dnum|hex1|hex|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N48
cyclonev_lcell_comb \dnum|hex1|hex|WideOr2~0 (
// Equation(s):
// \dnum|hex1|hex|WideOr2~0_combout  = ( \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( \dnum|hex1|hex|segs[6]~0_combout  ) ) # ( !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( 
// \dnum|hex1|hex|segs[6]~0_combout  ) ) # ( \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( !\dnum|hex1|hex|segs[6]~0_combout  & ( (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & 
// (!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout )) ) ) ) # ( !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( 
// !\dnum|hex1|hex|segs[6]~0_combout  & ( ((\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout )) # 
// (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ) ) ) )

	.dataa(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datab(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datad(gnd),
	.datae(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.dataf(!\dnum|hex1|hex|segs[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|hex|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|hex|WideOr2~0 .extended_lut = "off";
defparam \dnum|hex1|hex|WideOr2~0 .lut_mask = 64'h75754040FFFFFFFF;
defparam \dnum|hex1|hex|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N33
cyclonev_lcell_comb \dnum|hex1|hex|WideOr1~0 (
// Equation(s):
// \dnum|hex1|hex|WideOr1~0_combout  = ( \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( 
// ((!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout )) # (\dnum|hex1|hex|segs[6]~0_combout ) ) ) ) # ( 
// !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( ((!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\dnum|hex1|hex|segs[6]~0_combout )) # (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ) ) ) ) # ( \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( 
// !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( \dnum|hex1|hex|segs[6]~0_combout  ) ) ) # ( !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( 
// !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( ((\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout )) # 
// (\dnum|hex1|hex|segs[6]~0_combout ) ) ) )

	.dataa(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datab(!\dnum|hex1|hex|segs[6]~0_combout ),
	.datac(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datad(gnd),
	.datae(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.dataf(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|hex|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|hex|WideOr1~0 .extended_lut = "off";
defparam \dnum|hex1|hex|WideOr1~0 .lut_mask = 64'h73733333F7F73B3B;
defparam \dnum|hex1|hex|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N57
cyclonev_lcell_comb \dnum|hex1|hex|WideOr0~0 (
// Equation(s):
// \dnum|hex1|hex|WideOr0~0_combout  = ( !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( 
// !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  $ (\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ) ) ) ) # ( \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( 
// !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( (!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & \dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ) ) ) ) # ( 
// !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( (!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & 
// !\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ) ) ) )

	.dataa(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datab(gnd),
	.datac(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datad(gnd),
	.datae(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.dataf(!\dnum|hex1|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|hex|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|hex|WideOr0~0 .extended_lut = "off";
defparam \dnum|hex1|hex|WideOr0~0 .lut_mask = 64'hA0A00A0AA5A50000;
defparam \dnum|hex1|hex|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N51
cyclonev_lcell_comb \dnum|hex1|hex|segs[6]~1 (
// Equation(s):
// \dnum|hex1|hex|segs[6]~1_combout  = ( \dnum|hex1|hex|segs[6]~0_combout  & ( \dnum|hex0|comb~1_combout  ) ) # ( !\dnum|hex1|hex|segs[6]~0_combout  & ( \dnum|hex0|comb~1_combout  & ( \dnum|hex1|hex|WideOr0~0_combout  ) ) ) # ( 
// \dnum|hex1|hex|segs[6]~0_combout  & ( !\dnum|hex0|comb~1_combout  & ( !\cpu|Reg[30][7]~q  ) ) ) # ( !\dnum|hex1|hex|segs[6]~0_combout  & ( !\dnum|hex0|comb~1_combout  & ( \dnum|hex1|hex|WideOr0~0_combout  ) ) )

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(!\dnum|hex1|hex|WideOr0~0_combout ),
	.datad(gnd),
	.datae(!\dnum|hex1|hex|segs[6]~0_combout ),
	.dataf(!\dnum|hex0|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|hex|segs[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|hex|segs[6]~1 .extended_lut = "off";
defparam \dnum|hex1|hex|segs[6]~1 .lut_mask = 64'h0F0FAAAA0F0FFFFF;
defparam \dnum|hex1|hex|segs[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N0
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( !\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|hex1|Div0|auto_generated|divider|divider|op_5~18  = CARRY(( !\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|hex1|Div0|auto_generated|divider|divider|op_5~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~19 ));
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N3
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( !\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_5~19  ) + ( 
// \dnum|hex1|Div0|auto_generated|divider|divider|op_5~18  ))
// \dnum|hex1|Div0|auto_generated|divider|divider|op_5~14  = CARRY(( !\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_5~19  ) + ( 
// \dnum|hex1|Div0|auto_generated|divider|divider|op_5~18  ))
// \dnum|hex1|Div0|auto_generated|divider|divider|op_5~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~19 ),
	.combout(),
	.sumout(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~15 ));
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N6
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( VCC ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_5~15  ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_5~14  ))
// \dnum|hex1|Div0|auto_generated|divider|divider|op_5~10  = CARRY(( VCC ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_5~15  ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_5~14  ))
// \dnum|hex1|Div0|auto_generated|divider|divider|op_5~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~15 ),
	.combout(),
	.sumout(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~11 ));
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N9
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( GND ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_5~11  ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_5~10  ))
// \dnum|hex1|Div0|auto_generated|divider|divider|op_5~6  = CARRY(( GND ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_5~11  ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_5~10  ))
// \dnum|hex1|Div0|auto_generated|divider|divider|op_5~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~11 ),
	.combout(),
	.sumout(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~6 ),
	.shareout(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~7 ));
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000000000;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_5~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N12
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_5~7  ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~6 ),
	.sharein(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~7 ),
	.combout(),
	.sumout(\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N30
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~1 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout  = ( \dnum|hex1|Div0|auto_generated|divider|divider|op_5~13_sumout  & ( !\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~1 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N33
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~2 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~2_combout  = ( !\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~2 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~2 .lut_mask = 64'h5555555500000000;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N0
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex1|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N3
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( !\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_6~26_cout  ))
// \dnum|hex1|Div0|auto_generated|divider|divider|op_6~22  = CARRY(( !\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex1|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\dnum|hex1|Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N6
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|hex1|Div0|auto_generated|divider|divider|op_5~17_sumout )) # 
// (\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) + ( GND ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_6~22  ))
// \dnum|hex1|Div0|auto_generated|divider|divider|op_6~18  = CARRY(( (!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|hex1|Div0|auto_generated|divider|divider|op_5~17_sumout )) # 
// (\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) + ( GND ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex1|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\dnum|hex1|Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF00007272;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N9
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( VCC ) + ( (\dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ) # (\dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ) ) + ( 
// \dnum|hex1|Div0|auto_generated|divider|divider|op_6~18  ))
// \dnum|hex1|Div0|auto_generated|divider|divider|op_6~14  = CARRY(( VCC ) + ( (\dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ) # (\dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ) ) + ( 
// \dnum|hex1|Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.datag(gnd),
	.cin(\dnum|hex1|Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex1|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\dnum|hex1|Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000F0000000FFFF;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N12
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|hex1|Div0|auto_generated|divider|divider|op_5~9_sumout ) ) + ( GND ) + ( 
// \dnum|hex1|Div0|auto_generated|divider|divider|op_6~14  ))
// \dnum|hex1|Div0|auto_generated|divider|divider|op_6~10  = CARRY(( (!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|hex1|Div0|auto_generated|divider|divider|op_5~9_sumout ) ) + ( GND ) + ( 
// \dnum|hex1|Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex1|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|hex1|Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF00000A0A;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N15
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|hex1|Div0|auto_generated|divider|divider|op_5~5_sumout ) ) + ( VCC ) + ( 
// \dnum|hex1|Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex1|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h00000000000000AA;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N18
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N0
cyclonev_lcell_comb \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( !\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( !\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~7 ));
// synopsys translate_off
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N3
cyclonev_lcell_comb \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( !\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~7  ) + ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~6  
// ))
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( !\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~7  ) + ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~6  ))
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~11  = SHARE(GND)

	.dataa(!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~7 ),
	.combout(),
	.sumout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~11 ));
// synopsys translate_off
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N6
cyclonev_lcell_comb \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( VCC ) + ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~11  ) + ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~10  ))
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~14  = CARRY(( VCC ) + ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~11  ) + ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~10  ))
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~11 ),
	.combout(),
	.sumout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~14 ),
	.shareout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~15 ));
// synopsys translate_off
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N9
cyclonev_lcell_comb \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( GND ) + ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~15  ) + ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~14  ))
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~18  = CARRY(( GND ) + ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~15  ) + ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~14  ))
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~14 ),
	.sharein(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~15 ),
	.combout(),
	.sumout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~18 ),
	.shareout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~19 ));
// synopsys translate_off
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000000000000000;
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N12
cyclonev_lcell_comb \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~19  ) + ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~18 ),
	.sharein(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~19 ),
	.combout(),
	.sumout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N57
cyclonev_lcell_comb \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~2 (
// Equation(s):
// \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~2_combout  = ( !\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~9_sumout  ) )

	.dataa(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~2 .extended_lut = "off";
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~2 .lut_mask = 64'h5555555500000000;
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N0
cyclonev_lcell_comb \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~3 (
// Equation(s):
// \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~3_combout  = ( !\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~3 .extended_lut = "off";
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~3 .lut_mask = 64'h3333000033330000;
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N27
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~0 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~0_combout  = ( \dnum|hex1|Div0|auto_generated|divider|divider|op_5~13_sumout  & ( (!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # ( !\dnum|hex1|Div0|auto_generated|divider|divider|op_5~13_sumout  & ( (\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// !\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~0 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~0 .lut_mask = 64'h50505050FAFAFAFA;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N24
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[20]~3 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[20]~3_combout  = ( \dnum|hex1|Div0|auto_generated|divider|divider|op_5~17_sumout  & ( (!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\dnum|hex1|Div0|auto_generated|divider|divider|op_5~17_sumout  & ( (\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// !\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|Div0|auto_generated|divider|divider|StageOut[20]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[20]~3 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[20]~3 .lut_mask = 64'h50505050FAFAFAFA;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|StageOut[20]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N36
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex1|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N39
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( !\dnum|hex0|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|hex0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex1|Div0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N42
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( (!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex1|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( GND ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|hex0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Div0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex1|Div0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000FFFF00004E4E;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N45
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|op_7~14 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|op_7~14_cout  = CARRY(( VCC ) + ( (!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex1|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|hex1|Div0|auto_generated|divider|divider|StageOut[20]~3_combout )) ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|hex1|Div0|auto_generated|divider|divider|StageOut[20]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(\dnum|hex1|Div0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex1|Div0|auto_generated|divider|divider|op_7~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~14 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~14 .lut_mask = 64'h0000FA500000FFFF;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N48
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|op_7~10 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|op_7~10_cout  = CARRY(( GND ) + ( (!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex1|Div0|auto_generated|divider|divider|op_6~13_sumout ))) # 
// (\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~0_combout )) ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_7~14_cout  ))

	.dataa(!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|hex1|Div0|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(\dnum|hex1|Div0|auto_generated|divider|divider|op_7~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex1|Div0|auto_generated|divider|divider|op_7~10_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~10 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~10 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N51
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( VCC ) + ( (!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|hex1|Div0|auto_generated|divider|divider|op_6~9_sumout )))) # 
// (\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|hex1|Div0|auto_generated|divider|divider|op_5~9_sumout ))) ) + ( 
// \dnum|hex1|Div0|auto_generated|divider|divider|op_7~10_cout  ))

	.dataa(!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\dnum|hex1|Div0|auto_generated|divider|divider|op_7~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex1|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000FB510000FFFF;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N54
cyclonev_lcell_comb \dnum|hex1|Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|hex1|Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|hex1|Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex1|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|hex1|Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N24
cyclonev_lcell_comb \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N27
cyclonev_lcell_comb \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( !\dnum|hex1|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~26_cout  ))
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( !\dnum|hex1|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|hex1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N30
cyclonev_lcell_comb \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( GND ) + ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~6  ))
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( GND ) + ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF00002E2E;
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N33
cyclonev_lcell_comb \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~3_combout ) # (\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~2_combout ) ) + ( 
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~10  ))
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~3_combout ) # (\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~2_combout ) ) + ( 
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~3_combout ),
	.datag(gnd),
	.cin(\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000F0000000FFFF;
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N36
cyclonev_lcell_comb \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( GND ) + ( (!\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~13_sumout ) ) + ( 
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~14  ))
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~18  = CARRY(( GND ) + ( (!\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~13_sumout ) ) + ( 
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FF3300000000;
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N39
cyclonev_lcell_comb \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( (!\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~17_sumout ) ) + ( VCC ) + ( 
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~18  ))

	.dataa(gnd),
	.datab(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h0000000000000C0C;
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N42
cyclonev_lcell_comb \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N48
cyclonev_lcell_comb \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5 (
// Equation(s):
// \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  = ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~17_sumout ) ) ) # ( !\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~17_sumout )) # (\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~13_sumout ))) ) )

	.dataa(gnd),
	.datab(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~17_sumout ),
	.datad(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5 .extended_lut = "off";
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5 .lut_mask = 64'h0C3F0C3F0C0C0C0C;
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N51
cyclonev_lcell_comb \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0 (
// Equation(s):
// \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  = (!\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|hex1|Div0|auto_generated|divider|divider|op_7~1_sumout ))

	.dataa(gnd),
	.datab(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|hex1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0 .extended_lut = "off";
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0 .lut_mask = 64'h30FC30FC30FC30FC;
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N18
cyclonev_lcell_comb \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1 (
// Equation(s):
// \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  = ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~9_sumout )) # (\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout ))) ) ) # ( 
// !\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~9_sumout )) # 
// (\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) ) )

	.dataa(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datab(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1 .extended_lut = "off";
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1 .lut_mask = 64'h4747474777447744;
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N21
cyclonev_lcell_comb \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4 (
// Equation(s):
// \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout  = ( \dnum|hex2|Mod0|auto_generated|divider|divider|op_7~13_sumout  & ( (\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~3_combout  & !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~2_combout )) ) ) # ( !\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~13_sumout  & ( 
// (!\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # ((!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~3_combout  & !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~3_combout ),
	.datad(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[26]~2_combout ),
	.datae(gnd),
	.dataf(!\dnum|hex2|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4 .extended_lut = "off";
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4 .lut_mask = 64'hFCCCFCCC30003000;
defparam \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N54
cyclonev_lcell_comb \dnum|hex2|hex|segs[4]~0 (
// Equation(s):
// \dnum|hex2|hex|segs[4]~0_combout  = ( \dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (\dnum|hex1|Div0|auto_generated|divider|divider|op_7~1_sumout  & \dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\dnum|hex1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex2|hex|segs[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|hex|segs[4]~0 .extended_lut = "off";
defparam \dnum|hex2|hex|segs[4]~0 .lut_mask = 64'h0000000003030303;
defparam \dnum|hex2|hex|segs[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N57
cyclonev_lcell_comb \dnum|hex2|hex|WideOr6~0 (
// Equation(s):
// \dnum|hex2|hex|WideOr6~0_combout  = ( \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout  & ( \dnum|hex2|hex|segs[4]~0_combout  ) ) # ( !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout  & ( 
// \dnum|hex2|hex|segs[4]~0_combout  ) ) # ( \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout  & ( !\dnum|hex2|hex|segs[4]~0_combout  & ( (\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & 
// (!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  $ (\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ))) ) ) ) # ( !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout  & ( 
// !\dnum|hex2|hex|segs[4]~0_combout  & ( (!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & (!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  $ 
// (\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ))) ) ) )

	.dataa(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.datab(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datac(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datad(gnd),
	.datae(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout ),
	.dataf(!\dnum|hex2|hex|segs[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex2|hex|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|hex|WideOr6~0 .extended_lut = "off";
defparam \dnum|hex2|hex|WideOr6~0 .lut_mask = 64'h90902121FFFFFFFF;
defparam \dnum|hex2|hex|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N24
cyclonev_lcell_comb \dnum|hex2|hex|WideOr5~0 (
// Equation(s):
// \dnum|hex2|hex|WideOr5~0_combout  = ( \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( \dnum|hex2|hex|segs[4]~0_combout  ) ) # ( !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( 
// \dnum|hex2|hex|segs[4]~0_combout  ) ) # ( \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( !\dnum|hex2|hex|segs[4]~0_combout  & ( (!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & 
// (!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout  & !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout )) # (\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & 
// ((\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ))) ) ) ) # ( !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( !\dnum|hex2|hex|segs[4]~0_combout  & ( 
// (!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout  & ((\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ) # (\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ))) ) ) )

	.dataa(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout ),
	.datab(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datac(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.datad(gnd),
	.datae(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.dataf(!\dnum|hex2|hex|segs[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex2|hex|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|hex|WideOr5~0 .extended_lut = "off";
defparam \dnum|hex2|hex|WideOr5~0 .lut_mask = 64'h2A2A8383FFFFFFFF;
defparam \dnum|hex2|hex|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N9
cyclonev_lcell_comb \dnum|hex2|hex|WideOr4~0 (
// Equation(s):
// \dnum|hex2|hex|WideOr4~0_combout  = ( \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout  & ( \dnum|hex2|hex|segs[4]~0_combout  ) ) # ( !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout  & ( 
// \dnum|hex2|hex|segs[4]~0_combout  ) ) # ( \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout  & ( !\dnum|hex2|hex|segs[4]~0_combout  & ( (!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & 
// (!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout )) ) ) ) # ( !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout  & ( 
// !\dnum|hex2|hex|segs[4]~0_combout  & ( (\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ((!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ) # 
// (\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ))) ) ) )

	.dataa(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.datab(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datac(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datad(gnd),
	.datae(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout ),
	.dataf(!\dnum|hex2|hex|segs[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex2|hex|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|hex|WideOr4~0 .extended_lut = "off";
defparam \dnum|hex2|hex|WideOr4~0 .lut_mask = 64'h45450808FFFFFFFF;
defparam \dnum|hex2|hex|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N48
cyclonev_lcell_comb \dnum|hex2|hex|WideOr3~0 (
// Equation(s):
// \dnum|hex2|hex|WideOr3~0_combout  = ( \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( \dnum|hex2|hex|segs[4]~0_combout  ) ) # ( !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( 
// \dnum|hex2|hex|segs[4]~0_combout  ) ) # ( \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( !\dnum|hex2|hex|segs[4]~0_combout  & ( !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout  $ 
// (!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ) ) ) ) # ( !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( !\dnum|hex2|hex|segs[4]~0_combout  & ( 
// (!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout  & (!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout )) # 
// (\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout  & (\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout )) ) ) )

	.dataa(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout ),
	.datab(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datac(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.datad(gnd),
	.datae(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.dataf(!\dnum|hex2|hex|segs[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex2|hex|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|hex|WideOr3~0 .extended_lut = "off";
defparam \dnum|hex2|hex|WideOr3~0 .lut_mask = 64'h81816666FFFFFFFF;
defparam \dnum|hex2|hex|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N33
cyclonev_lcell_comb \dnum|hex2|hex|WideOr2~0 (
// Equation(s):
// \dnum|hex2|hex|WideOr2~0_combout  = ( \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout  & ( \dnum|hex2|hex|segs[4]~0_combout  ) ) # ( !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout  & ( 
// \dnum|hex2|hex|segs[4]~0_combout  ) ) # ( \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout  & ( !\dnum|hex2|hex|segs[4]~0_combout  & ( (\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & 
// ((!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ) # (!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ))) ) ) ) # ( !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout  & ( 
// !\dnum|hex2|hex|segs[4]~0_combout  & ( (!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ((!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ) # 
// (\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ))) ) ) )

	.dataa(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.datab(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datac(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datad(gnd),
	.datae(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout ),
	.dataf(!\dnum|hex2|hex|segs[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex2|hex|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|hex|WideOr2~0 .extended_lut = "off";
defparam \dnum|hex2|hex|WideOr2~0 .lut_mask = 64'hA2A23232FFFFFFFF;
defparam \dnum|hex2|hex|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N36
cyclonev_lcell_comb \dnum|hex2|hex|WideOr1~0 (
// Equation(s):
// \dnum|hex2|hex|WideOr1~0_combout  = ( \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( \dnum|hex2|hex|segs[4]~0_combout  ) ) # ( !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( 
// \dnum|hex2|hex|segs[4]~0_combout  ) ) # ( \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( !\dnum|hex2|hex|segs[4]~0_combout  & ( !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  $ 
// (((!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout  & !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ))) ) ) ) # ( !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( 
// !\dnum|hex2|hex|segs[4]~0_combout  & ( (\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout  & (\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & 
// !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout )) ) ) )

	.dataa(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout ),
	.datab(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datac(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.datad(gnd),
	.datae(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.dataf(!\dnum|hex2|hex|segs[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex2|hex|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|hex|WideOr1~0 .extended_lut = "off";
defparam \dnum|hex2|hex|WideOr1~0 .lut_mask = 64'h10107878FFFFFFFF;
defparam \dnum|hex2|hex|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N42
cyclonev_lcell_comb \dnum|hex1|next_neg~0 (
// Equation(s):
// \dnum|hex1|next_neg~0_combout  = ( !\dnum|hex1|hex|segs[6]~0_combout  & ( !\dnum|hex0|comb~1_combout  & ( \cpu|Reg[30][7]~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(!\dnum|hex1|hex|segs[6]~0_combout ),
	.dataf(!\dnum|hex0|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex1|next_neg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex1|next_neg~0 .extended_lut = "off";
defparam \dnum|hex1|next_neg~0 .lut_mask = 64'h0F0F000000000000;
defparam \dnum|hex1|next_neg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N18
cyclonev_lcell_comb \dnum|hex2|hex|WideOr0~0 (
// Equation(s):
// \dnum|hex2|hex|WideOr0~0_combout  = ( !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( 
// (!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout ) ) ) ) # ( \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( 
// !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  $ (!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout ) ) ) ) # ( 
// !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout  & ( !\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout  & ( (!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & 
// \dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datac(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout ),
	.datad(gnd),
	.datae(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.dataf(!\dnum|hex2|Mod0|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex2|hex|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|hex|WideOr0~0 .extended_lut = "off";
defparam \dnum|hex2|hex|WideOr0~0 .lut_mask = 64'h0C0C3C3CC0C00000;
defparam \dnum|hex2|hex|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N12
cyclonev_lcell_comb \dnum|hex2|hex|segs[6]~1 (
// Equation(s):
// \dnum|hex2|hex|segs[6]~1_combout  = ( \dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|hex2|hex|WideOr0~0_combout  & ( (!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout ) # 
// ((!\dnum|hex1|Div0|auto_generated|divider|divider|op_7~1_sumout ) # (!\dnum|hex1|next_neg~0_combout )) ) ) ) # ( !\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|hex2|hex|WideOr0~0_combout  ) ) # ( 
// \dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( !\dnum|hex2|hex|WideOr0~0_combout  & ( (\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|hex1|Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// !\dnum|hex1|next_neg~0_combout )) ) ) )

	.dataa(!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\dnum|hex1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|hex1|next_neg~0_combout ),
	.datad(gnd),
	.datae(!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\dnum|hex2|hex|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex2|hex|segs[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|hex|segs[6]~1 .extended_lut = "off";
defparam \dnum|hex2|hex|segs[6]~1 .lut_mask = 64'h00001010FFFFFEFE;
defparam \dnum|hex2|hex|segs[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N51
cyclonev_lcell_comb \dnum|hex2|next_neg~0 (
// Equation(s):
// \dnum|hex2|next_neg~0_combout  = ( \dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (\dnum|hex1|next_neg~0_combout  & 
// !\dnum|hex1|Div0|auto_generated|divider|divider|op_7~1_sumout ) ) ) ) # ( !\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|hex1|next_neg~0_combout  ) ) ) # ( 
// \dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( !\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|hex1|next_neg~0_combout  ) ) ) # ( !\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( 
// !\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|hex1|next_neg~0_combout  ) ) )

	.dataa(!\dnum|hex1|next_neg~0_combout ),
	.datab(gnd),
	.datac(!\dnum|hex1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(!\dnum|hex1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\dnum|hex1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|hex2|next_neg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|hex2|next_neg~0 .extended_lut = "off";
defparam \dnum|hex2|next_neg~0 .lut_mask = 64'h5555555555555050;
defparam \dnum|hex2|next_neg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N24
cyclonev_lcell_comb \dh|ss0|WideOr6~0 (
// Equation(s):
// \dh|ss0|WideOr6~0_combout  = ( \cpu|IP[1]~DUPLICATE_q  & ( (!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP[0]~DUPLICATE_q  & \cpu|IP [3])) ) ) # ( !\cpu|IP[1]~DUPLICATE_q  & ( (!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP[0]~DUPLICATE_q  & !\cpu|IP [3])) # 
// (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  $ (\cpu|IP [3]))) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[2]~DUPLICATE_q ),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(!\cpu|IP [3]),
	.datae(gnd),
	.dataf(!\cpu|IP[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|ss0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|ss0|WideOr6~0 .extended_lut = "off";
defparam \dh|ss0|WideOr6~0 .lut_mask = 64'h3C033C03000C000C;
defparam \dh|ss0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N57
cyclonev_lcell_comb \dh|ss0|WideOr5~0 (
// Equation(s):
// \dh|ss0|WideOr5~0_combout  = ( \cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP[1]~DUPLICATE_q  & (\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP [3])) # (\cpu|IP[1]~DUPLICATE_q  & ((\cpu|IP [3]))) ) ) # ( !\cpu|IP[0]~DUPLICATE_q  & ( (\cpu|IP[2]~DUPLICATE_q  & ((\cpu|IP [3]) # 
// (\cpu|IP[1]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(!\cpu|IP[2]~DUPLICATE_q ),
	.datac(!\cpu|IP [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|ss0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|ss0|WideOr5~0 .extended_lut = "off";
defparam \dh|ss0|WideOr5~0 .lut_mask = 64'h1313131325252525;
defparam \dh|ss0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N15
cyclonev_lcell_comb \dh|ss0|WideOr4~0 (
// Equation(s):
// \dh|ss0|WideOr4~0_combout  = ( \cpu|IP[1]~DUPLICATE_q  & ( (!\cpu|IP [3] & (!\cpu|IP[0]~DUPLICATE_q  & !\cpu|IP[2]~DUPLICATE_q )) # (\cpu|IP [3] & ((\cpu|IP[2]~DUPLICATE_q ))) ) ) # ( !\cpu|IP[1]~DUPLICATE_q  & ( (!\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP [3] & 
// \cpu|IP[2]~DUPLICATE_q )) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|IP[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|ss0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|ss0|WideOr4~0 .extended_lut = "off";
defparam \dh|ss0|WideOr4~0 .lut_mask = 64'h0202020283838383;
defparam \dh|ss0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N45
cyclonev_lcell_comb \dh|ss0|WideOr3~0 (
// Equation(s):
// \dh|ss0|WideOr3~0_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( \cpu|IP[0]~DUPLICATE_q  & ( \cpu|IP[1]~DUPLICATE_q  ) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( \cpu|IP[0]~DUPLICATE_q  & ( !\cpu|IP[1]~DUPLICATE_q  ) ) ) # ( \cpu|IP[2]~DUPLICATE_q  & ( 
// !\cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP [3] & !\cpu|IP[1]~DUPLICATE_q ) ) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP[0]~DUPLICATE_q  & ( (\cpu|IP [3] & \cpu|IP[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|IP[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\cpu|IP[2]~DUPLICATE_q ),
	.dataf(!\cpu|IP[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|ss0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|ss0|WideOr3~0 .extended_lut = "off";
defparam \dh|ss0|WideOr3~0 .lut_mask = 64'h0303C0C0F0F00F0F;
defparam \dh|ss0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N0
cyclonev_lcell_comb \dh|ss0|WideOr2~0 (
// Equation(s):
// \dh|ss0|WideOr2~0_combout  = ( \cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP [3]) # ((!\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP[1]~DUPLICATE_q )) ) ) # ( !\cpu|IP[0]~DUPLICATE_q  & ( (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[1]~DUPLICATE_q  & !\cpu|IP [3])) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\cpu|IP [3]),
	.datae(gnd),
	.dataf(!\cpu|IP[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|ss0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|ss0|WideOr2~0 .extended_lut = "off";
defparam \dh|ss0|WideOr2~0 .lut_mask = 64'h44004400FF88FF88;
defparam \dh|ss0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N3
cyclonev_lcell_comb \dh|ss0|WideOr1~0 (
// Equation(s):
// \dh|ss0|WideOr1~0_combout  = ( \cpu|IP[0]~DUPLICATE_q  & ( !\cpu|IP [3] $ (((!\cpu|IP[1]~DUPLICATE_q  & \cpu|IP[2]~DUPLICATE_q ))) ) ) # ( !\cpu|IP[0]~DUPLICATE_q  & ( (\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP [3] & !\cpu|IP[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[1]~DUPLICATE_q ),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|ss0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|ss0|WideOr1~0 .extended_lut = "off";
defparam \dh|ss0|WideOr1~0 .lut_mask = 64'h30003000F03CF03C;
defparam \dh|ss0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N12
cyclonev_lcell_comb \dh|ss0|WideOr0~0 (
// Equation(s):
// \dh|ss0|WideOr0~0_combout  = ( \cpu|IP[1]~DUPLICATE_q  & ( (!\cpu|IP[2]~DUPLICATE_q ) # ((!\cpu|IP[0]~DUPLICATE_q ) # (\cpu|IP [3])) ) ) # ( !\cpu|IP[1]~DUPLICATE_q  & ( (!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [3])) # (\cpu|IP[2]~DUPLICATE_q  & ((!\cpu|IP 
// [3]) # (\cpu|IP[0]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[2]~DUPLICATE_q ),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|ss0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|ss0|WideOr0~0 .extended_lut = "off";
defparam \dh|ss0|WideOr0~0 .lut_mask = 64'h3C3F3C3FFFCFFFCF;
defparam \dh|ss0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N0
cyclonev_lcell_comb \dh|ss1|WideOr6~0 (
// Equation(s):
// \dh|ss1|WideOr6~0_combout  = ( \cpu|IP[5]~DUPLICATE_q  & ( \cpu|IP[4]~DUPLICATE_q  & ( (!\cpu|IP[6]~DUPLICATE_q  & \cpu|IP [7]) ) ) ) # ( !\cpu|IP[5]~DUPLICATE_q  & ( \cpu|IP[4]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q  $ (\cpu|IP [7]) ) ) ) # ( 
// !\cpu|IP[5]~DUPLICATE_q  & ( !\cpu|IP[4]~DUPLICATE_q  & ( (\cpu|IP[6]~DUPLICATE_q  & !\cpu|IP [7]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[6]~DUPLICATE_q ),
	.datac(!\cpu|IP [7]),
	.datad(gnd),
	.datae(!\cpu|IP[5]~DUPLICATE_q ),
	.dataf(!\cpu|IP[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|ss1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|ss1|WideOr6~0 .extended_lut = "off";
defparam \dh|ss1|WideOr6~0 .lut_mask = 64'h30300000C3C30C0C;
defparam \dh|ss1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N45
cyclonev_lcell_comb \dh|ss1|WideOr5~0 (
// Equation(s):
// \dh|ss1|WideOr5~0_combout  = ( \cpu|IP [7] & ( \cpu|IP[4]~DUPLICATE_q  & ( \cpu|IP[5]~DUPLICATE_q  ) ) ) # ( !\cpu|IP [7] & ( \cpu|IP[4]~DUPLICATE_q  & ( (!\cpu|IP[5]~DUPLICATE_q  & \cpu|IP[6]~DUPLICATE_q ) ) ) ) # ( \cpu|IP [7] & ( 
// !\cpu|IP[4]~DUPLICATE_q  & ( \cpu|IP[6]~DUPLICATE_q  ) ) ) # ( !\cpu|IP [7] & ( !\cpu|IP[4]~DUPLICATE_q  & ( (\cpu|IP[5]~DUPLICATE_q  & \cpu|IP[6]~DUPLICATE_q ) ) ) )

	.dataa(!\cpu|IP[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|IP[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\cpu|IP [7]),
	.dataf(!\cpu|IP[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|ss1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|ss1|WideOr5~0 .extended_lut = "off";
defparam \dh|ss1|WideOr5~0 .lut_mask = 64'h05050F0F0A0A5555;
defparam \dh|ss1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N12
cyclonev_lcell_comb \dh|ss1|WideOr4~0 (
// Equation(s):
// \dh|ss1|WideOr4~0_combout  = ( \cpu|IP [4] & ( (\cpu|IP [5] & (\cpu|IP [6] & \cpu|IP[7]~DUPLICATE_q )) ) ) # ( !\cpu|IP [4] & ( (!\cpu|IP [6] & (\cpu|IP [5] & !\cpu|IP[7]~DUPLICATE_q )) # (\cpu|IP [6] & ((\cpu|IP[7]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|IP [5]),
	.datab(!\cpu|IP [6]),
	.datac(!\cpu|IP[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|ss1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|ss1|WideOr4~0 .extended_lut = "off";
defparam \dh|ss1|WideOr4~0 .lut_mask = 64'h4343434301010101;
defparam \dh|ss1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N24
cyclonev_lcell_comb \dh|ss1|WideOr3~0 (
// Equation(s):
// \dh|ss1|WideOr3~0_combout  = ( \cpu|IP[4]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q  $ (\cpu|IP[5]~DUPLICATE_q ) ) ) # ( !\cpu|IP[4]~DUPLICATE_q  & ( (!\cpu|IP [7] & (\cpu|IP[6]~DUPLICATE_q  & !\cpu|IP[5]~DUPLICATE_q )) # (\cpu|IP [7] & 
// (!\cpu|IP[6]~DUPLICATE_q  & \cpu|IP[5]~DUPLICATE_q )) ) )

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|IP[6]~DUPLICATE_q ),
	.datac(!\cpu|IP[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|ss1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|ss1|WideOr3~0 .extended_lut = "off";
defparam \dh|ss1|WideOr3~0 .lut_mask = 64'h24242424C3C3C3C3;
defparam \dh|ss1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N27
cyclonev_lcell_comb \dh|ss1|WideOr2~0 (
// Equation(s):
// \dh|ss1|WideOr2~0_combout  = ( \cpu|IP[4]~DUPLICATE_q  & ( (!\cpu|IP [7]) # ((!\cpu|IP[6]~DUPLICATE_q  & !\cpu|IP[5]~DUPLICATE_q )) ) ) # ( !\cpu|IP[4]~DUPLICATE_q  & ( (!\cpu|IP [7] & (\cpu|IP[6]~DUPLICATE_q  & !\cpu|IP[5]~DUPLICATE_q )) ) )

	.dataa(!\cpu|IP [7]),
	.datab(gnd),
	.datac(!\cpu|IP[6]~DUPLICATE_q ),
	.datad(!\cpu|IP[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|ss1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|ss1|WideOr2~0 .extended_lut = "off";
defparam \dh|ss1|WideOr2~0 .lut_mask = 64'h0A000A00FAAAFAAA;
defparam \dh|ss1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N54
cyclonev_lcell_comb \dh|ss1|WideOr1~0 (
// Equation(s):
// \dh|ss1|WideOr1~0_combout  = ( \cpu|IP[4]~DUPLICATE_q  & ( !\cpu|IP [7] $ (((\cpu|IP[6]~DUPLICATE_q  & !\cpu|IP[5]~DUPLICATE_q ))) ) ) # ( !\cpu|IP[4]~DUPLICATE_q  & ( (!\cpu|IP [7] & (!\cpu|IP[6]~DUPLICATE_q  & \cpu|IP[5]~DUPLICATE_q )) ) )

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|IP[6]~DUPLICATE_q ),
	.datac(!\cpu|IP[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|ss1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|ss1|WideOr1~0 .extended_lut = "off";
defparam \dh|ss1|WideOr1~0 .lut_mask = 64'h080808089A9A9A9A;
defparam \dh|ss1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N57
cyclonev_lcell_comb \dh|ss1|WideOr0~0 (
// Equation(s):
// \dh|ss1|WideOr0~0_combout  = ( \cpu|IP[4]~DUPLICATE_q  & ( (!\cpu|IP[6]~DUPLICATE_q  $ (!\cpu|IP[5]~DUPLICATE_q )) # (\cpu|IP [7]) ) ) # ( !\cpu|IP[4]~DUPLICATE_q  & ( (!\cpu|IP [7] $ (!\cpu|IP[6]~DUPLICATE_q )) # (\cpu|IP[5]~DUPLICATE_q ) ) )

	.dataa(!\cpu|IP [7]),
	.datab(gnd),
	.datac(!\cpu|IP[6]~DUPLICATE_q ),
	.datad(!\cpu|IP[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|ss1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|ss1|WideOr0~0 .extended_lut = "off";
defparam \dh|ss1|WideOr0~0 .lut_mask = 64'h5AFF5AFF5FF55FF5;
defparam \dh|ss1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y47_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
