// Seed: 1639374323
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wand id_3
);
  assign id_0 = 1;
  assign id_0 = 1'b0;
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input tri1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wire id_5,
    output uwire id_6,
    input tri1 id_7,
    output supply1 id_8,
    output wor id_9,
    output wor id_10,
    input logic id_11,
    input supply0 id_12
);
  assign id_8 = id_5;
  assign this = id_5;
  logic id_14;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_12,
      id_7
  );
  assign modCall_1.type_0 = 0;
  for (id_15 = id_11; 1'h0; id_9 = id_0) begin : LABEL_0
    begin : LABEL_0
      assign id_6 = 1;
    end
    begin : LABEL_0
      wire id_16;
    end
  end
  initial return id_14.id_11;
  always_latch id_6 = id_0 * id_14;
  wire id_17 = id_7;
  always id_14 <= 1;
endmodule
