INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/read_write_ram_dist/read_write_ram_dist.srcs/sources_1/imports/res/ram_dist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist
WARNING: [VRFC 10-3380] identifier 'awidth' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/read_write_ram_dist/read_write_ram_dist.srcs/sources_1/imports/res/ram_dist.v:5]
WARNING: [VRFC 10-3380] identifier 'dwidth' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/read_write_ram_dist/read_write_ram_dist.srcs/sources_1/imports/res/ram_dist.v:6]
WARNING: [VRFC 10-3380] identifier 'dwidth' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/read_write_ram_dist/read_write_ram_dist.srcs/sources_1/imports/res/ram_dist.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/read_write_ram_dist/read_write_ram_dist.srcs/sim_1/new/ram_dist_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dist_tb
