{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 01 13:21:44 2018 " "Info: Processing started: Sat Dec 01 13:21:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ep3_2_1 -c ep3_2_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ep3_2_1 -c ep3_2_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "shift " "Info: Assuming node \"shift\" is an undefined clock" {  } { { "ep3_2_1.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/ep3_2_1.bdf" { { 264 120 288 280 "shift" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ep3_2_1.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/ep3_2_1.bdf" { { 280 120 288 296 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst1 " "Info: Detected gated clock \"inst1\" as buffer" {  } { { "ep3_2_1.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/ep3_2_1.bdf" { { 256 416 480 304 "inst1" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "shift register register srg4:inst8\|inst2 srg4:inst8\|inst 500.0 MHz Internal " "Info: Clock \"shift\" Internal fmax is restricted to 500.0 MHz between source register \"srg4:inst8\|inst2\" and destination register \"srg4:inst8\|inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.794 ns + Longest register register " "Info: + Longest register to register delay is 0.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns srg4:inst8\|inst2 1 REG LCFF_X2_Y1_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y1_N3; Fanout = 3; REG Node = 'srg4:inst8\|inst2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { srg4:inst8|inst2 } "NODE_NAME" } } { "srg4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/srg4.bdf" { { 136 512 576 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.228 ns) 0.639 ns FA:inst5\|inst4 2 COMB LCCOMB_X2_Y1_N26 1 " "Info: 2: + IC(0.411 ns) + CELL(0.228 ns) = 0.639 ns; Loc. = LCCOMB_X2_Y1_N26; Fanout = 1; COMB Node = 'FA:inst5\|inst4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { srg4:inst8|inst2 FA:inst5|inst4 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/FA.bdf" { { 112 408 472 160 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.794 ns srg4:inst8\|inst 3 REG LCFF_X2_Y1_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.794 ns; Loc. = LCFF_X2_Y1_N27; Fanout = 1; REG Node = 'srg4:inst8\|inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { FA:inst5|inst4 srg4:inst8|inst } "NODE_NAME" } } { "srg4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/srg4.bdf" { { 136 224 288 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.383 ns ( 48.24 % ) " "Info: Total cell delay = 0.383 ns ( 48.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.411 ns ( 51.76 % ) " "Info: Total interconnect delay = 0.411 ns ( 51.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { srg4:inst8|inst2 FA:inst5|inst4 srg4:inst8|inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.794 ns" { srg4:inst8|inst2 {} FA:inst5|inst4 {} srg4:inst8|inst {} } { 0.000ns 0.411ns 0.000ns } { 0.000ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "shift destination 4.000 ns + Shortest register " "Info: + Shortest clock path from clock \"shift\" to destination register is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns shift 1 CLK PIN_K3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K3; Fanout = 1; CLK Node = 'shift'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift } "NODE_NAME" } } { "ep3_2_1.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/ep3_2_1.bdf" { { 264 120 288 280 "shift" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.053 ns) 1.429 ns inst1 2 COMB LCCOMB_X39_Y18_N24 1 " "Info: 2: + IC(0.566 ns) + CELL(0.053 ns) = 1.429 ns; Loc. = LCCOMB_X39_Y18_N24; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { shift inst1 } "NODE_NAME" } } { "ep3_2_1.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/ep3_2_1.bdf" { { 256 416 480 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.000 ns) 2.704 ns inst1~clkctrl 3 COMB CLKCTRL_G10 9 " "Info: 3: + IC(1.275 ns) + CELL(0.000 ns) = 2.704 ns; Loc. = CLKCTRL_G10; Fanout = 9; COMB Node = 'inst1~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { inst1 inst1~clkctrl } "NODE_NAME" } } { "ep3_2_1.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/ep3_2_1.bdf" { { 256 416 480 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 4.000 ns srg4:inst8\|inst 4 REG LCFF_X2_Y1_N27 1 " "Info: 4: + IC(0.678 ns) + CELL(0.618 ns) = 4.000 ns; Loc. = LCFF_X2_Y1_N27; Fanout = 1; REG Node = 'srg4:inst8\|inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { inst1~clkctrl srg4:inst8|inst } "NODE_NAME" } } { "srg4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/srg4.bdf" { { 136 224 288 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 37.03 % ) " "Info: Total cell delay = 1.481 ns ( 37.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.519 ns ( 62.97 % ) " "Info: Total interconnect delay = 2.519 ns ( 62.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { shift inst1 inst1~clkctrl srg4:inst8|inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { shift {} shift~combout {} inst1 {} inst1~clkctrl {} srg4:inst8|inst {} } { 0.000ns 0.000ns 0.566ns 1.275ns 0.678ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "shift source 4.000 ns - Longest register " "Info: - Longest clock path from clock \"shift\" to source register is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns shift 1 CLK PIN_K3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K3; Fanout = 1; CLK Node = 'shift'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift } "NODE_NAME" } } { "ep3_2_1.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/ep3_2_1.bdf" { { 264 120 288 280 "shift" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.053 ns) 1.429 ns inst1 2 COMB LCCOMB_X39_Y18_N24 1 " "Info: 2: + IC(0.566 ns) + CELL(0.053 ns) = 1.429 ns; Loc. = LCCOMB_X39_Y18_N24; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { shift inst1 } "NODE_NAME" } } { "ep3_2_1.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/ep3_2_1.bdf" { { 256 416 480 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.000 ns) 2.704 ns inst1~clkctrl 3 COMB CLKCTRL_G10 9 " "Info: 3: + IC(1.275 ns) + CELL(0.000 ns) = 2.704 ns; Loc. = CLKCTRL_G10; Fanout = 9; COMB Node = 'inst1~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { inst1 inst1~clkctrl } "NODE_NAME" } } { "ep3_2_1.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/ep3_2_1.bdf" { { 256 416 480 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 4.000 ns srg4:inst8\|inst2 4 REG LCFF_X2_Y1_N3 3 " "Info: 4: + IC(0.678 ns) + CELL(0.618 ns) = 4.000 ns; Loc. = LCFF_X2_Y1_N3; Fanout = 3; REG Node = 'srg4:inst8\|inst2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { inst1~clkctrl srg4:inst8|inst2 } "NODE_NAME" } } { "srg4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/srg4.bdf" { { 136 512 576 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 37.03 % ) " "Info: Total cell delay = 1.481 ns ( 37.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.519 ns ( 62.97 % ) " "Info: Total interconnect delay = 2.519 ns ( 62.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { shift inst1 inst1~clkctrl srg4:inst8|inst2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { shift {} shift~combout {} inst1 {} inst1~clkctrl {} srg4:inst8|inst2 {} } { 0.000ns 0.000ns 0.566ns 1.275ns 0.678ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { shift inst1 inst1~clkctrl srg4:inst8|inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { shift {} shift~combout {} inst1 {} inst1~clkctrl {} srg4:inst8|inst {} } { 0.000ns 0.000ns 0.566ns 1.275ns 0.678ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { shift inst1 inst1~clkctrl srg4:inst8|inst2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { shift {} shift~combout {} inst1 {} inst1~clkctrl {} srg4:inst8|inst2 {} } { 0.000ns 0.000ns 0.566ns 1.275ns 0.678ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "srg4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/srg4.bdf" { { 136 512 576 216 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "srg4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/srg4.bdf" { { 136 224 288 216 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { srg4:inst8|inst2 FA:inst5|inst4 srg4:inst8|inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.794 ns" { srg4:inst8|inst2 {} FA:inst5|inst4 {} srg4:inst8|inst {} } { 0.000ns 0.411ns 0.000ns } { 0.000ns 0.228ns 0.155ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { shift inst1 inst1~clkctrl srg4:inst8|inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { shift {} shift~combout {} inst1 {} inst1~clkctrl {} srg4:inst8|inst {} } { 0.000ns 0.000ns 0.566ns 1.275ns 0.678ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { shift inst1 inst1~clkctrl srg4:inst8|inst2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { shift {} shift~combout {} inst1 {} inst1~clkctrl {} srg4:inst8|inst2 {} } { 0.000ns 0.000ns 0.566ns 1.275ns 0.678ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { srg4:inst8|inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { srg4:inst8|inst {} } {  } {  } "" } } { "srg4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/srg4.bdf" { { 136 224 288 216 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register srg4:inst8\|inst2 srg4:inst8\|inst 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"srg4:inst8\|inst2\" and destination register \"srg4:inst8\|inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.794 ns + Longest register register " "Info: + Longest register to register delay is 0.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns srg4:inst8\|inst2 1 REG LCFF_X2_Y1_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y1_N3; Fanout = 3; REG Node = 'srg4:inst8\|inst2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { srg4:inst8|inst2 } "NODE_NAME" } } { "srg4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/srg4.bdf" { { 136 512 576 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.228 ns) 0.639 ns FA:inst5\|inst4 2 COMB LCCOMB_X2_Y1_N26 1 " "Info: 2: + IC(0.411 ns) + CELL(0.228 ns) = 0.639 ns; Loc. = LCCOMB_X2_Y1_N26; Fanout = 1; COMB Node = 'FA:inst5\|inst4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { srg4:inst8|inst2 FA:inst5|inst4 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/FA.bdf" { { 112 408 472 160 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.794 ns srg4:inst8\|inst 3 REG LCFF_X2_Y1_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.794 ns; Loc. = LCFF_X2_Y1_N27; Fanout = 1; REG Node = 'srg4:inst8\|inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { FA:inst5|inst4 srg4:inst8|inst } "NODE_NAME" } } { "srg4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/srg4.bdf" { { 136 224 288 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.383 ns ( 48.24 % ) " "Info: Total cell delay = 0.383 ns ( 48.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.411 ns ( 51.76 % ) " "Info: Total interconnect delay = 0.411 ns ( 51.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { srg4:inst8|inst2 FA:inst5|inst4 srg4:inst8|inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.794 ns" { srg4:inst8|inst2 {} FA:inst5|inst4 {} srg4:inst8|inst {} } { 0.000ns 0.411ns 0.000ns } { 0.000ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.073 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns clk 1 CLK PIN_K7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_K7; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ep3_2_1.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/ep3_2_1.bdf" { { 280 120 288 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.154 ns) 1.502 ns inst1 2 COMB LCCOMB_X39_Y18_N24 1 " "Info: 2: + IC(0.568 ns) + CELL(0.154 ns) = 1.502 ns; Loc. = LCCOMB_X39_Y18_N24; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { clk inst1 } "NODE_NAME" } } { "ep3_2_1.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/ep3_2_1.bdf" { { 256 416 480 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.000 ns) 2.777 ns inst1~clkctrl 3 COMB CLKCTRL_G10 9 " "Info: 3: + IC(1.275 ns) + CELL(0.000 ns) = 2.777 ns; Loc. = CLKCTRL_G10; Fanout = 9; COMB Node = 'inst1~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { inst1 inst1~clkctrl } "NODE_NAME" } } { "ep3_2_1.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/ep3_2_1.bdf" { { 256 416 480 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 4.073 ns srg4:inst8\|inst 4 REG LCFF_X2_Y1_N27 1 " "Info: 4: + IC(0.678 ns) + CELL(0.618 ns) = 4.073 ns; Loc. = LCFF_X2_Y1_N27; Fanout = 1; REG Node = 'srg4:inst8\|inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { inst1~clkctrl srg4:inst8|inst } "NODE_NAME" } } { "srg4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/srg4.bdf" { { 136 224 288 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.552 ns ( 38.10 % ) " "Info: Total cell delay = 1.552 ns ( 38.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.521 ns ( 61.90 % ) " "Info: Total interconnect delay = 2.521 ns ( 61.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.073 ns" { clk inst1 inst1~clkctrl srg4:inst8|inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.073 ns" { clk {} clk~combout {} inst1 {} inst1~clkctrl {} srg4:inst8|inst {} } { 0.000ns 0.000ns 0.568ns 1.275ns 0.678ns } { 0.000ns 0.780ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.073 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns clk 1 CLK PIN_K7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_K7; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ep3_2_1.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/ep3_2_1.bdf" { { 280 120 288 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.154 ns) 1.502 ns inst1 2 COMB LCCOMB_X39_Y18_N24 1 " "Info: 2: + IC(0.568 ns) + CELL(0.154 ns) = 1.502 ns; Loc. = LCCOMB_X39_Y18_N24; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { clk inst1 } "NODE_NAME" } } { "ep3_2_1.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/ep3_2_1.bdf" { { 256 416 480 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.000 ns) 2.777 ns inst1~clkctrl 3 COMB CLKCTRL_G10 9 " "Info: 3: + IC(1.275 ns) + CELL(0.000 ns) = 2.777 ns; Loc. = CLKCTRL_G10; Fanout = 9; COMB Node = 'inst1~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { inst1 inst1~clkctrl } "NODE_NAME" } } { "ep3_2_1.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/ep3_2_1.bdf" { { 256 416 480 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 4.073 ns srg4:inst8\|inst2 4 REG LCFF_X2_Y1_N3 3 " "Info: 4: + IC(0.678 ns) + CELL(0.618 ns) = 4.073 ns; Loc. = LCFF_X2_Y1_N3; Fanout = 3; REG Node = 'srg4:inst8\|inst2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { inst1~clkctrl srg4:inst8|inst2 } "NODE_NAME" } } { "srg4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/srg4.bdf" { { 136 512 576 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.552 ns ( 38.10 % ) " "Info: Total cell delay = 1.552 ns ( 38.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.521 ns ( 61.90 % ) " "Info: Total interconnect delay = 2.521 ns ( 61.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.073 ns" { clk inst1 inst1~clkctrl srg4:inst8|inst2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.073 ns" { clk {} clk~combout {} inst1 {} inst1~clkctrl {} srg4:inst8|inst2 {} } { 0.000ns 0.000ns 0.568ns 1.275ns 0.678ns } { 0.000ns 0.780ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.073 ns" { clk inst1 inst1~clkctrl srg4:inst8|inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.073 ns" { clk {} clk~combout {} inst1 {} inst1~clkctrl {} srg4:inst8|inst {} } { 0.000ns 0.000ns 0.568ns 1.275ns 0.678ns } { 0.000ns 0.780ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.073 ns" { clk inst1 inst1~clkctrl srg4:inst8|inst2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.073 ns" { clk {} clk~combout {} inst1 {} inst1~clkctrl {} srg4:inst8|inst2 {} } { 0.000ns 0.000ns 0.568ns 1.275ns 0.678ns } { 0.000ns 0.780ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "srg4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/srg4.bdf" { { 136 512 576 216 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "srg4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/srg4.bdf" { { 136 224 288 216 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { srg4:inst8|inst2 FA:inst5|inst4 srg4:inst8|inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.794 ns" { srg4:inst8|inst2 {} FA:inst5|inst4 {} srg4:inst8|inst {} } { 0.000ns 0.411ns 0.000ns } { 0.000ns 0.228ns 0.155ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.073 ns" { clk inst1 inst1~clkctrl srg4:inst8|inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.073 ns" { clk {} clk~combout {} inst1 {} inst1~clkctrl {} srg4:inst8|inst {} } { 0.000ns 0.000ns 0.568ns 1.275ns 0.678ns } { 0.000ns 0.780ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.073 ns" { clk inst1 inst1~clkctrl srg4:inst8|inst2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.073 ns" { clk {} clk~combout {} inst1 {} inst1~clkctrl {} srg4:inst8|inst2 {} } { 0.000ns 0.000ns 0.568ns 1.275ns 0.678ns } { 0.000ns 0.780ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { srg4:inst8|inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { srg4:inst8|inst {} } {  } {  } "" } } { "srg4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/srg4.bdf" { { 136 224 288 216 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out srg4:inst8\|inst2 6.765 ns register " "Info: tco from clock \"clk\" to destination pin \"out\" through register \"srg4:inst8\|inst2\" is 6.765 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.073 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns clk 1 CLK PIN_K7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_K7; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ep3_2_1.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/ep3_2_1.bdf" { { 280 120 288 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.154 ns) 1.502 ns inst1 2 COMB LCCOMB_X39_Y18_N24 1 " "Info: 2: + IC(0.568 ns) + CELL(0.154 ns) = 1.502 ns; Loc. = LCCOMB_X39_Y18_N24; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { clk inst1 } "NODE_NAME" } } { "ep3_2_1.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/ep3_2_1.bdf" { { 256 416 480 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.000 ns) 2.777 ns inst1~clkctrl 3 COMB CLKCTRL_G10 9 " "Info: 3: + IC(1.275 ns) + CELL(0.000 ns) = 2.777 ns; Loc. = CLKCTRL_G10; Fanout = 9; COMB Node = 'inst1~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { inst1 inst1~clkctrl } "NODE_NAME" } } { "ep3_2_1.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/ep3_2_1.bdf" { { 256 416 480 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 4.073 ns srg4:inst8\|inst2 4 REG LCFF_X2_Y1_N3 3 " "Info: 4: + IC(0.678 ns) + CELL(0.618 ns) = 4.073 ns; Loc. = LCFF_X2_Y1_N3; Fanout = 3; REG Node = 'srg4:inst8\|inst2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { inst1~clkctrl srg4:inst8|inst2 } "NODE_NAME" } } { "srg4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/srg4.bdf" { { 136 512 576 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.552 ns ( 38.10 % ) " "Info: Total cell delay = 1.552 ns ( 38.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.521 ns ( 61.90 % ) " "Info: Total interconnect delay = 2.521 ns ( 61.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.073 ns" { clk inst1 inst1~clkctrl srg4:inst8|inst2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.073 ns" { clk {} clk~combout {} inst1 {} inst1~clkctrl {} srg4:inst8|inst2 {} } { 0.000ns 0.000ns 0.568ns 1.275ns 0.678ns } { 0.000ns 0.780ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "srg4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/srg4.bdf" { { 136 512 576 216 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.598 ns + Longest register pin " "Info: + Longest register to pin delay is 2.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns srg4:inst8\|inst2 1 REG LCFF_X2_Y1_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y1_N3; Fanout = 3; REG Node = 'srg4:inst8\|inst2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { srg4:inst8|inst2 } "NODE_NAME" } } { "srg4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/srg4.bdf" { { 136 512 576 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(2.104 ns) 2.598 ns out 2 PIN PIN_R16 0 " "Info: 2: + IC(0.494 ns) + CELL(2.104 ns) = 2.598 ns; Loc. = PIN_R16; Fanout = 0; PIN Node = 'out'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { srg4:inst8|inst2 out } "NODE_NAME" } } { "ep3_2_1.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_1/ep3_2_1.bdf" { { 176 784 960 192 "out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.104 ns ( 80.99 % ) " "Info: Total cell delay = 2.104 ns ( 80.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.494 ns ( 19.01 % ) " "Info: Total interconnect delay = 0.494 ns ( 19.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { srg4:inst8|inst2 out } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { srg4:inst8|inst2 {} out {} } { 0.000ns 0.494ns } { 0.000ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.073 ns" { clk inst1 inst1~clkctrl srg4:inst8|inst2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.073 ns" { clk {} clk~combout {} inst1 {} inst1~clkctrl {} srg4:inst8|inst2 {} } { 0.000ns 0.000ns 0.568ns 1.275ns 0.678ns } { 0.000ns 0.780ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { srg4:inst8|inst2 out } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { srg4:inst8|inst2 {} out {} } { 0.000ns 0.494ns } { 0.000ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 01 13:21:45 2018 " "Info: Processing ended: Sat Dec 01 13:21:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
