[2025-09-16 20:10:34] START suite=cs trace=nutch_phase3_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2704604 heartbeat IPC: 3.697 cumulative IPC: 3.697 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5130625 heartbeat IPC: 4.122 cumulative IPC: 3.898 (Simulation time: 00 hr 01 min 01 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5130625 cumulative IPC: 3.898 (Simulation time: 00 hr 01 min 01 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5130625 cumulative IPC: 3.898 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 15865970 heartbeat IPC: 0.9315 cumulative IPC: 0.9315 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 27934109 heartbeat IPC: 0.8286 cumulative IPC: 0.8771 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 39643057 heartbeat IPC: 0.854 cumulative IPC: 0.8693 (Simulation time: 00 hr 04 min 13 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 54583097 heartbeat IPC: 0.6693 cumulative IPC: 0.8089 (Simulation time: 00 hr 04 min 59 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 68352156 heartbeat IPC: 0.7263 cumulative IPC: 0.7909 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 80397456 heartbeat IPC: 0.8302 cumulative IPC: 0.7972 (Simulation time: 00 hr 06 min 21 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 97149973 heartbeat IPC: 0.5969 cumulative IPC: 0.7607 (Simulation time: 00 hr 07 min 09 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 111085596 heartbeat IPC: 0.7176 cumulative IPC: 0.755 (Simulation time: 00 hr 07 min 51 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 126274834 heartbeat IPC: 0.6584 cumulative IPC: 0.7429 (Simulation time: 00 hr 08 min 35 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 137487485 cumulative IPC: 0.7273 (Simulation time: 00 hr 09 min 50 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 137487485 cumulative IPC: 0.7273 (Simulation time: 00 hr 09 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7273 instructions: 100000004 cycles: 137487485
CPU 0 Branch Prediction Accuracy: 97.06% MPKI: 0.3056 Average ROB Occupancy at Mispredict: 4269
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01401
BRANCH_INDIRECT: 0.2829
BRANCH_CONDITIONAL: 0.00868
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1347897
LQ_STALL: 94918
SQ_STALL: 684961


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 208.49611
REPLAY_LOAD: 124.36123
NON_REPLAY_LOAD: 22.83408

== Total ==
ADDR_TRANS: 321918
REPLAY_LOAD: 352191
NON_REPLAY_LOAD: 673788

== Counts ==
ADDR_TRANS: 1544
REPLAY_LOAD: 2832
NON_REPLAY_LOAD: 29508

cpu0->cpu0_STLB TOTAL        ACCESS:     253581 HIT:     238455 MISS:      15126 MSHR_MERGE:          9
cpu0->cpu0_STLB LOAD         ACCESS:     253581 HIT:     238455 MISS:      15126 MSHR_MERGE:          9
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 351.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1381266 HIT:     968563 MISS:     412703 MSHR_MERGE:          7
cpu0->cpu0_L2C LOAD         ACCESS:     963630 HIT:     618471 MISS:     345159 MSHR_MERGE:          5
cpu0->cpu0_L2C RFO          ACCESS:      96422 HIT:      56091 MISS:      40331 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     292969 HIT:     292259 MISS:        710 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      28245 HIT:       1742 MISS:      26503 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 108 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7834331 HIT:    7007261 MISS:     827070 MSHR_MERGE:     234949
cpu0->cpu0_L1I LOAD         ACCESS:    7834331 HIT:    7007261 MISS:     827070 MSHR_MERGE:     234949
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 22.04 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24835344 HIT:   23829499 MISS:    1005845 MSHR_MERGE:     509658
cpu0->cpu0_L1D LOAD         ACCESS:   15261972 HIT:   14761402 MISS:     500570 MSHR_MERGE:     129060
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9539518 HIT:    9063119 MISS:     476399 MSHR_MERGE:     379967
cpu0->cpu0_L1D TRANSLATION  ACCESS:      33854 HIT:       4978 MISS:      28876 MSHR_MERGE:        631
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 88.89 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6459369 HIT:    6291222 MISS:     168147 MSHR_MERGE:      79144
cpu0->cpu0_ITLB LOAD         ACCESS:    6459369 HIT:    6291222 MISS:     168147 MSHR_MERGE:      79144
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 15.24 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23996142 HIT:   23746459 MISS:     249683 MSHR_MERGE:      85105
cpu0->cpu0_DTLB LOAD         ACCESS:   23996142 HIT:   23746459 MISS:     249683 MSHR_MERGE:      85105
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 31.59 cycles
cpu0->LLC TOTAL        ACCESS:     629860 HIT:     309038 MISS:     320822 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     345154 HIT:      79960 MISS:     265194 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      40329 HIT:       7257 MISS:      33072 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     217874 HIT:     217709 MISS:        165 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      26503 HIT:       4112 MISS:      22391 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       9019
  ROW_BUFFER_MISS:     311622
  AVG DBUS CONGESTED CYCLE: 4.366
Channel 0 WQ ROW_BUFFER_HIT:      19672
  ROW_BUFFER_MISS:     187040
  FULL:          0
Channel 0 REFRESHES ISSUED:      11457

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       128348        26323         9674        12796
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           42          196          580         7623
  STLB miss resolved @ L2C                0           36          153          484         1783
  STLB miss resolved @ LLC                0           49          166         1443         2164
  STLB miss resolved @ MEM                0           40          474         2231        14728

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              35880         5509        90035         7345         4904
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           11           73          317          912
  STLB miss resolved @ L2C                1            6           61          196          411
  STLB miss resolved @ LLC                1            9           79          783          657
  STLB miss resolved @ MEM                2           17          122         1258         4579
[2025-09-16 20:20:25] END   suite=cs trace=nutch_phase3_core3 (rc=0)
