# project 1
Design and verify a helf adder using verilog premitives.



