$date
	Mon Sep 18 11:47:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module MUX16x1_tb $end
$var wire 1 ! y $end
$var reg 16 " data [15:0] $end
$var reg 4 # sel [3:0] $end
$scope module uut $end
$var wire 16 $ data [15:0] $end
$var wire 4 % sel [3:0] $end
$var wire 1 ! y $end
$var wire 1 & w2 $end
$var wire 1 ' w1 $end
$scope module m1 $end
$var wire 8 ( dat [7:0] $end
$var wire 1 ' out $end
$var wire 3 ) sett [2:0] $end
$upscope $end
$scope module m2 $end
$var wire 8 * dat [7:0] $end
$var wire 1 & out $end
$var wire 3 + sett [2:0] $end
$upscope $end
$scope module m3 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ! res $end
$var wire 1 , selo $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x,
bx +
bx *
bx )
bx (
x'
x&
bx %
bx $
bx #
bx "
x!
$end
#2
b10001101 (
b101011 *
b10101110001101 "
b10101110001101 $
#4
1!
1'
1&
b0 )
b0 +
0,
b0 #
b0 %
#6
0!
0'
1&
b1 )
b1 +
b1 #
b1 %
#8
1!
0&
1'
b10 )
b10 +
b10 #
b10 %
#10
1!
1&
1'
b11 )
b11 +
b11 #
b11 %
#12
0!
0'
0&
b100 )
b100 +
b100 #
b100 %
#14
1&
b101 )
b101 +
b101 #
b101 %
#16
0&
b110 )
b110 +
b110 #
b110 %
#18
1!
1'
b111 )
b111 +
b111 #
b111 %
#20
1&
1!
b0 )
b0 +
1,
b1000 #
b1000 %
#22
1!
0'
1&
b1 )
b1 +
b1001 #
b1001 %
#24
0!
0&
1'
b10 )
b10 +
b1010 #
b1010 %
#26
1!
1&
1'
b11 )
b11 +
b1011 #
b1011 %
#28
0!
0'
0&
b100 )
b100 +
b1100 #
b1100 %
#30
1!
1&
b101 )
b101 +
b1101 #
b1101 %
#32
0!
0&
b110 )
b110 +
b1110 #
b1110 %
#34
1'
b111 )
b111 +
b1111 #
b1111 %
#40
