\hypertarget{class_f_s_m16__control_1_1simple}{}\section{simple Architecture Reference}
\label{class_f_s_m16__control_1_1simple}\index{simple@{simple}}
\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_f_s_m16__control_1_1simple_a523f88e0f05009828cb32efeb2cd80db}{combinacional}{\bfseries  ( {\bfseries {\bfseries \hyperlink{class_f_s_m16__control_a2410fb83e713378bb7e0f7ae0b31ea53}{E\+O\+T}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{class_f_s_m16__control_a85be3e029f471189e7375b9096e537b8}{S\+T\+A\+R\+T}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{class_f_s_m16__control_1_1simple_ab6f0a475b15145a8fb685b8489e07803}{Qp}} \textcolor{vhdlchar}{ }} )}
\item 
\hyperlink{class_f_s_m16__control_1_1simple_aca20da2441863d4ca120eaf8891575c9}{secuencial}{\bfseries  ( {\bfseries {\bfseries \hyperlink{class_f_s_m16__control_a98682ef7de2714e5bab788a2e2ff1b7f}{R\+S\+T}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{class_f_s_m16__control_ab5d0ea9e968d49d94da9db07a979d402}{C\+L\+K}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_f_s_m16__control_1_1simple_ab6f0a475b15145a8fb685b8489e07803}{Qp} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_f_s_m16__control_1_1simple_adcdb7554a5c6665db8acc4f87f8302b5}{Qn} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Member Function Documentation}
\hypertarget{class_f_s_m16__control_1_1simple_a523f88e0f05009828cb32efeb2cd80db}{}\index{F\+S\+M16\+\_\+control\+::simple@{F\+S\+M16\+\_\+control\+::simple}!combinacional@{combinacional}}
\index{combinacional@{combinacional}!F\+S\+M16\+\_\+control\+::simple@{F\+S\+M16\+\_\+control\+::simple}}
\subsubsection[{combinacional}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} combinacional(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf E\+O\+T}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf S\+T\+A\+R\+T}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf Qp}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{class_f_s_m16__control_1_1simple_a523f88e0f05009828cb32efeb2cd80db}
\hypertarget{class_f_s_m16__control_1_1simple_aca20da2441863d4ca120eaf8891575c9}{}\index{F\+S\+M16\+\_\+control\+::simple@{F\+S\+M16\+\_\+control\+::simple}!secuencial@{secuencial}}
\index{secuencial@{secuencial}!F\+S\+M16\+\_\+control\+::simple@{F\+S\+M16\+\_\+control\+::simple}}
\subsubsection[{secuencial}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} secuencial(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf R\+S\+T}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf C\+L\+K}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{class_f_s_m16__control_1_1simple_aca20da2441863d4ca120eaf8891575c9}


\subsection{Member Data Documentation}
\hypertarget{class_f_s_m16__control_1_1simple_adcdb7554a5c6665db8acc4f87f8302b5}{}\index{F\+S\+M16\+\_\+control\+::simple@{F\+S\+M16\+\_\+control\+::simple}!Qn@{Qn}}
\index{Qn@{Qn}!F\+S\+M16\+\_\+control\+::simple@{F\+S\+M16\+\_\+control\+::simple}}
\subsubsection[{Qn}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Qn} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_f_s_m16__control_1_1simple_adcdb7554a5c6665db8acc4f87f8302b5}
\hypertarget{class_f_s_m16__control_1_1simple_ab6f0a475b15145a8fb685b8489e07803}{}\index{F\+S\+M16\+\_\+control\+::simple@{F\+S\+M16\+\_\+control\+::simple}!Qp@{Qp}}
\index{Qp@{Qp}!F\+S\+M16\+\_\+control\+::simple@{F\+S\+M16\+\_\+control\+::simple}}
\subsubsection[{Qp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Qp} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_f_s_m16__control_1_1simple_ab6f0a475b15145a8fb685b8489e07803}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
R\+S232\+Write\+\_\+16/\hyperlink{_f_s_m16__control_8vhd}{F\+S\+M16\+\_\+control.\+vhd}\end{DoxyCompactItemize}
