
15_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005000  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  080051a0  080051a0  000061a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005230  08005230  00007060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005230  08005230  00006230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005238  08005238  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005238  08005238  00006238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800523c  0800523c  0000623c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005240  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004be0  20000060  080052a0  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004c40  080052a0  00007c40  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001792c  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003521  00000000  00000000  0001e9bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001400  00000000  00000000  00021ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f82  00000000  00000000  000232e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a38  00000000  00000000  00024262  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001584a  00000000  00000000  0003cc9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009842d  00000000  00000000  000524e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ea911  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005688  00000000  00000000  000ea954  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000effdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005188 	.word	0x08005188

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08005188 	.word	0x08005188

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001f4:	f000 b988 	b.w	8000508 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	468e      	mov	lr, r1
 8000218:	4604      	mov	r4, r0
 800021a:	4688      	mov	r8, r1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d14a      	bne.n	80002b6 <__udivmoddi4+0xa6>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d962      	bls.n	80002ec <__udivmoddi4+0xdc>
 8000226:	fab2 f682 	clz	r6, r2
 800022a:	b14e      	cbz	r6, 8000240 <__udivmoddi4+0x30>
 800022c:	f1c6 0320 	rsb	r3, r6, #32
 8000230:	fa01 f806 	lsl.w	r8, r1, r6
 8000234:	fa20 f303 	lsr.w	r3, r0, r3
 8000238:	40b7      	lsls	r7, r6
 800023a:	ea43 0808 	orr.w	r8, r3, r8
 800023e:	40b4      	lsls	r4, r6
 8000240:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000244:	fa1f fc87 	uxth.w	ip, r7
 8000248:	fbb8 f1fe 	udiv	r1, r8, lr
 800024c:	0c23      	lsrs	r3, r4, #16
 800024e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000252:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000256:	fb01 f20c 	mul.w	r2, r1, ip
 800025a:	429a      	cmp	r2, r3
 800025c:	d909      	bls.n	8000272 <__udivmoddi4+0x62>
 800025e:	18fb      	adds	r3, r7, r3
 8000260:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000264:	f080 80ea 	bcs.w	800043c <__udivmoddi4+0x22c>
 8000268:	429a      	cmp	r2, r3
 800026a:	f240 80e7 	bls.w	800043c <__udivmoddi4+0x22c>
 800026e:	3902      	subs	r1, #2
 8000270:	443b      	add	r3, r7
 8000272:	1a9a      	subs	r2, r3, r2
 8000274:	b2a3      	uxth	r3, r4
 8000276:	fbb2 f0fe 	udiv	r0, r2, lr
 800027a:	fb0e 2210 	mls	r2, lr, r0, r2
 800027e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000282:	fb00 fc0c 	mul.w	ip, r0, ip
 8000286:	459c      	cmp	ip, r3
 8000288:	d909      	bls.n	800029e <__udivmoddi4+0x8e>
 800028a:	18fb      	adds	r3, r7, r3
 800028c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000290:	f080 80d6 	bcs.w	8000440 <__udivmoddi4+0x230>
 8000294:	459c      	cmp	ip, r3
 8000296:	f240 80d3 	bls.w	8000440 <__udivmoddi4+0x230>
 800029a:	443b      	add	r3, r7
 800029c:	3802      	subs	r0, #2
 800029e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002a2:	eba3 030c 	sub.w	r3, r3, ip
 80002a6:	2100      	movs	r1, #0
 80002a8:	b11d      	cbz	r5, 80002b2 <__udivmoddi4+0xa2>
 80002aa:	40f3      	lsrs	r3, r6
 80002ac:	2200      	movs	r2, #0
 80002ae:	e9c5 3200 	strd	r3, r2, [r5]
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d905      	bls.n	80002c6 <__udivmoddi4+0xb6>
 80002ba:	b10d      	cbz	r5, 80002c0 <__udivmoddi4+0xb0>
 80002bc:	e9c5 0100 	strd	r0, r1, [r5]
 80002c0:	2100      	movs	r1, #0
 80002c2:	4608      	mov	r0, r1
 80002c4:	e7f5      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002c6:	fab3 f183 	clz	r1, r3
 80002ca:	2900      	cmp	r1, #0
 80002cc:	d146      	bne.n	800035c <__udivmoddi4+0x14c>
 80002ce:	4573      	cmp	r3, lr
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xc8>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 8105 	bhi.w	80004e2 <__udivmoddi4+0x2d2>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb6e 0203 	sbc.w	r2, lr, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4690      	mov	r8, r2
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	d0e5      	beq.n	80002b2 <__udivmoddi4+0xa2>
 80002e6:	e9c5 4800 	strd	r4, r8, [r5]
 80002ea:	e7e2      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f000 8090 	beq.w	8000412 <__udivmoddi4+0x202>
 80002f2:	fab2 f682 	clz	r6, r2
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	f040 80a4 	bne.w	8000444 <__udivmoddi4+0x234>
 80002fc:	1a8a      	subs	r2, r1, r2
 80002fe:	0c03      	lsrs	r3, r0, #16
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	b280      	uxth	r0, r0
 8000306:	b2bc      	uxth	r4, r7
 8000308:	2101      	movs	r1, #1
 800030a:	fbb2 fcfe 	udiv	ip, r2, lr
 800030e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000312:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000316:	fb04 f20c 	mul.w	r2, r4, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d907      	bls.n	800032e <__udivmoddi4+0x11e>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000324:	d202      	bcs.n	800032c <__udivmoddi4+0x11c>
 8000326:	429a      	cmp	r2, r3
 8000328:	f200 80e0 	bhi.w	80004ec <__udivmoddi4+0x2dc>
 800032c:	46c4      	mov	ip, r8
 800032e:	1a9b      	subs	r3, r3, r2
 8000330:	fbb3 f2fe 	udiv	r2, r3, lr
 8000334:	fb0e 3312 	mls	r3, lr, r2, r3
 8000338:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800033c:	fb02 f404 	mul.w	r4, r2, r4
 8000340:	429c      	cmp	r4, r3
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x144>
 8000344:	18fb      	adds	r3, r7, r3
 8000346:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x142>
 800034c:	429c      	cmp	r4, r3
 800034e:	f200 80ca 	bhi.w	80004e6 <__udivmoddi4+0x2d6>
 8000352:	4602      	mov	r2, r0
 8000354:	1b1b      	subs	r3, r3, r4
 8000356:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0x98>
 800035c:	f1c1 0620 	rsb	r6, r1, #32
 8000360:	408b      	lsls	r3, r1
 8000362:	fa22 f706 	lsr.w	r7, r2, r6
 8000366:	431f      	orrs	r7, r3
 8000368:	fa0e f401 	lsl.w	r4, lr, r1
 800036c:	fa20 f306 	lsr.w	r3, r0, r6
 8000370:	fa2e fe06 	lsr.w	lr, lr, r6
 8000374:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000378:	4323      	orrs	r3, r4
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	fa1f fc87 	uxth.w	ip, r7
 8000382:	fbbe f0f9 	udiv	r0, lr, r9
 8000386:	0c1c      	lsrs	r4, r3, #16
 8000388:	fb09 ee10 	mls	lr, r9, r0, lr
 800038c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000390:	fb00 fe0c 	mul.w	lr, r0, ip
 8000394:	45a6      	cmp	lr, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	d909      	bls.n	80003b0 <__udivmoddi4+0x1a0>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003a2:	f080 809c 	bcs.w	80004de <__udivmoddi4+0x2ce>
 80003a6:	45a6      	cmp	lr, r4
 80003a8:	f240 8099 	bls.w	80004de <__udivmoddi4+0x2ce>
 80003ac:	3802      	subs	r0, #2
 80003ae:	443c      	add	r4, r7
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	fa1f fe83 	uxth.w	lr, r3
 80003b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003bc:	fb09 4413 	mls	r4, r9, r3, r4
 80003c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c8:	45a4      	cmp	ip, r4
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x1ce>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003d2:	f080 8082 	bcs.w	80004da <__udivmoddi4+0x2ca>
 80003d6:	45a4      	cmp	ip, r4
 80003d8:	d97f      	bls.n	80004da <__udivmoddi4+0x2ca>
 80003da:	3b02      	subs	r3, #2
 80003dc:	443c      	add	r4, r7
 80003de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003ea:	4564      	cmp	r4, ip
 80003ec:	4673      	mov	r3, lr
 80003ee:	46e1      	mov	r9, ip
 80003f0:	d362      	bcc.n	80004b8 <__udivmoddi4+0x2a8>
 80003f2:	d05f      	beq.n	80004b4 <__udivmoddi4+0x2a4>
 80003f4:	b15d      	cbz	r5, 800040e <__udivmoddi4+0x1fe>
 80003f6:	ebb8 0203 	subs.w	r2, r8, r3
 80003fa:	eb64 0409 	sbc.w	r4, r4, r9
 80003fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000402:	fa22 f301 	lsr.w	r3, r2, r1
 8000406:	431e      	orrs	r6, r3
 8000408:	40cc      	lsrs	r4, r1
 800040a:	e9c5 6400 	strd	r6, r4, [r5]
 800040e:	2100      	movs	r1, #0
 8000410:	e74f      	b.n	80002b2 <__udivmoddi4+0xa2>
 8000412:	fbb1 fcf2 	udiv	ip, r1, r2
 8000416:	0c01      	lsrs	r1, r0, #16
 8000418:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800041c:	b280      	uxth	r0, r0
 800041e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000422:	463b      	mov	r3, r7
 8000424:	4638      	mov	r0, r7
 8000426:	463c      	mov	r4, r7
 8000428:	46b8      	mov	r8, r7
 800042a:	46be      	mov	lr, r7
 800042c:	2620      	movs	r6, #32
 800042e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000432:	eba2 0208 	sub.w	r2, r2, r8
 8000436:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800043a:	e766      	b.n	800030a <__udivmoddi4+0xfa>
 800043c:	4601      	mov	r1, r0
 800043e:	e718      	b.n	8000272 <__udivmoddi4+0x62>
 8000440:	4610      	mov	r0, r2
 8000442:	e72c      	b.n	800029e <__udivmoddi4+0x8e>
 8000444:	f1c6 0220 	rsb	r2, r6, #32
 8000448:	fa2e f302 	lsr.w	r3, lr, r2
 800044c:	40b7      	lsls	r7, r6
 800044e:	40b1      	lsls	r1, r6
 8000450:	fa20 f202 	lsr.w	r2, r0, r2
 8000454:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000458:	430a      	orrs	r2, r1
 800045a:	fbb3 f8fe 	udiv	r8, r3, lr
 800045e:	b2bc      	uxth	r4, r7
 8000460:	fb0e 3318 	mls	r3, lr, r8, r3
 8000464:	0c11      	lsrs	r1, r2, #16
 8000466:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046a:	fb08 f904 	mul.w	r9, r8, r4
 800046e:	40b0      	lsls	r0, r6
 8000470:	4589      	cmp	r9, r1
 8000472:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000476:	b280      	uxth	r0, r0
 8000478:	d93e      	bls.n	80004f8 <__udivmoddi4+0x2e8>
 800047a:	1879      	adds	r1, r7, r1
 800047c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000480:	d201      	bcs.n	8000486 <__udivmoddi4+0x276>
 8000482:	4589      	cmp	r9, r1
 8000484:	d81f      	bhi.n	80004c6 <__udivmoddi4+0x2b6>
 8000486:	eba1 0109 	sub.w	r1, r1, r9
 800048a:	fbb1 f9fe 	udiv	r9, r1, lr
 800048e:	fb09 f804 	mul.w	r8, r9, r4
 8000492:	fb0e 1119 	mls	r1, lr, r9, r1
 8000496:	b292      	uxth	r2, r2
 8000498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800049c:	4542      	cmp	r2, r8
 800049e:	d229      	bcs.n	80004f4 <__udivmoddi4+0x2e4>
 80004a0:	18ba      	adds	r2, r7, r2
 80004a2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004a6:	d2c4      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d2c2      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004ac:	f1a9 0102 	sub.w	r1, r9, #2
 80004b0:	443a      	add	r2, r7
 80004b2:	e7be      	b.n	8000432 <__udivmoddi4+0x222>
 80004b4:	45f0      	cmp	r8, lr
 80004b6:	d29d      	bcs.n	80003f4 <__udivmoddi4+0x1e4>
 80004b8:	ebbe 0302 	subs.w	r3, lr, r2
 80004bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004c0:	3801      	subs	r0, #1
 80004c2:	46e1      	mov	r9, ip
 80004c4:	e796      	b.n	80003f4 <__udivmoddi4+0x1e4>
 80004c6:	eba7 0909 	sub.w	r9, r7, r9
 80004ca:	4449      	add	r1, r9
 80004cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d4:	fb09 f804 	mul.w	r8, r9, r4
 80004d8:	e7db      	b.n	8000492 <__udivmoddi4+0x282>
 80004da:	4673      	mov	r3, lr
 80004dc:	e77f      	b.n	80003de <__udivmoddi4+0x1ce>
 80004de:	4650      	mov	r0, sl
 80004e0:	e766      	b.n	80003b0 <__udivmoddi4+0x1a0>
 80004e2:	4608      	mov	r0, r1
 80004e4:	e6fd      	b.n	80002e2 <__udivmoddi4+0xd2>
 80004e6:	443b      	add	r3, r7
 80004e8:	3a02      	subs	r2, #2
 80004ea:	e733      	b.n	8000354 <__udivmoddi4+0x144>
 80004ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f0:	443b      	add	r3, r7
 80004f2:	e71c      	b.n	800032e <__udivmoddi4+0x11e>
 80004f4:	4649      	mov	r1, r9
 80004f6:	e79c      	b.n	8000432 <__udivmoddi4+0x222>
 80004f8:	eba1 0109 	sub.w	r1, r1, r9
 80004fc:	46c4      	mov	ip, r8
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fb09 f804 	mul.w	r8, r9, r4
 8000506:	e7c4      	b.n	8000492 <__udivmoddi4+0x282>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800050c:	b580      	push	{r7, lr}
 800050e:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of LED_TASK_1 */
  LED_TASK_1Handle = osThreadNew(LED_TASK_01, NULL, &LED_TASK_1_attributes);
 8000510:	4a08      	ldr	r2, [pc, #32]	@ (8000534 <MX_FREERTOS_Init+0x28>)
 8000512:	2100      	movs	r1, #0
 8000514:	4808      	ldr	r0, [pc, #32]	@ (8000538 <MX_FREERTOS_Init+0x2c>)
 8000516:	f001 ffdf 	bl	80024d8 <osThreadNew>
 800051a:	4603      	mov	r3, r0
 800051c:	4a07      	ldr	r2, [pc, #28]	@ (800053c <MX_FREERTOS_Init+0x30>)
 800051e:	6013      	str	r3, [r2, #0]

  /* creation of LED_TASK_2 */
  LED_TASK_2Handle = osThreadNew(LED_TASK_02, NULL, &LED_TASK_2_attributes);
 8000520:	4a07      	ldr	r2, [pc, #28]	@ (8000540 <MX_FREERTOS_Init+0x34>)
 8000522:	2100      	movs	r1, #0
 8000524:	4807      	ldr	r0, [pc, #28]	@ (8000544 <MX_FREERTOS_Init+0x38>)
 8000526:	f001 ffd7 	bl	80024d8 <osThreadNew>
 800052a:	4603      	mov	r3, r0
 800052c:	4a06      	ldr	r2, [pc, #24]	@ (8000548 <MX_FREERTOS_Init+0x3c>)
 800052e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000530:	bf00      	nop
 8000532:	bd80      	pop	{r7, pc}
 8000534:	080051d0 	.word	0x080051d0
 8000538:	0800054d 	.word	0x0800054d
 800053c:	2000007c 	.word	0x2000007c
 8000540:	080051f4 	.word	0x080051f4
 8000544:	08000581 	.word	0x08000581
 8000548:	20000080 	.word	0x20000080

0800054c <LED_TASK_01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_LED_TASK_01 */
void LED_TASK_01(void *argument)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b082      	sub	sp, #8
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN LED_TASK_01 */
  /* Infinite loop */
  for(;;)
  {
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000554:	2201      	movs	r2, #1
 8000556:	2120      	movs	r1, #32
 8000558:	4808      	ldr	r0, [pc, #32]	@ (800057c <LED_TASK_01+0x30>)
 800055a:	f000 fd19 	bl	8000f90 <HAL_GPIO_WritePin>
    osDelay(500);
 800055e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000562:	f002 f84b 	bl	80025fc <osDelay>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000566:	2200      	movs	r2, #0
 8000568:	2120      	movs	r1, #32
 800056a:	4804      	ldr	r0, [pc, #16]	@ (800057c <LED_TASK_01+0x30>)
 800056c:	f000 fd10 	bl	8000f90 <HAL_GPIO_WritePin>
    osDelay(500);
 8000570:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000574:	f002 f842 	bl	80025fc <osDelay>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000578:	bf00      	nop
 800057a:	e7eb      	b.n	8000554 <LED_TASK_01+0x8>
 800057c:	40020000 	.word	0x40020000

08000580 <LED_TASK_02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LED_TASK_02 */
void LED_TASK_02(void *argument)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN LED_TASK_02 */
  /* Infinite loop */
  for(;;)
  {
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000588:	2201      	movs	r2, #1
 800058a:	2140      	movs	r1, #64	@ 0x40
 800058c:	4808      	ldr	r0, [pc, #32]	@ (80005b0 <LED_TASK_02+0x30>)
 800058e:	f000 fcff 	bl	8000f90 <HAL_GPIO_WritePin>
    osDelay(1000);
 8000592:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000596:	f002 f831 	bl	80025fc <osDelay>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800059a:	2200      	movs	r2, #0
 800059c:	2140      	movs	r1, #64	@ 0x40
 800059e:	4804      	ldr	r0, [pc, #16]	@ (80005b0 <LED_TASK_02+0x30>)
 80005a0:	f000 fcf6 	bl	8000f90 <HAL_GPIO_WritePin>
    osDelay(1000);
 80005a4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005a8:	f002 f828 	bl	80025fc <osDelay>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80005ac:	bf00      	nop
 80005ae:	e7eb      	b.n	8000588 <LED_TASK_02+0x8>
 80005b0:	40020000 	.word	0x40020000

080005b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b088      	sub	sp, #32
 80005b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ba:	f107 030c 	add.w	r3, r7, #12
 80005be:	2200      	movs	r2, #0
 80005c0:	601a      	str	r2, [r3, #0]
 80005c2:	605a      	str	r2, [r3, #4]
 80005c4:	609a      	str	r2, [r3, #8]
 80005c6:	60da      	str	r2, [r3, #12]
 80005c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005ca:	2300      	movs	r3, #0
 80005cc:	60bb      	str	r3, [r7, #8]
 80005ce:	4b18      	ldr	r3, [pc, #96]	@ (8000630 <MX_GPIO_Init+0x7c>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d2:	4a17      	ldr	r2, [pc, #92]	@ (8000630 <MX_GPIO_Init+0x7c>)
 80005d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005da:	4b15      	ldr	r3, [pc, #84]	@ (8000630 <MX_GPIO_Init+0x7c>)
 80005dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005e2:	60bb      	str	r3, [r7, #8]
 80005e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e6:	2300      	movs	r3, #0
 80005e8:	607b      	str	r3, [r7, #4]
 80005ea:	4b11      	ldr	r3, [pc, #68]	@ (8000630 <MX_GPIO_Init+0x7c>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ee:	4a10      	ldr	r2, [pc, #64]	@ (8000630 <MX_GPIO_Init+0x7c>)
 80005f0:	f043 0301 	orr.w	r3, r3, #1
 80005f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80005f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000630 <MX_GPIO_Init+0x7c>)
 80005f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fa:	f003 0301 	and.w	r3, r3, #1
 80005fe:	607b      	str	r3, [r7, #4]
 8000600:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8000602:	2200      	movs	r2, #0
 8000604:	2160      	movs	r1, #96	@ 0x60
 8000606:	480b      	ldr	r0, [pc, #44]	@ (8000634 <MX_GPIO_Init+0x80>)
 8000608:	f000 fcc2 	bl	8000f90 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800060c:	2360      	movs	r3, #96	@ 0x60
 800060e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000610:	2301      	movs	r3, #1
 8000612:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000614:	2300      	movs	r3, #0
 8000616:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000618:	2300      	movs	r3, #0
 800061a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800061c:	f107 030c 	add.w	r3, r7, #12
 8000620:	4619      	mov	r1, r3
 8000622:	4804      	ldr	r0, [pc, #16]	@ (8000634 <MX_GPIO_Init+0x80>)
 8000624:	f000 fb30 	bl	8000c88 <HAL_GPIO_Init>

}
 8000628:	bf00      	nop
 800062a:	3720      	adds	r7, #32
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	40023800 	.word	0x40023800
 8000634:	40020000 	.word	0x40020000

08000638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063c:	f000 fa00 	bl	8000a40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000640:	f000 f80c 	bl	800065c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000644:	f7ff ffb6 	bl	80005b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000648:	f000 f95e 	bl	8000908 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800064c:	f001 fefa 	bl	8002444 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000650:	f7ff ff5c 	bl	800050c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000654:	f001 ff1a 	bl	800248c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000658:	bf00      	nop
 800065a:	e7fd      	b.n	8000658 <main+0x20>

0800065c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b094      	sub	sp, #80	@ 0x50
 8000660:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000662:	f107 0320 	add.w	r3, r7, #32
 8000666:	2230      	movs	r2, #48	@ 0x30
 8000668:	2100      	movs	r1, #0
 800066a:	4618      	mov	r0, r3
 800066c:	f004 fc9c 	bl	8004fa8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000670:	f107 030c 	add.w	r3, r7, #12
 8000674:	2200      	movs	r2, #0
 8000676:	601a      	str	r2, [r3, #0]
 8000678:	605a      	str	r2, [r3, #4]
 800067a:	609a      	str	r2, [r3, #8]
 800067c:	60da      	str	r2, [r3, #12]
 800067e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000680:	2300      	movs	r3, #0
 8000682:	60bb      	str	r3, [r7, #8]
 8000684:	4b27      	ldr	r3, [pc, #156]	@ (8000724 <SystemClock_Config+0xc8>)
 8000686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000688:	4a26      	ldr	r2, [pc, #152]	@ (8000724 <SystemClock_Config+0xc8>)
 800068a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800068e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000690:	4b24      	ldr	r3, [pc, #144]	@ (8000724 <SystemClock_Config+0xc8>)
 8000692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000694:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000698:	60bb      	str	r3, [r7, #8]
 800069a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800069c:	2300      	movs	r3, #0
 800069e:	607b      	str	r3, [r7, #4]
 80006a0:	4b21      	ldr	r3, [pc, #132]	@ (8000728 <SystemClock_Config+0xcc>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a20      	ldr	r2, [pc, #128]	@ (8000728 <SystemClock_Config+0xcc>)
 80006a6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006aa:	6013      	str	r3, [r2, #0]
 80006ac:	4b1e      	ldr	r3, [pc, #120]	@ (8000728 <SystemClock_Config+0xcc>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006b4:	607b      	str	r3, [r7, #4]
 80006b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006b8:	2301      	movs	r3, #1
 80006ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c2:	2302      	movs	r3, #2
 80006c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006c6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006cc:	2304      	movs	r3, #4
 80006ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80006d0:	2364      	movs	r3, #100	@ 0x64
 80006d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006d4:	2302      	movs	r3, #2
 80006d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006d8:	2304      	movs	r3, #4
 80006da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006dc:	f107 0320 	add.w	r3, r7, #32
 80006e0:	4618      	mov	r0, r3
 80006e2:	f000 fc6f 	bl	8000fc4 <HAL_RCC_OscConfig>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006ec:	f000 f830 	bl	8000750 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f0:	230f      	movs	r3, #15
 80006f2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f4:	2302      	movs	r3, #2
 80006f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f8:	2300      	movs	r3, #0
 80006fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000700:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000702:	2300      	movs	r3, #0
 8000704:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000706:	f107 030c 	add.w	r3, r7, #12
 800070a:	2103      	movs	r1, #3
 800070c:	4618      	mov	r0, r3
 800070e:	f000 fed1 	bl	80014b4 <HAL_RCC_ClockConfig>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000718:	f000 f81a 	bl	8000750 <Error_Handler>
  }
}
 800071c:	bf00      	nop
 800071e:	3750      	adds	r7, #80	@ 0x50
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	40023800 	.word	0x40023800
 8000728:	40007000 	.word	0x40007000

0800072c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a04      	ldr	r2, [pc, #16]	@ (800074c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d101      	bne.n	8000742 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800073e:	f000 f9a1 	bl	8000a84 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000742:	bf00      	nop
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40014400 	.word	0x40014400

08000750 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000754:	b672      	cpsid	i
}
 8000756:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000758:	bf00      	nop
 800075a:	e7fd      	b.n	8000758 <Error_Handler+0x8>

0800075c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000762:	2300      	movs	r3, #0
 8000764:	607b      	str	r3, [r7, #4]
 8000766:	4b12      	ldr	r3, [pc, #72]	@ (80007b0 <HAL_MspInit+0x54>)
 8000768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800076a:	4a11      	ldr	r2, [pc, #68]	@ (80007b0 <HAL_MspInit+0x54>)
 800076c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000770:	6453      	str	r3, [r2, #68]	@ 0x44
 8000772:	4b0f      	ldr	r3, [pc, #60]	@ (80007b0 <HAL_MspInit+0x54>)
 8000774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000776:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800077a:	607b      	str	r3, [r7, #4]
 800077c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800077e:	2300      	movs	r3, #0
 8000780:	603b      	str	r3, [r7, #0]
 8000782:	4b0b      	ldr	r3, [pc, #44]	@ (80007b0 <HAL_MspInit+0x54>)
 8000784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000786:	4a0a      	ldr	r2, [pc, #40]	@ (80007b0 <HAL_MspInit+0x54>)
 8000788:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800078c:	6413      	str	r3, [r2, #64]	@ 0x40
 800078e:	4b08      	ldr	r3, [pc, #32]	@ (80007b0 <HAL_MspInit+0x54>)
 8000790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000792:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000796:	603b      	str	r3, [r7, #0]
 8000798:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800079a:	2200      	movs	r2, #0
 800079c:	210f      	movs	r1, #15
 800079e:	f06f 0001 	mvn.w	r0, #1
 80007a2:	f000 fa47 	bl	8000c34 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007a6:	bf00      	nop
 80007a8:	3708      	adds	r7, #8
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	40023800 	.word	0x40023800

080007b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b08c      	sub	sp, #48	@ 0x30
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80007bc:	2300      	movs	r3, #0
 80007be:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80007c0:	2300      	movs	r3, #0
 80007c2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 80007c4:	2300      	movs	r3, #0
 80007c6:	60bb      	str	r3, [r7, #8]
 80007c8:	4b2e      	ldr	r3, [pc, #184]	@ (8000884 <HAL_InitTick+0xd0>)
 80007ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007cc:	4a2d      	ldr	r2, [pc, #180]	@ (8000884 <HAL_InitTick+0xd0>)
 80007ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007d2:	6453      	str	r3, [r2, #68]	@ 0x44
 80007d4:	4b2b      	ldr	r3, [pc, #172]	@ (8000884 <HAL_InitTick+0xd0>)
 80007d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007dc:	60bb      	str	r3, [r7, #8]
 80007de:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80007e0:	f107 020c 	add.w	r2, r7, #12
 80007e4:	f107 0310 	add.w	r3, r7, #16
 80007e8:	4611      	mov	r1, r2
 80007ea:	4618      	mov	r0, r3
 80007ec:	f001 f882 	bl	80018f4 <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80007f0:	f001 f86c 	bl	80018cc <HAL_RCC_GetPCLK2Freq>
 80007f4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80007f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80007f8:	4a23      	ldr	r2, [pc, #140]	@ (8000888 <HAL_InitTick+0xd4>)
 80007fa:	fba2 2303 	umull	r2, r3, r2, r3
 80007fe:	0c9b      	lsrs	r3, r3, #18
 8000800:	3b01      	subs	r3, #1
 8000802:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8000804:	4b21      	ldr	r3, [pc, #132]	@ (800088c <HAL_InitTick+0xd8>)
 8000806:	4a22      	ldr	r2, [pc, #136]	@ (8000890 <HAL_InitTick+0xdc>)
 8000808:	601a      	str	r2, [r3, #0]
   * Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 800080a:	4b20      	ldr	r3, [pc, #128]	@ (800088c <HAL_InitTick+0xd8>)
 800080c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000810:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 8000812:	4a1e      	ldr	r2, [pc, #120]	@ (800088c <HAL_InitTick+0xd8>)
 8000814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000816:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8000818:	4b1c      	ldr	r3, [pc, #112]	@ (800088c <HAL_InitTick+0xd8>)
 800081a:	2200      	movs	r2, #0
 800081c:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800081e:	4b1b      	ldr	r3, [pc, #108]	@ (800088c <HAL_InitTick+0xd8>)
 8000820:	2200      	movs	r2, #0
 8000822:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000824:	4b19      	ldr	r3, [pc, #100]	@ (800088c <HAL_InitTick+0xd8>)
 8000826:	2200      	movs	r2, #0
 8000828:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 800082a:	4818      	ldr	r0, [pc, #96]	@ (800088c <HAL_InitTick+0xd8>)
 800082c:	f001 f894 	bl	8001958 <HAL_TIM_Base_Init>
 8000830:	4603      	mov	r3, r0
 8000832:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000836:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800083a:	2b00      	cmp	r3, #0
 800083c:	d11b      	bne.n	8000876 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 800083e:	4813      	ldr	r0, [pc, #76]	@ (800088c <HAL_InitTick+0xd8>)
 8000840:	f001 f8e4 	bl	8001a0c <HAL_TIM_Base_Start_IT>
 8000844:	4603      	mov	r3, r0
 8000846:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800084a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800084e:	2b00      	cmp	r3, #0
 8000850:	d111      	bne.n	8000876 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000852:	2019      	movs	r0, #25
 8000854:	f000 fa0a 	bl	8000c6c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	2b0f      	cmp	r3, #15
 800085c:	d808      	bhi.n	8000870 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800085e:	2200      	movs	r2, #0
 8000860:	6879      	ldr	r1, [r7, #4]
 8000862:	2019      	movs	r0, #25
 8000864:	f000 f9e6 	bl	8000c34 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000868:	4a0a      	ldr	r2, [pc, #40]	@ (8000894 <HAL_InitTick+0xe0>)
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	6013      	str	r3, [r2, #0]
 800086e:	e002      	b.n	8000876 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000870:	2301      	movs	r3, #1
 8000872:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000876:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800087a:	4618      	mov	r0, r3
 800087c:	3730      	adds	r7, #48	@ 0x30
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	40023800 	.word	0x40023800
 8000888:	431bde83 	.word	0x431bde83
 800088c:	20000084 	.word	0x20000084
 8000890:	40014400 	.word	0x40014400
 8000894:	20000004 	.word	0x20000004

08000898 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800089c:	bf00      	nop
 800089e:	e7fd      	b.n	800089c <NMI_Handler+0x4>

080008a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008a4:	bf00      	nop
 80008a6:	e7fd      	b.n	80008a4 <HardFault_Handler+0x4>

080008a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008ac:	bf00      	nop
 80008ae:	e7fd      	b.n	80008ac <MemManage_Handler+0x4>

080008b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008b4:	bf00      	nop
 80008b6:	e7fd      	b.n	80008b4 <BusFault_Handler+0x4>

080008b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008bc:	bf00      	nop
 80008be:	e7fd      	b.n	80008bc <UsageFault_Handler+0x4>

080008c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008c4:	bf00      	nop
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr
	...

080008d0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 80008d4:	4802      	ldr	r0, [pc, #8]	@ (80008e0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80008d6:	f001 f8fb 	bl	8001ad0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80008da:	bf00      	nop
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	20000084 	.word	0x20000084

080008e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80008e8:	4b06      	ldr	r3, [pc, #24]	@ (8000904 <SystemInit+0x20>)
 80008ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008ee:	4a05      	ldr	r2, [pc, #20]	@ (8000904 <SystemInit+0x20>)
 80008f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008f8:	bf00      	nop
 80008fa:	46bd      	mov	sp, r7
 80008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000900:	4770      	bx	lr
 8000902:	bf00      	nop
 8000904:	e000ed00 	.word	0xe000ed00

08000908 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800090c:	4b11      	ldr	r3, [pc, #68]	@ (8000954 <MX_USART2_UART_Init+0x4c>)
 800090e:	4a12      	ldr	r2, [pc, #72]	@ (8000958 <MX_USART2_UART_Init+0x50>)
 8000910:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000912:	4b10      	ldr	r3, [pc, #64]	@ (8000954 <MX_USART2_UART_Init+0x4c>)
 8000914:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000918:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800091a:	4b0e      	ldr	r3, [pc, #56]	@ (8000954 <MX_USART2_UART_Init+0x4c>)
 800091c:	2200      	movs	r2, #0
 800091e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000920:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <MX_USART2_UART_Init+0x4c>)
 8000922:	2200      	movs	r2, #0
 8000924:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000926:	4b0b      	ldr	r3, [pc, #44]	@ (8000954 <MX_USART2_UART_Init+0x4c>)
 8000928:	2200      	movs	r2, #0
 800092a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800092c:	4b09      	ldr	r3, [pc, #36]	@ (8000954 <MX_USART2_UART_Init+0x4c>)
 800092e:	220c      	movs	r2, #12
 8000930:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000932:	4b08      	ldr	r3, [pc, #32]	@ (8000954 <MX_USART2_UART_Init+0x4c>)
 8000934:	2200      	movs	r2, #0
 8000936:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000938:	4b06      	ldr	r3, [pc, #24]	@ (8000954 <MX_USART2_UART_Init+0x4c>)
 800093a:	2200      	movs	r2, #0
 800093c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800093e:	4805      	ldr	r0, [pc, #20]	@ (8000954 <MX_USART2_UART_Init+0x4c>)
 8000940:	f001 fa78 	bl	8001e34 <HAL_UART_Init>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800094a:	f7ff ff01 	bl	8000750 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800094e:	bf00      	nop
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	200000cc 	.word	0x200000cc
 8000958:	40004400 	.word	0x40004400

0800095c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b08a      	sub	sp, #40	@ 0x28
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000964:	f107 0314 	add.w	r3, r7, #20
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	605a      	str	r2, [r3, #4]
 800096e:	609a      	str	r2, [r3, #8]
 8000970:	60da      	str	r2, [r3, #12]
 8000972:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a19      	ldr	r2, [pc, #100]	@ (80009e0 <HAL_UART_MspInit+0x84>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d12b      	bne.n	80009d6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800097e:	2300      	movs	r3, #0
 8000980:	613b      	str	r3, [r7, #16]
 8000982:	4b18      	ldr	r3, [pc, #96]	@ (80009e4 <HAL_UART_MspInit+0x88>)
 8000984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000986:	4a17      	ldr	r2, [pc, #92]	@ (80009e4 <HAL_UART_MspInit+0x88>)
 8000988:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800098c:	6413      	str	r3, [r2, #64]	@ 0x40
 800098e:	4b15      	ldr	r3, [pc, #84]	@ (80009e4 <HAL_UART_MspInit+0x88>)
 8000990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000996:	613b      	str	r3, [r7, #16]
 8000998:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	60fb      	str	r3, [r7, #12]
 800099e:	4b11      	ldr	r3, [pc, #68]	@ (80009e4 <HAL_UART_MspInit+0x88>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a2:	4a10      	ldr	r2, [pc, #64]	@ (80009e4 <HAL_UART_MspInit+0x88>)
 80009a4:	f043 0301 	orr.w	r3, r3, #1
 80009a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009aa:	4b0e      	ldr	r3, [pc, #56]	@ (80009e4 <HAL_UART_MspInit+0x88>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ae:	f003 0301 	and.w	r3, r3, #1
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80009b6:	230c      	movs	r3, #12
 80009b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ba:	2302      	movs	r3, #2
 80009bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009be:	2300      	movs	r3, #0
 80009c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009c2:	2303      	movs	r3, #3
 80009c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80009c6:	2307      	movs	r3, #7
 80009c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ca:	f107 0314 	add.w	r3, r7, #20
 80009ce:	4619      	mov	r1, r3
 80009d0:	4805      	ldr	r0, [pc, #20]	@ (80009e8 <HAL_UART_MspInit+0x8c>)
 80009d2:	f000 f959 	bl	8000c88 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80009d6:	bf00      	nop
 80009d8:	3728      	adds	r7, #40	@ 0x28
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	40004400 	.word	0x40004400
 80009e4:	40023800 	.word	0x40023800
 80009e8:	40020000 	.word	0x40020000

080009ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80009ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a24 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80009f0:	f7ff ff78 	bl	80008e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80009f4:	480c      	ldr	r0, [pc, #48]	@ (8000a28 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80009f6:	490d      	ldr	r1, [pc, #52]	@ (8000a2c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80009f8:	4a0d      	ldr	r2, [pc, #52]	@ (8000a30 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80009fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009fc:	e002      	b.n	8000a04 <LoopCopyDataInit>

080009fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a02:	3304      	adds	r3, #4

08000a04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a08:	d3f9      	bcc.n	80009fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a0a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a34 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a0c:	4c0a      	ldr	r4, [pc, #40]	@ (8000a38 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a10:	e001      	b.n	8000a16 <LoopFillZerobss>

08000a12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a14:	3204      	adds	r2, #4

08000a16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a18:	d3fb      	bcc.n	8000a12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a1a:	f004 fb2b 	bl	8005074 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a1e:	f7ff fe0b 	bl	8000638 <main>
  bx  lr    
 8000a22:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000a24:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a2c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000a30:	08005240 	.word	0x08005240
  ldr r2, =_sbss
 8000a34:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000a38:	20004c40 	.word	0x20004c40

08000a3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a3c:	e7fe      	b.n	8000a3c <ADC_IRQHandler>
	...

08000a40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a44:	4b0e      	ldr	r3, [pc, #56]	@ (8000a80 <HAL_Init+0x40>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4a0d      	ldr	r2, [pc, #52]	@ (8000a80 <HAL_Init+0x40>)
 8000a4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a50:	4b0b      	ldr	r3, [pc, #44]	@ (8000a80 <HAL_Init+0x40>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a0a      	ldr	r2, [pc, #40]	@ (8000a80 <HAL_Init+0x40>)
 8000a56:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a5c:	4b08      	ldr	r3, [pc, #32]	@ (8000a80 <HAL_Init+0x40>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a07      	ldr	r2, [pc, #28]	@ (8000a80 <HAL_Init+0x40>)
 8000a62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a68:	2003      	movs	r0, #3
 8000a6a:	f000 f8d8 	bl	8000c1e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a6e:	200f      	movs	r0, #15
 8000a70:	f7ff fea0 	bl	80007b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a74:	f7ff fe72 	bl	800075c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a78:	2300      	movs	r3, #0
}
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	40023c00 	.word	0x40023c00

08000a84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a88:	4b06      	ldr	r3, [pc, #24]	@ (8000aa4 <HAL_IncTick+0x20>)
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	4b06      	ldr	r3, [pc, #24]	@ (8000aa8 <HAL_IncTick+0x24>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4413      	add	r3, r2
 8000a94:	4a04      	ldr	r2, [pc, #16]	@ (8000aa8 <HAL_IncTick+0x24>)
 8000a96:	6013      	str	r3, [r2, #0]
}
 8000a98:	bf00      	nop
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop
 8000aa4:	20000008 	.word	0x20000008
 8000aa8:	20000114 	.word	0x20000114

08000aac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  return uwTick;
 8000ab0:	4b03      	ldr	r3, [pc, #12]	@ (8000ac0 <HAL_GetTick+0x14>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
}
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	20000114 	.word	0x20000114

08000ac4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b085      	sub	sp, #20
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	f003 0307 	and.w	r3, r3, #7
 8000ad2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8000b08 <__NVIC_SetPriorityGrouping+0x44>)
 8000ad6:	68db      	ldr	r3, [r3, #12]
 8000ad8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ada:	68ba      	ldr	r2, [r7, #8]
 8000adc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000aec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000af0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000af4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000af6:	4a04      	ldr	r2, [pc, #16]	@ (8000b08 <__NVIC_SetPriorityGrouping+0x44>)
 8000af8:	68bb      	ldr	r3, [r7, #8]
 8000afa:	60d3      	str	r3, [r2, #12]
}
 8000afc:	bf00      	nop
 8000afe:	3714      	adds	r7, #20
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr
 8000b08:	e000ed00 	.word	0xe000ed00

08000b0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b10:	4b04      	ldr	r3, [pc, #16]	@ (8000b24 <__NVIC_GetPriorityGrouping+0x18>)
 8000b12:	68db      	ldr	r3, [r3, #12]
 8000b14:	0a1b      	lsrs	r3, r3, #8
 8000b16:	f003 0307 	and.w	r3, r3, #7
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr
 8000b24:	e000ed00 	.word	0xe000ed00

08000b28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	4603      	mov	r3, r0
 8000b30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	db0b      	blt.n	8000b52 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b3a:	79fb      	ldrb	r3, [r7, #7]
 8000b3c:	f003 021f 	and.w	r2, r3, #31
 8000b40:	4907      	ldr	r1, [pc, #28]	@ (8000b60 <__NVIC_EnableIRQ+0x38>)
 8000b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b46:	095b      	lsrs	r3, r3, #5
 8000b48:	2001      	movs	r0, #1
 8000b4a:	fa00 f202 	lsl.w	r2, r0, r2
 8000b4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b52:	bf00      	nop
 8000b54:	370c      	adds	r7, #12
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	e000e100 	.word	0xe000e100

08000b64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	6039      	str	r1, [r7, #0]
 8000b6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	db0a      	blt.n	8000b8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	b2da      	uxtb	r2, r3
 8000b7c:	490c      	ldr	r1, [pc, #48]	@ (8000bb0 <__NVIC_SetPriority+0x4c>)
 8000b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b82:	0112      	lsls	r2, r2, #4
 8000b84:	b2d2      	uxtb	r2, r2
 8000b86:	440b      	add	r3, r1
 8000b88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b8c:	e00a      	b.n	8000ba4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	b2da      	uxtb	r2, r3
 8000b92:	4908      	ldr	r1, [pc, #32]	@ (8000bb4 <__NVIC_SetPriority+0x50>)
 8000b94:	79fb      	ldrb	r3, [r7, #7]
 8000b96:	f003 030f 	and.w	r3, r3, #15
 8000b9a:	3b04      	subs	r3, #4
 8000b9c:	0112      	lsls	r2, r2, #4
 8000b9e:	b2d2      	uxtb	r2, r2
 8000ba0:	440b      	add	r3, r1
 8000ba2:	761a      	strb	r2, [r3, #24]
}
 8000ba4:	bf00      	nop
 8000ba6:	370c      	adds	r7, #12
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr
 8000bb0:	e000e100 	.word	0xe000e100
 8000bb4:	e000ed00 	.word	0xe000ed00

08000bb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b089      	sub	sp, #36	@ 0x24
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	60f8      	str	r0, [r7, #12]
 8000bc0:	60b9      	str	r1, [r7, #8]
 8000bc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	f003 0307 	and.w	r3, r3, #7
 8000bca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bcc:	69fb      	ldr	r3, [r7, #28]
 8000bce:	f1c3 0307 	rsb	r3, r3, #7
 8000bd2:	2b04      	cmp	r3, #4
 8000bd4:	bf28      	it	cs
 8000bd6:	2304      	movcs	r3, #4
 8000bd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bda:	69fb      	ldr	r3, [r7, #28]
 8000bdc:	3304      	adds	r3, #4
 8000bde:	2b06      	cmp	r3, #6
 8000be0:	d902      	bls.n	8000be8 <NVIC_EncodePriority+0x30>
 8000be2:	69fb      	ldr	r3, [r7, #28]
 8000be4:	3b03      	subs	r3, #3
 8000be6:	e000      	b.n	8000bea <NVIC_EncodePriority+0x32>
 8000be8:	2300      	movs	r3, #0
 8000bea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000bf0:	69bb      	ldr	r3, [r7, #24]
 8000bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf6:	43da      	mvns	r2, r3
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	401a      	ands	r2, r3
 8000bfc:	697b      	ldr	r3, [r7, #20]
 8000bfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c00:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	fa01 f303 	lsl.w	r3, r1, r3
 8000c0a:	43d9      	mvns	r1, r3
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c10:	4313      	orrs	r3, r2
         );
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	3724      	adds	r7, #36	@ 0x24
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr

08000c1e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c1e:	b580      	push	{r7, lr}
 8000c20:	b082      	sub	sp, #8
 8000c22:	af00      	add	r7, sp, #0
 8000c24:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c26:	6878      	ldr	r0, [r7, #4]
 8000c28:	f7ff ff4c 	bl	8000ac4 <__NVIC_SetPriorityGrouping>
}
 8000c2c:	bf00      	nop
 8000c2e:	3708      	adds	r7, #8
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}

08000c34 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b086      	sub	sp, #24
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	60b9      	str	r1, [r7, #8]
 8000c3e:	607a      	str	r2, [r7, #4]
 8000c40:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c42:	2300      	movs	r3, #0
 8000c44:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c46:	f7ff ff61 	bl	8000b0c <__NVIC_GetPriorityGrouping>
 8000c4a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c4c:	687a      	ldr	r2, [r7, #4]
 8000c4e:	68b9      	ldr	r1, [r7, #8]
 8000c50:	6978      	ldr	r0, [r7, #20]
 8000c52:	f7ff ffb1 	bl	8000bb8 <NVIC_EncodePriority>
 8000c56:	4602      	mov	r2, r0
 8000c58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c5c:	4611      	mov	r1, r2
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f7ff ff80 	bl	8000b64 <__NVIC_SetPriority>
}
 8000c64:	bf00      	nop
 8000c66:	3718      	adds	r7, #24
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}

08000c6c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	4603      	mov	r3, r0
 8000c74:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f7ff ff54 	bl	8000b28 <__NVIC_EnableIRQ>
}
 8000c80:	bf00      	nop
 8000c82:	3708      	adds	r7, #8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}

08000c88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b089      	sub	sp, #36	@ 0x24
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
 8000c90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000c92:	2300      	movs	r3, #0
 8000c94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c96:	2300      	movs	r3, #0
 8000c98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	61fb      	str	r3, [r7, #28]
 8000ca2:	e159      	b.n	8000f58 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	69fb      	ldr	r3, [r7, #28]
 8000ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	697a      	ldr	r2, [r7, #20]
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000cb8:	693a      	ldr	r2, [r7, #16]
 8000cba:	697b      	ldr	r3, [r7, #20]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	f040 8148 	bne.w	8000f52 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	f003 0303 	and.w	r3, r3, #3
 8000cca:	2b01      	cmp	r3, #1
 8000ccc:	d005      	beq.n	8000cda <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000cd6:	2b02      	cmp	r3, #2
 8000cd8:	d130      	bne.n	8000d3c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	689b      	ldr	r3, [r3, #8]
 8000cde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ce0:	69fb      	ldr	r3, [r7, #28]
 8000ce2:	005b      	lsls	r3, r3, #1
 8000ce4:	2203      	movs	r2, #3
 8000ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cea:	43db      	mvns	r3, r3
 8000cec:	69ba      	ldr	r2, [r7, #24]
 8000cee:	4013      	ands	r3, r2
 8000cf0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	68da      	ldr	r2, [r3, #12]
 8000cf6:	69fb      	ldr	r3, [r7, #28]
 8000cf8:	005b      	lsls	r3, r3, #1
 8000cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000cfe:	69ba      	ldr	r2, [r7, #24]
 8000d00:	4313      	orrs	r3, r2
 8000d02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	69ba      	ldr	r2, [r7, #24]
 8000d08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d10:	2201      	movs	r2, #1
 8000d12:	69fb      	ldr	r3, [r7, #28]
 8000d14:	fa02 f303 	lsl.w	r3, r2, r3
 8000d18:	43db      	mvns	r3, r3
 8000d1a:	69ba      	ldr	r2, [r7, #24]
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	091b      	lsrs	r3, r3, #4
 8000d26:	f003 0201 	and.w	r2, r3, #1
 8000d2a:	69fb      	ldr	r3, [r7, #28]
 8000d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d30:	69ba      	ldr	r2, [r7, #24]
 8000d32:	4313      	orrs	r3, r2
 8000d34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	69ba      	ldr	r2, [r7, #24]
 8000d3a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	f003 0303 	and.w	r3, r3, #3
 8000d44:	2b03      	cmp	r3, #3
 8000d46:	d017      	beq.n	8000d78 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	68db      	ldr	r3, [r3, #12]
 8000d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000d4e:	69fb      	ldr	r3, [r7, #28]
 8000d50:	005b      	lsls	r3, r3, #1
 8000d52:	2203      	movs	r2, #3
 8000d54:	fa02 f303 	lsl.w	r3, r2, r3
 8000d58:	43db      	mvns	r3, r3
 8000d5a:	69ba      	ldr	r2, [r7, #24]
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	689a      	ldr	r2, [r3, #8]
 8000d64:	69fb      	ldr	r3, [r7, #28]
 8000d66:	005b      	lsls	r3, r3, #1
 8000d68:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6c:	69ba      	ldr	r2, [r7, #24]
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	69ba      	ldr	r2, [r7, #24]
 8000d76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	f003 0303 	and.w	r3, r3, #3
 8000d80:	2b02      	cmp	r3, #2
 8000d82:	d123      	bne.n	8000dcc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d84:	69fb      	ldr	r3, [r7, #28]
 8000d86:	08da      	lsrs	r2, r3, #3
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	3208      	adds	r2, #8
 8000d8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d90:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d92:	69fb      	ldr	r3, [r7, #28]
 8000d94:	f003 0307 	and.w	r3, r3, #7
 8000d98:	009b      	lsls	r3, r3, #2
 8000d9a:	220f      	movs	r2, #15
 8000d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000da0:	43db      	mvns	r3, r3
 8000da2:	69ba      	ldr	r2, [r7, #24]
 8000da4:	4013      	ands	r3, r2
 8000da6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	691a      	ldr	r2, [r3, #16]
 8000dac:	69fb      	ldr	r3, [r7, #28]
 8000dae:	f003 0307 	and.w	r3, r3, #7
 8000db2:	009b      	lsls	r3, r3, #2
 8000db4:	fa02 f303 	lsl.w	r3, r2, r3
 8000db8:	69ba      	ldr	r2, [r7, #24]
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000dbe:	69fb      	ldr	r3, [r7, #28]
 8000dc0:	08da      	lsrs	r2, r3, #3
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	3208      	adds	r2, #8
 8000dc6:	69b9      	ldr	r1, [r7, #24]
 8000dc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000dd2:	69fb      	ldr	r3, [r7, #28]
 8000dd4:	005b      	lsls	r3, r3, #1
 8000dd6:	2203      	movs	r2, #3
 8000dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ddc:	43db      	mvns	r3, r3
 8000dde:	69ba      	ldr	r2, [r7, #24]
 8000de0:	4013      	ands	r3, r2
 8000de2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	f003 0203 	and.w	r2, r3, #3
 8000dec:	69fb      	ldr	r3, [r7, #28]
 8000dee:	005b      	lsls	r3, r3, #1
 8000df0:	fa02 f303 	lsl.w	r3, r2, r3
 8000df4:	69ba      	ldr	r2, [r7, #24]
 8000df6:	4313      	orrs	r3, r2
 8000df8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	69ba      	ldr	r2, [r7, #24]
 8000dfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	f000 80a2 	beq.w	8000f52 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e0e:	2300      	movs	r3, #0
 8000e10:	60fb      	str	r3, [r7, #12]
 8000e12:	4b57      	ldr	r3, [pc, #348]	@ (8000f70 <HAL_GPIO_Init+0x2e8>)
 8000e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e16:	4a56      	ldr	r2, [pc, #344]	@ (8000f70 <HAL_GPIO_Init+0x2e8>)
 8000e18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e1e:	4b54      	ldr	r3, [pc, #336]	@ (8000f70 <HAL_GPIO_Init+0x2e8>)
 8000e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e2a:	4a52      	ldr	r2, [pc, #328]	@ (8000f74 <HAL_GPIO_Init+0x2ec>)
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	089b      	lsrs	r3, r3, #2
 8000e30:	3302      	adds	r3, #2
 8000e32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e38:	69fb      	ldr	r3, [r7, #28]
 8000e3a:	f003 0303 	and.w	r3, r3, #3
 8000e3e:	009b      	lsls	r3, r3, #2
 8000e40:	220f      	movs	r2, #15
 8000e42:	fa02 f303 	lsl.w	r3, r2, r3
 8000e46:	43db      	mvns	r3, r3
 8000e48:	69ba      	ldr	r2, [r7, #24]
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	4a49      	ldr	r2, [pc, #292]	@ (8000f78 <HAL_GPIO_Init+0x2f0>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d019      	beq.n	8000e8a <HAL_GPIO_Init+0x202>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4a48      	ldr	r2, [pc, #288]	@ (8000f7c <HAL_GPIO_Init+0x2f4>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d013      	beq.n	8000e86 <HAL_GPIO_Init+0x1fe>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	4a47      	ldr	r2, [pc, #284]	@ (8000f80 <HAL_GPIO_Init+0x2f8>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d00d      	beq.n	8000e82 <HAL_GPIO_Init+0x1fa>
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	4a46      	ldr	r2, [pc, #280]	@ (8000f84 <HAL_GPIO_Init+0x2fc>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d007      	beq.n	8000e7e <HAL_GPIO_Init+0x1f6>
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	4a45      	ldr	r2, [pc, #276]	@ (8000f88 <HAL_GPIO_Init+0x300>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d101      	bne.n	8000e7a <HAL_GPIO_Init+0x1f2>
 8000e76:	2304      	movs	r3, #4
 8000e78:	e008      	b.n	8000e8c <HAL_GPIO_Init+0x204>
 8000e7a:	2307      	movs	r3, #7
 8000e7c:	e006      	b.n	8000e8c <HAL_GPIO_Init+0x204>
 8000e7e:	2303      	movs	r3, #3
 8000e80:	e004      	b.n	8000e8c <HAL_GPIO_Init+0x204>
 8000e82:	2302      	movs	r3, #2
 8000e84:	e002      	b.n	8000e8c <HAL_GPIO_Init+0x204>
 8000e86:	2301      	movs	r3, #1
 8000e88:	e000      	b.n	8000e8c <HAL_GPIO_Init+0x204>
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	69fa      	ldr	r2, [r7, #28]
 8000e8e:	f002 0203 	and.w	r2, r2, #3
 8000e92:	0092      	lsls	r2, r2, #2
 8000e94:	4093      	lsls	r3, r2
 8000e96:	69ba      	ldr	r2, [r7, #24]
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e9c:	4935      	ldr	r1, [pc, #212]	@ (8000f74 <HAL_GPIO_Init+0x2ec>)
 8000e9e:	69fb      	ldr	r3, [r7, #28]
 8000ea0:	089b      	lsrs	r3, r3, #2
 8000ea2:	3302      	adds	r3, #2
 8000ea4:	69ba      	ldr	r2, [r7, #24]
 8000ea6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000eaa:	4b38      	ldr	r3, [pc, #224]	@ (8000f8c <HAL_GPIO_Init+0x304>)
 8000eac:	689b      	ldr	r3, [r3, #8]
 8000eae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000eb0:	693b      	ldr	r3, [r7, #16]
 8000eb2:	43db      	mvns	r3, r3
 8000eb4:	69ba      	ldr	r2, [r7, #24]
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d003      	beq.n	8000ece <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000ec6:	69ba      	ldr	r2, [r7, #24]
 8000ec8:	693b      	ldr	r3, [r7, #16]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000ece:	4a2f      	ldr	r2, [pc, #188]	@ (8000f8c <HAL_GPIO_Init+0x304>)
 8000ed0:	69bb      	ldr	r3, [r7, #24]
 8000ed2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ed4:	4b2d      	ldr	r3, [pc, #180]	@ (8000f8c <HAL_GPIO_Init+0x304>)
 8000ed6:	68db      	ldr	r3, [r3, #12]
 8000ed8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	43db      	mvns	r3, r3
 8000ede:	69ba      	ldr	r2, [r7, #24]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d003      	beq.n	8000ef8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000ef0:	69ba      	ldr	r2, [r7, #24]
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000ef8:	4a24      	ldr	r2, [pc, #144]	@ (8000f8c <HAL_GPIO_Init+0x304>)
 8000efa:	69bb      	ldr	r3, [r7, #24]
 8000efc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000efe:	4b23      	ldr	r3, [pc, #140]	@ (8000f8c <HAL_GPIO_Init+0x304>)
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f04:	693b      	ldr	r3, [r7, #16]
 8000f06:	43db      	mvns	r3, r3
 8000f08:	69ba      	ldr	r2, [r7, #24]
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d003      	beq.n	8000f22 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000f1a:	69ba      	ldr	r2, [r7, #24]
 8000f1c:	693b      	ldr	r3, [r7, #16]
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000f22:	4a1a      	ldr	r2, [pc, #104]	@ (8000f8c <HAL_GPIO_Init+0x304>)
 8000f24:	69bb      	ldr	r3, [r7, #24]
 8000f26:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f28:	4b18      	ldr	r3, [pc, #96]	@ (8000f8c <HAL_GPIO_Init+0x304>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	43db      	mvns	r3, r3
 8000f32:	69ba      	ldr	r2, [r7, #24]
 8000f34:	4013      	ands	r3, r2
 8000f36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d003      	beq.n	8000f4c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000f44:	69ba      	ldr	r2, [r7, #24]
 8000f46:	693b      	ldr	r3, [r7, #16]
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f4c:	4a0f      	ldr	r2, [pc, #60]	@ (8000f8c <HAL_GPIO_Init+0x304>)
 8000f4e:	69bb      	ldr	r3, [r7, #24]
 8000f50:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	3301      	adds	r3, #1
 8000f56:	61fb      	str	r3, [r7, #28]
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	2b0f      	cmp	r3, #15
 8000f5c:	f67f aea2 	bls.w	8000ca4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000f60:	bf00      	nop
 8000f62:	bf00      	nop
 8000f64:	3724      	adds	r7, #36	@ 0x24
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	40023800 	.word	0x40023800
 8000f74:	40013800 	.word	0x40013800
 8000f78:	40020000 	.word	0x40020000
 8000f7c:	40020400 	.word	0x40020400
 8000f80:	40020800 	.word	0x40020800
 8000f84:	40020c00 	.word	0x40020c00
 8000f88:	40021000 	.word	0x40021000
 8000f8c:	40013c00 	.word	0x40013c00

08000f90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	460b      	mov	r3, r1
 8000f9a:	807b      	strh	r3, [r7, #2]
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000fa0:	787b      	ldrb	r3, [r7, #1]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d003      	beq.n	8000fae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000fa6:	887a      	ldrh	r2, [r7, #2]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000fac:	e003      	b.n	8000fb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000fae:	887b      	ldrh	r3, [r7, #2]
 8000fb0:	041a      	lsls	r2, r3, #16
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	619a      	str	r2, [r3, #24]
}
 8000fb6:	bf00      	nop
 8000fb8:	370c      	adds	r7, #12
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
	...

08000fc4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b086      	sub	sp, #24
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d101      	bne.n	8000fd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e267      	b.n	80014a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f003 0301 	and.w	r3, r3, #1
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d075      	beq.n	80010ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000fe2:	4b88      	ldr	r3, [pc, #544]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 8000fe4:	689b      	ldr	r3, [r3, #8]
 8000fe6:	f003 030c 	and.w	r3, r3, #12
 8000fea:	2b04      	cmp	r3, #4
 8000fec:	d00c      	beq.n	8001008 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000fee:	4b85      	ldr	r3, [pc, #532]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 8000ff0:	689b      	ldr	r3, [r3, #8]
 8000ff2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000ff6:	2b08      	cmp	r3, #8
 8000ff8:	d112      	bne.n	8001020 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000ffa:	4b82      	ldr	r3, [pc, #520]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001002:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001006:	d10b      	bne.n	8001020 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001008:	4b7e      	ldr	r3, [pc, #504]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001010:	2b00      	cmp	r3, #0
 8001012:	d05b      	beq.n	80010cc <HAL_RCC_OscConfig+0x108>
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d157      	bne.n	80010cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800101c:	2301      	movs	r3, #1
 800101e:	e242      	b.n	80014a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001028:	d106      	bne.n	8001038 <HAL_RCC_OscConfig+0x74>
 800102a:	4b76      	ldr	r3, [pc, #472]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a75      	ldr	r2, [pc, #468]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 8001030:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001034:	6013      	str	r3, [r2, #0]
 8001036:	e01d      	b.n	8001074 <HAL_RCC_OscConfig+0xb0>
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001040:	d10c      	bne.n	800105c <HAL_RCC_OscConfig+0x98>
 8001042:	4b70      	ldr	r3, [pc, #448]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a6f      	ldr	r2, [pc, #444]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 8001048:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800104c:	6013      	str	r3, [r2, #0]
 800104e:	4b6d      	ldr	r3, [pc, #436]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a6c      	ldr	r2, [pc, #432]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 8001054:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001058:	6013      	str	r3, [r2, #0]
 800105a:	e00b      	b.n	8001074 <HAL_RCC_OscConfig+0xb0>
 800105c:	4b69      	ldr	r3, [pc, #420]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a68      	ldr	r2, [pc, #416]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 8001062:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001066:	6013      	str	r3, [r2, #0]
 8001068:	4b66      	ldr	r3, [pc, #408]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a65      	ldr	r2, [pc, #404]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 800106e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001072:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d013      	beq.n	80010a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800107c:	f7ff fd16 	bl	8000aac <HAL_GetTick>
 8001080:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001082:	e008      	b.n	8001096 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001084:	f7ff fd12 	bl	8000aac <HAL_GetTick>
 8001088:	4602      	mov	r2, r0
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	1ad3      	subs	r3, r2, r3
 800108e:	2b64      	cmp	r3, #100	@ 0x64
 8001090:	d901      	bls.n	8001096 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001092:	2303      	movs	r3, #3
 8001094:	e207      	b.n	80014a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001096:	4b5b      	ldr	r3, [pc, #364]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d0f0      	beq.n	8001084 <HAL_RCC_OscConfig+0xc0>
 80010a2:	e014      	b.n	80010ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010a4:	f7ff fd02 	bl	8000aac <HAL_GetTick>
 80010a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010aa:	e008      	b.n	80010be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010ac:	f7ff fcfe 	bl	8000aac <HAL_GetTick>
 80010b0:	4602      	mov	r2, r0
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	2b64      	cmp	r3, #100	@ 0x64
 80010b8:	d901      	bls.n	80010be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80010ba:	2303      	movs	r3, #3
 80010bc:	e1f3      	b.n	80014a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010be:	4b51      	ldr	r3, [pc, #324]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d1f0      	bne.n	80010ac <HAL_RCC_OscConfig+0xe8>
 80010ca:	e000      	b.n	80010ce <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f003 0302 	and.w	r3, r3, #2
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d063      	beq.n	80011a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80010da:	4b4a      	ldr	r3, [pc, #296]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 80010dc:	689b      	ldr	r3, [r3, #8]
 80010de:	f003 030c 	and.w	r3, r3, #12
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d00b      	beq.n	80010fe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80010e6:	4b47      	ldr	r3, [pc, #284]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 80010e8:	689b      	ldr	r3, [r3, #8]
 80010ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80010ee:	2b08      	cmp	r3, #8
 80010f0:	d11c      	bne.n	800112c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80010f2:	4b44      	ldr	r3, [pc, #272]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d116      	bne.n	800112c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010fe:	4b41      	ldr	r3, [pc, #260]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f003 0302 	and.w	r3, r3, #2
 8001106:	2b00      	cmp	r3, #0
 8001108:	d005      	beq.n	8001116 <HAL_RCC_OscConfig+0x152>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	68db      	ldr	r3, [r3, #12]
 800110e:	2b01      	cmp	r3, #1
 8001110:	d001      	beq.n	8001116 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001112:	2301      	movs	r3, #1
 8001114:	e1c7      	b.n	80014a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001116:	4b3b      	ldr	r3, [pc, #236]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	691b      	ldr	r3, [r3, #16]
 8001122:	00db      	lsls	r3, r3, #3
 8001124:	4937      	ldr	r1, [pc, #220]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 8001126:	4313      	orrs	r3, r2
 8001128:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800112a:	e03a      	b.n	80011a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	68db      	ldr	r3, [r3, #12]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d020      	beq.n	8001176 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001134:	4b34      	ldr	r3, [pc, #208]	@ (8001208 <HAL_RCC_OscConfig+0x244>)
 8001136:	2201      	movs	r2, #1
 8001138:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800113a:	f7ff fcb7 	bl	8000aac <HAL_GetTick>
 800113e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001140:	e008      	b.n	8001154 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001142:	f7ff fcb3 	bl	8000aac <HAL_GetTick>
 8001146:	4602      	mov	r2, r0
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	1ad3      	subs	r3, r2, r3
 800114c:	2b02      	cmp	r3, #2
 800114e:	d901      	bls.n	8001154 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001150:	2303      	movs	r3, #3
 8001152:	e1a8      	b.n	80014a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001154:	4b2b      	ldr	r3, [pc, #172]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f003 0302 	and.w	r3, r3, #2
 800115c:	2b00      	cmp	r3, #0
 800115e:	d0f0      	beq.n	8001142 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001160:	4b28      	ldr	r3, [pc, #160]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	691b      	ldr	r3, [r3, #16]
 800116c:	00db      	lsls	r3, r3, #3
 800116e:	4925      	ldr	r1, [pc, #148]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 8001170:	4313      	orrs	r3, r2
 8001172:	600b      	str	r3, [r1, #0]
 8001174:	e015      	b.n	80011a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001176:	4b24      	ldr	r3, [pc, #144]	@ (8001208 <HAL_RCC_OscConfig+0x244>)
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800117c:	f7ff fc96 	bl	8000aac <HAL_GetTick>
 8001180:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001182:	e008      	b.n	8001196 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001184:	f7ff fc92 	bl	8000aac <HAL_GetTick>
 8001188:	4602      	mov	r2, r0
 800118a:	693b      	ldr	r3, [r7, #16]
 800118c:	1ad3      	subs	r3, r2, r3
 800118e:	2b02      	cmp	r3, #2
 8001190:	d901      	bls.n	8001196 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001192:	2303      	movs	r3, #3
 8001194:	e187      	b.n	80014a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001196:	4b1b      	ldr	r3, [pc, #108]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f003 0302 	and.w	r3, r3, #2
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d1f0      	bne.n	8001184 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f003 0308 	and.w	r3, r3, #8
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d036      	beq.n	800121c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	695b      	ldr	r3, [r3, #20]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d016      	beq.n	80011e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011b6:	4b15      	ldr	r3, [pc, #84]	@ (800120c <HAL_RCC_OscConfig+0x248>)
 80011b8:	2201      	movs	r2, #1
 80011ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011bc:	f7ff fc76 	bl	8000aac <HAL_GetTick>
 80011c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011c2:	e008      	b.n	80011d6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011c4:	f7ff fc72 	bl	8000aac <HAL_GetTick>
 80011c8:	4602      	mov	r2, r0
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	2b02      	cmp	r3, #2
 80011d0:	d901      	bls.n	80011d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80011d2:	2303      	movs	r3, #3
 80011d4:	e167      	b.n	80014a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001204 <HAL_RCC_OscConfig+0x240>)
 80011d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80011da:	f003 0302 	and.w	r3, r3, #2
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d0f0      	beq.n	80011c4 <HAL_RCC_OscConfig+0x200>
 80011e2:	e01b      	b.n	800121c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011e4:	4b09      	ldr	r3, [pc, #36]	@ (800120c <HAL_RCC_OscConfig+0x248>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ea:	f7ff fc5f 	bl	8000aac <HAL_GetTick>
 80011ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011f0:	e00e      	b.n	8001210 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011f2:	f7ff fc5b 	bl	8000aac <HAL_GetTick>
 80011f6:	4602      	mov	r2, r0
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	2b02      	cmp	r3, #2
 80011fe:	d907      	bls.n	8001210 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001200:	2303      	movs	r3, #3
 8001202:	e150      	b.n	80014a6 <HAL_RCC_OscConfig+0x4e2>
 8001204:	40023800 	.word	0x40023800
 8001208:	42470000 	.word	0x42470000
 800120c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001210:	4b88      	ldr	r3, [pc, #544]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 8001212:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001214:	f003 0302 	and.w	r3, r3, #2
 8001218:	2b00      	cmp	r3, #0
 800121a:	d1ea      	bne.n	80011f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f003 0304 	and.w	r3, r3, #4
 8001224:	2b00      	cmp	r3, #0
 8001226:	f000 8097 	beq.w	8001358 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800122a:	2300      	movs	r3, #0
 800122c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800122e:	4b81      	ldr	r3, [pc, #516]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 8001230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001232:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001236:	2b00      	cmp	r3, #0
 8001238:	d10f      	bne.n	800125a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	60bb      	str	r3, [r7, #8]
 800123e:	4b7d      	ldr	r3, [pc, #500]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 8001240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001242:	4a7c      	ldr	r2, [pc, #496]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 8001244:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001248:	6413      	str	r3, [r2, #64]	@ 0x40
 800124a:	4b7a      	ldr	r3, [pc, #488]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 800124c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800124e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001252:	60bb      	str	r3, [r7, #8]
 8001254:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001256:	2301      	movs	r3, #1
 8001258:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800125a:	4b77      	ldr	r3, [pc, #476]	@ (8001438 <HAL_RCC_OscConfig+0x474>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001262:	2b00      	cmp	r3, #0
 8001264:	d118      	bne.n	8001298 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001266:	4b74      	ldr	r3, [pc, #464]	@ (8001438 <HAL_RCC_OscConfig+0x474>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a73      	ldr	r2, [pc, #460]	@ (8001438 <HAL_RCC_OscConfig+0x474>)
 800126c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001270:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001272:	f7ff fc1b 	bl	8000aac <HAL_GetTick>
 8001276:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001278:	e008      	b.n	800128c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800127a:	f7ff fc17 	bl	8000aac <HAL_GetTick>
 800127e:	4602      	mov	r2, r0
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	1ad3      	subs	r3, r2, r3
 8001284:	2b02      	cmp	r3, #2
 8001286:	d901      	bls.n	800128c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001288:	2303      	movs	r3, #3
 800128a:	e10c      	b.n	80014a6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800128c:	4b6a      	ldr	r3, [pc, #424]	@ (8001438 <HAL_RCC_OscConfig+0x474>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001294:	2b00      	cmp	r3, #0
 8001296:	d0f0      	beq.n	800127a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	689b      	ldr	r3, [r3, #8]
 800129c:	2b01      	cmp	r3, #1
 800129e:	d106      	bne.n	80012ae <HAL_RCC_OscConfig+0x2ea>
 80012a0:	4b64      	ldr	r3, [pc, #400]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 80012a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012a4:	4a63      	ldr	r2, [pc, #396]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 80012a6:	f043 0301 	orr.w	r3, r3, #1
 80012aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80012ac:	e01c      	b.n	80012e8 <HAL_RCC_OscConfig+0x324>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	2b05      	cmp	r3, #5
 80012b4:	d10c      	bne.n	80012d0 <HAL_RCC_OscConfig+0x30c>
 80012b6:	4b5f      	ldr	r3, [pc, #380]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 80012b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012ba:	4a5e      	ldr	r2, [pc, #376]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 80012bc:	f043 0304 	orr.w	r3, r3, #4
 80012c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80012c2:	4b5c      	ldr	r3, [pc, #368]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 80012c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012c6:	4a5b      	ldr	r2, [pc, #364]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 80012c8:	f043 0301 	orr.w	r3, r3, #1
 80012cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80012ce:	e00b      	b.n	80012e8 <HAL_RCC_OscConfig+0x324>
 80012d0:	4b58      	ldr	r3, [pc, #352]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 80012d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012d4:	4a57      	ldr	r2, [pc, #348]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 80012d6:	f023 0301 	bic.w	r3, r3, #1
 80012da:	6713      	str	r3, [r2, #112]	@ 0x70
 80012dc:	4b55      	ldr	r3, [pc, #340]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 80012de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012e0:	4a54      	ldr	r2, [pc, #336]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 80012e2:	f023 0304 	bic.w	r3, r3, #4
 80012e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	689b      	ldr	r3, [r3, #8]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d015      	beq.n	800131c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012f0:	f7ff fbdc 	bl	8000aac <HAL_GetTick>
 80012f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012f6:	e00a      	b.n	800130e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012f8:	f7ff fbd8 	bl	8000aac <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001306:	4293      	cmp	r3, r2
 8001308:	d901      	bls.n	800130e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800130a:	2303      	movs	r3, #3
 800130c:	e0cb      	b.n	80014a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800130e:	4b49      	ldr	r3, [pc, #292]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 8001310:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001312:	f003 0302 	and.w	r3, r3, #2
 8001316:	2b00      	cmp	r3, #0
 8001318:	d0ee      	beq.n	80012f8 <HAL_RCC_OscConfig+0x334>
 800131a:	e014      	b.n	8001346 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800131c:	f7ff fbc6 	bl	8000aac <HAL_GetTick>
 8001320:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001322:	e00a      	b.n	800133a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001324:	f7ff fbc2 	bl	8000aac <HAL_GetTick>
 8001328:	4602      	mov	r2, r0
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001332:	4293      	cmp	r3, r2
 8001334:	d901      	bls.n	800133a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001336:	2303      	movs	r3, #3
 8001338:	e0b5      	b.n	80014a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800133a:	4b3e      	ldr	r3, [pc, #248]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 800133c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800133e:	f003 0302 	and.w	r3, r3, #2
 8001342:	2b00      	cmp	r3, #0
 8001344:	d1ee      	bne.n	8001324 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001346:	7dfb      	ldrb	r3, [r7, #23]
 8001348:	2b01      	cmp	r3, #1
 800134a:	d105      	bne.n	8001358 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800134c:	4b39      	ldr	r3, [pc, #228]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 800134e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001350:	4a38      	ldr	r2, [pc, #224]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 8001352:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001356:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	699b      	ldr	r3, [r3, #24]
 800135c:	2b00      	cmp	r3, #0
 800135e:	f000 80a1 	beq.w	80014a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001362:	4b34      	ldr	r3, [pc, #208]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	f003 030c 	and.w	r3, r3, #12
 800136a:	2b08      	cmp	r3, #8
 800136c:	d05c      	beq.n	8001428 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	699b      	ldr	r3, [r3, #24]
 8001372:	2b02      	cmp	r3, #2
 8001374:	d141      	bne.n	80013fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001376:	4b31      	ldr	r3, [pc, #196]	@ (800143c <HAL_RCC_OscConfig+0x478>)
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800137c:	f7ff fb96 	bl	8000aac <HAL_GetTick>
 8001380:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001382:	e008      	b.n	8001396 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001384:	f7ff fb92 	bl	8000aac <HAL_GetTick>
 8001388:	4602      	mov	r2, r0
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	1ad3      	subs	r3, r2, r3
 800138e:	2b02      	cmp	r3, #2
 8001390:	d901      	bls.n	8001396 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001392:	2303      	movs	r3, #3
 8001394:	e087      	b.n	80014a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001396:	4b27      	ldr	r3, [pc, #156]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d1f0      	bne.n	8001384 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	69da      	ldr	r2, [r3, #28]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6a1b      	ldr	r3, [r3, #32]
 80013aa:	431a      	orrs	r2, r3
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013b0:	019b      	lsls	r3, r3, #6
 80013b2:	431a      	orrs	r2, r3
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013b8:	085b      	lsrs	r3, r3, #1
 80013ba:	3b01      	subs	r3, #1
 80013bc:	041b      	lsls	r3, r3, #16
 80013be:	431a      	orrs	r2, r3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013c4:	061b      	lsls	r3, r3, #24
 80013c6:	491b      	ldr	r1, [pc, #108]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 80013c8:	4313      	orrs	r3, r2
 80013ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013cc:	4b1b      	ldr	r3, [pc, #108]	@ (800143c <HAL_RCC_OscConfig+0x478>)
 80013ce:	2201      	movs	r2, #1
 80013d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013d2:	f7ff fb6b 	bl	8000aac <HAL_GetTick>
 80013d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013d8:	e008      	b.n	80013ec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013da:	f7ff fb67 	bl	8000aac <HAL_GetTick>
 80013de:	4602      	mov	r2, r0
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	1ad3      	subs	r3, r2, r3
 80013e4:	2b02      	cmp	r3, #2
 80013e6:	d901      	bls.n	80013ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80013e8:	2303      	movs	r3, #3
 80013ea:	e05c      	b.n	80014a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013ec:	4b11      	ldr	r3, [pc, #68]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d0f0      	beq.n	80013da <HAL_RCC_OscConfig+0x416>
 80013f8:	e054      	b.n	80014a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013fa:	4b10      	ldr	r3, [pc, #64]	@ (800143c <HAL_RCC_OscConfig+0x478>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001400:	f7ff fb54 	bl	8000aac <HAL_GetTick>
 8001404:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001406:	e008      	b.n	800141a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001408:	f7ff fb50 	bl	8000aac <HAL_GetTick>
 800140c:	4602      	mov	r2, r0
 800140e:	693b      	ldr	r3, [r7, #16]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	2b02      	cmp	r3, #2
 8001414:	d901      	bls.n	800141a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001416:	2303      	movs	r3, #3
 8001418:	e045      	b.n	80014a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800141a:	4b06      	ldr	r3, [pc, #24]	@ (8001434 <HAL_RCC_OscConfig+0x470>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001422:	2b00      	cmp	r3, #0
 8001424:	d1f0      	bne.n	8001408 <HAL_RCC_OscConfig+0x444>
 8001426:	e03d      	b.n	80014a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	699b      	ldr	r3, [r3, #24]
 800142c:	2b01      	cmp	r3, #1
 800142e:	d107      	bne.n	8001440 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001430:	2301      	movs	r3, #1
 8001432:	e038      	b.n	80014a6 <HAL_RCC_OscConfig+0x4e2>
 8001434:	40023800 	.word	0x40023800
 8001438:	40007000 	.word	0x40007000
 800143c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001440:	4b1b      	ldr	r3, [pc, #108]	@ (80014b0 <HAL_RCC_OscConfig+0x4ec>)
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	699b      	ldr	r3, [r3, #24]
 800144a:	2b01      	cmp	r3, #1
 800144c:	d028      	beq.n	80014a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001458:	429a      	cmp	r2, r3
 800145a:	d121      	bne.n	80014a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001466:	429a      	cmp	r2, r3
 8001468:	d11a      	bne.n	80014a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800146a:	68fa      	ldr	r2, [r7, #12]
 800146c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001470:	4013      	ands	r3, r2
 8001472:	687a      	ldr	r2, [r7, #4]
 8001474:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001476:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001478:	4293      	cmp	r3, r2
 800147a:	d111      	bne.n	80014a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001486:	085b      	lsrs	r3, r3, #1
 8001488:	3b01      	subs	r3, #1
 800148a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800148c:	429a      	cmp	r2, r3
 800148e:	d107      	bne.n	80014a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800149a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800149c:	429a      	cmp	r2, r3
 800149e:	d001      	beq.n	80014a4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80014a0:	2301      	movs	r3, #1
 80014a2:	e000      	b.n	80014a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80014a4:	2300      	movs	r3, #0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3718      	adds	r7, #24
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40023800 	.word	0x40023800

080014b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d101      	bne.n	80014c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	e0cc      	b.n	8001662 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80014c8:	4b68      	ldr	r3, [pc, #416]	@ (800166c <HAL_RCC_ClockConfig+0x1b8>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f003 0307 	and.w	r3, r3, #7
 80014d0:	683a      	ldr	r2, [r7, #0]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d90c      	bls.n	80014f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014d6:	4b65      	ldr	r3, [pc, #404]	@ (800166c <HAL_RCC_ClockConfig+0x1b8>)
 80014d8:	683a      	ldr	r2, [r7, #0]
 80014da:	b2d2      	uxtb	r2, r2
 80014dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014de:	4b63      	ldr	r3, [pc, #396]	@ (800166c <HAL_RCC_ClockConfig+0x1b8>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f003 0307 	and.w	r3, r3, #7
 80014e6:	683a      	ldr	r2, [r7, #0]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d001      	beq.n	80014f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80014ec:	2301      	movs	r3, #1
 80014ee:	e0b8      	b.n	8001662 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f003 0302 	and.w	r3, r3, #2
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d020      	beq.n	800153e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f003 0304 	and.w	r3, r3, #4
 8001504:	2b00      	cmp	r3, #0
 8001506:	d005      	beq.n	8001514 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001508:	4b59      	ldr	r3, [pc, #356]	@ (8001670 <HAL_RCC_ClockConfig+0x1bc>)
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	4a58      	ldr	r2, [pc, #352]	@ (8001670 <HAL_RCC_ClockConfig+0x1bc>)
 800150e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001512:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f003 0308 	and.w	r3, r3, #8
 800151c:	2b00      	cmp	r3, #0
 800151e:	d005      	beq.n	800152c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001520:	4b53      	ldr	r3, [pc, #332]	@ (8001670 <HAL_RCC_ClockConfig+0x1bc>)
 8001522:	689b      	ldr	r3, [r3, #8]
 8001524:	4a52      	ldr	r2, [pc, #328]	@ (8001670 <HAL_RCC_ClockConfig+0x1bc>)
 8001526:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800152a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800152c:	4b50      	ldr	r3, [pc, #320]	@ (8001670 <HAL_RCC_ClockConfig+0x1bc>)
 800152e:	689b      	ldr	r3, [r3, #8]
 8001530:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	689b      	ldr	r3, [r3, #8]
 8001538:	494d      	ldr	r1, [pc, #308]	@ (8001670 <HAL_RCC_ClockConfig+0x1bc>)
 800153a:	4313      	orrs	r3, r2
 800153c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 0301 	and.w	r3, r3, #1
 8001546:	2b00      	cmp	r3, #0
 8001548:	d044      	beq.n	80015d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	2b01      	cmp	r3, #1
 8001550:	d107      	bne.n	8001562 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001552:	4b47      	ldr	r3, [pc, #284]	@ (8001670 <HAL_RCC_ClockConfig+0x1bc>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800155a:	2b00      	cmp	r3, #0
 800155c:	d119      	bne.n	8001592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800155e:	2301      	movs	r3, #1
 8001560:	e07f      	b.n	8001662 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	2b02      	cmp	r3, #2
 8001568:	d003      	beq.n	8001572 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800156e:	2b03      	cmp	r3, #3
 8001570:	d107      	bne.n	8001582 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001572:	4b3f      	ldr	r3, [pc, #252]	@ (8001670 <HAL_RCC_ClockConfig+0x1bc>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d109      	bne.n	8001592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	e06f      	b.n	8001662 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001582:	4b3b      	ldr	r3, [pc, #236]	@ (8001670 <HAL_RCC_ClockConfig+0x1bc>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f003 0302 	and.w	r3, r3, #2
 800158a:	2b00      	cmp	r3, #0
 800158c:	d101      	bne.n	8001592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	e067      	b.n	8001662 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001592:	4b37      	ldr	r3, [pc, #220]	@ (8001670 <HAL_RCC_ClockConfig+0x1bc>)
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	f023 0203 	bic.w	r2, r3, #3
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	4934      	ldr	r1, [pc, #208]	@ (8001670 <HAL_RCC_ClockConfig+0x1bc>)
 80015a0:	4313      	orrs	r3, r2
 80015a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015a4:	f7ff fa82 	bl	8000aac <HAL_GetTick>
 80015a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015aa:	e00a      	b.n	80015c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015ac:	f7ff fa7e 	bl	8000aac <HAL_GetTick>
 80015b0:	4602      	mov	r2, r0
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d901      	bls.n	80015c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80015be:	2303      	movs	r3, #3
 80015c0:	e04f      	b.n	8001662 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015c2:	4b2b      	ldr	r3, [pc, #172]	@ (8001670 <HAL_RCC_ClockConfig+0x1bc>)
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	f003 020c 	and.w	r2, r3, #12
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d1eb      	bne.n	80015ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80015d4:	4b25      	ldr	r3, [pc, #148]	@ (800166c <HAL_RCC_ClockConfig+0x1b8>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f003 0307 	and.w	r3, r3, #7
 80015dc:	683a      	ldr	r2, [r7, #0]
 80015de:	429a      	cmp	r2, r3
 80015e0:	d20c      	bcs.n	80015fc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015e2:	4b22      	ldr	r3, [pc, #136]	@ (800166c <HAL_RCC_ClockConfig+0x1b8>)
 80015e4:	683a      	ldr	r2, [r7, #0]
 80015e6:	b2d2      	uxtb	r2, r2
 80015e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015ea:	4b20      	ldr	r3, [pc, #128]	@ (800166c <HAL_RCC_ClockConfig+0x1b8>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 0307 	and.w	r3, r3, #7
 80015f2:	683a      	ldr	r2, [r7, #0]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d001      	beq.n	80015fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80015f8:	2301      	movs	r3, #1
 80015fa:	e032      	b.n	8001662 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 0304 	and.w	r3, r3, #4
 8001604:	2b00      	cmp	r3, #0
 8001606:	d008      	beq.n	800161a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001608:	4b19      	ldr	r3, [pc, #100]	@ (8001670 <HAL_RCC_ClockConfig+0x1bc>)
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	4916      	ldr	r1, [pc, #88]	@ (8001670 <HAL_RCC_ClockConfig+0x1bc>)
 8001616:	4313      	orrs	r3, r2
 8001618:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f003 0308 	and.w	r3, r3, #8
 8001622:	2b00      	cmp	r3, #0
 8001624:	d009      	beq.n	800163a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001626:	4b12      	ldr	r3, [pc, #72]	@ (8001670 <HAL_RCC_ClockConfig+0x1bc>)
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	691b      	ldr	r3, [r3, #16]
 8001632:	00db      	lsls	r3, r3, #3
 8001634:	490e      	ldr	r1, [pc, #56]	@ (8001670 <HAL_RCC_ClockConfig+0x1bc>)
 8001636:	4313      	orrs	r3, r2
 8001638:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800163a:	f000 f821 	bl	8001680 <HAL_RCC_GetSysClockFreq>
 800163e:	4602      	mov	r2, r0
 8001640:	4b0b      	ldr	r3, [pc, #44]	@ (8001670 <HAL_RCC_ClockConfig+0x1bc>)
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	091b      	lsrs	r3, r3, #4
 8001646:	f003 030f 	and.w	r3, r3, #15
 800164a:	490a      	ldr	r1, [pc, #40]	@ (8001674 <HAL_RCC_ClockConfig+0x1c0>)
 800164c:	5ccb      	ldrb	r3, [r1, r3]
 800164e:	fa22 f303 	lsr.w	r3, r2, r3
 8001652:	4a09      	ldr	r2, [pc, #36]	@ (8001678 <HAL_RCC_ClockConfig+0x1c4>)
 8001654:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001656:	4b09      	ldr	r3, [pc, #36]	@ (800167c <HAL_RCC_ClockConfig+0x1c8>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4618      	mov	r0, r3
 800165c:	f7ff f8aa 	bl	80007b4 <HAL_InitTick>

  return HAL_OK;
 8001660:	2300      	movs	r3, #0
}
 8001662:	4618      	mov	r0, r3
 8001664:	3710      	adds	r7, #16
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40023c00 	.word	0x40023c00
 8001670:	40023800 	.word	0x40023800
 8001674:	08005218 	.word	0x08005218
 8001678:	20000000 	.word	0x20000000
 800167c:	20000004 	.word	0x20000004

08001680 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001680:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001684:	b094      	sub	sp, #80	@ 0x50
 8001686:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001688:	2300      	movs	r3, #0
 800168a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800168c:	2300      	movs	r3, #0
 800168e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001690:	2300      	movs	r3, #0
 8001692:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001694:	2300      	movs	r3, #0
 8001696:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001698:	4b79      	ldr	r3, [pc, #484]	@ (8001880 <HAL_RCC_GetSysClockFreq+0x200>)
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	f003 030c 	and.w	r3, r3, #12
 80016a0:	2b08      	cmp	r3, #8
 80016a2:	d00d      	beq.n	80016c0 <HAL_RCC_GetSysClockFreq+0x40>
 80016a4:	2b08      	cmp	r3, #8
 80016a6:	f200 80e1 	bhi.w	800186c <HAL_RCC_GetSysClockFreq+0x1ec>
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d002      	beq.n	80016b4 <HAL_RCC_GetSysClockFreq+0x34>
 80016ae:	2b04      	cmp	r3, #4
 80016b0:	d003      	beq.n	80016ba <HAL_RCC_GetSysClockFreq+0x3a>
 80016b2:	e0db      	b.n	800186c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80016b4:	4b73      	ldr	r3, [pc, #460]	@ (8001884 <HAL_RCC_GetSysClockFreq+0x204>)
 80016b6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80016b8:	e0db      	b.n	8001872 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80016ba:	4b73      	ldr	r3, [pc, #460]	@ (8001888 <HAL_RCC_GetSysClockFreq+0x208>)
 80016bc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80016be:	e0d8      	b.n	8001872 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016c0:	4b6f      	ldr	r3, [pc, #444]	@ (8001880 <HAL_RCC_GetSysClockFreq+0x200>)
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80016c8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016ca:	4b6d      	ldr	r3, [pc, #436]	@ (8001880 <HAL_RCC_GetSysClockFreq+0x200>)
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d063      	beq.n	800179e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016d6:	4b6a      	ldr	r3, [pc, #424]	@ (8001880 <HAL_RCC_GetSysClockFreq+0x200>)
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	099b      	lsrs	r3, r3, #6
 80016dc:	2200      	movs	r2, #0
 80016de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80016e0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80016e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80016ea:	2300      	movs	r3, #0
 80016ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80016ee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80016f2:	4622      	mov	r2, r4
 80016f4:	462b      	mov	r3, r5
 80016f6:	f04f 0000 	mov.w	r0, #0
 80016fa:	f04f 0100 	mov.w	r1, #0
 80016fe:	0159      	lsls	r1, r3, #5
 8001700:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001704:	0150      	lsls	r0, r2, #5
 8001706:	4602      	mov	r2, r0
 8001708:	460b      	mov	r3, r1
 800170a:	4621      	mov	r1, r4
 800170c:	1a51      	subs	r1, r2, r1
 800170e:	6139      	str	r1, [r7, #16]
 8001710:	4629      	mov	r1, r5
 8001712:	eb63 0301 	sbc.w	r3, r3, r1
 8001716:	617b      	str	r3, [r7, #20]
 8001718:	f04f 0200 	mov.w	r2, #0
 800171c:	f04f 0300 	mov.w	r3, #0
 8001720:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001724:	4659      	mov	r1, fp
 8001726:	018b      	lsls	r3, r1, #6
 8001728:	4651      	mov	r1, sl
 800172a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800172e:	4651      	mov	r1, sl
 8001730:	018a      	lsls	r2, r1, #6
 8001732:	4651      	mov	r1, sl
 8001734:	ebb2 0801 	subs.w	r8, r2, r1
 8001738:	4659      	mov	r1, fp
 800173a:	eb63 0901 	sbc.w	r9, r3, r1
 800173e:	f04f 0200 	mov.w	r2, #0
 8001742:	f04f 0300 	mov.w	r3, #0
 8001746:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800174a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800174e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001752:	4690      	mov	r8, r2
 8001754:	4699      	mov	r9, r3
 8001756:	4623      	mov	r3, r4
 8001758:	eb18 0303 	adds.w	r3, r8, r3
 800175c:	60bb      	str	r3, [r7, #8]
 800175e:	462b      	mov	r3, r5
 8001760:	eb49 0303 	adc.w	r3, r9, r3
 8001764:	60fb      	str	r3, [r7, #12]
 8001766:	f04f 0200 	mov.w	r2, #0
 800176a:	f04f 0300 	mov.w	r3, #0
 800176e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001772:	4629      	mov	r1, r5
 8001774:	024b      	lsls	r3, r1, #9
 8001776:	4621      	mov	r1, r4
 8001778:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800177c:	4621      	mov	r1, r4
 800177e:	024a      	lsls	r2, r1, #9
 8001780:	4610      	mov	r0, r2
 8001782:	4619      	mov	r1, r3
 8001784:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001786:	2200      	movs	r2, #0
 8001788:	62bb      	str	r3, [r7, #40]	@ 0x28
 800178a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800178c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001790:	f7fe fd26 	bl	80001e0 <__aeabi_uldivmod>
 8001794:	4602      	mov	r2, r0
 8001796:	460b      	mov	r3, r1
 8001798:	4613      	mov	r3, r2
 800179a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800179c:	e058      	b.n	8001850 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800179e:	4b38      	ldr	r3, [pc, #224]	@ (8001880 <HAL_RCC_GetSysClockFreq+0x200>)
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	099b      	lsrs	r3, r3, #6
 80017a4:	2200      	movs	r2, #0
 80017a6:	4618      	mov	r0, r3
 80017a8:	4611      	mov	r1, r2
 80017aa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80017ae:	623b      	str	r3, [r7, #32]
 80017b0:	2300      	movs	r3, #0
 80017b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80017b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80017b8:	4642      	mov	r2, r8
 80017ba:	464b      	mov	r3, r9
 80017bc:	f04f 0000 	mov.w	r0, #0
 80017c0:	f04f 0100 	mov.w	r1, #0
 80017c4:	0159      	lsls	r1, r3, #5
 80017c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017ca:	0150      	lsls	r0, r2, #5
 80017cc:	4602      	mov	r2, r0
 80017ce:	460b      	mov	r3, r1
 80017d0:	4641      	mov	r1, r8
 80017d2:	ebb2 0a01 	subs.w	sl, r2, r1
 80017d6:	4649      	mov	r1, r9
 80017d8:	eb63 0b01 	sbc.w	fp, r3, r1
 80017dc:	f04f 0200 	mov.w	r2, #0
 80017e0:	f04f 0300 	mov.w	r3, #0
 80017e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80017e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80017ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80017f0:	ebb2 040a 	subs.w	r4, r2, sl
 80017f4:	eb63 050b 	sbc.w	r5, r3, fp
 80017f8:	f04f 0200 	mov.w	r2, #0
 80017fc:	f04f 0300 	mov.w	r3, #0
 8001800:	00eb      	lsls	r3, r5, #3
 8001802:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001806:	00e2      	lsls	r2, r4, #3
 8001808:	4614      	mov	r4, r2
 800180a:	461d      	mov	r5, r3
 800180c:	4643      	mov	r3, r8
 800180e:	18e3      	adds	r3, r4, r3
 8001810:	603b      	str	r3, [r7, #0]
 8001812:	464b      	mov	r3, r9
 8001814:	eb45 0303 	adc.w	r3, r5, r3
 8001818:	607b      	str	r3, [r7, #4]
 800181a:	f04f 0200 	mov.w	r2, #0
 800181e:	f04f 0300 	mov.w	r3, #0
 8001822:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001826:	4629      	mov	r1, r5
 8001828:	028b      	lsls	r3, r1, #10
 800182a:	4621      	mov	r1, r4
 800182c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001830:	4621      	mov	r1, r4
 8001832:	028a      	lsls	r2, r1, #10
 8001834:	4610      	mov	r0, r2
 8001836:	4619      	mov	r1, r3
 8001838:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800183a:	2200      	movs	r2, #0
 800183c:	61bb      	str	r3, [r7, #24]
 800183e:	61fa      	str	r2, [r7, #28]
 8001840:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001844:	f7fe fccc 	bl	80001e0 <__aeabi_uldivmod>
 8001848:	4602      	mov	r2, r0
 800184a:	460b      	mov	r3, r1
 800184c:	4613      	mov	r3, r2
 800184e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001850:	4b0b      	ldr	r3, [pc, #44]	@ (8001880 <HAL_RCC_GetSysClockFreq+0x200>)
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	0c1b      	lsrs	r3, r3, #16
 8001856:	f003 0303 	and.w	r3, r3, #3
 800185a:	3301      	adds	r3, #1
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001860:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001862:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001864:	fbb2 f3f3 	udiv	r3, r2, r3
 8001868:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800186a:	e002      	b.n	8001872 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800186c:	4b05      	ldr	r3, [pc, #20]	@ (8001884 <HAL_RCC_GetSysClockFreq+0x204>)
 800186e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001870:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001872:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001874:	4618      	mov	r0, r3
 8001876:	3750      	adds	r7, #80	@ 0x50
 8001878:	46bd      	mov	sp, r7
 800187a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800187e:	bf00      	nop
 8001880:	40023800 	.word	0x40023800
 8001884:	00f42400 	.word	0x00f42400
 8001888:	007a1200 	.word	0x007a1200

0800188c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001890:	4b03      	ldr	r3, [pc, #12]	@ (80018a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001892:	681b      	ldr	r3, [r3, #0]
}
 8001894:	4618      	mov	r0, r3
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	20000000 	.word	0x20000000

080018a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80018a8:	f7ff fff0 	bl	800188c <HAL_RCC_GetHCLKFreq>
 80018ac:	4602      	mov	r2, r0
 80018ae:	4b05      	ldr	r3, [pc, #20]	@ (80018c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	0a9b      	lsrs	r3, r3, #10
 80018b4:	f003 0307 	and.w	r3, r3, #7
 80018b8:	4903      	ldr	r1, [pc, #12]	@ (80018c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018ba:	5ccb      	ldrb	r3, [r1, r3]
 80018bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	40023800 	.word	0x40023800
 80018c8:	08005228 	.word	0x08005228

080018cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80018d0:	f7ff ffdc 	bl	800188c <HAL_RCC_GetHCLKFreq>
 80018d4:	4602      	mov	r2, r0
 80018d6:	4b05      	ldr	r3, [pc, #20]	@ (80018ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	0b5b      	lsrs	r3, r3, #13
 80018dc:	f003 0307 	and.w	r3, r3, #7
 80018e0:	4903      	ldr	r1, [pc, #12]	@ (80018f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80018e2:	5ccb      	ldrb	r3, [r1, r3]
 80018e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	40023800 	.word	0x40023800
 80018f0:	08005228 	.word	0x08005228

080018f4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	220f      	movs	r2, #15
 8001902:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001904:	4b12      	ldr	r3, [pc, #72]	@ (8001950 <HAL_RCC_GetClockConfig+0x5c>)
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	f003 0203 	and.w	r2, r3, #3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001910:	4b0f      	ldr	r3, [pc, #60]	@ (8001950 <HAL_RCC_GetClockConfig+0x5c>)
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800191c:	4b0c      	ldr	r3, [pc, #48]	@ (8001950 <HAL_RCC_GetClockConfig+0x5c>)
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001928:	4b09      	ldr	r3, [pc, #36]	@ (8001950 <HAL_RCC_GetClockConfig+0x5c>)
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	08db      	lsrs	r3, r3, #3
 800192e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001936:	4b07      	ldr	r3, [pc, #28]	@ (8001954 <HAL_RCC_GetClockConfig+0x60>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 0207 	and.w	r2, r3, #7
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	601a      	str	r2, [r3, #0]
}
 8001942:	bf00      	nop
 8001944:	370c      	adds	r7, #12
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	40023800 	.word	0x40023800
 8001954:	40023c00 	.word	0x40023c00

08001958 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d101      	bne.n	800196a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e041      	b.n	80019ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001970:	b2db      	uxtb	r3, r3
 8001972:	2b00      	cmp	r3, #0
 8001974:	d106      	bne.n	8001984 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2200      	movs	r2, #0
 800197a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	f000 f839 	bl	80019f6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2202      	movs	r2, #2
 8001988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	3304      	adds	r3, #4
 8001994:	4619      	mov	r1, r3
 8001996:	4610      	mov	r0, r2
 8001998:	f000 f9b2 	bl	8001d00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2201      	movs	r2, #1
 80019a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2201      	movs	r2, #1
 80019a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2201      	movs	r2, #1
 80019b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2201      	movs	r2, #1
 80019b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2201      	movs	r2, #1
 80019c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2201      	movs	r2, #1
 80019c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2201      	movs	r2, #1
 80019d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2201      	movs	r2, #1
 80019d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2201      	movs	r2, #1
 80019e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2201      	movs	r2, #1
 80019e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80019ec:	2300      	movs	r3, #0
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}

080019f6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80019f6:	b480      	push	{r7}
 80019f8:	b083      	sub	sp, #12
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80019fe:	bf00      	nop
 8001a00:	370c      	adds	r7, #12
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
	...

08001a0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b085      	sub	sp, #20
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d001      	beq.n	8001a24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e044      	b.n	8001aae <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2202      	movs	r2, #2
 8001a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	68da      	ldr	r2, [r3, #12]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f042 0201 	orr.w	r2, r2, #1
 8001a3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a1e      	ldr	r2, [pc, #120]	@ (8001abc <HAL_TIM_Base_Start_IT+0xb0>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d018      	beq.n	8001a78 <HAL_TIM_Base_Start_IT+0x6c>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a4e:	d013      	beq.n	8001a78 <HAL_TIM_Base_Start_IT+0x6c>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a1a      	ldr	r2, [pc, #104]	@ (8001ac0 <HAL_TIM_Base_Start_IT+0xb4>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d00e      	beq.n	8001a78 <HAL_TIM_Base_Start_IT+0x6c>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a19      	ldr	r2, [pc, #100]	@ (8001ac4 <HAL_TIM_Base_Start_IT+0xb8>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d009      	beq.n	8001a78 <HAL_TIM_Base_Start_IT+0x6c>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a17      	ldr	r2, [pc, #92]	@ (8001ac8 <HAL_TIM_Base_Start_IT+0xbc>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d004      	beq.n	8001a78 <HAL_TIM_Base_Start_IT+0x6c>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a16      	ldr	r2, [pc, #88]	@ (8001acc <HAL_TIM_Base_Start_IT+0xc0>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d111      	bne.n	8001a9c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	f003 0307 	and.w	r3, r3, #7
 8001a82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	2b06      	cmp	r3, #6
 8001a88:	d010      	beq.n	8001aac <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f042 0201 	orr.w	r2, r2, #1
 8001a98:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a9a:	e007      	b.n	8001aac <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f042 0201 	orr.w	r2, r2, #1
 8001aaa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001aac:	2300      	movs	r3, #0
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3714      	adds	r7, #20
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	40010000 	.word	0x40010000
 8001ac0:	40000400 	.word	0x40000400
 8001ac4:	40000800 	.word	0x40000800
 8001ac8:	40000c00 	.word	0x40000c00
 8001acc:	40014000 	.word	0x40014000

08001ad0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	68db      	ldr	r3, [r3, #12]
 8001ade:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	691b      	ldr	r3, [r3, #16]
 8001ae6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d020      	beq.n	8001b34 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	f003 0302 	and.w	r3, r3, #2
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d01b      	beq.n	8001b34 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f06f 0202 	mvn.w	r2, #2
 8001b04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2201      	movs	r2, #1
 8001b0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	699b      	ldr	r3, [r3, #24]
 8001b12:	f003 0303 	and.w	r3, r3, #3
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d003      	beq.n	8001b22 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f000 f8d2 	bl	8001cc4 <HAL_TIM_IC_CaptureCallback>
 8001b20:	e005      	b.n	8001b2e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f000 f8c4 	bl	8001cb0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	f000 f8d5 	bl	8001cd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2200      	movs	r2, #0
 8001b32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	f003 0304 	and.w	r3, r3, #4
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d020      	beq.n	8001b80 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	f003 0304 	and.w	r3, r3, #4
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d01b      	beq.n	8001b80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f06f 0204 	mvn.w	r2, #4
 8001b50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2202      	movs	r2, #2
 8001b56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	699b      	ldr	r3, [r3, #24]
 8001b5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d003      	beq.n	8001b6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f000 f8ac 	bl	8001cc4 <HAL_TIM_IC_CaptureCallback>
 8001b6c:	e005      	b.n	8001b7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f000 f89e 	bl	8001cb0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f000 f8af 	bl	8001cd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	f003 0308 	and.w	r3, r3, #8
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d020      	beq.n	8001bcc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	f003 0308 	and.w	r3, r3, #8
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d01b      	beq.n	8001bcc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f06f 0208 	mvn.w	r2, #8
 8001b9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2204      	movs	r2, #4
 8001ba2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	69db      	ldr	r3, [r3, #28]
 8001baa:	f003 0303 	and.w	r3, r3, #3
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d003      	beq.n	8001bba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f000 f886 	bl	8001cc4 <HAL_TIM_IC_CaptureCallback>
 8001bb8:	e005      	b.n	8001bc6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f000 f878 	bl	8001cb0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f000 f889 	bl	8001cd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	f003 0310 	and.w	r3, r3, #16
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d020      	beq.n	8001c18 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	f003 0310 	and.w	r3, r3, #16
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d01b      	beq.n	8001c18 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f06f 0210 	mvn.w	r2, #16
 8001be8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2208      	movs	r2, #8
 8001bee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	69db      	ldr	r3, [r3, #28]
 8001bf6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d003      	beq.n	8001c06 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f000 f860 	bl	8001cc4 <HAL_TIM_IC_CaptureCallback>
 8001c04:	e005      	b.n	8001c12 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	f000 f852 	bl	8001cb0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f000 f863 	bl	8001cd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	f003 0301 	and.w	r3, r3, #1
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d00c      	beq.n	8001c3c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	f003 0301 	and.w	r3, r3, #1
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d007      	beq.n	8001c3c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f06f 0201 	mvn.w	r2, #1
 8001c34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f7fe fd78 	bl	800072c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d00c      	beq.n	8001c60 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d007      	beq.n	8001c60 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001c58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f000 f8e0 	bl	8001e20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d00c      	beq.n	8001c84 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d007      	beq.n	8001c84 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001c7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f000 f834 	bl	8001cec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	f003 0320 	and.w	r3, r3, #32
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d00c      	beq.n	8001ca8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	f003 0320 	and.w	r3, r3, #32
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d007      	beq.n	8001ca8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f06f 0220 	mvn.w	r2, #32
 8001ca0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f000 f8b2 	bl	8001e0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001ca8:	bf00      	nop
 8001caa:	3710      	adds	r7, #16
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001cb8:	bf00      	nop
 8001cba:	370c      	adds	r7, #12
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr

08001cc4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001ccc:	bf00      	nop
 8001cce:	370c      	adds	r7, #12
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001ce0:	bf00      	nop
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b085      	sub	sp, #20
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
 8001d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	4a37      	ldr	r2, [pc, #220]	@ (8001df0 <TIM_Base_SetConfig+0xf0>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d00f      	beq.n	8001d38 <TIM_Base_SetConfig+0x38>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d1e:	d00b      	beq.n	8001d38 <TIM_Base_SetConfig+0x38>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4a34      	ldr	r2, [pc, #208]	@ (8001df4 <TIM_Base_SetConfig+0xf4>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d007      	beq.n	8001d38 <TIM_Base_SetConfig+0x38>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	4a33      	ldr	r2, [pc, #204]	@ (8001df8 <TIM_Base_SetConfig+0xf8>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d003      	beq.n	8001d38 <TIM_Base_SetConfig+0x38>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	4a32      	ldr	r2, [pc, #200]	@ (8001dfc <TIM_Base_SetConfig+0xfc>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d108      	bne.n	8001d4a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	68fa      	ldr	r2, [r7, #12]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4a28      	ldr	r2, [pc, #160]	@ (8001df0 <TIM_Base_SetConfig+0xf0>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d01b      	beq.n	8001d8a <TIM_Base_SetConfig+0x8a>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d58:	d017      	beq.n	8001d8a <TIM_Base_SetConfig+0x8a>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a25      	ldr	r2, [pc, #148]	@ (8001df4 <TIM_Base_SetConfig+0xf4>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d013      	beq.n	8001d8a <TIM_Base_SetConfig+0x8a>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a24      	ldr	r2, [pc, #144]	@ (8001df8 <TIM_Base_SetConfig+0xf8>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d00f      	beq.n	8001d8a <TIM_Base_SetConfig+0x8a>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a23      	ldr	r2, [pc, #140]	@ (8001dfc <TIM_Base_SetConfig+0xfc>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d00b      	beq.n	8001d8a <TIM_Base_SetConfig+0x8a>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a22      	ldr	r2, [pc, #136]	@ (8001e00 <TIM_Base_SetConfig+0x100>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d007      	beq.n	8001d8a <TIM_Base_SetConfig+0x8a>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a21      	ldr	r2, [pc, #132]	@ (8001e04 <TIM_Base_SetConfig+0x104>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d003      	beq.n	8001d8a <TIM_Base_SetConfig+0x8a>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a20      	ldr	r2, [pc, #128]	@ (8001e08 <TIM_Base_SetConfig+0x108>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d108      	bne.n	8001d9c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	68db      	ldr	r3, [r3, #12]
 8001d96:	68fa      	ldr	r2, [r7, #12]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	695b      	ldr	r3, [r3, #20]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	689a      	ldr	r2, [r3, #8]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4a0c      	ldr	r2, [pc, #48]	@ (8001df0 <TIM_Base_SetConfig+0xf0>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d103      	bne.n	8001dca <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	691a      	ldr	r2, [r3, #16]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f043 0204 	orr.w	r2, r3, #4
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2201      	movs	r2, #1
 8001dda:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	601a      	str	r2, [r3, #0]
}
 8001de2:	bf00      	nop
 8001de4:	3714      	adds	r7, #20
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	40010000 	.word	0x40010000
 8001df4:	40000400 	.word	0x40000400
 8001df8:	40000800 	.word	0x40000800
 8001dfc:	40000c00 	.word	0x40000c00
 8001e00:	40014000 	.word	0x40014000
 8001e04:	40014400 	.word	0x40014400
 8001e08:	40014800 	.word	0x40014800

08001e0c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001e14:	bf00      	nop
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001e28:	bf00      	nop
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d101      	bne.n	8001e46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e042      	b.n	8001ecc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d106      	bne.n	8001e60 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f7fe fd7e 	bl	800095c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2224      	movs	r2, #36	@ 0x24
 8001e64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	68da      	ldr	r2, [r3, #12]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001e76:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f000 f82b 	bl	8001ed4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	691a      	ldr	r2, [r3, #16]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001e8c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	695a      	ldr	r2, [r3, #20]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001e9c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	68da      	ldr	r2, [r3, #12]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001eac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2220      	movs	r2, #32
 8001eb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2220      	movs	r2, #32
 8001ec0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001eca:	2300      	movs	r3, #0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3708      	adds	r7, #8
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001ed4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ed8:	b0c0      	sub	sp, #256	@ 0x100
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	691b      	ldr	r3, [r3, #16]
 8001ee8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8001eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ef0:	68d9      	ldr	r1, [r3, #12]
 8001ef2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	ea40 0301 	orr.w	r3, r0, r1
 8001efc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001efe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f02:	689a      	ldr	r2, [r3, #8]
 8001f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f08:	691b      	ldr	r3, [r3, #16]
 8001f0a:	431a      	orrs	r2, r3
 8001f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f10:	695b      	ldr	r3, [r3, #20]
 8001f12:	431a      	orrs	r2, r3
 8001f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f18:	69db      	ldr	r3, [r3, #28]
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8001f2c:	f021 010c 	bic.w	r1, r1, #12
 8001f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001f3a:	430b      	orrs	r3, r1
 8001f3c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	695b      	ldr	r3, [r3, #20]
 8001f46:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8001f4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f4e:	6999      	ldr	r1, [r3, #24]
 8001f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	ea40 0301 	orr.w	r3, r0, r1
 8001f5a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	4b8f      	ldr	r3, [pc, #572]	@ (80021a0 <UART_SetConfig+0x2cc>)
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d005      	beq.n	8001f74 <UART_SetConfig+0xa0>
 8001f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	4b8d      	ldr	r3, [pc, #564]	@ (80021a4 <UART_SetConfig+0x2d0>)
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d104      	bne.n	8001f7e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001f74:	f7ff fcaa 	bl	80018cc <HAL_RCC_GetPCLK2Freq>
 8001f78:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8001f7c:	e003      	b.n	8001f86 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001f7e:	f7ff fc91 	bl	80018a4 <HAL_RCC_GetPCLK1Freq>
 8001f82:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f8a:	69db      	ldr	r3, [r3, #28]
 8001f8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001f90:	f040 810c 	bne.w	80021ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001f94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001f98:	2200      	movs	r2, #0
 8001f9a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001f9e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001fa2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001fa6:	4622      	mov	r2, r4
 8001fa8:	462b      	mov	r3, r5
 8001faa:	1891      	adds	r1, r2, r2
 8001fac:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001fae:	415b      	adcs	r3, r3
 8001fb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001fb2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001fb6:	4621      	mov	r1, r4
 8001fb8:	eb12 0801 	adds.w	r8, r2, r1
 8001fbc:	4629      	mov	r1, r5
 8001fbe:	eb43 0901 	adc.w	r9, r3, r1
 8001fc2:	f04f 0200 	mov.w	r2, #0
 8001fc6:	f04f 0300 	mov.w	r3, #0
 8001fca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001fce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001fd2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001fd6:	4690      	mov	r8, r2
 8001fd8:	4699      	mov	r9, r3
 8001fda:	4623      	mov	r3, r4
 8001fdc:	eb18 0303 	adds.w	r3, r8, r3
 8001fe0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001fe4:	462b      	mov	r3, r5
 8001fe6:	eb49 0303 	adc.w	r3, r9, r3
 8001fea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001ffa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001ffe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002002:	460b      	mov	r3, r1
 8002004:	18db      	adds	r3, r3, r3
 8002006:	653b      	str	r3, [r7, #80]	@ 0x50
 8002008:	4613      	mov	r3, r2
 800200a:	eb42 0303 	adc.w	r3, r2, r3
 800200e:	657b      	str	r3, [r7, #84]	@ 0x54
 8002010:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002014:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002018:	f7fe f8e2 	bl	80001e0 <__aeabi_uldivmod>
 800201c:	4602      	mov	r2, r0
 800201e:	460b      	mov	r3, r1
 8002020:	4b61      	ldr	r3, [pc, #388]	@ (80021a8 <UART_SetConfig+0x2d4>)
 8002022:	fba3 2302 	umull	r2, r3, r3, r2
 8002026:	095b      	lsrs	r3, r3, #5
 8002028:	011c      	lsls	r4, r3, #4
 800202a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800202e:	2200      	movs	r2, #0
 8002030:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002034:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002038:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800203c:	4642      	mov	r2, r8
 800203e:	464b      	mov	r3, r9
 8002040:	1891      	adds	r1, r2, r2
 8002042:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002044:	415b      	adcs	r3, r3
 8002046:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002048:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800204c:	4641      	mov	r1, r8
 800204e:	eb12 0a01 	adds.w	sl, r2, r1
 8002052:	4649      	mov	r1, r9
 8002054:	eb43 0b01 	adc.w	fp, r3, r1
 8002058:	f04f 0200 	mov.w	r2, #0
 800205c:	f04f 0300 	mov.w	r3, #0
 8002060:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002064:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002068:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800206c:	4692      	mov	sl, r2
 800206e:	469b      	mov	fp, r3
 8002070:	4643      	mov	r3, r8
 8002072:	eb1a 0303 	adds.w	r3, sl, r3
 8002076:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800207a:	464b      	mov	r3, r9
 800207c:	eb4b 0303 	adc.w	r3, fp, r3
 8002080:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	2200      	movs	r2, #0
 800208c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002090:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002094:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002098:	460b      	mov	r3, r1
 800209a:	18db      	adds	r3, r3, r3
 800209c:	643b      	str	r3, [r7, #64]	@ 0x40
 800209e:	4613      	mov	r3, r2
 80020a0:	eb42 0303 	adc.w	r3, r2, r3
 80020a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80020a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80020aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80020ae:	f7fe f897 	bl	80001e0 <__aeabi_uldivmod>
 80020b2:	4602      	mov	r2, r0
 80020b4:	460b      	mov	r3, r1
 80020b6:	4611      	mov	r1, r2
 80020b8:	4b3b      	ldr	r3, [pc, #236]	@ (80021a8 <UART_SetConfig+0x2d4>)
 80020ba:	fba3 2301 	umull	r2, r3, r3, r1
 80020be:	095b      	lsrs	r3, r3, #5
 80020c0:	2264      	movs	r2, #100	@ 0x64
 80020c2:	fb02 f303 	mul.w	r3, r2, r3
 80020c6:	1acb      	subs	r3, r1, r3
 80020c8:	00db      	lsls	r3, r3, #3
 80020ca:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80020ce:	4b36      	ldr	r3, [pc, #216]	@ (80021a8 <UART_SetConfig+0x2d4>)
 80020d0:	fba3 2302 	umull	r2, r3, r3, r2
 80020d4:	095b      	lsrs	r3, r3, #5
 80020d6:	005b      	lsls	r3, r3, #1
 80020d8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80020dc:	441c      	add	r4, r3
 80020de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80020e2:	2200      	movs	r2, #0
 80020e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80020e8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80020ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80020f0:	4642      	mov	r2, r8
 80020f2:	464b      	mov	r3, r9
 80020f4:	1891      	adds	r1, r2, r2
 80020f6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80020f8:	415b      	adcs	r3, r3
 80020fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002100:	4641      	mov	r1, r8
 8002102:	1851      	adds	r1, r2, r1
 8002104:	6339      	str	r1, [r7, #48]	@ 0x30
 8002106:	4649      	mov	r1, r9
 8002108:	414b      	adcs	r3, r1
 800210a:	637b      	str	r3, [r7, #52]	@ 0x34
 800210c:	f04f 0200 	mov.w	r2, #0
 8002110:	f04f 0300 	mov.w	r3, #0
 8002114:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002118:	4659      	mov	r1, fp
 800211a:	00cb      	lsls	r3, r1, #3
 800211c:	4651      	mov	r1, sl
 800211e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002122:	4651      	mov	r1, sl
 8002124:	00ca      	lsls	r2, r1, #3
 8002126:	4610      	mov	r0, r2
 8002128:	4619      	mov	r1, r3
 800212a:	4603      	mov	r3, r0
 800212c:	4642      	mov	r2, r8
 800212e:	189b      	adds	r3, r3, r2
 8002130:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002134:	464b      	mov	r3, r9
 8002136:	460a      	mov	r2, r1
 8002138:	eb42 0303 	adc.w	r3, r2, r3
 800213c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002140:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	2200      	movs	r2, #0
 8002148:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800214c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002150:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002154:	460b      	mov	r3, r1
 8002156:	18db      	adds	r3, r3, r3
 8002158:	62bb      	str	r3, [r7, #40]	@ 0x28
 800215a:	4613      	mov	r3, r2
 800215c:	eb42 0303 	adc.w	r3, r2, r3
 8002160:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002162:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002166:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800216a:	f7fe f839 	bl	80001e0 <__aeabi_uldivmod>
 800216e:	4602      	mov	r2, r0
 8002170:	460b      	mov	r3, r1
 8002172:	4b0d      	ldr	r3, [pc, #52]	@ (80021a8 <UART_SetConfig+0x2d4>)
 8002174:	fba3 1302 	umull	r1, r3, r3, r2
 8002178:	095b      	lsrs	r3, r3, #5
 800217a:	2164      	movs	r1, #100	@ 0x64
 800217c:	fb01 f303 	mul.w	r3, r1, r3
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	00db      	lsls	r3, r3, #3
 8002184:	3332      	adds	r3, #50	@ 0x32
 8002186:	4a08      	ldr	r2, [pc, #32]	@ (80021a8 <UART_SetConfig+0x2d4>)
 8002188:	fba2 2303 	umull	r2, r3, r2, r3
 800218c:	095b      	lsrs	r3, r3, #5
 800218e:	f003 0207 	and.w	r2, r3, #7
 8002192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4422      	add	r2, r4
 800219a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800219c:	e106      	b.n	80023ac <UART_SetConfig+0x4d8>
 800219e:	bf00      	nop
 80021a0:	40011000 	.word	0x40011000
 80021a4:	40011400 	.word	0x40011400
 80021a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80021ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80021b0:	2200      	movs	r2, #0
 80021b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80021b6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80021ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80021be:	4642      	mov	r2, r8
 80021c0:	464b      	mov	r3, r9
 80021c2:	1891      	adds	r1, r2, r2
 80021c4:	6239      	str	r1, [r7, #32]
 80021c6:	415b      	adcs	r3, r3
 80021c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80021ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80021ce:	4641      	mov	r1, r8
 80021d0:	1854      	adds	r4, r2, r1
 80021d2:	4649      	mov	r1, r9
 80021d4:	eb43 0501 	adc.w	r5, r3, r1
 80021d8:	f04f 0200 	mov.w	r2, #0
 80021dc:	f04f 0300 	mov.w	r3, #0
 80021e0:	00eb      	lsls	r3, r5, #3
 80021e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80021e6:	00e2      	lsls	r2, r4, #3
 80021e8:	4614      	mov	r4, r2
 80021ea:	461d      	mov	r5, r3
 80021ec:	4643      	mov	r3, r8
 80021ee:	18e3      	adds	r3, r4, r3
 80021f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80021f4:	464b      	mov	r3, r9
 80021f6:	eb45 0303 	adc.w	r3, r5, r3
 80021fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80021fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	2200      	movs	r2, #0
 8002206:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800220a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800220e:	f04f 0200 	mov.w	r2, #0
 8002212:	f04f 0300 	mov.w	r3, #0
 8002216:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800221a:	4629      	mov	r1, r5
 800221c:	008b      	lsls	r3, r1, #2
 800221e:	4621      	mov	r1, r4
 8002220:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002224:	4621      	mov	r1, r4
 8002226:	008a      	lsls	r2, r1, #2
 8002228:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800222c:	f7fd ffd8 	bl	80001e0 <__aeabi_uldivmod>
 8002230:	4602      	mov	r2, r0
 8002232:	460b      	mov	r3, r1
 8002234:	4b60      	ldr	r3, [pc, #384]	@ (80023b8 <UART_SetConfig+0x4e4>)
 8002236:	fba3 2302 	umull	r2, r3, r3, r2
 800223a:	095b      	lsrs	r3, r3, #5
 800223c:	011c      	lsls	r4, r3, #4
 800223e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002242:	2200      	movs	r2, #0
 8002244:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002248:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800224c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002250:	4642      	mov	r2, r8
 8002252:	464b      	mov	r3, r9
 8002254:	1891      	adds	r1, r2, r2
 8002256:	61b9      	str	r1, [r7, #24]
 8002258:	415b      	adcs	r3, r3
 800225a:	61fb      	str	r3, [r7, #28]
 800225c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002260:	4641      	mov	r1, r8
 8002262:	1851      	adds	r1, r2, r1
 8002264:	6139      	str	r1, [r7, #16]
 8002266:	4649      	mov	r1, r9
 8002268:	414b      	adcs	r3, r1
 800226a:	617b      	str	r3, [r7, #20]
 800226c:	f04f 0200 	mov.w	r2, #0
 8002270:	f04f 0300 	mov.w	r3, #0
 8002274:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002278:	4659      	mov	r1, fp
 800227a:	00cb      	lsls	r3, r1, #3
 800227c:	4651      	mov	r1, sl
 800227e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002282:	4651      	mov	r1, sl
 8002284:	00ca      	lsls	r2, r1, #3
 8002286:	4610      	mov	r0, r2
 8002288:	4619      	mov	r1, r3
 800228a:	4603      	mov	r3, r0
 800228c:	4642      	mov	r2, r8
 800228e:	189b      	adds	r3, r3, r2
 8002290:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002294:	464b      	mov	r3, r9
 8002296:	460a      	mov	r2, r1
 8002298:	eb42 0303 	adc.w	r3, r2, r3
 800229c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80022a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	2200      	movs	r2, #0
 80022a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80022aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80022ac:	f04f 0200 	mov.w	r2, #0
 80022b0:	f04f 0300 	mov.w	r3, #0
 80022b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80022b8:	4649      	mov	r1, r9
 80022ba:	008b      	lsls	r3, r1, #2
 80022bc:	4641      	mov	r1, r8
 80022be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80022c2:	4641      	mov	r1, r8
 80022c4:	008a      	lsls	r2, r1, #2
 80022c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80022ca:	f7fd ff89 	bl	80001e0 <__aeabi_uldivmod>
 80022ce:	4602      	mov	r2, r0
 80022d0:	460b      	mov	r3, r1
 80022d2:	4611      	mov	r1, r2
 80022d4:	4b38      	ldr	r3, [pc, #224]	@ (80023b8 <UART_SetConfig+0x4e4>)
 80022d6:	fba3 2301 	umull	r2, r3, r3, r1
 80022da:	095b      	lsrs	r3, r3, #5
 80022dc:	2264      	movs	r2, #100	@ 0x64
 80022de:	fb02 f303 	mul.w	r3, r2, r3
 80022e2:	1acb      	subs	r3, r1, r3
 80022e4:	011b      	lsls	r3, r3, #4
 80022e6:	3332      	adds	r3, #50	@ 0x32
 80022e8:	4a33      	ldr	r2, [pc, #204]	@ (80023b8 <UART_SetConfig+0x4e4>)
 80022ea:	fba2 2303 	umull	r2, r3, r2, r3
 80022ee:	095b      	lsrs	r3, r3, #5
 80022f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80022f4:	441c      	add	r4, r3
 80022f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80022fa:	2200      	movs	r2, #0
 80022fc:	673b      	str	r3, [r7, #112]	@ 0x70
 80022fe:	677a      	str	r2, [r7, #116]	@ 0x74
 8002300:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002304:	4642      	mov	r2, r8
 8002306:	464b      	mov	r3, r9
 8002308:	1891      	adds	r1, r2, r2
 800230a:	60b9      	str	r1, [r7, #8]
 800230c:	415b      	adcs	r3, r3
 800230e:	60fb      	str	r3, [r7, #12]
 8002310:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002314:	4641      	mov	r1, r8
 8002316:	1851      	adds	r1, r2, r1
 8002318:	6039      	str	r1, [r7, #0]
 800231a:	4649      	mov	r1, r9
 800231c:	414b      	adcs	r3, r1
 800231e:	607b      	str	r3, [r7, #4]
 8002320:	f04f 0200 	mov.w	r2, #0
 8002324:	f04f 0300 	mov.w	r3, #0
 8002328:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800232c:	4659      	mov	r1, fp
 800232e:	00cb      	lsls	r3, r1, #3
 8002330:	4651      	mov	r1, sl
 8002332:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002336:	4651      	mov	r1, sl
 8002338:	00ca      	lsls	r2, r1, #3
 800233a:	4610      	mov	r0, r2
 800233c:	4619      	mov	r1, r3
 800233e:	4603      	mov	r3, r0
 8002340:	4642      	mov	r2, r8
 8002342:	189b      	adds	r3, r3, r2
 8002344:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002346:	464b      	mov	r3, r9
 8002348:	460a      	mov	r2, r1
 800234a:	eb42 0303 	adc.w	r3, r2, r3
 800234e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	663b      	str	r3, [r7, #96]	@ 0x60
 800235a:	667a      	str	r2, [r7, #100]	@ 0x64
 800235c:	f04f 0200 	mov.w	r2, #0
 8002360:	f04f 0300 	mov.w	r3, #0
 8002364:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002368:	4649      	mov	r1, r9
 800236a:	008b      	lsls	r3, r1, #2
 800236c:	4641      	mov	r1, r8
 800236e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002372:	4641      	mov	r1, r8
 8002374:	008a      	lsls	r2, r1, #2
 8002376:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800237a:	f7fd ff31 	bl	80001e0 <__aeabi_uldivmod>
 800237e:	4602      	mov	r2, r0
 8002380:	460b      	mov	r3, r1
 8002382:	4b0d      	ldr	r3, [pc, #52]	@ (80023b8 <UART_SetConfig+0x4e4>)
 8002384:	fba3 1302 	umull	r1, r3, r3, r2
 8002388:	095b      	lsrs	r3, r3, #5
 800238a:	2164      	movs	r1, #100	@ 0x64
 800238c:	fb01 f303 	mul.w	r3, r1, r3
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	011b      	lsls	r3, r3, #4
 8002394:	3332      	adds	r3, #50	@ 0x32
 8002396:	4a08      	ldr	r2, [pc, #32]	@ (80023b8 <UART_SetConfig+0x4e4>)
 8002398:	fba2 2303 	umull	r2, r3, r2, r3
 800239c:	095b      	lsrs	r3, r3, #5
 800239e:	f003 020f 	and.w	r2, r3, #15
 80023a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4422      	add	r2, r4
 80023aa:	609a      	str	r2, [r3, #8]
}
 80023ac:	bf00      	nop
 80023ae:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80023b2:	46bd      	mov	sp, r7
 80023b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023b8:	51eb851f 	.word	0x51eb851f

080023bc <__NVIC_SetPriority>:
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	4603      	mov	r3, r0
 80023c4:	6039      	str	r1, [r7, #0]
 80023c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	db0a      	blt.n	80023e6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	b2da      	uxtb	r2, r3
 80023d4:	490c      	ldr	r1, [pc, #48]	@ (8002408 <__NVIC_SetPriority+0x4c>)
 80023d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023da:	0112      	lsls	r2, r2, #4
 80023dc:	b2d2      	uxtb	r2, r2
 80023de:	440b      	add	r3, r1
 80023e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80023e4:	e00a      	b.n	80023fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	b2da      	uxtb	r2, r3
 80023ea:	4908      	ldr	r1, [pc, #32]	@ (800240c <__NVIC_SetPriority+0x50>)
 80023ec:	79fb      	ldrb	r3, [r7, #7]
 80023ee:	f003 030f 	and.w	r3, r3, #15
 80023f2:	3b04      	subs	r3, #4
 80023f4:	0112      	lsls	r2, r2, #4
 80023f6:	b2d2      	uxtb	r2, r2
 80023f8:	440b      	add	r3, r1
 80023fa:	761a      	strb	r2, [r3, #24]
}
 80023fc:	bf00      	nop
 80023fe:	370c      	adds	r7, #12
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr
 8002408:	e000e100 	.word	0xe000e100
 800240c:	e000ed00 	.word	0xe000ed00

08002410 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002414:	4b05      	ldr	r3, [pc, #20]	@ (800242c <SysTick_Handler+0x1c>)
 8002416:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002418:	f001 fd46 	bl	8003ea8 <xTaskGetSchedulerState>
 800241c:	4603      	mov	r3, r0
 800241e:	2b01      	cmp	r3, #1
 8002420:	d001      	beq.n	8002426 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002422:	f002 fb41 	bl	8004aa8 <xPortSysTickHandler>
  }
}
 8002426:	bf00      	nop
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	e000e010 	.word	0xe000e010

08002430 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002434:	2100      	movs	r1, #0
 8002436:	f06f 0004 	mvn.w	r0, #4
 800243a:	f7ff ffbf 	bl	80023bc <__NVIC_SetPriority>
#endif
}
 800243e:	bf00      	nop
 8002440:	bd80      	pop	{r7, pc}
	...

08002444 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800244a:	f3ef 8305 	mrs	r3, IPSR
 800244e:	603b      	str	r3, [r7, #0]
  return(result);
 8002450:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002452:	2b00      	cmp	r3, #0
 8002454:	d003      	beq.n	800245e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002456:	f06f 0305 	mvn.w	r3, #5
 800245a:	607b      	str	r3, [r7, #4]
 800245c:	e00c      	b.n	8002478 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800245e:	4b0a      	ldr	r3, [pc, #40]	@ (8002488 <osKernelInitialize+0x44>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d105      	bne.n	8002472 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002466:	4b08      	ldr	r3, [pc, #32]	@ (8002488 <osKernelInitialize+0x44>)
 8002468:	2201      	movs	r2, #1
 800246a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800246c:	2300      	movs	r3, #0
 800246e:	607b      	str	r3, [r7, #4]
 8002470:	e002      	b.n	8002478 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002472:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002476:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002478:	687b      	ldr	r3, [r7, #4]
}
 800247a:	4618      	mov	r0, r3
 800247c:	370c      	adds	r7, #12
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	20000118 	.word	0x20000118

0800248c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002492:	f3ef 8305 	mrs	r3, IPSR
 8002496:	603b      	str	r3, [r7, #0]
  return(result);
 8002498:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800249a:	2b00      	cmp	r3, #0
 800249c:	d003      	beq.n	80024a6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800249e:	f06f 0305 	mvn.w	r3, #5
 80024a2:	607b      	str	r3, [r7, #4]
 80024a4:	e010      	b.n	80024c8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80024a6:	4b0b      	ldr	r3, [pc, #44]	@ (80024d4 <osKernelStart+0x48>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d109      	bne.n	80024c2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80024ae:	f7ff ffbf 	bl	8002430 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80024b2:	4b08      	ldr	r3, [pc, #32]	@ (80024d4 <osKernelStart+0x48>)
 80024b4:	2202      	movs	r2, #2
 80024b6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80024b8:	f001 f892 	bl	80035e0 <vTaskStartScheduler>
      stat = osOK;
 80024bc:	2300      	movs	r3, #0
 80024be:	607b      	str	r3, [r7, #4]
 80024c0:	e002      	b.n	80024c8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80024c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80024c6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80024c8:	687b      	ldr	r3, [r7, #4]
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	20000118 	.word	0x20000118

080024d8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80024d8:	b580      	push	{r7, lr}
 80024da:	b08e      	sub	sp, #56	@ 0x38
 80024dc:	af04      	add	r7, sp, #16
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	60b9      	str	r1, [r7, #8]
 80024e2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80024e4:	2300      	movs	r3, #0
 80024e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80024e8:	f3ef 8305 	mrs	r3, IPSR
 80024ec:	617b      	str	r3, [r7, #20]
  return(result);
 80024ee:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d17e      	bne.n	80025f2 <osThreadNew+0x11a>
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d07b      	beq.n	80025f2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80024fa:	2380      	movs	r3, #128	@ 0x80
 80024fc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80024fe:	2318      	movs	r3, #24
 8002500:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002502:	2300      	movs	r3, #0
 8002504:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8002506:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800250a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d045      	beq.n	800259e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d002      	beq.n	8002520 <osThreadNew+0x48>
        name = attr->name;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	699b      	ldr	r3, [r3, #24]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d002      	beq.n	800252e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	699b      	ldr	r3, [r3, #24]
 800252c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d008      	beq.n	8002546 <osThreadNew+0x6e>
 8002534:	69fb      	ldr	r3, [r7, #28]
 8002536:	2b38      	cmp	r3, #56	@ 0x38
 8002538:	d805      	bhi.n	8002546 <osThreadNew+0x6e>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	f003 0301 	and.w	r3, r3, #1
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <osThreadNew+0x72>
        return (NULL);
 8002546:	2300      	movs	r3, #0
 8002548:	e054      	b.n	80025f4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d003      	beq.n	800255a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	695b      	ldr	r3, [r3, #20]
 8002556:	089b      	lsrs	r3, r3, #2
 8002558:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d00e      	beq.n	8002580 <osThreadNew+0xa8>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	2ba7      	cmp	r3, #167	@ 0xa7
 8002568:	d90a      	bls.n	8002580 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800256e:	2b00      	cmp	r3, #0
 8002570:	d006      	beq.n	8002580 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	695b      	ldr	r3, [r3, #20]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d002      	beq.n	8002580 <osThreadNew+0xa8>
        mem = 1;
 800257a:	2301      	movs	r3, #1
 800257c:	61bb      	str	r3, [r7, #24]
 800257e:	e010      	b.n	80025a2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d10c      	bne.n	80025a2 <osThreadNew+0xca>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d108      	bne.n	80025a2 <osThreadNew+0xca>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	691b      	ldr	r3, [r3, #16]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d104      	bne.n	80025a2 <osThreadNew+0xca>
          mem = 0;
 8002598:	2300      	movs	r3, #0
 800259a:	61bb      	str	r3, [r7, #24]
 800259c:	e001      	b.n	80025a2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800259e:	2300      	movs	r3, #0
 80025a0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d110      	bne.n	80025ca <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80025ac:	687a      	ldr	r2, [r7, #4]
 80025ae:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80025b0:	9202      	str	r2, [sp, #8]
 80025b2:	9301      	str	r3, [sp, #4]
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	9300      	str	r3, [sp, #0]
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	6a3a      	ldr	r2, [r7, #32]
 80025bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80025be:	68f8      	ldr	r0, [r7, #12]
 80025c0:	f000 fe1a 	bl	80031f8 <xTaskCreateStatic>
 80025c4:	4603      	mov	r3, r0
 80025c6:	613b      	str	r3, [r7, #16]
 80025c8:	e013      	b.n	80025f2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80025ca:	69bb      	ldr	r3, [r7, #24]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d110      	bne.n	80025f2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80025d0:	6a3b      	ldr	r3, [r7, #32]
 80025d2:	b29a      	uxth	r2, r3
 80025d4:	f107 0310 	add.w	r3, r7, #16
 80025d8:	9301      	str	r3, [sp, #4]
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	9300      	str	r3, [sp, #0]
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80025e2:	68f8      	ldr	r0, [r7, #12]
 80025e4:	f000 fe68 	bl	80032b8 <xTaskCreate>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d001      	beq.n	80025f2 <osThreadNew+0x11a>
            hTask = NULL;
 80025ee:	2300      	movs	r3, #0
 80025f0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80025f2:	693b      	ldr	r3, [r7, #16]
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3728      	adds	r7, #40	@ 0x28
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002604:	f3ef 8305 	mrs	r3, IPSR
 8002608:	60bb      	str	r3, [r7, #8]
  return(result);
 800260a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800260c:	2b00      	cmp	r3, #0
 800260e:	d003      	beq.n	8002618 <osDelay+0x1c>
    stat = osErrorISR;
 8002610:	f06f 0305 	mvn.w	r3, #5
 8002614:	60fb      	str	r3, [r7, #12]
 8002616:	e007      	b.n	8002628 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002618:	2300      	movs	r3, #0
 800261a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d002      	beq.n	8002628 <osDelay+0x2c>
      vTaskDelay(ticks);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f000 ffa6 	bl	8003574 <vTaskDelay>
    }
  }

  return (stat);
 8002628:	68fb      	ldr	r3, [r7, #12]
}
 800262a:	4618      	mov	r0, r3
 800262c:	3710      	adds	r7, #16
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
	...

08002634 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002634:	b480      	push	{r7}
 8002636:	b085      	sub	sp, #20
 8002638:	af00      	add	r7, sp, #0
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	60b9      	str	r1, [r7, #8]
 800263e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	4a07      	ldr	r2, [pc, #28]	@ (8002660 <vApplicationGetIdleTaskMemory+0x2c>)
 8002644:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	4a06      	ldr	r2, [pc, #24]	@ (8002664 <vApplicationGetIdleTaskMemory+0x30>)
 800264a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2280      	movs	r2, #128	@ 0x80
 8002650:	601a      	str	r2, [r3, #0]
}
 8002652:	bf00      	nop
 8002654:	3714      	adds	r7, #20
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop
 8002660:	2000011c 	.word	0x2000011c
 8002664:	200001c4 	.word	0x200001c4

08002668 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	4a07      	ldr	r2, [pc, #28]	@ (8002694 <vApplicationGetTimerTaskMemory+0x2c>)
 8002678:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	4a06      	ldr	r2, [pc, #24]	@ (8002698 <vApplicationGetTimerTaskMemory+0x30>)
 800267e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002686:	601a      	str	r2, [r3, #0]
}
 8002688:	bf00      	nop
 800268a:	3714      	adds	r7, #20
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr
 8002694:	200003c4 	.word	0x200003c4
 8002698:	2000046c 	.word	0x2000046c

0800269c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	f103 0208 	add.w	r2, r3, #8
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80026b4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	f103 0208 	add.w	r2, r3, #8
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	f103 0208 	add.w	r2, r3, #8
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80026d0:	bf00      	nop
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2200      	movs	r2, #0
 80026e8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80026ea:	bf00      	nop
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr

080026f6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80026f6:	b480      	push	{r7}
 80026f8:	b085      	sub	sp, #20
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
 80026fe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	68fa      	ldr	r2, [r7, #12]
 800270a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	683a      	ldr	r2, [r7, #0]
 800271a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	683a      	ldr	r2, [r7, #0]
 8002720:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	1c5a      	adds	r2, r3, #1
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	601a      	str	r2, [r3, #0]
}
 8002732:	bf00      	nop
 8002734:	3714      	adds	r7, #20
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr

0800273e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800273e:	b480      	push	{r7}
 8002740:	b085      	sub	sp, #20
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
 8002746:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002754:	d103      	bne.n	800275e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	691b      	ldr	r3, [r3, #16]
 800275a:	60fb      	str	r3, [r7, #12]
 800275c:	e00c      	b.n	8002778 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	3308      	adds	r3, #8
 8002762:	60fb      	str	r3, [r7, #12]
 8002764:	e002      	b.n	800276c <vListInsert+0x2e>
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	60fb      	str	r3, [r7, #12]
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	68ba      	ldr	r2, [r7, #8]
 8002774:	429a      	cmp	r2, r3
 8002776:	d2f6      	bcs.n	8002766 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	685a      	ldr	r2, [r3, #4]
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	683a      	ldr	r2, [r7, #0]
 8002786:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	68fa      	ldr	r2, [r7, #12]
 800278c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	683a      	ldr	r2, [r7, #0]
 8002792:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	1c5a      	adds	r2, r3, #1
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	601a      	str	r2, [r3, #0]
}
 80027a4:	bf00      	nop
 80027a6:	3714      	adds	r7, #20
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr

080027b0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80027b0:	b480      	push	{r7}
 80027b2:	b085      	sub	sp, #20
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	691b      	ldr	r3, [r3, #16]
 80027bc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	6892      	ldr	r2, [r2, #8]
 80027c6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	687a      	ldr	r2, [r7, #4]
 80027ce:	6852      	ldr	r2, [r2, #4]
 80027d0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d103      	bne.n	80027e4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	689a      	ldr	r2, [r3, #8]
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2200      	movs	r2, #0
 80027e8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	1e5a      	subs	r2, r3, #1
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3714      	adds	r7, #20
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b084      	sub	sp, #16
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d10b      	bne.n	8002830 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800281c:	f383 8811 	msr	BASEPRI, r3
 8002820:	f3bf 8f6f 	isb	sy
 8002824:	f3bf 8f4f 	dsb	sy
 8002828:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800282a:	bf00      	nop
 800282c:	bf00      	nop
 800282e:	e7fd      	b.n	800282c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002830:	f002 f8aa 	bl	8004988 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800283c:	68f9      	ldr	r1, [r7, #12]
 800283e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002840:	fb01 f303 	mul.w	r3, r1, r3
 8002844:	441a      	add	r2, r3
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2200      	movs	r2, #0
 800284e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002860:	3b01      	subs	r3, #1
 8002862:	68f9      	ldr	r1, [r7, #12]
 8002864:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002866:	fb01 f303 	mul.w	r3, r1, r3
 800286a:	441a      	add	r2, r3
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	22ff      	movs	r2, #255	@ 0xff
 8002874:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	22ff      	movs	r2, #255	@ 0xff
 800287c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d114      	bne.n	80028b0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	691b      	ldr	r3, [r3, #16]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d01a      	beq.n	80028c4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	3310      	adds	r3, #16
 8002892:	4618      	mov	r0, r3
 8002894:	f001 f942 	bl	8003b1c <xTaskRemoveFromEventList>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d012      	beq.n	80028c4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800289e:	4b0d      	ldr	r3, [pc, #52]	@ (80028d4 <xQueueGenericReset+0xd0>)
 80028a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80028a4:	601a      	str	r2, [r3, #0]
 80028a6:	f3bf 8f4f 	dsb	sy
 80028aa:	f3bf 8f6f 	isb	sy
 80028ae:	e009      	b.n	80028c4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	3310      	adds	r3, #16
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff fef1 	bl	800269c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	3324      	adds	r3, #36	@ 0x24
 80028be:	4618      	mov	r0, r3
 80028c0:	f7ff feec 	bl	800269c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80028c4:	f002 f892 	bl	80049ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80028c8:	2301      	movs	r3, #1
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3710      	adds	r7, #16
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	e000ed04 	.word	0xe000ed04

080028d8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b08e      	sub	sp, #56	@ 0x38
 80028dc:	af02      	add	r7, sp, #8
 80028de:	60f8      	str	r0, [r7, #12]
 80028e0:	60b9      	str	r1, [r7, #8]
 80028e2:	607a      	str	r2, [r7, #4]
 80028e4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d10b      	bne.n	8002904 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80028ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028f0:	f383 8811 	msr	BASEPRI, r3
 80028f4:	f3bf 8f6f 	isb	sy
 80028f8:	f3bf 8f4f 	dsb	sy
 80028fc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80028fe:	bf00      	nop
 8002900:	bf00      	nop
 8002902:	e7fd      	b.n	8002900 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d10b      	bne.n	8002922 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800290a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800290e:	f383 8811 	msr	BASEPRI, r3
 8002912:	f3bf 8f6f 	isb	sy
 8002916:	f3bf 8f4f 	dsb	sy
 800291a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800291c:	bf00      	nop
 800291e:	bf00      	nop
 8002920:	e7fd      	b.n	800291e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d002      	beq.n	800292e <xQueueGenericCreateStatic+0x56>
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <xQueueGenericCreateStatic+0x5a>
 800292e:	2301      	movs	r3, #1
 8002930:	e000      	b.n	8002934 <xQueueGenericCreateStatic+0x5c>
 8002932:	2300      	movs	r3, #0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d10b      	bne.n	8002950 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800293c:	f383 8811 	msr	BASEPRI, r3
 8002940:	f3bf 8f6f 	isb	sy
 8002944:	f3bf 8f4f 	dsb	sy
 8002948:	623b      	str	r3, [r7, #32]
}
 800294a:	bf00      	nop
 800294c:	bf00      	nop
 800294e:	e7fd      	b.n	800294c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d102      	bne.n	800295c <xQueueGenericCreateStatic+0x84>
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d101      	bne.n	8002960 <xQueueGenericCreateStatic+0x88>
 800295c:	2301      	movs	r3, #1
 800295e:	e000      	b.n	8002962 <xQueueGenericCreateStatic+0x8a>
 8002960:	2300      	movs	r3, #0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d10b      	bne.n	800297e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800296a:	f383 8811 	msr	BASEPRI, r3
 800296e:	f3bf 8f6f 	isb	sy
 8002972:	f3bf 8f4f 	dsb	sy
 8002976:	61fb      	str	r3, [r7, #28]
}
 8002978:	bf00      	nop
 800297a:	bf00      	nop
 800297c:	e7fd      	b.n	800297a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800297e:	2350      	movs	r3, #80	@ 0x50
 8002980:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	2b50      	cmp	r3, #80	@ 0x50
 8002986:	d00b      	beq.n	80029a0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800298c:	f383 8811 	msr	BASEPRI, r3
 8002990:	f3bf 8f6f 	isb	sy
 8002994:	f3bf 8f4f 	dsb	sy
 8002998:	61bb      	str	r3, [r7, #24]
}
 800299a:	bf00      	nop
 800299c:	bf00      	nop
 800299e:	e7fd      	b.n	800299c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80029a0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80029a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d00d      	beq.n	80029c8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80029ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029ae:	2201      	movs	r2, #1
 80029b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80029b4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80029b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029ba:	9300      	str	r3, [sp, #0]
 80029bc:	4613      	mov	r3, r2
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	68b9      	ldr	r1, [r7, #8]
 80029c2:	68f8      	ldr	r0, [r7, #12]
 80029c4:	f000 f805 	bl	80029d2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80029c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3730      	adds	r7, #48	@ 0x30
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b084      	sub	sp, #16
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	60f8      	str	r0, [r7, #12]
 80029da:	60b9      	str	r1, [r7, #8]
 80029dc:	607a      	str	r2, [r7, #4]
 80029de:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d103      	bne.n	80029ee <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	601a      	str	r2, [r3, #0]
 80029ec:	e002      	b.n	80029f4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	68fa      	ldr	r2, [r7, #12]
 80029f8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80029fa:	69bb      	ldr	r3, [r7, #24]
 80029fc:	68ba      	ldr	r2, [r7, #8]
 80029fe:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002a00:	2101      	movs	r1, #1
 8002a02:	69b8      	ldr	r0, [r7, #24]
 8002a04:	f7ff fefe 	bl	8002804 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	78fa      	ldrb	r2, [r7, #3]
 8002a0c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002a10:	bf00      	nop
 8002a12:	3710      	adds	r7, #16
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b08e      	sub	sp, #56	@ 0x38
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	60f8      	str	r0, [r7, #12]
 8002a20:	60b9      	str	r1, [r7, #8]
 8002a22:	607a      	str	r2, [r7, #4]
 8002a24:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002a26:	2300      	movs	r3, #0
 8002a28:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d10b      	bne.n	8002a4c <xQueueGenericSend+0x34>
	__asm volatile
 8002a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a38:	f383 8811 	msr	BASEPRI, r3
 8002a3c:	f3bf 8f6f 	isb	sy
 8002a40:	f3bf 8f4f 	dsb	sy
 8002a44:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002a46:	bf00      	nop
 8002a48:	bf00      	nop
 8002a4a:	e7fd      	b.n	8002a48 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d103      	bne.n	8002a5a <xQueueGenericSend+0x42>
 8002a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d101      	bne.n	8002a5e <xQueueGenericSend+0x46>
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e000      	b.n	8002a60 <xQueueGenericSend+0x48>
 8002a5e:	2300      	movs	r3, #0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d10b      	bne.n	8002a7c <xQueueGenericSend+0x64>
	__asm volatile
 8002a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a68:	f383 8811 	msr	BASEPRI, r3
 8002a6c:	f3bf 8f6f 	isb	sy
 8002a70:	f3bf 8f4f 	dsb	sy
 8002a74:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002a76:	bf00      	nop
 8002a78:	bf00      	nop
 8002a7a:	e7fd      	b.n	8002a78 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	d103      	bne.n	8002a8a <xQueueGenericSend+0x72>
 8002a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d101      	bne.n	8002a8e <xQueueGenericSend+0x76>
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e000      	b.n	8002a90 <xQueueGenericSend+0x78>
 8002a8e:	2300      	movs	r3, #0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d10b      	bne.n	8002aac <xQueueGenericSend+0x94>
	__asm volatile
 8002a94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a98:	f383 8811 	msr	BASEPRI, r3
 8002a9c:	f3bf 8f6f 	isb	sy
 8002aa0:	f3bf 8f4f 	dsb	sy
 8002aa4:	623b      	str	r3, [r7, #32]
}
 8002aa6:	bf00      	nop
 8002aa8:	bf00      	nop
 8002aaa:	e7fd      	b.n	8002aa8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002aac:	f001 f9fc 	bl	8003ea8 <xTaskGetSchedulerState>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d102      	bne.n	8002abc <xQueueGenericSend+0xa4>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d101      	bne.n	8002ac0 <xQueueGenericSend+0xa8>
 8002abc:	2301      	movs	r3, #1
 8002abe:	e000      	b.n	8002ac2 <xQueueGenericSend+0xaa>
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d10b      	bne.n	8002ade <xQueueGenericSend+0xc6>
	__asm volatile
 8002ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002aca:	f383 8811 	msr	BASEPRI, r3
 8002ace:	f3bf 8f6f 	isb	sy
 8002ad2:	f3bf 8f4f 	dsb	sy
 8002ad6:	61fb      	str	r3, [r7, #28]
}
 8002ad8:	bf00      	nop
 8002ada:	bf00      	nop
 8002adc:	e7fd      	b.n	8002ada <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002ade:	f001 ff53 	bl	8004988 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ae4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ae8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d302      	bcc.n	8002af4 <xQueueGenericSend+0xdc>
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	2b02      	cmp	r3, #2
 8002af2:	d129      	bne.n	8002b48 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002af4:	683a      	ldr	r2, [r7, #0]
 8002af6:	68b9      	ldr	r1, [r7, #8]
 8002af8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002afa:	f000 fa0f 	bl	8002f1c <prvCopyDataToQueue>
 8002afe:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d010      	beq.n	8002b2a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b0a:	3324      	adds	r3, #36	@ 0x24
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f001 f805 	bl	8003b1c <xTaskRemoveFromEventList>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d013      	beq.n	8002b40 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002b18:	4b3f      	ldr	r3, [pc, #252]	@ (8002c18 <xQueueGenericSend+0x200>)
 8002b1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b1e:	601a      	str	r2, [r3, #0]
 8002b20:	f3bf 8f4f 	dsb	sy
 8002b24:	f3bf 8f6f 	isb	sy
 8002b28:	e00a      	b.n	8002b40 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002b2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d007      	beq.n	8002b40 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002b30:	4b39      	ldr	r3, [pc, #228]	@ (8002c18 <xQueueGenericSend+0x200>)
 8002b32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b36:	601a      	str	r2, [r3, #0]
 8002b38:	f3bf 8f4f 	dsb	sy
 8002b3c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002b40:	f001 ff54 	bl	80049ec <vPortExitCritical>
				return pdPASS;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e063      	b.n	8002c10 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d103      	bne.n	8002b56 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002b4e:	f001 ff4d 	bl	80049ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002b52:	2300      	movs	r3, #0
 8002b54:	e05c      	b.n	8002c10 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002b56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d106      	bne.n	8002b6a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002b5c:	f107 0314 	add.w	r3, r7, #20
 8002b60:	4618      	mov	r0, r3
 8002b62:	f001 f83f 	bl	8003be4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002b66:	2301      	movs	r3, #1
 8002b68:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002b6a:	f001 ff3f 	bl	80049ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002b6e:	f000 fda7 	bl	80036c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002b72:	f001 ff09 	bl	8004988 <vPortEnterCritical>
 8002b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b78:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002b7c:	b25b      	sxtb	r3, r3
 8002b7e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b82:	d103      	bne.n	8002b8c <xQueueGenericSend+0x174>
 8002b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b8e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002b92:	b25b      	sxtb	r3, r3
 8002b94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b98:	d103      	bne.n	8002ba2 <xQueueGenericSend+0x18a>
 8002b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002ba2:	f001 ff23 	bl	80049ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002ba6:	1d3a      	adds	r2, r7, #4
 8002ba8:	f107 0314 	add.w	r3, r7, #20
 8002bac:	4611      	mov	r1, r2
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f001 f82e 	bl	8003c10 <xTaskCheckForTimeOut>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d124      	bne.n	8002c04 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002bba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002bbc:	f000 faa6 	bl	800310c <prvIsQueueFull>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d018      	beq.n	8002bf8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bc8:	3310      	adds	r3, #16
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	4611      	mov	r1, r2
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f000 ff52 	bl	8003a78 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002bd4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002bd6:	f000 fa31 	bl	800303c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002bda:	f000 fd7f 	bl	80036dc <xTaskResumeAll>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	f47f af7c 	bne.w	8002ade <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8002be6:	4b0c      	ldr	r3, [pc, #48]	@ (8002c18 <xQueueGenericSend+0x200>)
 8002be8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002bec:	601a      	str	r2, [r3, #0]
 8002bee:	f3bf 8f4f 	dsb	sy
 8002bf2:	f3bf 8f6f 	isb	sy
 8002bf6:	e772      	b.n	8002ade <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002bf8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002bfa:	f000 fa1f 	bl	800303c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002bfe:	f000 fd6d 	bl	80036dc <xTaskResumeAll>
 8002c02:	e76c      	b.n	8002ade <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002c04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002c06:	f000 fa19 	bl	800303c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002c0a:	f000 fd67 	bl	80036dc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002c0e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3738      	adds	r7, #56	@ 0x38
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	e000ed04 	.word	0xe000ed04

08002c1c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b090      	sub	sp, #64	@ 0x40
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	607a      	str	r2, [r7, #4]
 8002c28:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8002c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d10b      	bne.n	8002c4c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002c34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c38:	f383 8811 	msr	BASEPRI, r3
 8002c3c:	f3bf 8f6f 	isb	sy
 8002c40:	f3bf 8f4f 	dsb	sy
 8002c44:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002c46:	bf00      	nop
 8002c48:	bf00      	nop
 8002c4a:	e7fd      	b.n	8002c48 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d103      	bne.n	8002c5a <xQueueGenericSendFromISR+0x3e>
 8002c52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d101      	bne.n	8002c5e <xQueueGenericSendFromISR+0x42>
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e000      	b.n	8002c60 <xQueueGenericSendFromISR+0x44>
 8002c5e:	2300      	movs	r3, #0
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d10b      	bne.n	8002c7c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c68:	f383 8811 	msr	BASEPRI, r3
 8002c6c:	f3bf 8f6f 	isb	sy
 8002c70:	f3bf 8f4f 	dsb	sy
 8002c74:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002c76:	bf00      	nop
 8002c78:	bf00      	nop
 8002c7a:	e7fd      	b.n	8002c78 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d103      	bne.n	8002c8a <xQueueGenericSendFromISR+0x6e>
 8002c82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d101      	bne.n	8002c8e <xQueueGenericSendFromISR+0x72>
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e000      	b.n	8002c90 <xQueueGenericSendFromISR+0x74>
 8002c8e:	2300      	movs	r3, #0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d10b      	bne.n	8002cac <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8002c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c98:	f383 8811 	msr	BASEPRI, r3
 8002c9c:	f3bf 8f6f 	isb	sy
 8002ca0:	f3bf 8f4f 	dsb	sy
 8002ca4:	623b      	str	r3, [r7, #32]
}
 8002ca6:	bf00      	nop
 8002ca8:	bf00      	nop
 8002caa:	e7fd      	b.n	8002ca8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002cac:	f001 ff4c 	bl	8004b48 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002cb0:	f3ef 8211 	mrs	r2, BASEPRI
 8002cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cb8:	f383 8811 	msr	BASEPRI, r3
 8002cbc:	f3bf 8f6f 	isb	sy
 8002cc0:	f3bf 8f4f 	dsb	sy
 8002cc4:	61fa      	str	r2, [r7, #28]
 8002cc6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002cc8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002cca:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002ccc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d302      	bcc.n	8002cde <xQueueGenericSendFromISR+0xc2>
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	2b02      	cmp	r3, #2
 8002cdc:	d12f      	bne.n	8002d3e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ce0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002ce4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002cee:	683a      	ldr	r2, [r7, #0]
 8002cf0:	68b9      	ldr	r1, [r7, #8]
 8002cf2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002cf4:	f000 f912 	bl	8002f1c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002cf8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002cfc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002d00:	d112      	bne.n	8002d28 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d016      	beq.n	8002d38 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d0c:	3324      	adds	r3, #36	@ 0x24
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f000 ff04 	bl	8003b1c <xTaskRemoveFromEventList>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d00e      	beq.n	8002d38 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d00b      	beq.n	8002d38 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2201      	movs	r2, #1
 8002d24:	601a      	str	r2, [r3, #0]
 8002d26:	e007      	b.n	8002d38 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002d28:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002d2c:	3301      	adds	r3, #1
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	b25a      	sxtb	r2, r3
 8002d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8002d3c:	e001      	b.n	8002d42 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d44:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002d4c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002d4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3740      	adds	r7, #64	@ 0x40
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b08c      	sub	sp, #48	@ 0x30
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	60b9      	str	r1, [r7, #8]
 8002d62:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002d64:	2300      	movs	r3, #0
 8002d66:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002d6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d10b      	bne.n	8002d8a <xQueueReceive+0x32>
	__asm volatile
 8002d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d76:	f383 8811 	msr	BASEPRI, r3
 8002d7a:	f3bf 8f6f 	isb	sy
 8002d7e:	f3bf 8f4f 	dsb	sy
 8002d82:	623b      	str	r3, [r7, #32]
}
 8002d84:	bf00      	nop
 8002d86:	bf00      	nop
 8002d88:	e7fd      	b.n	8002d86 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d103      	bne.n	8002d98 <xQueueReceive+0x40>
 8002d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d101      	bne.n	8002d9c <xQueueReceive+0x44>
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e000      	b.n	8002d9e <xQueueReceive+0x46>
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d10b      	bne.n	8002dba <xQueueReceive+0x62>
	__asm volatile
 8002da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002da6:	f383 8811 	msr	BASEPRI, r3
 8002daa:	f3bf 8f6f 	isb	sy
 8002dae:	f3bf 8f4f 	dsb	sy
 8002db2:	61fb      	str	r3, [r7, #28]
}
 8002db4:	bf00      	nop
 8002db6:	bf00      	nop
 8002db8:	e7fd      	b.n	8002db6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002dba:	f001 f875 	bl	8003ea8 <xTaskGetSchedulerState>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d102      	bne.n	8002dca <xQueueReceive+0x72>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <xQueueReceive+0x76>
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e000      	b.n	8002dd0 <xQueueReceive+0x78>
 8002dce:	2300      	movs	r3, #0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d10b      	bne.n	8002dec <xQueueReceive+0x94>
	__asm volatile
 8002dd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dd8:	f383 8811 	msr	BASEPRI, r3
 8002ddc:	f3bf 8f6f 	isb	sy
 8002de0:	f3bf 8f4f 	dsb	sy
 8002de4:	61bb      	str	r3, [r7, #24]
}
 8002de6:	bf00      	nop
 8002de8:	bf00      	nop
 8002dea:	e7fd      	b.n	8002de8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002dec:	f001 fdcc 	bl	8004988 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002df4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d01f      	beq.n	8002e3c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002dfc:	68b9      	ldr	r1, [r7, #8]
 8002dfe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002e00:	f000 f8f6 	bl	8002ff0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e06:	1e5a      	subs	r2, r3, #1
 8002e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e0a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e0e:	691b      	ldr	r3, [r3, #16]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d00f      	beq.n	8002e34 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e16:	3310      	adds	r3, #16
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f000 fe7f 	bl	8003b1c <xTaskRemoveFromEventList>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d007      	beq.n	8002e34 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002e24:	4b3c      	ldr	r3, [pc, #240]	@ (8002f18 <xQueueReceive+0x1c0>)
 8002e26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e2a:	601a      	str	r2, [r3, #0]
 8002e2c:	f3bf 8f4f 	dsb	sy
 8002e30:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002e34:	f001 fdda 	bl	80049ec <vPortExitCritical>
				return pdPASS;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e069      	b.n	8002f10 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d103      	bne.n	8002e4a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002e42:	f001 fdd3 	bl	80049ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002e46:	2300      	movs	r3, #0
 8002e48:	e062      	b.n	8002f10 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d106      	bne.n	8002e5e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002e50:	f107 0310 	add.w	r3, r7, #16
 8002e54:	4618      	mov	r0, r3
 8002e56:	f000 fec5 	bl	8003be4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002e5e:	f001 fdc5 	bl	80049ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002e62:	f000 fc2d 	bl	80036c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002e66:	f001 fd8f 	bl	8004988 <vPortEnterCritical>
 8002e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002e70:	b25b      	sxtb	r3, r3
 8002e72:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e76:	d103      	bne.n	8002e80 <xQueueReceive+0x128>
 8002e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e82:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002e86:	b25b      	sxtb	r3, r3
 8002e88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e8c:	d103      	bne.n	8002e96 <xQueueReceive+0x13e>
 8002e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e90:	2200      	movs	r2, #0
 8002e92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002e96:	f001 fda9 	bl	80049ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002e9a:	1d3a      	adds	r2, r7, #4
 8002e9c:	f107 0310 	add.w	r3, r7, #16
 8002ea0:	4611      	mov	r1, r2
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f000 feb4 	bl	8003c10 <xTaskCheckForTimeOut>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d123      	bne.n	8002ef6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002eae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002eb0:	f000 f916 	bl	80030e0 <prvIsQueueEmpty>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d017      	beq.n	8002eea <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ebc:	3324      	adds	r3, #36	@ 0x24
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	4611      	mov	r1, r2
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f000 fdd8 	bl	8003a78 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002ec8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002eca:	f000 f8b7 	bl	800303c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002ece:	f000 fc05 	bl	80036dc <xTaskResumeAll>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d189      	bne.n	8002dec <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8002ed8:	4b0f      	ldr	r3, [pc, #60]	@ (8002f18 <xQueueReceive+0x1c0>)
 8002eda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ede:	601a      	str	r2, [r3, #0]
 8002ee0:	f3bf 8f4f 	dsb	sy
 8002ee4:	f3bf 8f6f 	isb	sy
 8002ee8:	e780      	b.n	8002dec <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002eea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002eec:	f000 f8a6 	bl	800303c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002ef0:	f000 fbf4 	bl	80036dc <xTaskResumeAll>
 8002ef4:	e77a      	b.n	8002dec <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002ef6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002ef8:	f000 f8a0 	bl	800303c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002efc:	f000 fbee 	bl	80036dc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002f00:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f02:	f000 f8ed 	bl	80030e0 <prvIsQueueEmpty>
 8002f06:	4603      	mov	r3, r0
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f43f af6f 	beq.w	8002dec <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002f0e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3730      	adds	r7, #48	@ 0x30
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	e000ed04 	.word	0xe000ed04

08002f1c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b086      	sub	sp, #24
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	60b9      	str	r1, [r7, #8]
 8002f26:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f30:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d10d      	bne.n	8002f56 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d14d      	bne.n	8002fde <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	4618      	mov	r0, r3
 8002f48:	f000 ffcc 	bl	8003ee4 <xTaskPriorityDisinherit>
 8002f4c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2200      	movs	r2, #0
 8002f52:	609a      	str	r2, [r3, #8]
 8002f54:	e043      	b.n	8002fde <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d119      	bne.n	8002f90 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6858      	ldr	r0, [r3, #4]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f64:	461a      	mov	r2, r3
 8002f66:	68b9      	ldr	r1, [r7, #8]
 8002f68:	f002 f8aa 	bl	80050c0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	685a      	ldr	r2, [r3, #4]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f74:	441a      	add	r2, r3
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	685a      	ldr	r2, [r3, #4]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d32b      	bcc.n	8002fde <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	605a      	str	r2, [r3, #4]
 8002f8e:	e026      	b.n	8002fde <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	68d8      	ldr	r0, [r3, #12]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f98:	461a      	mov	r2, r3
 8002f9a:	68b9      	ldr	r1, [r7, #8]
 8002f9c:	f002 f890 	bl	80050c0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	68da      	ldr	r2, [r3, #12]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa8:	425b      	negs	r3, r3
 8002faa:	441a      	add	r2, r3
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	68da      	ldr	r2, [r3, #12]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d207      	bcs.n	8002fcc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	689a      	ldr	r2, [r3, #8]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc4:	425b      	negs	r3, r3
 8002fc6:	441a      	add	r2, r3
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2b02      	cmp	r3, #2
 8002fd0:	d105      	bne.n	8002fde <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d002      	beq.n	8002fde <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	3b01      	subs	r3, #1
 8002fdc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	1c5a      	adds	r2, r3, #1
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8002fe6:	697b      	ldr	r3, [r7, #20]
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3718      	adds	r7, #24
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d018      	beq.n	8003034 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	68da      	ldr	r2, [r3, #12]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300a:	441a      	add	r2, r3
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	68da      	ldr	r2, [r3, #12]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	429a      	cmp	r2, r3
 800301a:	d303      	bcc.n	8003024 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	68d9      	ldr	r1, [r3, #12]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302c:	461a      	mov	r2, r3
 800302e:	6838      	ldr	r0, [r7, #0]
 8003030:	f002 f846 	bl	80050c0 <memcpy>
	}
}
 8003034:	bf00      	nop
 8003036:	3708      	adds	r7, #8
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b084      	sub	sp, #16
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003044:	f001 fca0 	bl	8004988 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800304e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003050:	e011      	b.n	8003076 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003056:	2b00      	cmp	r3, #0
 8003058:	d012      	beq.n	8003080 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	3324      	adds	r3, #36	@ 0x24
 800305e:	4618      	mov	r0, r3
 8003060:	f000 fd5c 	bl	8003b1c <xTaskRemoveFromEventList>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800306a:	f000 fe35 	bl	8003cd8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800306e:	7bfb      	ldrb	r3, [r7, #15]
 8003070:	3b01      	subs	r3, #1
 8003072:	b2db      	uxtb	r3, r3
 8003074:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003076:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800307a:	2b00      	cmp	r3, #0
 800307c:	dce9      	bgt.n	8003052 <prvUnlockQueue+0x16>
 800307e:	e000      	b.n	8003082 <prvUnlockQueue+0x46>
					break;
 8003080:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	22ff      	movs	r2, #255	@ 0xff
 8003086:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800308a:	f001 fcaf 	bl	80049ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800308e:	f001 fc7b 	bl	8004988 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003098:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800309a:	e011      	b.n	80030c0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	691b      	ldr	r3, [r3, #16]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d012      	beq.n	80030ca <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	3310      	adds	r3, #16
 80030a8:	4618      	mov	r0, r3
 80030aa:	f000 fd37 	bl	8003b1c <xTaskRemoveFromEventList>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d001      	beq.n	80030b8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80030b4:	f000 fe10 	bl	8003cd8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80030b8:	7bbb      	ldrb	r3, [r7, #14]
 80030ba:	3b01      	subs	r3, #1
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80030c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	dce9      	bgt.n	800309c <prvUnlockQueue+0x60>
 80030c8:	e000      	b.n	80030cc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80030ca:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	22ff      	movs	r2, #255	@ 0xff
 80030d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80030d4:	f001 fc8a 	bl	80049ec <vPortExitCritical>
}
 80030d8:	bf00      	nop
 80030da:	3710      	adds	r7, #16
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80030e8:	f001 fc4e 	bl	8004988 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d102      	bne.n	80030fa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80030f4:	2301      	movs	r3, #1
 80030f6:	60fb      	str	r3, [r7, #12]
 80030f8:	e001      	b.n	80030fe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80030fa:	2300      	movs	r3, #0
 80030fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80030fe:	f001 fc75 	bl	80049ec <vPortExitCritical>

	return xReturn;
 8003102:	68fb      	ldr	r3, [r7, #12]
}
 8003104:	4618      	mov	r0, r3
 8003106:	3710      	adds	r7, #16
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}

0800310c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003114:	f001 fc38 	bl	8004988 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003120:	429a      	cmp	r2, r3
 8003122:	d102      	bne.n	800312a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003124:	2301      	movs	r3, #1
 8003126:	60fb      	str	r3, [r7, #12]
 8003128:	e001      	b.n	800312e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800312a:	2300      	movs	r3, #0
 800312c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800312e:	f001 fc5d 	bl	80049ec <vPortExitCritical>

	return xReturn;
 8003132:	68fb      	ldr	r3, [r7, #12]
}
 8003134:	4618      	mov	r0, r3
 8003136:	3710      	adds	r7, #16
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}

0800313c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800313c:	b480      	push	{r7}
 800313e:	b085      	sub	sp, #20
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003146:	2300      	movs	r3, #0
 8003148:	60fb      	str	r3, [r7, #12]
 800314a:	e014      	b.n	8003176 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800314c:	4a0f      	ldr	r2, [pc, #60]	@ (800318c <vQueueAddToRegistry+0x50>)
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d10b      	bne.n	8003170 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003158:	490c      	ldr	r1, [pc, #48]	@ (800318c <vQueueAddToRegistry+0x50>)
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	683a      	ldr	r2, [r7, #0]
 800315e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003162:	4a0a      	ldr	r2, [pc, #40]	@ (800318c <vQueueAddToRegistry+0x50>)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	00db      	lsls	r3, r3, #3
 8003168:	4413      	add	r3, r2
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800316e:	e006      	b.n	800317e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	3301      	adds	r3, #1
 8003174:	60fb      	str	r3, [r7, #12]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2b07      	cmp	r3, #7
 800317a:	d9e7      	bls.n	800314c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800317c:	bf00      	nop
 800317e:	bf00      	nop
 8003180:	3714      	adds	r7, #20
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	2000086c 	.word	0x2000086c

08003190 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003190:	b580      	push	{r7, lr}
 8003192:	b086      	sub	sp, #24
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80031a0:	f001 fbf2 	bl	8004988 <vPortEnterCritical>
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80031aa:	b25b      	sxtb	r3, r3
 80031ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031b0:	d103      	bne.n	80031ba <vQueueWaitForMessageRestricted+0x2a>
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80031c0:	b25b      	sxtb	r3, r3
 80031c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031c6:	d103      	bne.n	80031d0 <vQueueWaitForMessageRestricted+0x40>
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80031d0:	f001 fc0c 	bl	80049ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d106      	bne.n	80031ea <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	3324      	adds	r3, #36	@ 0x24
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	68b9      	ldr	r1, [r7, #8]
 80031e4:	4618      	mov	r0, r3
 80031e6:	f000 fc6d 	bl	8003ac4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80031ea:	6978      	ldr	r0, [r7, #20]
 80031ec:	f7ff ff26 	bl	800303c <prvUnlockQueue>
	}
 80031f0:	bf00      	nop
 80031f2:	3718      	adds	r7, #24
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b08e      	sub	sp, #56	@ 0x38
 80031fc:	af04      	add	r7, sp, #16
 80031fe:	60f8      	str	r0, [r7, #12]
 8003200:	60b9      	str	r1, [r7, #8]
 8003202:	607a      	str	r2, [r7, #4]
 8003204:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003206:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003208:	2b00      	cmp	r3, #0
 800320a:	d10b      	bne.n	8003224 <xTaskCreateStatic+0x2c>
	__asm volatile
 800320c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003210:	f383 8811 	msr	BASEPRI, r3
 8003214:	f3bf 8f6f 	isb	sy
 8003218:	f3bf 8f4f 	dsb	sy
 800321c:	623b      	str	r3, [r7, #32]
}
 800321e:	bf00      	nop
 8003220:	bf00      	nop
 8003222:	e7fd      	b.n	8003220 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003226:	2b00      	cmp	r3, #0
 8003228:	d10b      	bne.n	8003242 <xTaskCreateStatic+0x4a>
	__asm volatile
 800322a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800322e:	f383 8811 	msr	BASEPRI, r3
 8003232:	f3bf 8f6f 	isb	sy
 8003236:	f3bf 8f4f 	dsb	sy
 800323a:	61fb      	str	r3, [r7, #28]
}
 800323c:	bf00      	nop
 800323e:	bf00      	nop
 8003240:	e7fd      	b.n	800323e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003242:	23a8      	movs	r3, #168	@ 0xa8
 8003244:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	2ba8      	cmp	r3, #168	@ 0xa8
 800324a:	d00b      	beq.n	8003264 <xTaskCreateStatic+0x6c>
	__asm volatile
 800324c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003250:	f383 8811 	msr	BASEPRI, r3
 8003254:	f3bf 8f6f 	isb	sy
 8003258:	f3bf 8f4f 	dsb	sy
 800325c:	61bb      	str	r3, [r7, #24]
}
 800325e:	bf00      	nop
 8003260:	bf00      	nop
 8003262:	e7fd      	b.n	8003260 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003264:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003268:	2b00      	cmp	r3, #0
 800326a:	d01e      	beq.n	80032aa <xTaskCreateStatic+0xb2>
 800326c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800326e:	2b00      	cmp	r3, #0
 8003270:	d01b      	beq.n	80032aa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003274:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003278:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800327a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800327c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800327e:	2202      	movs	r2, #2
 8003280:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003284:	2300      	movs	r3, #0
 8003286:	9303      	str	r3, [sp, #12]
 8003288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800328a:	9302      	str	r3, [sp, #8]
 800328c:	f107 0314 	add.w	r3, r7, #20
 8003290:	9301      	str	r3, [sp, #4]
 8003292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003294:	9300      	str	r3, [sp, #0]
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	68b9      	ldr	r1, [r7, #8]
 800329c:	68f8      	ldr	r0, [r7, #12]
 800329e:	f000 f851 	bl	8003344 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80032a2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80032a4:	f000 f8f6 	bl	8003494 <prvAddNewTaskToReadyList>
 80032a8:	e001      	b.n	80032ae <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80032aa:	2300      	movs	r3, #0
 80032ac:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80032ae:	697b      	ldr	r3, [r7, #20]
	}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3728      	adds	r7, #40	@ 0x28
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}

080032b8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b08c      	sub	sp, #48	@ 0x30
 80032bc:	af04      	add	r7, sp, #16
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	60b9      	str	r1, [r7, #8]
 80032c2:	603b      	str	r3, [r7, #0]
 80032c4:	4613      	mov	r3, r2
 80032c6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80032c8:	88fb      	ldrh	r3, [r7, #6]
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	4618      	mov	r0, r3
 80032ce:	f001 fc7d 	bl	8004bcc <pvPortMalloc>
 80032d2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d00e      	beq.n	80032f8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80032da:	20a8      	movs	r0, #168	@ 0xa8
 80032dc:	f001 fc76 	bl	8004bcc <pvPortMalloc>
 80032e0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d003      	beq.n	80032f0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80032ee:	e005      	b.n	80032fc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80032f0:	6978      	ldr	r0, [r7, #20]
 80032f2:	f001 fd39 	bl	8004d68 <vPortFree>
 80032f6:	e001      	b.n	80032fc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80032f8:	2300      	movs	r3, #0
 80032fa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d017      	beq.n	8003332 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800330a:	88fa      	ldrh	r2, [r7, #6]
 800330c:	2300      	movs	r3, #0
 800330e:	9303      	str	r3, [sp, #12]
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	9302      	str	r3, [sp, #8]
 8003314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003316:	9301      	str	r3, [sp, #4]
 8003318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800331a:	9300      	str	r3, [sp, #0]
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	68b9      	ldr	r1, [r7, #8]
 8003320:	68f8      	ldr	r0, [r7, #12]
 8003322:	f000 f80f 	bl	8003344 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003326:	69f8      	ldr	r0, [r7, #28]
 8003328:	f000 f8b4 	bl	8003494 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800332c:	2301      	movs	r3, #1
 800332e:	61bb      	str	r3, [r7, #24]
 8003330:	e002      	b.n	8003338 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003332:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003336:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003338:	69bb      	ldr	r3, [r7, #24]
	}
 800333a:	4618      	mov	r0, r3
 800333c:	3720      	adds	r7, #32
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
	...

08003344 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b088      	sub	sp, #32
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
 8003350:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003354:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	461a      	mov	r2, r3
 800335c:	21a5      	movs	r1, #165	@ 0xa5
 800335e:	f001 fe23 	bl	8004fa8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003364:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800336c:	3b01      	subs	r3, #1
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	4413      	add	r3, r2
 8003372:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003374:	69bb      	ldr	r3, [r7, #24]
 8003376:	f023 0307 	bic.w	r3, r3, #7
 800337a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	f003 0307 	and.w	r3, r3, #7
 8003382:	2b00      	cmp	r3, #0
 8003384:	d00b      	beq.n	800339e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8003386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800338a:	f383 8811 	msr	BASEPRI, r3
 800338e:	f3bf 8f6f 	isb	sy
 8003392:	f3bf 8f4f 	dsb	sy
 8003396:	617b      	str	r3, [r7, #20]
}
 8003398:	bf00      	nop
 800339a:	bf00      	nop
 800339c:	e7fd      	b.n	800339a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d01f      	beq.n	80033e4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80033a4:	2300      	movs	r3, #0
 80033a6:	61fb      	str	r3, [r7, #28]
 80033a8:	e012      	b.n	80033d0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80033aa:	68ba      	ldr	r2, [r7, #8]
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	4413      	add	r3, r2
 80033b0:	7819      	ldrb	r1, [r3, #0]
 80033b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	4413      	add	r3, r2
 80033b8:	3334      	adds	r3, #52	@ 0x34
 80033ba:	460a      	mov	r2, r1
 80033bc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80033be:	68ba      	ldr	r2, [r7, #8]
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	4413      	add	r3, r2
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d006      	beq.n	80033d8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	3301      	adds	r3, #1
 80033ce:	61fb      	str	r3, [r7, #28]
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	2b0f      	cmp	r3, #15
 80033d4:	d9e9      	bls.n	80033aa <prvInitialiseNewTask+0x66>
 80033d6:	e000      	b.n	80033da <prvInitialiseNewTask+0x96>
			{
				break;
 80033d8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80033da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80033e2:	e003      	b.n	80033ec <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80033e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80033ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033ee:	2b37      	cmp	r3, #55	@ 0x37
 80033f0:	d901      	bls.n	80033f6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80033f2:	2337      	movs	r3, #55	@ 0x37
 80033f4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80033f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80033fa:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80033fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003400:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003404:	2200      	movs	r2, #0
 8003406:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800340a:	3304      	adds	r3, #4
 800340c:	4618      	mov	r0, r3
 800340e:	f7ff f965 	bl	80026dc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003414:	3318      	adds	r3, #24
 8003416:	4618      	mov	r0, r3
 8003418:	f7ff f960 	bl	80026dc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800341c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800341e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003420:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003424:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800342a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800342c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800342e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003430:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003434:	2200      	movs	r2, #0
 8003436:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800343a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800343c:	2200      	movs	r2, #0
 800343e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003444:	3354      	adds	r3, #84	@ 0x54
 8003446:	224c      	movs	r2, #76	@ 0x4c
 8003448:	2100      	movs	r1, #0
 800344a:	4618      	mov	r0, r3
 800344c:	f001 fdac 	bl	8004fa8 <memset>
 8003450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003452:	4a0d      	ldr	r2, [pc, #52]	@ (8003488 <prvInitialiseNewTask+0x144>)
 8003454:	659a      	str	r2, [r3, #88]	@ 0x58
 8003456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003458:	4a0c      	ldr	r2, [pc, #48]	@ (800348c <prvInitialiseNewTask+0x148>)
 800345a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800345c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800345e:	4a0c      	ldr	r2, [pc, #48]	@ (8003490 <prvInitialiseNewTask+0x14c>)
 8003460:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003462:	683a      	ldr	r2, [r7, #0]
 8003464:	68f9      	ldr	r1, [r7, #12]
 8003466:	69b8      	ldr	r0, [r7, #24]
 8003468:	f001 f95a 	bl	8004720 <pxPortInitialiseStack>
 800346c:	4602      	mov	r2, r0
 800346e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003470:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003474:	2b00      	cmp	r3, #0
 8003476:	d002      	beq.n	800347e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800347a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800347c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800347e:	bf00      	nop
 8003480:	3720      	adds	r7, #32
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	20004b00 	.word	0x20004b00
 800348c:	20004b68 	.word	0x20004b68
 8003490:	20004bd0 	.word	0x20004bd0

08003494 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b082      	sub	sp, #8
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800349c:	f001 fa74 	bl	8004988 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80034a0:	4b2d      	ldr	r3, [pc, #180]	@ (8003558 <prvAddNewTaskToReadyList+0xc4>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	3301      	adds	r3, #1
 80034a6:	4a2c      	ldr	r2, [pc, #176]	@ (8003558 <prvAddNewTaskToReadyList+0xc4>)
 80034a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80034aa:	4b2c      	ldr	r3, [pc, #176]	@ (800355c <prvAddNewTaskToReadyList+0xc8>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d109      	bne.n	80034c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80034b2:	4a2a      	ldr	r2, [pc, #168]	@ (800355c <prvAddNewTaskToReadyList+0xc8>)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80034b8:	4b27      	ldr	r3, [pc, #156]	@ (8003558 <prvAddNewTaskToReadyList+0xc4>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d110      	bne.n	80034e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80034c0:	f000 fc2e 	bl	8003d20 <prvInitialiseTaskLists>
 80034c4:	e00d      	b.n	80034e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80034c6:	4b26      	ldr	r3, [pc, #152]	@ (8003560 <prvAddNewTaskToReadyList+0xcc>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d109      	bne.n	80034e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80034ce:	4b23      	ldr	r3, [pc, #140]	@ (800355c <prvAddNewTaskToReadyList+0xc8>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034d8:	429a      	cmp	r2, r3
 80034da:	d802      	bhi.n	80034e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80034dc:	4a1f      	ldr	r2, [pc, #124]	@ (800355c <prvAddNewTaskToReadyList+0xc8>)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80034e2:	4b20      	ldr	r3, [pc, #128]	@ (8003564 <prvAddNewTaskToReadyList+0xd0>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	3301      	adds	r3, #1
 80034e8:	4a1e      	ldr	r2, [pc, #120]	@ (8003564 <prvAddNewTaskToReadyList+0xd0>)
 80034ea:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80034ec:	4b1d      	ldr	r3, [pc, #116]	@ (8003564 <prvAddNewTaskToReadyList+0xd0>)
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003568 <prvAddNewTaskToReadyList+0xd4>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d903      	bls.n	8003508 <prvAddNewTaskToReadyList+0x74>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003504:	4a18      	ldr	r2, [pc, #96]	@ (8003568 <prvAddNewTaskToReadyList+0xd4>)
 8003506:	6013      	str	r3, [r2, #0]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800350c:	4613      	mov	r3, r2
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	4413      	add	r3, r2
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	4a15      	ldr	r2, [pc, #84]	@ (800356c <prvAddNewTaskToReadyList+0xd8>)
 8003516:	441a      	add	r2, r3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	3304      	adds	r3, #4
 800351c:	4619      	mov	r1, r3
 800351e:	4610      	mov	r0, r2
 8003520:	f7ff f8e9 	bl	80026f6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003524:	f001 fa62 	bl	80049ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003528:	4b0d      	ldr	r3, [pc, #52]	@ (8003560 <prvAddNewTaskToReadyList+0xcc>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d00e      	beq.n	800354e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003530:	4b0a      	ldr	r3, [pc, #40]	@ (800355c <prvAddNewTaskToReadyList+0xc8>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800353a:	429a      	cmp	r2, r3
 800353c:	d207      	bcs.n	800354e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800353e:	4b0c      	ldr	r3, [pc, #48]	@ (8003570 <prvAddNewTaskToReadyList+0xdc>)
 8003540:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003544:	601a      	str	r2, [r3, #0]
 8003546:	f3bf 8f4f 	dsb	sy
 800354a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800354e:	bf00      	nop
 8003550:	3708      	adds	r7, #8
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	20000d80 	.word	0x20000d80
 800355c:	200008ac 	.word	0x200008ac
 8003560:	20000d8c 	.word	0x20000d8c
 8003564:	20000d9c 	.word	0x20000d9c
 8003568:	20000d88 	.word	0x20000d88
 800356c:	200008b0 	.word	0x200008b0
 8003570:	e000ed04 	.word	0xe000ed04

08003574 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003574:	b580      	push	{r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800357c:	2300      	movs	r3, #0
 800357e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d018      	beq.n	80035b8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003586:	4b14      	ldr	r3, [pc, #80]	@ (80035d8 <vTaskDelay+0x64>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00b      	beq.n	80035a6 <vTaskDelay+0x32>
	__asm volatile
 800358e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003592:	f383 8811 	msr	BASEPRI, r3
 8003596:	f3bf 8f6f 	isb	sy
 800359a:	f3bf 8f4f 	dsb	sy
 800359e:	60bb      	str	r3, [r7, #8]
}
 80035a0:	bf00      	nop
 80035a2:	bf00      	nop
 80035a4:	e7fd      	b.n	80035a2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80035a6:	f000 f88b 	bl	80036c0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80035aa:	2100      	movs	r1, #0
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f000 fd09 	bl	8003fc4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80035b2:	f000 f893 	bl	80036dc <xTaskResumeAll>
 80035b6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d107      	bne.n	80035ce <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80035be:	4b07      	ldr	r3, [pc, #28]	@ (80035dc <vTaskDelay+0x68>)
 80035c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80035c4:	601a      	str	r2, [r3, #0]
 80035c6:	f3bf 8f4f 	dsb	sy
 80035ca:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80035ce:	bf00      	nop
 80035d0:	3710      	adds	r7, #16
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	20000da8 	.word	0x20000da8
 80035dc:	e000ed04 	.word	0xe000ed04

080035e0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b08a      	sub	sp, #40	@ 0x28
 80035e4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80035e6:	2300      	movs	r3, #0
 80035e8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80035ea:	2300      	movs	r3, #0
 80035ec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80035ee:	463a      	mov	r2, r7
 80035f0:	1d39      	adds	r1, r7, #4
 80035f2:	f107 0308 	add.w	r3, r7, #8
 80035f6:	4618      	mov	r0, r3
 80035f8:	f7ff f81c 	bl	8002634 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80035fc:	6839      	ldr	r1, [r7, #0]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	68ba      	ldr	r2, [r7, #8]
 8003602:	9202      	str	r2, [sp, #8]
 8003604:	9301      	str	r3, [sp, #4]
 8003606:	2300      	movs	r3, #0
 8003608:	9300      	str	r3, [sp, #0]
 800360a:	2300      	movs	r3, #0
 800360c:	460a      	mov	r2, r1
 800360e:	4924      	ldr	r1, [pc, #144]	@ (80036a0 <vTaskStartScheduler+0xc0>)
 8003610:	4824      	ldr	r0, [pc, #144]	@ (80036a4 <vTaskStartScheduler+0xc4>)
 8003612:	f7ff fdf1 	bl	80031f8 <xTaskCreateStatic>
 8003616:	4603      	mov	r3, r0
 8003618:	4a23      	ldr	r2, [pc, #140]	@ (80036a8 <vTaskStartScheduler+0xc8>)
 800361a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800361c:	4b22      	ldr	r3, [pc, #136]	@ (80036a8 <vTaskStartScheduler+0xc8>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d002      	beq.n	800362a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003624:	2301      	movs	r3, #1
 8003626:	617b      	str	r3, [r7, #20]
 8003628:	e001      	b.n	800362e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800362a:	2300      	movs	r3, #0
 800362c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	2b01      	cmp	r3, #1
 8003632:	d102      	bne.n	800363a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003634:	f000 fd1a 	bl	800406c <xTimerCreateTimerTask>
 8003638:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	2b01      	cmp	r3, #1
 800363e:	d11b      	bne.n	8003678 <vTaskStartScheduler+0x98>
	__asm volatile
 8003640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003644:	f383 8811 	msr	BASEPRI, r3
 8003648:	f3bf 8f6f 	isb	sy
 800364c:	f3bf 8f4f 	dsb	sy
 8003650:	613b      	str	r3, [r7, #16]
}
 8003652:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003654:	4b15      	ldr	r3, [pc, #84]	@ (80036ac <vTaskStartScheduler+0xcc>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	3354      	adds	r3, #84	@ 0x54
 800365a:	4a15      	ldr	r2, [pc, #84]	@ (80036b0 <vTaskStartScheduler+0xd0>)
 800365c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800365e:	4b15      	ldr	r3, [pc, #84]	@ (80036b4 <vTaskStartScheduler+0xd4>)
 8003660:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003664:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003666:	4b14      	ldr	r3, [pc, #80]	@ (80036b8 <vTaskStartScheduler+0xd8>)
 8003668:	2201      	movs	r2, #1
 800366a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800366c:	4b13      	ldr	r3, [pc, #76]	@ (80036bc <vTaskStartScheduler+0xdc>)
 800366e:	2200      	movs	r2, #0
 8003670:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003672:	f001 f8e5 	bl	8004840 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003676:	e00f      	b.n	8003698 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800367e:	d10b      	bne.n	8003698 <vTaskStartScheduler+0xb8>
	__asm volatile
 8003680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003684:	f383 8811 	msr	BASEPRI, r3
 8003688:	f3bf 8f6f 	isb	sy
 800368c:	f3bf 8f4f 	dsb	sy
 8003690:	60fb      	str	r3, [r7, #12]
}
 8003692:	bf00      	nop
 8003694:	bf00      	nop
 8003696:	e7fd      	b.n	8003694 <vTaskStartScheduler+0xb4>
}
 8003698:	bf00      	nop
 800369a:	3718      	adds	r7, #24
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	080051b8 	.word	0x080051b8
 80036a4:	08003cf1 	.word	0x08003cf1
 80036a8:	20000da4 	.word	0x20000da4
 80036ac:	200008ac 	.word	0x200008ac
 80036b0:	20000010 	.word	0x20000010
 80036b4:	20000da0 	.word	0x20000da0
 80036b8:	20000d8c 	.word	0x20000d8c
 80036bc:	20000d84 	.word	0x20000d84

080036c0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80036c0:	b480      	push	{r7}
 80036c2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80036c4:	4b04      	ldr	r3, [pc, #16]	@ (80036d8 <vTaskSuspendAll+0x18>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	3301      	adds	r3, #1
 80036ca:	4a03      	ldr	r2, [pc, #12]	@ (80036d8 <vTaskSuspendAll+0x18>)
 80036cc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80036ce:	bf00      	nop
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr
 80036d8:	20000da8 	.word	0x20000da8

080036dc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b084      	sub	sp, #16
 80036e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80036e2:	2300      	movs	r3, #0
 80036e4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80036e6:	2300      	movs	r3, #0
 80036e8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80036ea:	4b42      	ldr	r3, [pc, #264]	@ (80037f4 <xTaskResumeAll+0x118>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d10b      	bne.n	800370a <xTaskResumeAll+0x2e>
	__asm volatile
 80036f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036f6:	f383 8811 	msr	BASEPRI, r3
 80036fa:	f3bf 8f6f 	isb	sy
 80036fe:	f3bf 8f4f 	dsb	sy
 8003702:	603b      	str	r3, [r7, #0]
}
 8003704:	bf00      	nop
 8003706:	bf00      	nop
 8003708:	e7fd      	b.n	8003706 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800370a:	f001 f93d 	bl	8004988 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800370e:	4b39      	ldr	r3, [pc, #228]	@ (80037f4 <xTaskResumeAll+0x118>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	3b01      	subs	r3, #1
 8003714:	4a37      	ldr	r2, [pc, #220]	@ (80037f4 <xTaskResumeAll+0x118>)
 8003716:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003718:	4b36      	ldr	r3, [pc, #216]	@ (80037f4 <xTaskResumeAll+0x118>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d162      	bne.n	80037e6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003720:	4b35      	ldr	r3, [pc, #212]	@ (80037f8 <xTaskResumeAll+0x11c>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d05e      	beq.n	80037e6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003728:	e02f      	b.n	800378a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800372a:	4b34      	ldr	r3, [pc, #208]	@ (80037fc <xTaskResumeAll+0x120>)
 800372c:	68db      	ldr	r3, [r3, #12]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	3318      	adds	r3, #24
 8003736:	4618      	mov	r0, r3
 8003738:	f7ff f83a 	bl	80027b0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	3304      	adds	r3, #4
 8003740:	4618      	mov	r0, r3
 8003742:	f7ff f835 	bl	80027b0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800374a:	4b2d      	ldr	r3, [pc, #180]	@ (8003800 <xTaskResumeAll+0x124>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	429a      	cmp	r2, r3
 8003750:	d903      	bls.n	800375a <xTaskResumeAll+0x7e>
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003756:	4a2a      	ldr	r2, [pc, #168]	@ (8003800 <xTaskResumeAll+0x124>)
 8003758:	6013      	str	r3, [r2, #0]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800375e:	4613      	mov	r3, r2
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	4413      	add	r3, r2
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	4a27      	ldr	r2, [pc, #156]	@ (8003804 <xTaskResumeAll+0x128>)
 8003768:	441a      	add	r2, r3
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	3304      	adds	r3, #4
 800376e:	4619      	mov	r1, r3
 8003770:	4610      	mov	r0, r2
 8003772:	f7fe ffc0 	bl	80026f6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800377a:	4b23      	ldr	r3, [pc, #140]	@ (8003808 <xTaskResumeAll+0x12c>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003780:	429a      	cmp	r2, r3
 8003782:	d302      	bcc.n	800378a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003784:	4b21      	ldr	r3, [pc, #132]	@ (800380c <xTaskResumeAll+0x130>)
 8003786:	2201      	movs	r2, #1
 8003788:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800378a:	4b1c      	ldr	r3, [pc, #112]	@ (80037fc <xTaskResumeAll+0x120>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d1cb      	bne.n	800372a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d001      	beq.n	800379c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003798:	f000 fb66 	bl	8003e68 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800379c:	4b1c      	ldr	r3, [pc, #112]	@ (8003810 <xTaskResumeAll+0x134>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d010      	beq.n	80037ca <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80037a8:	f000 f846 	bl	8003838 <xTaskIncrementTick>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d002      	beq.n	80037b8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80037b2:	4b16      	ldr	r3, [pc, #88]	@ (800380c <xTaskResumeAll+0x130>)
 80037b4:	2201      	movs	r2, #1
 80037b6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	3b01      	subs	r3, #1
 80037bc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d1f1      	bne.n	80037a8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80037c4:	4b12      	ldr	r3, [pc, #72]	@ (8003810 <xTaskResumeAll+0x134>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80037ca:	4b10      	ldr	r3, [pc, #64]	@ (800380c <xTaskResumeAll+0x130>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d009      	beq.n	80037e6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80037d2:	2301      	movs	r3, #1
 80037d4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80037d6:	4b0f      	ldr	r3, [pc, #60]	@ (8003814 <xTaskResumeAll+0x138>)
 80037d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80037dc:	601a      	str	r2, [r3, #0]
 80037de:	f3bf 8f4f 	dsb	sy
 80037e2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80037e6:	f001 f901 	bl	80049ec <vPortExitCritical>

	return xAlreadyYielded;
 80037ea:	68bb      	ldr	r3, [r7, #8]
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	3710      	adds	r7, #16
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}
 80037f4:	20000da8 	.word	0x20000da8
 80037f8:	20000d80 	.word	0x20000d80
 80037fc:	20000d40 	.word	0x20000d40
 8003800:	20000d88 	.word	0x20000d88
 8003804:	200008b0 	.word	0x200008b0
 8003808:	200008ac 	.word	0x200008ac
 800380c:	20000d94 	.word	0x20000d94
 8003810:	20000d90 	.word	0x20000d90
 8003814:	e000ed04 	.word	0xe000ed04

08003818 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003818:	b480      	push	{r7}
 800381a:	b083      	sub	sp, #12
 800381c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800381e:	4b05      	ldr	r3, [pc, #20]	@ (8003834 <xTaskGetTickCount+0x1c>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003824:	687b      	ldr	r3, [r7, #4]
}
 8003826:	4618      	mov	r0, r3
 8003828:	370c      	adds	r7, #12
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop
 8003834:	20000d84 	.word	0x20000d84

08003838 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b086      	sub	sp, #24
 800383c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800383e:	2300      	movs	r3, #0
 8003840:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003842:	4b4f      	ldr	r3, [pc, #316]	@ (8003980 <xTaskIncrementTick+0x148>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2b00      	cmp	r3, #0
 8003848:	f040 8090 	bne.w	800396c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800384c:	4b4d      	ldr	r3, [pc, #308]	@ (8003984 <xTaskIncrementTick+0x14c>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	3301      	adds	r3, #1
 8003852:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003854:	4a4b      	ldr	r2, [pc, #300]	@ (8003984 <xTaskIncrementTick+0x14c>)
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d121      	bne.n	80038a4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003860:	4b49      	ldr	r3, [pc, #292]	@ (8003988 <xTaskIncrementTick+0x150>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d00b      	beq.n	8003882 <xTaskIncrementTick+0x4a>
	__asm volatile
 800386a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800386e:	f383 8811 	msr	BASEPRI, r3
 8003872:	f3bf 8f6f 	isb	sy
 8003876:	f3bf 8f4f 	dsb	sy
 800387a:	603b      	str	r3, [r7, #0]
}
 800387c:	bf00      	nop
 800387e:	bf00      	nop
 8003880:	e7fd      	b.n	800387e <xTaskIncrementTick+0x46>
 8003882:	4b41      	ldr	r3, [pc, #260]	@ (8003988 <xTaskIncrementTick+0x150>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	60fb      	str	r3, [r7, #12]
 8003888:	4b40      	ldr	r3, [pc, #256]	@ (800398c <xTaskIncrementTick+0x154>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a3e      	ldr	r2, [pc, #248]	@ (8003988 <xTaskIncrementTick+0x150>)
 800388e:	6013      	str	r3, [r2, #0]
 8003890:	4a3e      	ldr	r2, [pc, #248]	@ (800398c <xTaskIncrementTick+0x154>)
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6013      	str	r3, [r2, #0]
 8003896:	4b3e      	ldr	r3, [pc, #248]	@ (8003990 <xTaskIncrementTick+0x158>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	3301      	adds	r3, #1
 800389c:	4a3c      	ldr	r2, [pc, #240]	@ (8003990 <xTaskIncrementTick+0x158>)
 800389e:	6013      	str	r3, [r2, #0]
 80038a0:	f000 fae2 	bl	8003e68 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80038a4:	4b3b      	ldr	r3, [pc, #236]	@ (8003994 <xTaskIncrementTick+0x15c>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	693a      	ldr	r2, [r7, #16]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d349      	bcc.n	8003942 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80038ae:	4b36      	ldr	r3, [pc, #216]	@ (8003988 <xTaskIncrementTick+0x150>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d104      	bne.n	80038c2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038b8:	4b36      	ldr	r3, [pc, #216]	@ (8003994 <xTaskIncrementTick+0x15c>)
 80038ba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80038be:	601a      	str	r2, [r3, #0]
					break;
 80038c0:	e03f      	b.n	8003942 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038c2:	4b31      	ldr	r3, [pc, #196]	@ (8003988 <xTaskIncrementTick+0x150>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80038d2:	693a      	ldr	r2, [r7, #16]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	429a      	cmp	r2, r3
 80038d8:	d203      	bcs.n	80038e2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80038da:	4a2e      	ldr	r2, [pc, #184]	@ (8003994 <xTaskIncrementTick+0x15c>)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80038e0:	e02f      	b.n	8003942 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	3304      	adds	r3, #4
 80038e6:	4618      	mov	r0, r3
 80038e8:	f7fe ff62 	bl	80027b0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d004      	beq.n	80038fe <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	3318      	adds	r3, #24
 80038f8:	4618      	mov	r0, r3
 80038fa:	f7fe ff59 	bl	80027b0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003902:	4b25      	ldr	r3, [pc, #148]	@ (8003998 <xTaskIncrementTick+0x160>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	429a      	cmp	r2, r3
 8003908:	d903      	bls.n	8003912 <xTaskIncrementTick+0xda>
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800390e:	4a22      	ldr	r2, [pc, #136]	@ (8003998 <xTaskIncrementTick+0x160>)
 8003910:	6013      	str	r3, [r2, #0]
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003916:	4613      	mov	r3, r2
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	4413      	add	r3, r2
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	4a1f      	ldr	r2, [pc, #124]	@ (800399c <xTaskIncrementTick+0x164>)
 8003920:	441a      	add	r2, r3
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	3304      	adds	r3, #4
 8003926:	4619      	mov	r1, r3
 8003928:	4610      	mov	r0, r2
 800392a:	f7fe fee4 	bl	80026f6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003932:	4b1b      	ldr	r3, [pc, #108]	@ (80039a0 <xTaskIncrementTick+0x168>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003938:	429a      	cmp	r2, r3
 800393a:	d3b8      	bcc.n	80038ae <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800393c:	2301      	movs	r3, #1
 800393e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003940:	e7b5      	b.n	80038ae <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003942:	4b17      	ldr	r3, [pc, #92]	@ (80039a0 <xTaskIncrementTick+0x168>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003948:	4914      	ldr	r1, [pc, #80]	@ (800399c <xTaskIncrementTick+0x164>)
 800394a:	4613      	mov	r3, r2
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	4413      	add	r3, r2
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	440b      	add	r3, r1
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	2b01      	cmp	r3, #1
 8003958:	d901      	bls.n	800395e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800395a:	2301      	movs	r3, #1
 800395c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800395e:	4b11      	ldr	r3, [pc, #68]	@ (80039a4 <xTaskIncrementTick+0x16c>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d007      	beq.n	8003976 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003966:	2301      	movs	r3, #1
 8003968:	617b      	str	r3, [r7, #20]
 800396a:	e004      	b.n	8003976 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800396c:	4b0e      	ldr	r3, [pc, #56]	@ (80039a8 <xTaskIncrementTick+0x170>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	3301      	adds	r3, #1
 8003972:	4a0d      	ldr	r2, [pc, #52]	@ (80039a8 <xTaskIncrementTick+0x170>)
 8003974:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003976:	697b      	ldr	r3, [r7, #20]
}
 8003978:	4618      	mov	r0, r3
 800397a:	3718      	adds	r7, #24
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	20000da8 	.word	0x20000da8
 8003984:	20000d84 	.word	0x20000d84
 8003988:	20000d38 	.word	0x20000d38
 800398c:	20000d3c 	.word	0x20000d3c
 8003990:	20000d98 	.word	0x20000d98
 8003994:	20000da0 	.word	0x20000da0
 8003998:	20000d88 	.word	0x20000d88
 800399c:	200008b0 	.word	0x200008b0
 80039a0:	200008ac 	.word	0x200008ac
 80039a4:	20000d94 	.word	0x20000d94
 80039a8:	20000d90 	.word	0x20000d90

080039ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80039ac:	b480      	push	{r7}
 80039ae:	b085      	sub	sp, #20
 80039b0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80039b2:	4b2b      	ldr	r3, [pc, #172]	@ (8003a60 <vTaskSwitchContext+0xb4>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d003      	beq.n	80039c2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80039ba:	4b2a      	ldr	r3, [pc, #168]	@ (8003a64 <vTaskSwitchContext+0xb8>)
 80039bc:	2201      	movs	r2, #1
 80039be:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80039c0:	e047      	b.n	8003a52 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80039c2:	4b28      	ldr	r3, [pc, #160]	@ (8003a64 <vTaskSwitchContext+0xb8>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80039c8:	4b27      	ldr	r3, [pc, #156]	@ (8003a68 <vTaskSwitchContext+0xbc>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	60fb      	str	r3, [r7, #12]
 80039ce:	e011      	b.n	80039f4 <vTaskSwitchContext+0x48>
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d10b      	bne.n	80039ee <vTaskSwitchContext+0x42>
	__asm volatile
 80039d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039da:	f383 8811 	msr	BASEPRI, r3
 80039de:	f3bf 8f6f 	isb	sy
 80039e2:	f3bf 8f4f 	dsb	sy
 80039e6:	607b      	str	r3, [r7, #4]
}
 80039e8:	bf00      	nop
 80039ea:	bf00      	nop
 80039ec:	e7fd      	b.n	80039ea <vTaskSwitchContext+0x3e>
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	3b01      	subs	r3, #1
 80039f2:	60fb      	str	r3, [r7, #12]
 80039f4:	491d      	ldr	r1, [pc, #116]	@ (8003a6c <vTaskSwitchContext+0xc0>)
 80039f6:	68fa      	ldr	r2, [r7, #12]
 80039f8:	4613      	mov	r3, r2
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	4413      	add	r3, r2
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	440b      	add	r3, r1
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d0e3      	beq.n	80039d0 <vTaskSwitchContext+0x24>
 8003a08:	68fa      	ldr	r2, [r7, #12]
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	4413      	add	r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	4a16      	ldr	r2, [pc, #88]	@ (8003a6c <vTaskSwitchContext+0xc0>)
 8003a14:	4413      	add	r3, r2
 8003a16:	60bb      	str	r3, [r7, #8]
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	685a      	ldr	r2, [r3, #4]
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	605a      	str	r2, [r3, #4]
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	685a      	ldr	r2, [r3, #4]
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	3308      	adds	r3, #8
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	d104      	bne.n	8003a38 <vTaskSwitchContext+0x8c>
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	685a      	ldr	r2, [r3, #4]
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	605a      	str	r2, [r3, #4]
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	4a0c      	ldr	r2, [pc, #48]	@ (8003a70 <vTaskSwitchContext+0xc4>)
 8003a40:	6013      	str	r3, [r2, #0]
 8003a42:	4a09      	ldr	r2, [pc, #36]	@ (8003a68 <vTaskSwitchContext+0xbc>)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003a48:	4b09      	ldr	r3, [pc, #36]	@ (8003a70 <vTaskSwitchContext+0xc4>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	3354      	adds	r3, #84	@ 0x54
 8003a4e:	4a09      	ldr	r2, [pc, #36]	@ (8003a74 <vTaskSwitchContext+0xc8>)
 8003a50:	6013      	str	r3, [r2, #0]
}
 8003a52:	bf00      	nop
 8003a54:	3714      	adds	r7, #20
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr
 8003a5e:	bf00      	nop
 8003a60:	20000da8 	.word	0x20000da8
 8003a64:	20000d94 	.word	0x20000d94
 8003a68:	20000d88 	.word	0x20000d88
 8003a6c:	200008b0 	.word	0x200008b0
 8003a70:	200008ac 	.word	0x200008ac
 8003a74:	20000010 	.word	0x20000010

08003a78 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
 8003a80:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d10b      	bne.n	8003aa0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a8c:	f383 8811 	msr	BASEPRI, r3
 8003a90:	f3bf 8f6f 	isb	sy
 8003a94:	f3bf 8f4f 	dsb	sy
 8003a98:	60fb      	str	r3, [r7, #12]
}
 8003a9a:	bf00      	nop
 8003a9c:	bf00      	nop
 8003a9e:	e7fd      	b.n	8003a9c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003aa0:	4b07      	ldr	r3, [pc, #28]	@ (8003ac0 <vTaskPlaceOnEventList+0x48>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	3318      	adds	r3, #24
 8003aa6:	4619      	mov	r1, r3
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f7fe fe48 	bl	800273e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003aae:	2101      	movs	r1, #1
 8003ab0:	6838      	ldr	r0, [r7, #0]
 8003ab2:	f000 fa87 	bl	8003fc4 <prvAddCurrentTaskToDelayedList>
}
 8003ab6:	bf00      	nop
 8003ab8:	3710      	adds	r7, #16
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	200008ac 	.word	0x200008ac

08003ac4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b086      	sub	sp, #24
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	60b9      	str	r1, [r7, #8]
 8003ace:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d10b      	bne.n	8003aee <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ada:	f383 8811 	msr	BASEPRI, r3
 8003ade:	f3bf 8f6f 	isb	sy
 8003ae2:	f3bf 8f4f 	dsb	sy
 8003ae6:	617b      	str	r3, [r7, #20]
}
 8003ae8:	bf00      	nop
 8003aea:	bf00      	nop
 8003aec:	e7fd      	b.n	8003aea <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003aee:	4b0a      	ldr	r3, [pc, #40]	@ (8003b18 <vTaskPlaceOnEventListRestricted+0x54>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	3318      	adds	r3, #24
 8003af4:	4619      	mov	r1, r3
 8003af6:	68f8      	ldr	r0, [r7, #12]
 8003af8:	f7fe fdfd 	bl	80026f6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d002      	beq.n	8003b08 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003b02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003b06:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003b08:	6879      	ldr	r1, [r7, #4]
 8003b0a:	68b8      	ldr	r0, [r7, #8]
 8003b0c:	f000 fa5a 	bl	8003fc4 <prvAddCurrentTaskToDelayedList>
	}
 8003b10:	bf00      	nop
 8003b12:	3718      	adds	r7, #24
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	200008ac 	.word	0x200008ac

08003b1c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b086      	sub	sp, #24
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d10b      	bne.n	8003b4a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b36:	f383 8811 	msr	BASEPRI, r3
 8003b3a:	f3bf 8f6f 	isb	sy
 8003b3e:	f3bf 8f4f 	dsb	sy
 8003b42:	60fb      	str	r3, [r7, #12]
}
 8003b44:	bf00      	nop
 8003b46:	bf00      	nop
 8003b48:	e7fd      	b.n	8003b46 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	3318      	adds	r3, #24
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7fe fe2e 	bl	80027b0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b54:	4b1d      	ldr	r3, [pc, #116]	@ (8003bcc <xTaskRemoveFromEventList+0xb0>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d11d      	bne.n	8003b98 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	3304      	adds	r3, #4
 8003b60:	4618      	mov	r0, r3
 8003b62:	f7fe fe25 	bl	80027b0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b6a:	4b19      	ldr	r3, [pc, #100]	@ (8003bd0 <xTaskRemoveFromEventList+0xb4>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	429a      	cmp	r2, r3
 8003b70:	d903      	bls.n	8003b7a <xTaskRemoveFromEventList+0x5e>
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b76:	4a16      	ldr	r2, [pc, #88]	@ (8003bd0 <xTaskRemoveFromEventList+0xb4>)
 8003b78:	6013      	str	r3, [r2, #0]
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b7e:	4613      	mov	r3, r2
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	4413      	add	r3, r2
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	4a13      	ldr	r2, [pc, #76]	@ (8003bd4 <xTaskRemoveFromEventList+0xb8>)
 8003b88:	441a      	add	r2, r3
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	3304      	adds	r3, #4
 8003b8e:	4619      	mov	r1, r3
 8003b90:	4610      	mov	r0, r2
 8003b92:	f7fe fdb0 	bl	80026f6 <vListInsertEnd>
 8003b96:	e005      	b.n	8003ba4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	3318      	adds	r3, #24
 8003b9c:	4619      	mov	r1, r3
 8003b9e:	480e      	ldr	r0, [pc, #56]	@ (8003bd8 <xTaskRemoveFromEventList+0xbc>)
 8003ba0:	f7fe fda9 	bl	80026f6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8003bdc <xTaskRemoveFromEventList+0xc0>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d905      	bls.n	8003bbe <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8003be0 <xTaskRemoveFromEventList+0xc4>)
 8003bb8:	2201      	movs	r2, #1
 8003bba:	601a      	str	r2, [r3, #0]
 8003bbc:	e001      	b.n	8003bc2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003bc2:	697b      	ldr	r3, [r7, #20]
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3718      	adds	r7, #24
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	20000da8 	.word	0x20000da8
 8003bd0:	20000d88 	.word	0x20000d88
 8003bd4:	200008b0 	.word	0x200008b0
 8003bd8:	20000d40 	.word	0x20000d40
 8003bdc:	200008ac 	.word	0x200008ac
 8003be0:	20000d94 	.word	0x20000d94

08003be4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003be4:	b480      	push	{r7}
 8003be6:	b083      	sub	sp, #12
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003bec:	4b06      	ldr	r3, [pc, #24]	@ (8003c08 <vTaskInternalSetTimeOutState+0x24>)
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003bf4:	4b05      	ldr	r3, [pc, #20]	@ (8003c0c <vTaskInternalSetTimeOutState+0x28>)
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	605a      	str	r2, [r3, #4]
}
 8003bfc:	bf00      	nop
 8003bfe:	370c      	adds	r7, #12
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr
 8003c08:	20000d98 	.word	0x20000d98
 8003c0c:	20000d84 	.word	0x20000d84

08003c10 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b088      	sub	sp, #32
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d10b      	bne.n	8003c38 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003c20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c24:	f383 8811 	msr	BASEPRI, r3
 8003c28:	f3bf 8f6f 	isb	sy
 8003c2c:	f3bf 8f4f 	dsb	sy
 8003c30:	613b      	str	r3, [r7, #16]
}
 8003c32:	bf00      	nop
 8003c34:	bf00      	nop
 8003c36:	e7fd      	b.n	8003c34 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d10b      	bne.n	8003c56 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c42:	f383 8811 	msr	BASEPRI, r3
 8003c46:	f3bf 8f6f 	isb	sy
 8003c4a:	f3bf 8f4f 	dsb	sy
 8003c4e:	60fb      	str	r3, [r7, #12]
}
 8003c50:	bf00      	nop
 8003c52:	bf00      	nop
 8003c54:	e7fd      	b.n	8003c52 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003c56:	f000 fe97 	bl	8004988 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003c5a:	4b1d      	ldr	r3, [pc, #116]	@ (8003cd0 <xTaskCheckForTimeOut+0xc0>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	69ba      	ldr	r2, [r7, #24]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003c72:	d102      	bne.n	8003c7a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003c74:	2300      	movs	r3, #0
 8003c76:	61fb      	str	r3, [r7, #28]
 8003c78:	e023      	b.n	8003cc2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	4b15      	ldr	r3, [pc, #84]	@ (8003cd4 <xTaskCheckForTimeOut+0xc4>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d007      	beq.n	8003c96 <xTaskCheckForTimeOut+0x86>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	69ba      	ldr	r2, [r7, #24]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d302      	bcc.n	8003c96 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003c90:	2301      	movs	r3, #1
 8003c92:	61fb      	str	r3, [r7, #28]
 8003c94:	e015      	b.n	8003cc2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	697a      	ldr	r2, [r7, #20]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d20b      	bcs.n	8003cb8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	1ad2      	subs	r2, r2, r3
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f7ff ff99 	bl	8003be4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	61fb      	str	r3, [r7, #28]
 8003cb6:	e004      	b.n	8003cc2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003cc2:	f000 fe93 	bl	80049ec <vPortExitCritical>

	return xReturn;
 8003cc6:	69fb      	ldr	r3, [r7, #28]
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3720      	adds	r7, #32
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	20000d84 	.word	0x20000d84
 8003cd4:	20000d98 	.word	0x20000d98

08003cd8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003cd8:	b480      	push	{r7}
 8003cda:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003cdc:	4b03      	ldr	r3, [pc, #12]	@ (8003cec <vTaskMissedYield+0x14>)
 8003cde:	2201      	movs	r2, #1
 8003ce0:	601a      	str	r2, [r3, #0]
}
 8003ce2:	bf00      	nop
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr
 8003cec:	20000d94 	.word	0x20000d94

08003cf0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b082      	sub	sp, #8
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003cf8:	f000 f852 	bl	8003da0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003cfc:	4b06      	ldr	r3, [pc, #24]	@ (8003d18 <prvIdleTask+0x28>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d9f9      	bls.n	8003cf8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003d04:	4b05      	ldr	r3, [pc, #20]	@ (8003d1c <prvIdleTask+0x2c>)
 8003d06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d0a:	601a      	str	r2, [r3, #0]
 8003d0c:	f3bf 8f4f 	dsb	sy
 8003d10:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003d14:	e7f0      	b.n	8003cf8 <prvIdleTask+0x8>
 8003d16:	bf00      	nop
 8003d18:	200008b0 	.word	0x200008b0
 8003d1c:	e000ed04 	.word	0xe000ed04

08003d20 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b082      	sub	sp, #8
 8003d24:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003d26:	2300      	movs	r3, #0
 8003d28:	607b      	str	r3, [r7, #4]
 8003d2a:	e00c      	b.n	8003d46 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003d2c:	687a      	ldr	r2, [r7, #4]
 8003d2e:	4613      	mov	r3, r2
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	4413      	add	r3, r2
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	4a12      	ldr	r2, [pc, #72]	@ (8003d80 <prvInitialiseTaskLists+0x60>)
 8003d38:	4413      	add	r3, r2
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f7fe fcae 	bl	800269c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	3301      	adds	r3, #1
 8003d44:	607b      	str	r3, [r7, #4]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2b37      	cmp	r3, #55	@ 0x37
 8003d4a:	d9ef      	bls.n	8003d2c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003d4c:	480d      	ldr	r0, [pc, #52]	@ (8003d84 <prvInitialiseTaskLists+0x64>)
 8003d4e:	f7fe fca5 	bl	800269c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003d52:	480d      	ldr	r0, [pc, #52]	@ (8003d88 <prvInitialiseTaskLists+0x68>)
 8003d54:	f7fe fca2 	bl	800269c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003d58:	480c      	ldr	r0, [pc, #48]	@ (8003d8c <prvInitialiseTaskLists+0x6c>)
 8003d5a:	f7fe fc9f 	bl	800269c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003d5e:	480c      	ldr	r0, [pc, #48]	@ (8003d90 <prvInitialiseTaskLists+0x70>)
 8003d60:	f7fe fc9c 	bl	800269c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003d64:	480b      	ldr	r0, [pc, #44]	@ (8003d94 <prvInitialiseTaskLists+0x74>)
 8003d66:	f7fe fc99 	bl	800269c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003d6a:	4b0b      	ldr	r3, [pc, #44]	@ (8003d98 <prvInitialiseTaskLists+0x78>)
 8003d6c:	4a05      	ldr	r2, [pc, #20]	@ (8003d84 <prvInitialiseTaskLists+0x64>)
 8003d6e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003d70:	4b0a      	ldr	r3, [pc, #40]	@ (8003d9c <prvInitialiseTaskLists+0x7c>)
 8003d72:	4a05      	ldr	r2, [pc, #20]	@ (8003d88 <prvInitialiseTaskLists+0x68>)
 8003d74:	601a      	str	r2, [r3, #0]
}
 8003d76:	bf00      	nop
 8003d78:	3708      	adds	r7, #8
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	bf00      	nop
 8003d80:	200008b0 	.word	0x200008b0
 8003d84:	20000d10 	.word	0x20000d10
 8003d88:	20000d24 	.word	0x20000d24
 8003d8c:	20000d40 	.word	0x20000d40
 8003d90:	20000d54 	.word	0x20000d54
 8003d94:	20000d6c 	.word	0x20000d6c
 8003d98:	20000d38 	.word	0x20000d38
 8003d9c:	20000d3c 	.word	0x20000d3c

08003da0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b082      	sub	sp, #8
 8003da4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003da6:	e019      	b.n	8003ddc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003da8:	f000 fdee 	bl	8004988 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003dac:	4b10      	ldr	r3, [pc, #64]	@ (8003df0 <prvCheckTasksWaitingTermination+0x50>)
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	3304      	adds	r3, #4
 8003db8:	4618      	mov	r0, r3
 8003dba:	f7fe fcf9 	bl	80027b0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8003df4 <prvCheckTasksWaitingTermination+0x54>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	4a0b      	ldr	r2, [pc, #44]	@ (8003df4 <prvCheckTasksWaitingTermination+0x54>)
 8003dc6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8003df8 <prvCheckTasksWaitingTermination+0x58>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	3b01      	subs	r3, #1
 8003dce:	4a0a      	ldr	r2, [pc, #40]	@ (8003df8 <prvCheckTasksWaitingTermination+0x58>)
 8003dd0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003dd2:	f000 fe0b 	bl	80049ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 f810 	bl	8003dfc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003ddc:	4b06      	ldr	r3, [pc, #24]	@ (8003df8 <prvCheckTasksWaitingTermination+0x58>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d1e1      	bne.n	8003da8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003de4:	bf00      	nop
 8003de6:	bf00      	nop
 8003de8:	3708      	adds	r7, #8
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	20000d54 	.word	0x20000d54
 8003df4:	20000d80 	.word	0x20000d80
 8003df8:	20000d68 	.word	0x20000d68

08003dfc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	3354      	adds	r3, #84	@ 0x54
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f001 f8d5 	bl	8004fb8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d108      	bne.n	8003e2a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f000 ffa3 	bl	8004d68 <vPortFree>
				vPortFree( pxTCB );
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f000 ffa0 	bl	8004d68 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003e28:	e019      	b.n	8003e5e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d103      	bne.n	8003e3c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	f000 ff97 	bl	8004d68 <vPortFree>
	}
 8003e3a:	e010      	b.n	8003e5e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d00b      	beq.n	8003e5e <prvDeleteTCB+0x62>
	__asm volatile
 8003e46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e4a:	f383 8811 	msr	BASEPRI, r3
 8003e4e:	f3bf 8f6f 	isb	sy
 8003e52:	f3bf 8f4f 	dsb	sy
 8003e56:	60fb      	str	r3, [r7, #12]
}
 8003e58:	bf00      	nop
 8003e5a:	bf00      	nop
 8003e5c:	e7fd      	b.n	8003e5a <prvDeleteTCB+0x5e>
	}
 8003e5e:	bf00      	nop
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
	...

08003e68 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e6e:	4b0c      	ldr	r3, [pc, #48]	@ (8003ea0 <prvResetNextTaskUnblockTime+0x38>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d104      	bne.n	8003e82 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003e78:	4b0a      	ldr	r3, [pc, #40]	@ (8003ea4 <prvResetNextTaskUnblockTime+0x3c>)
 8003e7a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003e7e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003e80:	e008      	b.n	8003e94 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e82:	4b07      	ldr	r3, [pc, #28]	@ (8003ea0 <prvResetNextTaskUnblockTime+0x38>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	68db      	ldr	r3, [r3, #12]
 8003e8a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	4a04      	ldr	r2, [pc, #16]	@ (8003ea4 <prvResetNextTaskUnblockTime+0x3c>)
 8003e92:	6013      	str	r3, [r2, #0]
}
 8003e94:	bf00      	nop
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr
 8003ea0:	20000d38 	.word	0x20000d38
 8003ea4:	20000da0 	.word	0x20000da0

08003ea8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003eae:	4b0b      	ldr	r3, [pc, #44]	@ (8003edc <xTaskGetSchedulerState+0x34>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d102      	bne.n	8003ebc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	607b      	str	r3, [r7, #4]
 8003eba:	e008      	b.n	8003ece <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ebc:	4b08      	ldr	r3, [pc, #32]	@ (8003ee0 <xTaskGetSchedulerState+0x38>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d102      	bne.n	8003eca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003ec4:	2302      	movs	r3, #2
 8003ec6:	607b      	str	r3, [r7, #4]
 8003ec8:	e001      	b.n	8003ece <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003ece:	687b      	ldr	r3, [r7, #4]
	}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr
 8003edc:	20000d8c 	.word	0x20000d8c
 8003ee0:	20000da8 	.word	0x20000da8

08003ee4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b086      	sub	sp, #24
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d058      	beq.n	8003fac <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003efa:	4b2f      	ldr	r3, [pc, #188]	@ (8003fb8 <xTaskPriorityDisinherit+0xd4>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	693a      	ldr	r2, [r7, #16]
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d00b      	beq.n	8003f1c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8003f04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f08:	f383 8811 	msr	BASEPRI, r3
 8003f0c:	f3bf 8f6f 	isb	sy
 8003f10:	f3bf 8f4f 	dsb	sy
 8003f14:	60fb      	str	r3, [r7, #12]
}
 8003f16:	bf00      	nop
 8003f18:	bf00      	nop
 8003f1a:	e7fd      	b.n	8003f18 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d10b      	bne.n	8003f3c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8003f24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f28:	f383 8811 	msr	BASEPRI, r3
 8003f2c:	f3bf 8f6f 	isb	sy
 8003f30:	f3bf 8f4f 	dsb	sy
 8003f34:	60bb      	str	r3, [r7, #8]
}
 8003f36:	bf00      	nop
 8003f38:	bf00      	nop
 8003f3a:	e7fd      	b.n	8003f38 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f40:	1e5a      	subs	r2, r3, #1
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d02c      	beq.n	8003fac <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d128      	bne.n	8003fac <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	3304      	adds	r3, #4
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f7fe fc26 	bl	80027b0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f70:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8003fbc <xTaskPriorityDisinherit+0xd8>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d903      	bls.n	8003f8c <xTaskPriorityDisinherit+0xa8>
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f88:	4a0c      	ldr	r2, [pc, #48]	@ (8003fbc <xTaskPriorityDisinherit+0xd8>)
 8003f8a:	6013      	str	r3, [r2, #0]
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f90:	4613      	mov	r3, r2
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	4413      	add	r3, r2
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	4a09      	ldr	r2, [pc, #36]	@ (8003fc0 <xTaskPriorityDisinherit+0xdc>)
 8003f9a:	441a      	add	r2, r3
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	3304      	adds	r3, #4
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	4610      	mov	r0, r2
 8003fa4:	f7fe fba7 	bl	80026f6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003fac:	697b      	ldr	r3, [r7, #20]
	}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3718      	adds	r7, #24
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	200008ac 	.word	0x200008ac
 8003fbc:	20000d88 	.word	0x20000d88
 8003fc0:	200008b0 	.word	0x200008b0

08003fc4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
 8003fcc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003fce:	4b21      	ldr	r3, [pc, #132]	@ (8004054 <prvAddCurrentTaskToDelayedList+0x90>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003fd4:	4b20      	ldr	r3, [pc, #128]	@ (8004058 <prvAddCurrentTaskToDelayedList+0x94>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	3304      	adds	r3, #4
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f7fe fbe8 	bl	80027b0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003fe6:	d10a      	bne.n	8003ffe <prvAddCurrentTaskToDelayedList+0x3a>
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d007      	beq.n	8003ffe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003fee:	4b1a      	ldr	r3, [pc, #104]	@ (8004058 <prvAddCurrentTaskToDelayedList+0x94>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	3304      	adds	r3, #4
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	4819      	ldr	r0, [pc, #100]	@ (800405c <prvAddCurrentTaskToDelayedList+0x98>)
 8003ff8:	f7fe fb7d 	bl	80026f6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003ffc:	e026      	b.n	800404c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003ffe:	68fa      	ldr	r2, [r7, #12]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	4413      	add	r3, r2
 8004004:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004006:	4b14      	ldr	r3, [pc, #80]	@ (8004058 <prvAddCurrentTaskToDelayedList+0x94>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	68ba      	ldr	r2, [r7, #8]
 800400c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800400e:	68ba      	ldr	r2, [r7, #8]
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	429a      	cmp	r2, r3
 8004014:	d209      	bcs.n	800402a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004016:	4b12      	ldr	r3, [pc, #72]	@ (8004060 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	4b0f      	ldr	r3, [pc, #60]	@ (8004058 <prvAddCurrentTaskToDelayedList+0x94>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	3304      	adds	r3, #4
 8004020:	4619      	mov	r1, r3
 8004022:	4610      	mov	r0, r2
 8004024:	f7fe fb8b 	bl	800273e <vListInsert>
}
 8004028:	e010      	b.n	800404c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800402a:	4b0e      	ldr	r3, [pc, #56]	@ (8004064 <prvAddCurrentTaskToDelayedList+0xa0>)
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	4b0a      	ldr	r3, [pc, #40]	@ (8004058 <prvAddCurrentTaskToDelayedList+0x94>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	3304      	adds	r3, #4
 8004034:	4619      	mov	r1, r3
 8004036:	4610      	mov	r0, r2
 8004038:	f7fe fb81 	bl	800273e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800403c:	4b0a      	ldr	r3, [pc, #40]	@ (8004068 <prvAddCurrentTaskToDelayedList+0xa4>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68ba      	ldr	r2, [r7, #8]
 8004042:	429a      	cmp	r2, r3
 8004044:	d202      	bcs.n	800404c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004046:	4a08      	ldr	r2, [pc, #32]	@ (8004068 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	6013      	str	r3, [r2, #0]
}
 800404c:	bf00      	nop
 800404e:	3710      	adds	r7, #16
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	20000d84 	.word	0x20000d84
 8004058:	200008ac 	.word	0x200008ac
 800405c:	20000d6c 	.word	0x20000d6c
 8004060:	20000d3c 	.word	0x20000d3c
 8004064:	20000d38 	.word	0x20000d38
 8004068:	20000da0 	.word	0x20000da0

0800406c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b08a      	sub	sp, #40	@ 0x28
 8004070:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004072:	2300      	movs	r3, #0
 8004074:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004076:	f000 fb13 	bl	80046a0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800407a:	4b1d      	ldr	r3, [pc, #116]	@ (80040f0 <xTimerCreateTimerTask+0x84>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d021      	beq.n	80040c6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004082:	2300      	movs	r3, #0
 8004084:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004086:	2300      	movs	r3, #0
 8004088:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800408a:	1d3a      	adds	r2, r7, #4
 800408c:	f107 0108 	add.w	r1, r7, #8
 8004090:	f107 030c 	add.w	r3, r7, #12
 8004094:	4618      	mov	r0, r3
 8004096:	f7fe fae7 	bl	8002668 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800409a:	6879      	ldr	r1, [r7, #4]
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	68fa      	ldr	r2, [r7, #12]
 80040a0:	9202      	str	r2, [sp, #8]
 80040a2:	9301      	str	r3, [sp, #4]
 80040a4:	2302      	movs	r3, #2
 80040a6:	9300      	str	r3, [sp, #0]
 80040a8:	2300      	movs	r3, #0
 80040aa:	460a      	mov	r2, r1
 80040ac:	4911      	ldr	r1, [pc, #68]	@ (80040f4 <xTimerCreateTimerTask+0x88>)
 80040ae:	4812      	ldr	r0, [pc, #72]	@ (80040f8 <xTimerCreateTimerTask+0x8c>)
 80040b0:	f7ff f8a2 	bl	80031f8 <xTaskCreateStatic>
 80040b4:	4603      	mov	r3, r0
 80040b6:	4a11      	ldr	r2, [pc, #68]	@ (80040fc <xTimerCreateTimerTask+0x90>)
 80040b8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80040ba:	4b10      	ldr	r3, [pc, #64]	@ (80040fc <xTimerCreateTimerTask+0x90>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d001      	beq.n	80040c6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80040c2:	2301      	movs	r3, #1
 80040c4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d10b      	bne.n	80040e4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80040cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040d0:	f383 8811 	msr	BASEPRI, r3
 80040d4:	f3bf 8f6f 	isb	sy
 80040d8:	f3bf 8f4f 	dsb	sy
 80040dc:	613b      	str	r3, [r7, #16]
}
 80040de:	bf00      	nop
 80040e0:	bf00      	nop
 80040e2:	e7fd      	b.n	80040e0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80040e4:	697b      	ldr	r3, [r7, #20]
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3718      	adds	r7, #24
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	20000ddc 	.word	0x20000ddc
 80040f4:	080051c0 	.word	0x080051c0
 80040f8:	08004239 	.word	0x08004239
 80040fc:	20000de0 	.word	0x20000de0

08004100 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b08a      	sub	sp, #40	@ 0x28
 8004104:	af00      	add	r7, sp, #0
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	607a      	str	r2, [r7, #4]
 800410c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800410e:	2300      	movs	r3, #0
 8004110:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d10b      	bne.n	8004130 <xTimerGenericCommand+0x30>
	__asm volatile
 8004118:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800411c:	f383 8811 	msr	BASEPRI, r3
 8004120:	f3bf 8f6f 	isb	sy
 8004124:	f3bf 8f4f 	dsb	sy
 8004128:	623b      	str	r3, [r7, #32]
}
 800412a:	bf00      	nop
 800412c:	bf00      	nop
 800412e:	e7fd      	b.n	800412c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004130:	4b19      	ldr	r3, [pc, #100]	@ (8004198 <xTimerGenericCommand+0x98>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d02a      	beq.n	800418e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	2b05      	cmp	r3, #5
 8004148:	dc18      	bgt.n	800417c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800414a:	f7ff fead 	bl	8003ea8 <xTaskGetSchedulerState>
 800414e:	4603      	mov	r3, r0
 8004150:	2b02      	cmp	r3, #2
 8004152:	d109      	bne.n	8004168 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004154:	4b10      	ldr	r3, [pc, #64]	@ (8004198 <xTimerGenericCommand+0x98>)
 8004156:	6818      	ldr	r0, [r3, #0]
 8004158:	f107 0110 	add.w	r1, r7, #16
 800415c:	2300      	movs	r3, #0
 800415e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004160:	f7fe fc5a 	bl	8002a18 <xQueueGenericSend>
 8004164:	6278      	str	r0, [r7, #36]	@ 0x24
 8004166:	e012      	b.n	800418e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004168:	4b0b      	ldr	r3, [pc, #44]	@ (8004198 <xTimerGenericCommand+0x98>)
 800416a:	6818      	ldr	r0, [r3, #0]
 800416c:	f107 0110 	add.w	r1, r7, #16
 8004170:	2300      	movs	r3, #0
 8004172:	2200      	movs	r2, #0
 8004174:	f7fe fc50 	bl	8002a18 <xQueueGenericSend>
 8004178:	6278      	str	r0, [r7, #36]	@ 0x24
 800417a:	e008      	b.n	800418e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800417c:	4b06      	ldr	r3, [pc, #24]	@ (8004198 <xTimerGenericCommand+0x98>)
 800417e:	6818      	ldr	r0, [r3, #0]
 8004180:	f107 0110 	add.w	r1, r7, #16
 8004184:	2300      	movs	r3, #0
 8004186:	683a      	ldr	r2, [r7, #0]
 8004188:	f7fe fd48 	bl	8002c1c <xQueueGenericSendFromISR>
 800418c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800418e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004190:	4618      	mov	r0, r3
 8004192:	3728      	adds	r7, #40	@ 0x28
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}
 8004198:	20000ddc 	.word	0x20000ddc

0800419c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b088      	sub	sp, #32
 80041a0:	af02      	add	r7, sp, #8
 80041a2:	6078      	str	r0, [r7, #4]
 80041a4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041a6:	4b23      	ldr	r3, [pc, #140]	@ (8004234 <prvProcessExpiredTimer+0x98>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	68db      	ldr	r3, [r3, #12]
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	3304      	adds	r3, #4
 80041b4:	4618      	mov	r0, r3
 80041b6:	f7fe fafb 	bl	80027b0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80041c0:	f003 0304 	and.w	r3, r3, #4
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d023      	beq.n	8004210 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	699a      	ldr	r2, [r3, #24]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	18d1      	adds	r1, r2, r3
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	683a      	ldr	r2, [r7, #0]
 80041d4:	6978      	ldr	r0, [r7, #20]
 80041d6:	f000 f8d5 	bl	8004384 <prvInsertTimerInActiveList>
 80041da:	4603      	mov	r3, r0
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d020      	beq.n	8004222 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80041e0:	2300      	movs	r3, #0
 80041e2:	9300      	str	r3, [sp, #0]
 80041e4:	2300      	movs	r3, #0
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	2100      	movs	r1, #0
 80041ea:	6978      	ldr	r0, [r7, #20]
 80041ec:	f7ff ff88 	bl	8004100 <xTimerGenericCommand>
 80041f0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d114      	bne.n	8004222 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80041f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041fc:	f383 8811 	msr	BASEPRI, r3
 8004200:	f3bf 8f6f 	isb	sy
 8004204:	f3bf 8f4f 	dsb	sy
 8004208:	60fb      	str	r3, [r7, #12]
}
 800420a:	bf00      	nop
 800420c:	bf00      	nop
 800420e:	e7fd      	b.n	800420c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004216:	f023 0301 	bic.w	r3, r3, #1
 800421a:	b2da      	uxtb	r2, r3
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	6a1b      	ldr	r3, [r3, #32]
 8004226:	6978      	ldr	r0, [r7, #20]
 8004228:	4798      	blx	r3
}
 800422a:	bf00      	nop
 800422c:	3718      	adds	r7, #24
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	20000dd4 	.word	0x20000dd4

08004238 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b084      	sub	sp, #16
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004240:	f107 0308 	add.w	r3, r7, #8
 8004244:	4618      	mov	r0, r3
 8004246:	f000 f859 	bl	80042fc <prvGetNextExpireTime>
 800424a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	4619      	mov	r1, r3
 8004250:	68f8      	ldr	r0, [r7, #12]
 8004252:	f000 f805 	bl	8004260 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004256:	f000 f8d7 	bl	8004408 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800425a:	bf00      	nop
 800425c:	e7f0      	b.n	8004240 <prvTimerTask+0x8>
	...

08004260 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800426a:	f7ff fa29 	bl	80036c0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800426e:	f107 0308 	add.w	r3, r7, #8
 8004272:	4618      	mov	r0, r3
 8004274:	f000 f866 	bl	8004344 <prvSampleTimeNow>
 8004278:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d130      	bne.n	80042e2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d10a      	bne.n	800429c <prvProcessTimerOrBlockTask+0x3c>
 8004286:	687a      	ldr	r2, [r7, #4]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	429a      	cmp	r2, r3
 800428c:	d806      	bhi.n	800429c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800428e:	f7ff fa25 	bl	80036dc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004292:	68f9      	ldr	r1, [r7, #12]
 8004294:	6878      	ldr	r0, [r7, #4]
 8004296:	f7ff ff81 	bl	800419c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800429a:	e024      	b.n	80042e6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d008      	beq.n	80042b4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80042a2:	4b13      	ldr	r3, [pc, #76]	@ (80042f0 <prvProcessTimerOrBlockTask+0x90>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d101      	bne.n	80042b0 <prvProcessTimerOrBlockTask+0x50>
 80042ac:	2301      	movs	r3, #1
 80042ae:	e000      	b.n	80042b2 <prvProcessTimerOrBlockTask+0x52>
 80042b0:	2300      	movs	r3, #0
 80042b2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80042b4:	4b0f      	ldr	r3, [pc, #60]	@ (80042f4 <prvProcessTimerOrBlockTask+0x94>)
 80042b6:	6818      	ldr	r0, [r3, #0]
 80042b8:	687a      	ldr	r2, [r7, #4]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	683a      	ldr	r2, [r7, #0]
 80042c0:	4619      	mov	r1, r3
 80042c2:	f7fe ff65 	bl	8003190 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80042c6:	f7ff fa09 	bl	80036dc <xTaskResumeAll>
 80042ca:	4603      	mov	r3, r0
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d10a      	bne.n	80042e6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80042d0:	4b09      	ldr	r3, [pc, #36]	@ (80042f8 <prvProcessTimerOrBlockTask+0x98>)
 80042d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042d6:	601a      	str	r2, [r3, #0]
 80042d8:	f3bf 8f4f 	dsb	sy
 80042dc:	f3bf 8f6f 	isb	sy
}
 80042e0:	e001      	b.n	80042e6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80042e2:	f7ff f9fb 	bl	80036dc <xTaskResumeAll>
}
 80042e6:	bf00      	nop
 80042e8:	3710      	adds	r7, #16
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	20000dd8 	.word	0x20000dd8
 80042f4:	20000ddc 	.word	0x20000ddc
 80042f8:	e000ed04 	.word	0xe000ed04

080042fc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80042fc:	b480      	push	{r7}
 80042fe:	b085      	sub	sp, #20
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004304:	4b0e      	ldr	r3, [pc, #56]	@ (8004340 <prvGetNextExpireTime+0x44>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d101      	bne.n	8004312 <prvGetNextExpireTime+0x16>
 800430e:	2201      	movs	r2, #1
 8004310:	e000      	b.n	8004314 <prvGetNextExpireTime+0x18>
 8004312:	2200      	movs	r2, #0
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d105      	bne.n	800432c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004320:	4b07      	ldr	r3, [pc, #28]	@ (8004340 <prvGetNextExpireTime+0x44>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	60fb      	str	r3, [r7, #12]
 800432a:	e001      	b.n	8004330 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800432c:	2300      	movs	r3, #0
 800432e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004330:	68fb      	ldr	r3, [r7, #12]
}
 8004332:	4618      	mov	r0, r3
 8004334:	3714      	adds	r7, #20
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr
 800433e:	bf00      	nop
 8004340:	20000dd4 	.word	0x20000dd4

08004344 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b084      	sub	sp, #16
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800434c:	f7ff fa64 	bl	8003818 <xTaskGetTickCount>
 8004350:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004352:	4b0b      	ldr	r3, [pc, #44]	@ (8004380 <prvSampleTimeNow+0x3c>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	68fa      	ldr	r2, [r7, #12]
 8004358:	429a      	cmp	r2, r3
 800435a:	d205      	bcs.n	8004368 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800435c:	f000 f93a 	bl	80045d4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	601a      	str	r2, [r3, #0]
 8004366:	e002      	b.n	800436e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800436e:	4a04      	ldr	r2, [pc, #16]	@ (8004380 <prvSampleTimeNow+0x3c>)
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004374:	68fb      	ldr	r3, [r7, #12]
}
 8004376:	4618      	mov	r0, r3
 8004378:	3710      	adds	r7, #16
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
 800437e:	bf00      	nop
 8004380:	20000de4 	.word	0x20000de4

08004384 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b086      	sub	sp, #24
 8004388:	af00      	add	r7, sp, #0
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	60b9      	str	r1, [r7, #8]
 800438e:	607a      	str	r2, [r7, #4]
 8004390:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004392:	2300      	movs	r3, #0
 8004394:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	68ba      	ldr	r2, [r7, #8]
 800439a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	68fa      	ldr	r2, [r7, #12]
 80043a0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80043a2:	68ba      	ldr	r2, [r7, #8]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d812      	bhi.n	80043d0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	1ad2      	subs	r2, r2, r3
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d302      	bcc.n	80043be <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80043b8:	2301      	movs	r3, #1
 80043ba:	617b      	str	r3, [r7, #20]
 80043bc:	e01b      	b.n	80043f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80043be:	4b10      	ldr	r3, [pc, #64]	@ (8004400 <prvInsertTimerInActiveList+0x7c>)
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	3304      	adds	r3, #4
 80043c6:	4619      	mov	r1, r3
 80043c8:	4610      	mov	r0, r2
 80043ca:	f7fe f9b8 	bl	800273e <vListInsert>
 80043ce:	e012      	b.n	80043f6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d206      	bcs.n	80043e6 <prvInsertTimerInActiveList+0x62>
 80043d8:	68ba      	ldr	r2, [r7, #8]
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	429a      	cmp	r2, r3
 80043de:	d302      	bcc.n	80043e6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80043e0:	2301      	movs	r3, #1
 80043e2:	617b      	str	r3, [r7, #20]
 80043e4:	e007      	b.n	80043f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80043e6:	4b07      	ldr	r3, [pc, #28]	@ (8004404 <prvInsertTimerInActiveList+0x80>)
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	3304      	adds	r3, #4
 80043ee:	4619      	mov	r1, r3
 80043f0:	4610      	mov	r0, r2
 80043f2:	f7fe f9a4 	bl	800273e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80043f6:	697b      	ldr	r3, [r7, #20]
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3718      	adds	r7, #24
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}
 8004400:	20000dd8 	.word	0x20000dd8
 8004404:	20000dd4 	.word	0x20000dd4

08004408 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b08e      	sub	sp, #56	@ 0x38
 800440c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800440e:	e0ce      	b.n	80045ae <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2b00      	cmp	r3, #0
 8004414:	da19      	bge.n	800444a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004416:	1d3b      	adds	r3, r7, #4
 8004418:	3304      	adds	r3, #4
 800441a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800441c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800441e:	2b00      	cmp	r3, #0
 8004420:	d10b      	bne.n	800443a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8004422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004426:	f383 8811 	msr	BASEPRI, r3
 800442a:	f3bf 8f6f 	isb	sy
 800442e:	f3bf 8f4f 	dsb	sy
 8004432:	61fb      	str	r3, [r7, #28]
}
 8004434:	bf00      	nop
 8004436:	bf00      	nop
 8004438:	e7fd      	b.n	8004436 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800443a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004440:	6850      	ldr	r0, [r2, #4]
 8004442:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004444:	6892      	ldr	r2, [r2, #8]
 8004446:	4611      	mov	r1, r2
 8004448:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2b00      	cmp	r3, #0
 800444e:	f2c0 80ae 	blt.w	80045ae <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004458:	695b      	ldr	r3, [r3, #20]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d004      	beq.n	8004468 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800445e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004460:	3304      	adds	r3, #4
 8004462:	4618      	mov	r0, r3
 8004464:	f7fe f9a4 	bl	80027b0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004468:	463b      	mov	r3, r7
 800446a:	4618      	mov	r0, r3
 800446c:	f7ff ff6a 	bl	8004344 <prvSampleTimeNow>
 8004470:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2b09      	cmp	r3, #9
 8004476:	f200 8097 	bhi.w	80045a8 <prvProcessReceivedCommands+0x1a0>
 800447a:	a201      	add	r2, pc, #4	@ (adr r2, 8004480 <prvProcessReceivedCommands+0x78>)
 800447c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004480:	080044a9 	.word	0x080044a9
 8004484:	080044a9 	.word	0x080044a9
 8004488:	080044a9 	.word	0x080044a9
 800448c:	0800451f 	.word	0x0800451f
 8004490:	08004533 	.word	0x08004533
 8004494:	0800457f 	.word	0x0800457f
 8004498:	080044a9 	.word	0x080044a9
 800449c:	080044a9 	.word	0x080044a9
 80044a0:	0800451f 	.word	0x0800451f
 80044a4:	08004533 	.word	0x08004533
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80044a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80044ae:	f043 0301 	orr.w	r3, r3, #1
 80044b2:	b2da      	uxtb	r2, r3
 80044b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80044ba:	68ba      	ldr	r2, [r7, #8]
 80044bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044be:	699b      	ldr	r3, [r3, #24]
 80044c0:	18d1      	adds	r1, r2, r3
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80044c8:	f7ff ff5c 	bl	8004384 <prvInsertTimerInActiveList>
 80044cc:	4603      	mov	r3, r0
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d06c      	beq.n	80045ac <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80044d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044d4:	6a1b      	ldr	r3, [r3, #32]
 80044d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80044d8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80044da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80044e0:	f003 0304 	and.w	r3, r3, #4
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d061      	beq.n	80045ac <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80044e8:	68ba      	ldr	r2, [r7, #8]
 80044ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	441a      	add	r2, r3
 80044f0:	2300      	movs	r3, #0
 80044f2:	9300      	str	r3, [sp, #0]
 80044f4:	2300      	movs	r3, #0
 80044f6:	2100      	movs	r1, #0
 80044f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80044fa:	f7ff fe01 	bl	8004100 <xTimerGenericCommand>
 80044fe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004500:	6a3b      	ldr	r3, [r7, #32]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d152      	bne.n	80045ac <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8004506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800450a:	f383 8811 	msr	BASEPRI, r3
 800450e:	f3bf 8f6f 	isb	sy
 8004512:	f3bf 8f4f 	dsb	sy
 8004516:	61bb      	str	r3, [r7, #24]
}
 8004518:	bf00      	nop
 800451a:	bf00      	nop
 800451c:	e7fd      	b.n	800451a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800451e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004520:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004524:	f023 0301 	bic.w	r3, r3, #1
 8004528:	b2da      	uxtb	r2, r3
 800452a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800452c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004530:	e03d      	b.n	80045ae <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004534:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004538:	f043 0301 	orr.w	r3, r3, #1
 800453c:	b2da      	uxtb	r2, r3
 800453e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004540:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004544:	68ba      	ldr	r2, [r7, #8]
 8004546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004548:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800454a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800454c:	699b      	ldr	r3, [r3, #24]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d10b      	bne.n	800456a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8004552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004556:	f383 8811 	msr	BASEPRI, r3
 800455a:	f3bf 8f6f 	isb	sy
 800455e:	f3bf 8f4f 	dsb	sy
 8004562:	617b      	str	r3, [r7, #20]
}
 8004564:	bf00      	nop
 8004566:	bf00      	nop
 8004568:	e7fd      	b.n	8004566 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800456a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800456c:	699a      	ldr	r2, [r3, #24]
 800456e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004570:	18d1      	adds	r1, r2, r3
 8004572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004574:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004576:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004578:	f7ff ff04 	bl	8004384 <prvInsertTimerInActiveList>
					break;
 800457c:	e017      	b.n	80045ae <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800457e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004580:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004584:	f003 0302 	and.w	r3, r3, #2
 8004588:	2b00      	cmp	r3, #0
 800458a:	d103      	bne.n	8004594 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800458c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800458e:	f000 fbeb 	bl	8004d68 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004592:	e00c      	b.n	80045ae <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004596:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800459a:	f023 0301 	bic.w	r3, r3, #1
 800459e:	b2da      	uxtb	r2, r3
 80045a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80045a6:	e002      	b.n	80045ae <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80045a8:	bf00      	nop
 80045aa:	e000      	b.n	80045ae <prvProcessReceivedCommands+0x1a6>
					break;
 80045ac:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80045ae:	4b08      	ldr	r3, [pc, #32]	@ (80045d0 <prvProcessReceivedCommands+0x1c8>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	1d39      	adds	r1, r7, #4
 80045b4:	2200      	movs	r2, #0
 80045b6:	4618      	mov	r0, r3
 80045b8:	f7fe fbce 	bl	8002d58 <xQueueReceive>
 80045bc:	4603      	mov	r3, r0
 80045be:	2b00      	cmp	r3, #0
 80045c0:	f47f af26 	bne.w	8004410 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80045c4:	bf00      	nop
 80045c6:	bf00      	nop
 80045c8:	3730      	adds	r7, #48	@ 0x30
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	20000ddc 	.word	0x20000ddc

080045d4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b088      	sub	sp, #32
 80045d8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80045da:	e049      	b.n	8004670 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80045dc:	4b2e      	ldr	r3, [pc, #184]	@ (8004698 <prvSwitchTimerLists+0xc4>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045e6:	4b2c      	ldr	r3, [pc, #176]	@ (8004698 <prvSwitchTimerLists+0xc4>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	68db      	ldr	r3, [r3, #12]
 80045ee:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	3304      	adds	r3, #4
 80045f4:	4618      	mov	r0, r3
 80045f6:	f7fe f8db 	bl	80027b0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6a1b      	ldr	r3, [r3, #32]
 80045fe:	68f8      	ldr	r0, [r7, #12]
 8004600:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004608:	f003 0304 	and.w	r3, r3, #4
 800460c:	2b00      	cmp	r3, #0
 800460e:	d02f      	beq.n	8004670 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	699b      	ldr	r3, [r3, #24]
 8004614:	693a      	ldr	r2, [r7, #16]
 8004616:	4413      	add	r3, r2
 8004618:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800461a:	68ba      	ldr	r2, [r7, #8]
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	429a      	cmp	r2, r3
 8004620:	d90e      	bls.n	8004640 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	68ba      	ldr	r2, [r7, #8]
 8004626:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	68fa      	ldr	r2, [r7, #12]
 800462c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800462e:	4b1a      	ldr	r3, [pc, #104]	@ (8004698 <prvSwitchTimerLists+0xc4>)
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	3304      	adds	r3, #4
 8004636:	4619      	mov	r1, r3
 8004638:	4610      	mov	r0, r2
 800463a:	f7fe f880 	bl	800273e <vListInsert>
 800463e:	e017      	b.n	8004670 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004640:	2300      	movs	r3, #0
 8004642:	9300      	str	r3, [sp, #0]
 8004644:	2300      	movs	r3, #0
 8004646:	693a      	ldr	r2, [r7, #16]
 8004648:	2100      	movs	r1, #0
 800464a:	68f8      	ldr	r0, [r7, #12]
 800464c:	f7ff fd58 	bl	8004100 <xTimerGenericCommand>
 8004650:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d10b      	bne.n	8004670 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8004658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800465c:	f383 8811 	msr	BASEPRI, r3
 8004660:	f3bf 8f6f 	isb	sy
 8004664:	f3bf 8f4f 	dsb	sy
 8004668:	603b      	str	r3, [r7, #0]
}
 800466a:	bf00      	nop
 800466c:	bf00      	nop
 800466e:	e7fd      	b.n	800466c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004670:	4b09      	ldr	r3, [pc, #36]	@ (8004698 <prvSwitchTimerLists+0xc4>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d1b0      	bne.n	80045dc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800467a:	4b07      	ldr	r3, [pc, #28]	@ (8004698 <prvSwitchTimerLists+0xc4>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004680:	4b06      	ldr	r3, [pc, #24]	@ (800469c <prvSwitchTimerLists+0xc8>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a04      	ldr	r2, [pc, #16]	@ (8004698 <prvSwitchTimerLists+0xc4>)
 8004686:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004688:	4a04      	ldr	r2, [pc, #16]	@ (800469c <prvSwitchTimerLists+0xc8>)
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	6013      	str	r3, [r2, #0]
}
 800468e:	bf00      	nop
 8004690:	3718      	adds	r7, #24
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	20000dd4 	.word	0x20000dd4
 800469c:	20000dd8 	.word	0x20000dd8

080046a0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b082      	sub	sp, #8
 80046a4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80046a6:	f000 f96f 	bl	8004988 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80046aa:	4b15      	ldr	r3, [pc, #84]	@ (8004700 <prvCheckForValidListAndQueue+0x60>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d120      	bne.n	80046f4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80046b2:	4814      	ldr	r0, [pc, #80]	@ (8004704 <prvCheckForValidListAndQueue+0x64>)
 80046b4:	f7fd fff2 	bl	800269c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80046b8:	4813      	ldr	r0, [pc, #76]	@ (8004708 <prvCheckForValidListAndQueue+0x68>)
 80046ba:	f7fd ffef 	bl	800269c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80046be:	4b13      	ldr	r3, [pc, #76]	@ (800470c <prvCheckForValidListAndQueue+0x6c>)
 80046c0:	4a10      	ldr	r2, [pc, #64]	@ (8004704 <prvCheckForValidListAndQueue+0x64>)
 80046c2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80046c4:	4b12      	ldr	r3, [pc, #72]	@ (8004710 <prvCheckForValidListAndQueue+0x70>)
 80046c6:	4a10      	ldr	r2, [pc, #64]	@ (8004708 <prvCheckForValidListAndQueue+0x68>)
 80046c8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80046ca:	2300      	movs	r3, #0
 80046cc:	9300      	str	r3, [sp, #0]
 80046ce:	4b11      	ldr	r3, [pc, #68]	@ (8004714 <prvCheckForValidListAndQueue+0x74>)
 80046d0:	4a11      	ldr	r2, [pc, #68]	@ (8004718 <prvCheckForValidListAndQueue+0x78>)
 80046d2:	2110      	movs	r1, #16
 80046d4:	200a      	movs	r0, #10
 80046d6:	f7fe f8ff 	bl	80028d8 <xQueueGenericCreateStatic>
 80046da:	4603      	mov	r3, r0
 80046dc:	4a08      	ldr	r2, [pc, #32]	@ (8004700 <prvCheckForValidListAndQueue+0x60>)
 80046de:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80046e0:	4b07      	ldr	r3, [pc, #28]	@ (8004700 <prvCheckForValidListAndQueue+0x60>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d005      	beq.n	80046f4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80046e8:	4b05      	ldr	r3, [pc, #20]	@ (8004700 <prvCheckForValidListAndQueue+0x60>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	490b      	ldr	r1, [pc, #44]	@ (800471c <prvCheckForValidListAndQueue+0x7c>)
 80046ee:	4618      	mov	r0, r3
 80046f0:	f7fe fd24 	bl	800313c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80046f4:	f000 f97a 	bl	80049ec <vPortExitCritical>
}
 80046f8:	bf00      	nop
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	bf00      	nop
 8004700:	20000ddc 	.word	0x20000ddc
 8004704:	20000dac 	.word	0x20000dac
 8004708:	20000dc0 	.word	0x20000dc0
 800470c:	20000dd4 	.word	0x20000dd4
 8004710:	20000dd8 	.word	0x20000dd8
 8004714:	20000e88 	.word	0x20000e88
 8004718:	20000de8 	.word	0x20000de8
 800471c:	080051c8 	.word	0x080051c8

08004720 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004720:	b480      	push	{r7}
 8004722:	b085      	sub	sp, #20
 8004724:	af00      	add	r7, sp, #0
 8004726:	60f8      	str	r0, [r7, #12]
 8004728:	60b9      	str	r1, [r7, #8]
 800472a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	3b04      	subs	r3, #4
 8004730:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004738:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	3b04      	subs	r3, #4
 800473e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	f023 0201 	bic.w	r2, r3, #1
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	3b04      	subs	r3, #4
 800474e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004750:	4a0c      	ldr	r2, [pc, #48]	@ (8004784 <pxPortInitialiseStack+0x64>)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	3b14      	subs	r3, #20
 800475a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	3b04      	subs	r3, #4
 8004766:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f06f 0202 	mvn.w	r2, #2
 800476e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	3b20      	subs	r3, #32
 8004774:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004776:	68fb      	ldr	r3, [r7, #12]
}
 8004778:	4618      	mov	r0, r3
 800477a:	3714      	adds	r7, #20
 800477c:	46bd      	mov	sp, r7
 800477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004782:	4770      	bx	lr
 8004784:	08004789 	.word	0x08004789

08004788 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004788:	b480      	push	{r7}
 800478a:	b085      	sub	sp, #20
 800478c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800478e:	2300      	movs	r3, #0
 8004790:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004792:	4b13      	ldr	r3, [pc, #76]	@ (80047e0 <prvTaskExitError+0x58>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800479a:	d00b      	beq.n	80047b4 <prvTaskExitError+0x2c>
	__asm volatile
 800479c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047a0:	f383 8811 	msr	BASEPRI, r3
 80047a4:	f3bf 8f6f 	isb	sy
 80047a8:	f3bf 8f4f 	dsb	sy
 80047ac:	60fb      	str	r3, [r7, #12]
}
 80047ae:	bf00      	nop
 80047b0:	bf00      	nop
 80047b2:	e7fd      	b.n	80047b0 <prvTaskExitError+0x28>
	__asm volatile
 80047b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047b8:	f383 8811 	msr	BASEPRI, r3
 80047bc:	f3bf 8f6f 	isb	sy
 80047c0:	f3bf 8f4f 	dsb	sy
 80047c4:	60bb      	str	r3, [r7, #8]
}
 80047c6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80047c8:	bf00      	nop
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d0fc      	beq.n	80047ca <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80047d0:	bf00      	nop
 80047d2:	bf00      	nop
 80047d4:	3714      	adds	r7, #20
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr
 80047de:	bf00      	nop
 80047e0:	2000000c 	.word	0x2000000c
	...

080047f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80047f0:	4b07      	ldr	r3, [pc, #28]	@ (8004810 <pxCurrentTCBConst2>)
 80047f2:	6819      	ldr	r1, [r3, #0]
 80047f4:	6808      	ldr	r0, [r1, #0]
 80047f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047fa:	f380 8809 	msr	PSP, r0
 80047fe:	f3bf 8f6f 	isb	sy
 8004802:	f04f 0000 	mov.w	r0, #0
 8004806:	f380 8811 	msr	BASEPRI, r0
 800480a:	4770      	bx	lr
 800480c:	f3af 8000 	nop.w

08004810 <pxCurrentTCBConst2>:
 8004810:	200008ac 	.word	0x200008ac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004814:	bf00      	nop
 8004816:	bf00      	nop

08004818 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004818:	4808      	ldr	r0, [pc, #32]	@ (800483c <prvPortStartFirstTask+0x24>)
 800481a:	6800      	ldr	r0, [r0, #0]
 800481c:	6800      	ldr	r0, [r0, #0]
 800481e:	f380 8808 	msr	MSP, r0
 8004822:	f04f 0000 	mov.w	r0, #0
 8004826:	f380 8814 	msr	CONTROL, r0
 800482a:	b662      	cpsie	i
 800482c:	b661      	cpsie	f
 800482e:	f3bf 8f4f 	dsb	sy
 8004832:	f3bf 8f6f 	isb	sy
 8004836:	df00      	svc	0
 8004838:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800483a:	bf00      	nop
 800483c:	e000ed08 	.word	0xe000ed08

08004840 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b086      	sub	sp, #24
 8004844:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004846:	4b47      	ldr	r3, [pc, #284]	@ (8004964 <xPortStartScheduler+0x124>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a47      	ldr	r2, [pc, #284]	@ (8004968 <xPortStartScheduler+0x128>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d10b      	bne.n	8004868 <xPortStartScheduler+0x28>
	__asm volatile
 8004850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004854:	f383 8811 	msr	BASEPRI, r3
 8004858:	f3bf 8f6f 	isb	sy
 800485c:	f3bf 8f4f 	dsb	sy
 8004860:	60fb      	str	r3, [r7, #12]
}
 8004862:	bf00      	nop
 8004864:	bf00      	nop
 8004866:	e7fd      	b.n	8004864 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004868:	4b3e      	ldr	r3, [pc, #248]	@ (8004964 <xPortStartScheduler+0x124>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a3f      	ldr	r2, [pc, #252]	@ (800496c <xPortStartScheduler+0x12c>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d10b      	bne.n	800488a <xPortStartScheduler+0x4a>
	__asm volatile
 8004872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004876:	f383 8811 	msr	BASEPRI, r3
 800487a:	f3bf 8f6f 	isb	sy
 800487e:	f3bf 8f4f 	dsb	sy
 8004882:	613b      	str	r3, [r7, #16]
}
 8004884:	bf00      	nop
 8004886:	bf00      	nop
 8004888:	e7fd      	b.n	8004886 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800488a:	4b39      	ldr	r3, [pc, #228]	@ (8004970 <xPortStartScheduler+0x130>)
 800488c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	781b      	ldrb	r3, [r3, #0]
 8004892:	b2db      	uxtb	r3, r3
 8004894:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	22ff      	movs	r2, #255	@ 0xff
 800489a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	781b      	ldrb	r3, [r3, #0]
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80048a4:	78fb      	ldrb	r3, [r7, #3]
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80048ac:	b2da      	uxtb	r2, r3
 80048ae:	4b31      	ldr	r3, [pc, #196]	@ (8004974 <xPortStartScheduler+0x134>)
 80048b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80048b2:	4b31      	ldr	r3, [pc, #196]	@ (8004978 <xPortStartScheduler+0x138>)
 80048b4:	2207      	movs	r2, #7
 80048b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80048b8:	e009      	b.n	80048ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80048ba:	4b2f      	ldr	r3, [pc, #188]	@ (8004978 <xPortStartScheduler+0x138>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	3b01      	subs	r3, #1
 80048c0:	4a2d      	ldr	r2, [pc, #180]	@ (8004978 <xPortStartScheduler+0x138>)
 80048c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80048c4:	78fb      	ldrb	r3, [r7, #3]
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	005b      	lsls	r3, r3, #1
 80048ca:	b2db      	uxtb	r3, r3
 80048cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80048ce:	78fb      	ldrb	r3, [r7, #3]
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048d6:	2b80      	cmp	r3, #128	@ 0x80
 80048d8:	d0ef      	beq.n	80048ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80048da:	4b27      	ldr	r3, [pc, #156]	@ (8004978 <xPortStartScheduler+0x138>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f1c3 0307 	rsb	r3, r3, #7
 80048e2:	2b04      	cmp	r3, #4
 80048e4:	d00b      	beq.n	80048fe <xPortStartScheduler+0xbe>
	__asm volatile
 80048e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ea:	f383 8811 	msr	BASEPRI, r3
 80048ee:	f3bf 8f6f 	isb	sy
 80048f2:	f3bf 8f4f 	dsb	sy
 80048f6:	60bb      	str	r3, [r7, #8]
}
 80048f8:	bf00      	nop
 80048fa:	bf00      	nop
 80048fc:	e7fd      	b.n	80048fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80048fe:	4b1e      	ldr	r3, [pc, #120]	@ (8004978 <xPortStartScheduler+0x138>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	021b      	lsls	r3, r3, #8
 8004904:	4a1c      	ldr	r2, [pc, #112]	@ (8004978 <xPortStartScheduler+0x138>)
 8004906:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004908:	4b1b      	ldr	r3, [pc, #108]	@ (8004978 <xPortStartScheduler+0x138>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004910:	4a19      	ldr	r2, [pc, #100]	@ (8004978 <xPortStartScheduler+0x138>)
 8004912:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	b2da      	uxtb	r2, r3
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800491c:	4b17      	ldr	r3, [pc, #92]	@ (800497c <xPortStartScheduler+0x13c>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a16      	ldr	r2, [pc, #88]	@ (800497c <xPortStartScheduler+0x13c>)
 8004922:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004926:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004928:	4b14      	ldr	r3, [pc, #80]	@ (800497c <xPortStartScheduler+0x13c>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a13      	ldr	r2, [pc, #76]	@ (800497c <xPortStartScheduler+0x13c>)
 800492e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004932:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004934:	f000 f8da 	bl	8004aec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004938:	4b11      	ldr	r3, [pc, #68]	@ (8004980 <xPortStartScheduler+0x140>)
 800493a:	2200      	movs	r2, #0
 800493c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800493e:	f000 f8f9 	bl	8004b34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004942:	4b10      	ldr	r3, [pc, #64]	@ (8004984 <xPortStartScheduler+0x144>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a0f      	ldr	r2, [pc, #60]	@ (8004984 <xPortStartScheduler+0x144>)
 8004948:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800494c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800494e:	f7ff ff63 	bl	8004818 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004952:	f7ff f82b 	bl	80039ac <vTaskSwitchContext>
	prvTaskExitError();
 8004956:	f7ff ff17 	bl	8004788 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800495a:	2300      	movs	r3, #0
}
 800495c:	4618      	mov	r0, r3
 800495e:	3718      	adds	r7, #24
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}
 8004964:	e000ed00 	.word	0xe000ed00
 8004968:	410fc271 	.word	0x410fc271
 800496c:	410fc270 	.word	0x410fc270
 8004970:	e000e400 	.word	0xe000e400
 8004974:	20000ed8 	.word	0x20000ed8
 8004978:	20000edc 	.word	0x20000edc
 800497c:	e000ed20 	.word	0xe000ed20
 8004980:	2000000c 	.word	0x2000000c
 8004984:	e000ef34 	.word	0xe000ef34

08004988 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004988:	b480      	push	{r7}
 800498a:	b083      	sub	sp, #12
 800498c:	af00      	add	r7, sp, #0
	__asm volatile
 800498e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004992:	f383 8811 	msr	BASEPRI, r3
 8004996:	f3bf 8f6f 	isb	sy
 800499a:	f3bf 8f4f 	dsb	sy
 800499e:	607b      	str	r3, [r7, #4]
}
 80049a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80049a2:	4b10      	ldr	r3, [pc, #64]	@ (80049e4 <vPortEnterCritical+0x5c>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	3301      	adds	r3, #1
 80049a8:	4a0e      	ldr	r2, [pc, #56]	@ (80049e4 <vPortEnterCritical+0x5c>)
 80049aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80049ac:	4b0d      	ldr	r3, [pc, #52]	@ (80049e4 <vPortEnterCritical+0x5c>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d110      	bne.n	80049d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80049b4:	4b0c      	ldr	r3, [pc, #48]	@ (80049e8 <vPortEnterCritical+0x60>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d00b      	beq.n	80049d6 <vPortEnterCritical+0x4e>
	__asm volatile
 80049be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049c2:	f383 8811 	msr	BASEPRI, r3
 80049c6:	f3bf 8f6f 	isb	sy
 80049ca:	f3bf 8f4f 	dsb	sy
 80049ce:	603b      	str	r3, [r7, #0]
}
 80049d0:	bf00      	nop
 80049d2:	bf00      	nop
 80049d4:	e7fd      	b.n	80049d2 <vPortEnterCritical+0x4a>
	}
}
 80049d6:	bf00      	nop
 80049d8:	370c      	adds	r7, #12
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr
 80049e2:	bf00      	nop
 80049e4:	2000000c 	.word	0x2000000c
 80049e8:	e000ed04 	.word	0xe000ed04

080049ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80049ec:	b480      	push	{r7}
 80049ee:	b083      	sub	sp, #12
 80049f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80049f2:	4b12      	ldr	r3, [pc, #72]	@ (8004a3c <vPortExitCritical+0x50>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d10b      	bne.n	8004a12 <vPortExitCritical+0x26>
	__asm volatile
 80049fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049fe:	f383 8811 	msr	BASEPRI, r3
 8004a02:	f3bf 8f6f 	isb	sy
 8004a06:	f3bf 8f4f 	dsb	sy
 8004a0a:	607b      	str	r3, [r7, #4]
}
 8004a0c:	bf00      	nop
 8004a0e:	bf00      	nop
 8004a10:	e7fd      	b.n	8004a0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004a12:	4b0a      	ldr	r3, [pc, #40]	@ (8004a3c <vPortExitCritical+0x50>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	3b01      	subs	r3, #1
 8004a18:	4a08      	ldr	r2, [pc, #32]	@ (8004a3c <vPortExitCritical+0x50>)
 8004a1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004a1c:	4b07      	ldr	r3, [pc, #28]	@ (8004a3c <vPortExitCritical+0x50>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d105      	bne.n	8004a30 <vPortExitCritical+0x44>
 8004a24:	2300      	movs	r3, #0
 8004a26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	f383 8811 	msr	BASEPRI, r3
}
 8004a2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004a30:	bf00      	nop
 8004a32:	370c      	adds	r7, #12
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr
 8004a3c:	2000000c 	.word	0x2000000c

08004a40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004a40:	f3ef 8009 	mrs	r0, PSP
 8004a44:	f3bf 8f6f 	isb	sy
 8004a48:	4b15      	ldr	r3, [pc, #84]	@ (8004aa0 <pxCurrentTCBConst>)
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	f01e 0f10 	tst.w	lr, #16
 8004a50:	bf08      	it	eq
 8004a52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004a56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a5a:	6010      	str	r0, [r2, #0]
 8004a5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004a60:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004a64:	f380 8811 	msr	BASEPRI, r0
 8004a68:	f3bf 8f4f 	dsb	sy
 8004a6c:	f3bf 8f6f 	isb	sy
 8004a70:	f7fe ff9c 	bl	80039ac <vTaskSwitchContext>
 8004a74:	f04f 0000 	mov.w	r0, #0
 8004a78:	f380 8811 	msr	BASEPRI, r0
 8004a7c:	bc09      	pop	{r0, r3}
 8004a7e:	6819      	ldr	r1, [r3, #0]
 8004a80:	6808      	ldr	r0, [r1, #0]
 8004a82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a86:	f01e 0f10 	tst.w	lr, #16
 8004a8a:	bf08      	it	eq
 8004a8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004a90:	f380 8809 	msr	PSP, r0
 8004a94:	f3bf 8f6f 	isb	sy
 8004a98:	4770      	bx	lr
 8004a9a:	bf00      	nop
 8004a9c:	f3af 8000 	nop.w

08004aa0 <pxCurrentTCBConst>:
 8004aa0:	200008ac 	.word	0x200008ac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004aa4:	bf00      	nop
 8004aa6:	bf00      	nop

08004aa8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b082      	sub	sp, #8
 8004aac:	af00      	add	r7, sp, #0
	__asm volatile
 8004aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ab2:	f383 8811 	msr	BASEPRI, r3
 8004ab6:	f3bf 8f6f 	isb	sy
 8004aba:	f3bf 8f4f 	dsb	sy
 8004abe:	607b      	str	r3, [r7, #4]
}
 8004ac0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004ac2:	f7fe feb9 	bl	8003838 <xTaskIncrementTick>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d003      	beq.n	8004ad4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004acc:	4b06      	ldr	r3, [pc, #24]	@ (8004ae8 <xPortSysTickHandler+0x40>)
 8004ace:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ad2:	601a      	str	r2, [r3, #0]
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	f383 8811 	msr	BASEPRI, r3
}
 8004ade:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004ae0:	bf00      	nop
 8004ae2:	3708      	adds	r7, #8
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}
 8004ae8:	e000ed04 	.word	0xe000ed04

08004aec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004aec:	b480      	push	{r7}
 8004aee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004af0:	4b0b      	ldr	r3, [pc, #44]	@ (8004b20 <vPortSetupTimerInterrupt+0x34>)
 8004af2:	2200      	movs	r2, #0
 8004af4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004af6:	4b0b      	ldr	r3, [pc, #44]	@ (8004b24 <vPortSetupTimerInterrupt+0x38>)
 8004af8:	2200      	movs	r2, #0
 8004afa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004afc:	4b0a      	ldr	r3, [pc, #40]	@ (8004b28 <vPortSetupTimerInterrupt+0x3c>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a0a      	ldr	r2, [pc, #40]	@ (8004b2c <vPortSetupTimerInterrupt+0x40>)
 8004b02:	fba2 2303 	umull	r2, r3, r2, r3
 8004b06:	099b      	lsrs	r3, r3, #6
 8004b08:	4a09      	ldr	r2, [pc, #36]	@ (8004b30 <vPortSetupTimerInterrupt+0x44>)
 8004b0a:	3b01      	subs	r3, #1
 8004b0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004b0e:	4b04      	ldr	r3, [pc, #16]	@ (8004b20 <vPortSetupTimerInterrupt+0x34>)
 8004b10:	2207      	movs	r2, #7
 8004b12:	601a      	str	r2, [r3, #0]
}
 8004b14:	bf00      	nop
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	e000e010 	.word	0xe000e010
 8004b24:	e000e018 	.word	0xe000e018
 8004b28:	20000000 	.word	0x20000000
 8004b2c:	10624dd3 	.word	0x10624dd3
 8004b30:	e000e014 	.word	0xe000e014

08004b34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004b34:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004b44 <vPortEnableVFP+0x10>
 8004b38:	6801      	ldr	r1, [r0, #0]
 8004b3a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004b3e:	6001      	str	r1, [r0, #0]
 8004b40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004b42:	bf00      	nop
 8004b44:	e000ed88 	.word	0xe000ed88

08004b48 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004b48:	b480      	push	{r7}
 8004b4a:	b085      	sub	sp, #20
 8004b4c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004b4e:	f3ef 8305 	mrs	r3, IPSR
 8004b52:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2b0f      	cmp	r3, #15
 8004b58:	d915      	bls.n	8004b86 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004b5a:	4a18      	ldr	r2, [pc, #96]	@ (8004bbc <vPortValidateInterruptPriority+0x74>)
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	4413      	add	r3, r2
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004b64:	4b16      	ldr	r3, [pc, #88]	@ (8004bc0 <vPortValidateInterruptPriority+0x78>)
 8004b66:	781b      	ldrb	r3, [r3, #0]
 8004b68:	7afa      	ldrb	r2, [r7, #11]
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	d20b      	bcs.n	8004b86 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b72:	f383 8811 	msr	BASEPRI, r3
 8004b76:	f3bf 8f6f 	isb	sy
 8004b7a:	f3bf 8f4f 	dsb	sy
 8004b7e:	607b      	str	r3, [r7, #4]
}
 8004b80:	bf00      	nop
 8004b82:	bf00      	nop
 8004b84:	e7fd      	b.n	8004b82 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004b86:	4b0f      	ldr	r3, [pc, #60]	@ (8004bc4 <vPortValidateInterruptPriority+0x7c>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8004bc8 <vPortValidateInterruptPriority+0x80>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d90b      	bls.n	8004bae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004b96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b9a:	f383 8811 	msr	BASEPRI, r3
 8004b9e:	f3bf 8f6f 	isb	sy
 8004ba2:	f3bf 8f4f 	dsb	sy
 8004ba6:	603b      	str	r3, [r7, #0]
}
 8004ba8:	bf00      	nop
 8004baa:	bf00      	nop
 8004bac:	e7fd      	b.n	8004baa <vPortValidateInterruptPriority+0x62>
	}
 8004bae:	bf00      	nop
 8004bb0:	3714      	adds	r7, #20
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop
 8004bbc:	e000e3f0 	.word	0xe000e3f0
 8004bc0:	20000ed8 	.word	0x20000ed8
 8004bc4:	e000ed0c 	.word	0xe000ed0c
 8004bc8:	20000edc 	.word	0x20000edc

08004bcc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b08a      	sub	sp, #40	@ 0x28
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004bd8:	f7fe fd72 	bl	80036c0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004bdc:	4b5c      	ldr	r3, [pc, #368]	@ (8004d50 <pvPortMalloc+0x184>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d101      	bne.n	8004be8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004be4:	f000 f924 	bl	8004e30 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004be8:	4b5a      	ldr	r3, [pc, #360]	@ (8004d54 <pvPortMalloc+0x188>)
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	4013      	ands	r3, r2
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	f040 8095 	bne.w	8004d20 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d01e      	beq.n	8004c3a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004bfc:	2208      	movs	r2, #8
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	4413      	add	r3, r2
 8004c02:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f003 0307 	and.w	r3, r3, #7
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d015      	beq.n	8004c3a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	f023 0307 	bic.w	r3, r3, #7
 8004c14:	3308      	adds	r3, #8
 8004c16:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	f003 0307 	and.w	r3, r3, #7
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d00b      	beq.n	8004c3a <pvPortMalloc+0x6e>
	__asm volatile
 8004c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c26:	f383 8811 	msr	BASEPRI, r3
 8004c2a:	f3bf 8f6f 	isb	sy
 8004c2e:	f3bf 8f4f 	dsb	sy
 8004c32:	617b      	str	r3, [r7, #20]
}
 8004c34:	bf00      	nop
 8004c36:	bf00      	nop
 8004c38:	e7fd      	b.n	8004c36 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d06f      	beq.n	8004d20 <pvPortMalloc+0x154>
 8004c40:	4b45      	ldr	r3, [pc, #276]	@ (8004d58 <pvPortMalloc+0x18c>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d86a      	bhi.n	8004d20 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004c4a:	4b44      	ldr	r3, [pc, #272]	@ (8004d5c <pvPortMalloc+0x190>)
 8004c4c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004c4e:	4b43      	ldr	r3, [pc, #268]	@ (8004d5c <pvPortMalloc+0x190>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004c54:	e004      	b.n	8004c60 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c58:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	429a      	cmp	r2, r3
 8004c68:	d903      	bls.n	8004c72 <pvPortMalloc+0xa6>
 8004c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d1f1      	bne.n	8004c56 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004c72:	4b37      	ldr	r3, [pc, #220]	@ (8004d50 <pvPortMalloc+0x184>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d051      	beq.n	8004d20 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004c7c:	6a3b      	ldr	r3, [r7, #32]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	2208      	movs	r2, #8
 8004c82:	4413      	add	r3, r2
 8004c84:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	6a3b      	ldr	r3, [r7, #32]
 8004c8c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c90:	685a      	ldr	r2, [r3, #4]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	1ad2      	subs	r2, r2, r3
 8004c96:	2308      	movs	r3, #8
 8004c98:	005b      	lsls	r3, r3, #1
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d920      	bls.n	8004ce0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004c9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	4413      	add	r3, r2
 8004ca4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ca6:	69bb      	ldr	r3, [r7, #24]
 8004ca8:	f003 0307 	and.w	r3, r3, #7
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d00b      	beq.n	8004cc8 <pvPortMalloc+0xfc>
	__asm volatile
 8004cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cb4:	f383 8811 	msr	BASEPRI, r3
 8004cb8:	f3bf 8f6f 	isb	sy
 8004cbc:	f3bf 8f4f 	dsb	sy
 8004cc0:	613b      	str	r3, [r7, #16]
}
 8004cc2:	bf00      	nop
 8004cc4:	bf00      	nop
 8004cc6:	e7fd      	b.n	8004cc4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cca:	685a      	ldr	r2, [r3, #4]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	1ad2      	subs	r2, r2, r3
 8004cd0:	69bb      	ldr	r3, [r7, #24]
 8004cd2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004cda:	69b8      	ldr	r0, [r7, #24]
 8004cdc:	f000 f90a 	bl	8004ef4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004ce0:	4b1d      	ldr	r3, [pc, #116]	@ (8004d58 <pvPortMalloc+0x18c>)
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	4a1b      	ldr	r2, [pc, #108]	@ (8004d58 <pvPortMalloc+0x18c>)
 8004cec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004cee:	4b1a      	ldr	r3, [pc, #104]	@ (8004d58 <pvPortMalloc+0x18c>)
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	4b1b      	ldr	r3, [pc, #108]	@ (8004d60 <pvPortMalloc+0x194>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d203      	bcs.n	8004d02 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004cfa:	4b17      	ldr	r3, [pc, #92]	@ (8004d58 <pvPortMalloc+0x18c>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a18      	ldr	r2, [pc, #96]	@ (8004d60 <pvPortMalloc+0x194>)
 8004d00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d04:	685a      	ldr	r2, [r3, #4]
 8004d06:	4b13      	ldr	r3, [pc, #76]	@ (8004d54 <pvPortMalloc+0x188>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	431a      	orrs	r2, r3
 8004d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d12:	2200      	movs	r2, #0
 8004d14:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004d16:	4b13      	ldr	r3, [pc, #76]	@ (8004d64 <pvPortMalloc+0x198>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	3301      	adds	r3, #1
 8004d1c:	4a11      	ldr	r2, [pc, #68]	@ (8004d64 <pvPortMalloc+0x198>)
 8004d1e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004d20:	f7fe fcdc 	bl	80036dc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004d24:	69fb      	ldr	r3, [r7, #28]
 8004d26:	f003 0307 	and.w	r3, r3, #7
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d00b      	beq.n	8004d46 <pvPortMalloc+0x17a>
	__asm volatile
 8004d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d32:	f383 8811 	msr	BASEPRI, r3
 8004d36:	f3bf 8f6f 	isb	sy
 8004d3a:	f3bf 8f4f 	dsb	sy
 8004d3e:	60fb      	str	r3, [r7, #12]
}
 8004d40:	bf00      	nop
 8004d42:	bf00      	nop
 8004d44:	e7fd      	b.n	8004d42 <pvPortMalloc+0x176>
	return pvReturn;
 8004d46:	69fb      	ldr	r3, [r7, #28]
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3728      	adds	r7, #40	@ 0x28
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}
 8004d50:	20004ae8 	.word	0x20004ae8
 8004d54:	20004afc 	.word	0x20004afc
 8004d58:	20004aec 	.word	0x20004aec
 8004d5c:	20004ae0 	.word	0x20004ae0
 8004d60:	20004af0 	.word	0x20004af0
 8004d64:	20004af4 	.word	0x20004af4

08004d68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b086      	sub	sp, #24
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d04f      	beq.n	8004e1a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004d7a:	2308      	movs	r3, #8
 8004d7c:	425b      	negs	r3, r3
 8004d7e:	697a      	ldr	r2, [r7, #20]
 8004d80:	4413      	add	r3, r2
 8004d82:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	685a      	ldr	r2, [r3, #4]
 8004d8c:	4b25      	ldr	r3, [pc, #148]	@ (8004e24 <vPortFree+0xbc>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4013      	ands	r3, r2
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d10b      	bne.n	8004dae <vPortFree+0x46>
	__asm volatile
 8004d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d9a:	f383 8811 	msr	BASEPRI, r3
 8004d9e:	f3bf 8f6f 	isb	sy
 8004da2:	f3bf 8f4f 	dsb	sy
 8004da6:	60fb      	str	r3, [r7, #12]
}
 8004da8:	bf00      	nop
 8004daa:	bf00      	nop
 8004dac:	e7fd      	b.n	8004daa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00b      	beq.n	8004dce <vPortFree+0x66>
	__asm volatile
 8004db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dba:	f383 8811 	msr	BASEPRI, r3
 8004dbe:	f3bf 8f6f 	isb	sy
 8004dc2:	f3bf 8f4f 	dsb	sy
 8004dc6:	60bb      	str	r3, [r7, #8]
}
 8004dc8:	bf00      	nop
 8004dca:	bf00      	nop
 8004dcc:	e7fd      	b.n	8004dca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	685a      	ldr	r2, [r3, #4]
 8004dd2:	4b14      	ldr	r3, [pc, #80]	@ (8004e24 <vPortFree+0xbc>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d01e      	beq.n	8004e1a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d11a      	bne.n	8004e1a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	685a      	ldr	r2, [r3, #4]
 8004de8:	4b0e      	ldr	r3, [pc, #56]	@ (8004e24 <vPortFree+0xbc>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	43db      	mvns	r3, r3
 8004dee:	401a      	ands	r2, r3
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004df4:	f7fe fc64 	bl	80036c0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004df8:	693b      	ldr	r3, [r7, #16]
 8004dfa:	685a      	ldr	r2, [r3, #4]
 8004dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8004e28 <vPortFree+0xc0>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4413      	add	r3, r2
 8004e02:	4a09      	ldr	r2, [pc, #36]	@ (8004e28 <vPortFree+0xc0>)
 8004e04:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004e06:	6938      	ldr	r0, [r7, #16]
 8004e08:	f000 f874 	bl	8004ef4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004e0c:	4b07      	ldr	r3, [pc, #28]	@ (8004e2c <vPortFree+0xc4>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	3301      	adds	r3, #1
 8004e12:	4a06      	ldr	r2, [pc, #24]	@ (8004e2c <vPortFree+0xc4>)
 8004e14:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004e16:	f7fe fc61 	bl	80036dc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004e1a:	bf00      	nop
 8004e1c:	3718      	adds	r7, #24
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}
 8004e22:	bf00      	nop
 8004e24:	20004afc 	.word	0x20004afc
 8004e28:	20004aec 	.word	0x20004aec
 8004e2c:	20004af8 	.word	0x20004af8

08004e30 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004e30:	b480      	push	{r7}
 8004e32:	b085      	sub	sp, #20
 8004e34:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004e36:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8004e3a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004e3c:	4b27      	ldr	r3, [pc, #156]	@ (8004edc <prvHeapInit+0xac>)
 8004e3e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f003 0307 	and.w	r3, r3, #7
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d00c      	beq.n	8004e64 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	3307      	adds	r3, #7
 8004e4e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f023 0307 	bic.w	r3, r3, #7
 8004e56:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004e58:	68ba      	ldr	r2, [r7, #8]
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	4a1f      	ldr	r2, [pc, #124]	@ (8004edc <prvHeapInit+0xac>)
 8004e60:	4413      	add	r3, r2
 8004e62:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004e68:	4a1d      	ldr	r2, [pc, #116]	@ (8004ee0 <prvHeapInit+0xb0>)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004e6e:	4b1c      	ldr	r3, [pc, #112]	@ (8004ee0 <prvHeapInit+0xb0>)
 8004e70:	2200      	movs	r2, #0
 8004e72:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	68ba      	ldr	r2, [r7, #8]
 8004e78:	4413      	add	r3, r2
 8004e7a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004e7c:	2208      	movs	r2, #8
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	1a9b      	subs	r3, r3, r2
 8004e82:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f023 0307 	bic.w	r3, r3, #7
 8004e8a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	4a15      	ldr	r2, [pc, #84]	@ (8004ee4 <prvHeapInit+0xb4>)
 8004e90:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004e92:	4b14      	ldr	r3, [pc, #80]	@ (8004ee4 <prvHeapInit+0xb4>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	2200      	movs	r2, #0
 8004e98:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004e9a:	4b12      	ldr	r3, [pc, #72]	@ (8004ee4 <prvHeapInit+0xb4>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	68fa      	ldr	r2, [r7, #12]
 8004eaa:	1ad2      	subs	r2, r2, r3
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8004ee4 <prvHeapInit+0xb4>)
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	4a0a      	ldr	r2, [pc, #40]	@ (8004ee8 <prvHeapInit+0xb8>)
 8004ebe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	4a09      	ldr	r2, [pc, #36]	@ (8004eec <prvHeapInit+0xbc>)
 8004ec6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004ec8:	4b09      	ldr	r3, [pc, #36]	@ (8004ef0 <prvHeapInit+0xc0>)
 8004eca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004ece:	601a      	str	r2, [r3, #0]
}
 8004ed0:	bf00      	nop
 8004ed2:	3714      	adds	r7, #20
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr
 8004edc:	20000ee0 	.word	0x20000ee0
 8004ee0:	20004ae0 	.word	0x20004ae0
 8004ee4:	20004ae8 	.word	0x20004ae8
 8004ee8:	20004af0 	.word	0x20004af0
 8004eec:	20004aec 	.word	0x20004aec
 8004ef0:	20004afc 	.word	0x20004afc

08004ef4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b085      	sub	sp, #20
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004efc:	4b28      	ldr	r3, [pc, #160]	@ (8004fa0 <prvInsertBlockIntoFreeList+0xac>)
 8004efe:	60fb      	str	r3, [r7, #12]
 8004f00:	e002      	b.n	8004f08 <prvInsertBlockIntoFreeList+0x14>
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	60fb      	str	r3, [r7, #12]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	687a      	ldr	r2, [r7, #4]
 8004f0e:	429a      	cmp	r2, r3
 8004f10:	d8f7      	bhi.n	8004f02 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	68ba      	ldr	r2, [r7, #8]
 8004f1c:	4413      	add	r3, r2
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d108      	bne.n	8004f36 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	685a      	ldr	r2, [r3, #4]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	441a      	add	r2, r3
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	68ba      	ldr	r2, [r7, #8]
 8004f40:	441a      	add	r2, r3
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	429a      	cmp	r2, r3
 8004f48:	d118      	bne.n	8004f7c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	4b15      	ldr	r3, [pc, #84]	@ (8004fa4 <prvInsertBlockIntoFreeList+0xb0>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	429a      	cmp	r2, r3
 8004f54:	d00d      	beq.n	8004f72 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	685a      	ldr	r2, [r3, #4]
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	441a      	add	r2, r3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	601a      	str	r2, [r3, #0]
 8004f70:	e008      	b.n	8004f84 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004f72:	4b0c      	ldr	r3, [pc, #48]	@ (8004fa4 <prvInsertBlockIntoFreeList+0xb0>)
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	601a      	str	r2, [r3, #0]
 8004f7a:	e003      	b.n	8004f84 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	d002      	beq.n	8004f92 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	687a      	ldr	r2, [r7, #4]
 8004f90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f92:	bf00      	nop
 8004f94:	3714      	adds	r7, #20
 8004f96:	46bd      	mov	sp, r7
 8004f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9c:	4770      	bx	lr
 8004f9e:	bf00      	nop
 8004fa0:	20004ae0 	.word	0x20004ae0
 8004fa4:	20004ae8 	.word	0x20004ae8

08004fa8 <memset>:
 8004fa8:	4402      	add	r2, r0
 8004faa:	4603      	mov	r3, r0
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d100      	bne.n	8004fb2 <memset+0xa>
 8004fb0:	4770      	bx	lr
 8004fb2:	f803 1b01 	strb.w	r1, [r3], #1
 8004fb6:	e7f9      	b.n	8004fac <memset+0x4>

08004fb8 <_reclaim_reent>:
 8004fb8:	4b2d      	ldr	r3, [pc, #180]	@ (8005070 <_reclaim_reent+0xb8>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4283      	cmp	r3, r0
 8004fbe:	b570      	push	{r4, r5, r6, lr}
 8004fc0:	4604      	mov	r4, r0
 8004fc2:	d053      	beq.n	800506c <_reclaim_reent+0xb4>
 8004fc4:	69c3      	ldr	r3, [r0, #28]
 8004fc6:	b31b      	cbz	r3, 8005010 <_reclaim_reent+0x58>
 8004fc8:	68db      	ldr	r3, [r3, #12]
 8004fca:	b163      	cbz	r3, 8004fe6 <_reclaim_reent+0x2e>
 8004fcc:	2500      	movs	r5, #0
 8004fce:	69e3      	ldr	r3, [r4, #28]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	5959      	ldr	r1, [r3, r5]
 8004fd4:	b9b1      	cbnz	r1, 8005004 <_reclaim_reent+0x4c>
 8004fd6:	3504      	adds	r5, #4
 8004fd8:	2d80      	cmp	r5, #128	@ 0x80
 8004fda:	d1f8      	bne.n	8004fce <_reclaim_reent+0x16>
 8004fdc:	69e3      	ldr	r3, [r4, #28]
 8004fde:	4620      	mov	r0, r4
 8004fe0:	68d9      	ldr	r1, [r3, #12]
 8004fe2:	f000 f87b 	bl	80050dc <_free_r>
 8004fe6:	69e3      	ldr	r3, [r4, #28]
 8004fe8:	6819      	ldr	r1, [r3, #0]
 8004fea:	b111      	cbz	r1, 8004ff2 <_reclaim_reent+0x3a>
 8004fec:	4620      	mov	r0, r4
 8004fee:	f000 f875 	bl	80050dc <_free_r>
 8004ff2:	69e3      	ldr	r3, [r4, #28]
 8004ff4:	689d      	ldr	r5, [r3, #8]
 8004ff6:	b15d      	cbz	r5, 8005010 <_reclaim_reent+0x58>
 8004ff8:	4629      	mov	r1, r5
 8004ffa:	4620      	mov	r0, r4
 8004ffc:	682d      	ldr	r5, [r5, #0]
 8004ffe:	f000 f86d 	bl	80050dc <_free_r>
 8005002:	e7f8      	b.n	8004ff6 <_reclaim_reent+0x3e>
 8005004:	680e      	ldr	r6, [r1, #0]
 8005006:	4620      	mov	r0, r4
 8005008:	f000 f868 	bl	80050dc <_free_r>
 800500c:	4631      	mov	r1, r6
 800500e:	e7e1      	b.n	8004fd4 <_reclaim_reent+0x1c>
 8005010:	6961      	ldr	r1, [r4, #20]
 8005012:	b111      	cbz	r1, 800501a <_reclaim_reent+0x62>
 8005014:	4620      	mov	r0, r4
 8005016:	f000 f861 	bl	80050dc <_free_r>
 800501a:	69e1      	ldr	r1, [r4, #28]
 800501c:	b111      	cbz	r1, 8005024 <_reclaim_reent+0x6c>
 800501e:	4620      	mov	r0, r4
 8005020:	f000 f85c 	bl	80050dc <_free_r>
 8005024:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005026:	b111      	cbz	r1, 800502e <_reclaim_reent+0x76>
 8005028:	4620      	mov	r0, r4
 800502a:	f000 f857 	bl	80050dc <_free_r>
 800502e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005030:	b111      	cbz	r1, 8005038 <_reclaim_reent+0x80>
 8005032:	4620      	mov	r0, r4
 8005034:	f000 f852 	bl	80050dc <_free_r>
 8005038:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800503a:	b111      	cbz	r1, 8005042 <_reclaim_reent+0x8a>
 800503c:	4620      	mov	r0, r4
 800503e:	f000 f84d 	bl	80050dc <_free_r>
 8005042:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005044:	b111      	cbz	r1, 800504c <_reclaim_reent+0x94>
 8005046:	4620      	mov	r0, r4
 8005048:	f000 f848 	bl	80050dc <_free_r>
 800504c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800504e:	b111      	cbz	r1, 8005056 <_reclaim_reent+0x9e>
 8005050:	4620      	mov	r0, r4
 8005052:	f000 f843 	bl	80050dc <_free_r>
 8005056:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005058:	b111      	cbz	r1, 8005060 <_reclaim_reent+0xa8>
 800505a:	4620      	mov	r0, r4
 800505c:	f000 f83e 	bl	80050dc <_free_r>
 8005060:	6a23      	ldr	r3, [r4, #32]
 8005062:	b11b      	cbz	r3, 800506c <_reclaim_reent+0xb4>
 8005064:	4620      	mov	r0, r4
 8005066:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800506a:	4718      	bx	r3
 800506c:	bd70      	pop	{r4, r5, r6, pc}
 800506e:	bf00      	nop
 8005070:	20000010 	.word	0x20000010

08005074 <__libc_init_array>:
 8005074:	b570      	push	{r4, r5, r6, lr}
 8005076:	4d0d      	ldr	r5, [pc, #52]	@ (80050ac <__libc_init_array+0x38>)
 8005078:	4c0d      	ldr	r4, [pc, #52]	@ (80050b0 <__libc_init_array+0x3c>)
 800507a:	1b64      	subs	r4, r4, r5
 800507c:	10a4      	asrs	r4, r4, #2
 800507e:	2600      	movs	r6, #0
 8005080:	42a6      	cmp	r6, r4
 8005082:	d109      	bne.n	8005098 <__libc_init_array+0x24>
 8005084:	4d0b      	ldr	r5, [pc, #44]	@ (80050b4 <__libc_init_array+0x40>)
 8005086:	4c0c      	ldr	r4, [pc, #48]	@ (80050b8 <__libc_init_array+0x44>)
 8005088:	f000 f87e 	bl	8005188 <_init>
 800508c:	1b64      	subs	r4, r4, r5
 800508e:	10a4      	asrs	r4, r4, #2
 8005090:	2600      	movs	r6, #0
 8005092:	42a6      	cmp	r6, r4
 8005094:	d105      	bne.n	80050a2 <__libc_init_array+0x2e>
 8005096:	bd70      	pop	{r4, r5, r6, pc}
 8005098:	f855 3b04 	ldr.w	r3, [r5], #4
 800509c:	4798      	blx	r3
 800509e:	3601      	adds	r6, #1
 80050a0:	e7ee      	b.n	8005080 <__libc_init_array+0xc>
 80050a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80050a6:	4798      	blx	r3
 80050a8:	3601      	adds	r6, #1
 80050aa:	e7f2      	b.n	8005092 <__libc_init_array+0x1e>
 80050ac:	08005238 	.word	0x08005238
 80050b0:	08005238 	.word	0x08005238
 80050b4:	08005238 	.word	0x08005238
 80050b8:	0800523c 	.word	0x0800523c

080050bc <__retarget_lock_acquire_recursive>:
 80050bc:	4770      	bx	lr

080050be <__retarget_lock_release_recursive>:
 80050be:	4770      	bx	lr

080050c0 <memcpy>:
 80050c0:	440a      	add	r2, r1
 80050c2:	4291      	cmp	r1, r2
 80050c4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80050c8:	d100      	bne.n	80050cc <memcpy+0xc>
 80050ca:	4770      	bx	lr
 80050cc:	b510      	push	{r4, lr}
 80050ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80050d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80050d6:	4291      	cmp	r1, r2
 80050d8:	d1f9      	bne.n	80050ce <memcpy+0xe>
 80050da:	bd10      	pop	{r4, pc}

080050dc <_free_r>:
 80050dc:	b538      	push	{r3, r4, r5, lr}
 80050de:	4605      	mov	r5, r0
 80050e0:	2900      	cmp	r1, #0
 80050e2:	d041      	beq.n	8005168 <_free_r+0x8c>
 80050e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80050e8:	1f0c      	subs	r4, r1, #4
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	bfb8      	it	lt
 80050ee:	18e4      	addlt	r4, r4, r3
 80050f0:	f000 f83e 	bl	8005170 <__malloc_lock>
 80050f4:	4a1d      	ldr	r2, [pc, #116]	@ (800516c <_free_r+0x90>)
 80050f6:	6813      	ldr	r3, [r2, #0]
 80050f8:	b933      	cbnz	r3, 8005108 <_free_r+0x2c>
 80050fa:	6063      	str	r3, [r4, #4]
 80050fc:	6014      	str	r4, [r2, #0]
 80050fe:	4628      	mov	r0, r5
 8005100:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005104:	f000 b83a 	b.w	800517c <__malloc_unlock>
 8005108:	42a3      	cmp	r3, r4
 800510a:	d908      	bls.n	800511e <_free_r+0x42>
 800510c:	6820      	ldr	r0, [r4, #0]
 800510e:	1821      	adds	r1, r4, r0
 8005110:	428b      	cmp	r3, r1
 8005112:	bf01      	itttt	eq
 8005114:	6819      	ldreq	r1, [r3, #0]
 8005116:	685b      	ldreq	r3, [r3, #4]
 8005118:	1809      	addeq	r1, r1, r0
 800511a:	6021      	streq	r1, [r4, #0]
 800511c:	e7ed      	b.n	80050fa <_free_r+0x1e>
 800511e:	461a      	mov	r2, r3
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	b10b      	cbz	r3, 8005128 <_free_r+0x4c>
 8005124:	42a3      	cmp	r3, r4
 8005126:	d9fa      	bls.n	800511e <_free_r+0x42>
 8005128:	6811      	ldr	r1, [r2, #0]
 800512a:	1850      	adds	r0, r2, r1
 800512c:	42a0      	cmp	r0, r4
 800512e:	d10b      	bne.n	8005148 <_free_r+0x6c>
 8005130:	6820      	ldr	r0, [r4, #0]
 8005132:	4401      	add	r1, r0
 8005134:	1850      	adds	r0, r2, r1
 8005136:	4283      	cmp	r3, r0
 8005138:	6011      	str	r1, [r2, #0]
 800513a:	d1e0      	bne.n	80050fe <_free_r+0x22>
 800513c:	6818      	ldr	r0, [r3, #0]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	6053      	str	r3, [r2, #4]
 8005142:	4408      	add	r0, r1
 8005144:	6010      	str	r0, [r2, #0]
 8005146:	e7da      	b.n	80050fe <_free_r+0x22>
 8005148:	d902      	bls.n	8005150 <_free_r+0x74>
 800514a:	230c      	movs	r3, #12
 800514c:	602b      	str	r3, [r5, #0]
 800514e:	e7d6      	b.n	80050fe <_free_r+0x22>
 8005150:	6820      	ldr	r0, [r4, #0]
 8005152:	1821      	adds	r1, r4, r0
 8005154:	428b      	cmp	r3, r1
 8005156:	bf04      	itt	eq
 8005158:	6819      	ldreq	r1, [r3, #0]
 800515a:	685b      	ldreq	r3, [r3, #4]
 800515c:	6063      	str	r3, [r4, #4]
 800515e:	bf04      	itt	eq
 8005160:	1809      	addeq	r1, r1, r0
 8005162:	6021      	streq	r1, [r4, #0]
 8005164:	6054      	str	r4, [r2, #4]
 8005166:	e7ca      	b.n	80050fe <_free_r+0x22>
 8005168:	bd38      	pop	{r3, r4, r5, pc}
 800516a:	bf00      	nop
 800516c:	20004c3c 	.word	0x20004c3c

08005170 <__malloc_lock>:
 8005170:	4801      	ldr	r0, [pc, #4]	@ (8005178 <__malloc_lock+0x8>)
 8005172:	f7ff bfa3 	b.w	80050bc <__retarget_lock_acquire_recursive>
 8005176:	bf00      	nop
 8005178:	20004c38 	.word	0x20004c38

0800517c <__malloc_unlock>:
 800517c:	4801      	ldr	r0, [pc, #4]	@ (8005184 <__malloc_unlock+0x8>)
 800517e:	f7ff bf9e 	b.w	80050be <__retarget_lock_release_recursive>
 8005182:	bf00      	nop
 8005184:	20004c38 	.word	0x20004c38

08005188 <_init>:
 8005188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800518a:	bf00      	nop
 800518c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800518e:	bc08      	pop	{r3}
 8005190:	469e      	mov	lr, r3
 8005192:	4770      	bx	lr

08005194 <_fini>:
 8005194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005196:	bf00      	nop
 8005198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800519a:	bc08      	pop	{r3}
 800519c:	469e      	mov	lr, r3
 800519e:	4770      	bx	lr
