Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: MCE_CJG.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MCE_CJG.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MCE_CJG"
Output Format                      : NGC
Target Device                      : XC9500 CPLDs

---- Source Options
Top Module Name                    : MCE_CJG
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/chandler/Homeschool/Semester6/Microcomputer/Xilinx/MCD_CJG/MCE_CJG.vhd" in Library work.
Entity <mce_cjg> compiled.
Entity <mce_cjg> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MCE_CJG> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MCE_CJG> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/chandler/Homeschool/Semester6/Microcomputer/Xilinx/MCD_CJG/MCE_CJG.vhd" line 74: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <A2>
WARNING:Xst:819 - "/home/chandler/Homeschool/Semester6/Microcomputer/Xilinx/MCD_CJG/MCE_CJG.vhd" line 93: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <prescaler_cpu>
WARNING:Xst:819 - "/home/chandler/Homeschool/Semester6/Microcomputer/Xilinx/MCD_CJG/MCE_CJG.vhd" line 110: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <prescaler_spk>, <div_speaker>
Entity <MCE_CJG> analyzed. Unit <MCE_CJG> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MCE_CJG>.
    Related source file is "/home/chandler/Homeschool/Semester6/Microcomputer/Xilinx/MCD_CJG/MCE_CJG.vhd".
WARNING:Xst:1306 - Output <RAM_WE> is never assigned.
WARNING:Xst:647 - Input <DUART_OP4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DUART_OP5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DUART_OP6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DUART_OP7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <ROM_OE> is never assigned.
WARNING:Xst:1306 - Output <CPU_HALT> is never assigned.
WARNING:Xst:1306 - Output <DUART_CS> is never assigned.
WARNING:Xst:2565 - Inout <GPIO<0>> is never assigned.
WARNING:Xst:2565 - Inout <GPIO<1>> is never assigned.
WARNING:Xst:1306 - Output <ROM_WE> is never assigned.
WARNING:Xst:647 - Input <CPU_BG> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <GPIO<2>> is never assigned.
WARNING:Xst:1306 - Output <Speaker> is never assigned.
WARNING:Xst:2565 - Inout <GPIO<3>> is never assigned.
WARNING:Xst:2565 - Inout <D<0>> is never assigned.
WARNING:Xst:647 - Input <CPU_AS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CPU_LDS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <GPIO<4>> is never assigned.
WARNING:Xst:1306 - Output <CPU_BR> is never assigned.
WARNING:Xst:2565 - Inout <D<1>> is never assigned.
WARNING:Xst:2565 - Inout <GPIO<5>> is never assigned.
WARNING:Xst:2565 - Inout <D<2>> is never assigned.
WARNING:Xst:2565 - Inout <GPIO<6>> is never assigned.
WARNING:Xst:2565 - Inout <D<3>> is never assigned.
WARNING:Xst:647 - Input <DUART_DTACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <GPIO<7>> is never assigned.
WARNING:Xst:1306 - Output <RAM_CE> is never assigned.
WARNING:Xst:2565 - Inout <D<4>> is never assigned.
WARNING:Xst:647 - Input <DUART_IRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <GPIO<8>> is never assigned.
WARNING:Xst:647 - Input <Reset_In> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <D<5>> is never assigned.
WARNING:Xst:1306 - Output <DUART_RESET> is never assigned.
WARNING:Xst:647 - Input <DUART_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <GPIO<9>> is never assigned.
WARNING:Xst:2565 - Inout <D<6>> is never assigned.
WARNING:Xst:647 - Input <CPU_UDS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <D<7>> is never assigned.
WARNING:Xst:2565 - Inout <GPIO<10>> is never assigned.
WARNING:Xst:2565 - Inout <GPIO<11>> is never assigned.
WARNING:Xst:1306 - Output <CPU_IPL0> is never assigned.
WARNING:Xst:1306 - Output <CPU_IPL1> is never assigned.
WARNING:Xst:1306 - Output <CPU_IPL2> is never assigned.
WARNING:Xst:2565 - Inout <GPIO<12>> is never assigned.
WARNING:Xst:2565 - Inout <GPIO<13>> is never assigned.
WARNING:Xst:2565 - Inout <GPIO<14>> is never assigned.
WARNING:Xst:1306 - Output <DUART_RW> is never assigned.
WARNING:Xst:2565 - Inout <GPIO<15>> is never assigned.
WARNING:Xst:1306 - Output <RAM_LB> is never assigned.
WARNING:Xst:1306 - Output <RAM_OE> is never assigned.
WARNING:Xst:1306 - Output <ROM_CE> is never assigned.
WARNING:Xst:1306 - Output <CPU_DTACK> is never assigned.
WARNING:Xst:647 - Input <CPU_RW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <CPU_RESET> is never assigned.
WARNING:Xst:647 - Input <Q2_Clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <RAM_UB> is never assigned.
WARNING:Xst:647 - Input <CPU_BGACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <A2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <CPU_BERR> is never assigned.
WARNING:Xst:653 - Signal <div_speaker> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:737 - Found 1-bit latch for signal <CPU_CLK_pre>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <speaker_pre>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit adder for signal <prescaler_cpu$addsub0000> created at line 106.
    Found 24-bit adder for signal <prescaler_spk$addsub0000> created at line 116.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <MCE_CJG> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 24-bit adder                                          : 1
 4-bit adder                                           : 1
# Latches                                              : 1
 1-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 24-bit adder                                          : 1
 4-bit adder                                           : 1
# Latches                                              : 1
 1-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit MCE_CJG : the following signal(s) form a combinatorial loop: prescaler_cpu<3>, CPU_CLK_pre_cmp_eq0000, prescaler_cpu<0>.
WARNING:Xst:2170 - Unit MCE_CJG : the following signal(s) form a combinatorial loop: prescaler_cpu<0>.

Optimizing unit <MCE_CJG> ...
WARNING:Xst:2170 - Unit Madd_prescaler_cpu_addsub0000_Mxor_Result<1> : the following signal(s) form a combinatorial loop: Data<1>, MCE_CJG/prescaler_cpu_addsub0000<1>, Result, MCE_CJG/prescaler_cpu<1>.
WARNING:Xst:2170 - Unit Madd_prescaler_cpu_addsub0000_Mxor_Result<2> : the following signal(s) form a combinatorial loop: Result, Data<1>, MCE_CJG/prescaler_cpu<2>, MCE_CJG/prescaler_cpu_addsub0000<2>.
WARNING:Xst:2170 - Unit Madd_prescaler_cpu_addsub0000_Mxor_Result<3> : the following signal(s) form a combinatorial loop: MCE_CJG/prescaler_cpu<3>, Data<1>, MCE_CJG/prescaler_cpu_addsub0000<3>, Result.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MCE_CJG.ngr
Top Level Output File Name         : MCE_CJG
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 69

Cell Usage :
# BELS                             : 23
#      AND2                        : 9
#      AND3                        : 1
#      INV                         : 9
#      VCC                         : 1
#      XOR2                        : 3
# FlipFlops/Latches                : 1
#      LD                          : 1
# IO Buffers                       : 6
#      IBUF                        : 3
#      OBUF                        : 3
=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.88 secs
 
--> 


Total memory usage is 510616 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   71 (   0 filtered)
Number of infos    :    0 (   0 filtered)

