Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jan 13 23:18:46 2019
| Host         : LAPTOP-FB69CRM4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   226 |
| Unused register locations in slices containing registers |   322 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           12 |
|      4 |           13 |
|      6 |           10 |
|      8 |           22 |
|     12 |            6 |
|     14 |            5 |
|    16+ |          158 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1700 |          239 |
| No           | No                    | Yes                    |             324 |           50 |
| No           | Yes                   | No                     |             618 |          109 |
| Yes          | No                    | No                     |            2486 |          695 |
| Yes          | No                    | Yes                    |             212 |           31 |
| Yes          | Yes                   | No                     |             682 |           89 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                                              Enable Signal                                                                                                              |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
| ~design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4[1]_i_2_n_0                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                       | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |
| ~design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f |                                                                                                                                                                                                                                         | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4[1]_i_2_n_0                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                           |                                                                                                                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                              |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                               |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                      |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                             | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                      |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |             14 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i_i_1_n_0                                                                                                                                                                     | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg0[1]                                                                                                                                                                               |                4 |             14 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[19]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[18]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[14]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[15]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[13]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[10]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[0]0                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[12]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[9]0                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[63]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[7]0                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[6]0                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[62]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[51]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[26]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[8]0                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[20]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[21]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[22]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[24]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[23]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[25]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[27]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[28]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[29]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[2]0                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[30]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[34]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[32]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[31]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[33]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[36]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[35]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[38]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[37]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[41]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[40]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[3]0                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[39]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[43]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[42]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[44]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[46]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[48]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[45]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[47]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[49]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[4]0                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[50]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[54]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[52]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[55]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[53]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[57]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[58]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[56]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[5]0                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[59]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[1]0                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[60]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[11]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[61]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[17]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/img_reg[16]0                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                       | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                       |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                           | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                       | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                            |                                                                                                                                                                                                                                         |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                       |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                          |                                                                                                                                                                                                                                         |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg_r2_128_191_0_2_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg_r2_64_127_0_2_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg_r2_0_63_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                         |                                                                                                                                                                                                                                         |                2 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                          |                                                                                                                                                                                                                                         |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                                         |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/lcd_ctrl/cmd_reg0                                                                                                                                                           | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg0[1]                                                                                                                                                                               |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                         |                                                                                                                                                                                                                                         |                5 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             48 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg_r1_192_255_0_2_i_4_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                         |                                                                                                                                                                                                                                         |                8 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                           |                                                                                                                                                                                                                                         |                6 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                              |                                                                                                                                                                                                                                         |                8 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               10 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                              |                                                                                                                                                                                                                                         |                6 |             54 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             56 |
|  design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f |                                                                                                                                                                                                                                         | design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg0[1]                                                                                                                                                                               |               10 |             58 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               13 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               12 |             68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |               12 |            100 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               29 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               27 |            206 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              216 |           1630 |
+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


