Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Oct 14 02:11:03 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./sha512_w1_g4_i64_o64.rpt
| Design       : SHA512_AXI4_STREAM
| Device       : 7a35tfgg484-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 10853 |     0 |     20800 | 52.18 |
|   LUT as Logic             | 10725 |     0 |     20800 | 51.56 |
|   LUT as Memory            |   128 |     0 |      9600 |  1.33 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |   128 |     0 |           |       |
| Slice Registers            |  2871 |     0 |     41600 |  6.90 |
|   Register as Flip Flop    |  2871 |     0 |     41600 |  6.90 |
|   Register as Latch        |     0 |     0 |     41600 |  0.00 |
| F7 Muxes                   |    77 |     0 |     16300 |  0.47 |
| F8 Muxes                   |     0 |     0 |      8150 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 557   |          Yes |           - |          Set |
| 2186  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 128   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| Slice                                     |  2956 |     0 |      8150 | 36.27 |
|   SLICEL                                  |  2086 |     0 |           |       |
|   SLICEM                                  |   870 |     0 |           |       |
| LUT as Logic                              | 10725 |     0 |     20800 | 51.56 |
|   using O5 output only                    |     1 |       |           |       |
|   using O6 output only                    |  8792 |       |           |       |
|   using O5 and O6                         |  1932 |       |           |       |
| LUT as Memory                             |   128 |     0 |      9600 |  1.33 |
|   LUT as Distributed RAM                  |     0 |     0 |           |       |
|   LUT as Shift Register                   |   128 |     0 |           |       |
|     using O5 output only                  |   128 |       |           |       |
|     using O6 output only                  |     0 |       |           |       |
|     using O5 and O6                       |     0 |       |           |       |
| LUT Flip Flop Pairs                       |  2379 |     0 |     20800 | 11.44 |
|   fully used LUT-FF pairs                 |   272 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  1595 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  2079 |       |           |       |
| Unique Control Sets                       |   137 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    1 |     0 |        50 |  2.00 |
|   RAMB36/FIFO*    |    0 |     0 |        50 |  0.00 |
|   RAMB18          |    2 |     0 |       100 |  2.00 |
|     RAMB18E1 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        90 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  152 |     0 |       250 | 60.80 |
|   IOB Master Pads           |   72 |       |           |       |
|   IOB Slave Pads            |   74 |       |           |       |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       240 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       250 |  0.00 |
| OLOGIC                      |    0 |     0 |       250 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 4950 |                 LUT |
| LUT5     | 2301 |                 LUT |
| FDCE     | 2186 |        Flop & Latch |
| LUT2     | 2128 |                 LUT |
| LUT3     | 2003 |                 LUT |
| LUT4     | 1249 |                 LUT |
| FDPE     |  557 |        Flop & Latch |
| CARRY4   |  400 |          CarryLogic |
| SRL16E   |  128 |  Distributed Memory |
| FDRE     |  128 |        Flop & Latch |
| MUXF7    |   77 |               MuxFx |
| IBUF     |   77 |                  IO |
| OBUF     |   75 |                  IO |
| LUT1     |   26 |                 LUT |
| RAMB18E1 |    2 |        Block Memory |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Oct 14 02:11:17 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./sha512_w1_g4_i64_o64.rpt -append
| Design       : SHA512_AXI4_STREAM
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.17 2017-05-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 CORE/PRE_PROC/I_BUF/curr_queue_reg[2][VAL]/C
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            CORE/PRE_PROC/I_BUF/curr_queue_reg[16][DATA][7]/CE
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.500ns  (ACLK rise@14.500ns - ACLK rise@0.000ns)
  Data Path Delay:        14.192ns  (logic 2.937ns (20.695%)  route 11.255ns (79.305%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 18.350 - 14.500 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    J20                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    J20                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.595    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.676 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=3003, routed)        1.585     4.261    CORE/PRE_PROC/I_BUF/ACLK_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  CORE/PRE_PROC/I_BUF/curr_queue_reg[2][VAL]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.433     4.694 f  CORE/PRE_PROC/I_BUF/curr_queue_reg[2][VAL]/Q
                         net (fo=28, routed)          0.940     5.634    CORE/PRE_PROC/I_BUF/ibuf_word_valid[2]
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.105     5.739 r  CORE/PRE_PROC/I_BUF/i___310_i_1/O
                         net (fo=32, routed)          0.578     6.317    CORE/PRE_PROC/I_BUF/curr_queue_reg[2][DATA][0]_3
    SLICE_X5Y104         LUT6 (Prop_lut6_I0_O)        0.105     6.422 f  CORE/PRE_PROC/I_BUF/i___270_i_5/O
                         net (fo=1, routed)           0.467     6.890    CORE/PRE_PROC/I_BUF/i___270_i_5_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I1_O)        0.105     6.995 f  CORE/PRE_PROC/I_BUF/i___270_i_2/O
                         net (fo=41, routed)          1.037     8.031    CORE/PRE_PROC/I_BUF/curr_queue_reg[7][DATA][5]_11
    SLICE_X10Y105        LUT5 (Prop_lut5_I4_O)        0.119     8.150 r  CORE/PRE_PROC/I_BUF/i___236_i_5/O
                         net (fo=10, routed)          0.551     8.701    CORE/PRE_PROC/I_BUF/i___236_i_5_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I4_O)        0.268     8.969 f  CORE/PRE_PROC/I_BUF/i___236_i_2/O
                         net (fo=4, routed)           0.558     9.527    CORE/PRE_PROC/I_BUF/curr_queue_reg[8][DATA][2]_7
    SLICE_X14Y105        LUT6 (Prop_lut6_I3_O)        0.105     9.632 f  CORE/PRE_PROC/I_BUF/i___213_i_2/O
                         net (fo=48, routed)          0.728    10.361    CORE/PRE_PROC/I_BUF/curr_queue_reg[8][DATA][2]_1
    SLICE_X16Y105        LUT3 (Prop_lut3_I0_O)        0.126    10.487 f  CORE/PRE_PROC/I_BUF/i___196_i_1/O
                         net (fo=19, routed)          0.784    11.270    CORE/PRE_PROC/I_BUF/curr_queue_reg[9][DATA][0]_6
    SLICE_X21Y106        LUT4 (Prop_lut4_I0_O)        0.267    11.537 f  CORE/PRE_PROC/I_BUF/i___183_i_5/O
                         net (fo=1, routed)           0.262    11.799    CORE/PRE_PROC/I_BUF/i___183_i_5_n_0
    SLICE_X20Y106        LUT6 (Prop_lut6_I5_O)        0.105    11.904 r  CORE/PRE_PROC/I_BUF/i___183_i_2/O
                         net (fo=55, routed)          0.795    12.700    CORE/PRE_PROC/I_BUF/curr_queue_reg[9][DATA][0]_4
    SLICE_X16Y107        LUT4 (Prop_lut4_I2_O)        0.126    12.826 f  CORE/PRE_PROC/I_BUF/i___124_i_8/O
                         net (fo=10, routed)          0.690    13.516    CORE/PRE_PROC/I_BUF/i___124_i_8_n_0
    SLICE_X16Y107        LUT6 (Prop_lut6_I2_O)        0.267    13.783 f  CORE/PRE_PROC/I_BUF/i___124_i_2/O
                         net (fo=33, routed)          0.518    14.300    CORE/PRE_PROC/I_BUF/curr_queue_reg[11][DATA][0]_1
    SLICE_X16Y109        LUT2 (Prop_lut2_I1_O)        0.105    14.405 r  CORE/PRE_PROC/I_BUF/i___107_i_7/O
                         net (fo=10, routed)          0.555    14.961    CORE/PRE_PROC/I_BUF/i___107_i_7_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.105    15.066 f  CORE/PRE_PROC/I_BUF/i___107_i_4/O
                         net (fo=23, routed)          0.928    15.993    CORE/PRE_PROC/I_BUF/i___107_i_4_n_0
    SLICE_X16Y113        LUT3 (Prop_lut3_I2_O)        0.118    16.111 r  CORE/PRE_PROC/I_BUF/i___107_i_2/O
                         net (fo=8, routed)           0.393    16.505    CORE/PRE_PROC/I_BUF/curr_queue_reg[15][DATA][4]_1
    SLICE_X15Y112        LUT5 (Prop_lut5_I2_O)        0.268    16.773 r  CORE/PRE_PROC/I_BUF/i___84_i_1/O
                         net (fo=31, routed)          0.575    17.348    CORE/PRE_PROC/I_BUF/curr_queue_reg[18][DATA][0]_1
    SLICE_X15Y114        LUT5 (Prop_lut5_I1_O)        0.105    17.453 r  CORE/PRE_PROC/I_BUF/curr_queue[17][VAL]_i_2/O
                         net (fo=11, routed)          0.424    17.877    CORE/PRE_PROC/I_BUF/curr_queue[17][VAL]_i_2_n_0
    SLICE_X15Y116        LUT5 (Prop_lut5_I1_O)        0.105    17.982 r  CORE/PRE_PROC/I_BUF/curr_queue[16][DATA][7]_i_1/O
                         net (fo=8, routed)           0.471    18.453    CORE/PRE_PROC/I_BUF/curr_queue[16][DATA][7]_i_1_n_0
    SLICE_X14Y111        FDCE                                         r  CORE/PRE_PROC/I_BUF/curr_queue_reg[16][DATA][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)      14.500    14.500 r  
    J20                                               0.000    14.500 r  ACLK (IN)
                         net (fo=0)                   0.000    14.500    ACLK
    J20                  IBUF (Prop_ibuf_I_O)         0.771    15.271 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    16.876    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.953 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=3003, routed)        1.398    18.350    CORE/PRE_PROC/I_BUF/ACLK_IBUF_BUFG
    SLICE_X14Y111        FDCE                                         r  CORE/PRE_PROC/I_BUF/curr_queue_reg[16][DATA][7]/C
                         clock pessimism              0.297    18.647    
                         clock uncertainty           -0.035    18.612    
    SLICE_X14Y111        FDCE (Setup_fdce_C_CE)      -0.136    18.476    CORE/PRE_PROC/I_BUF/curr_queue_reg[16][DATA][7]
  -------------------------------------------------------------------
                         required time                         18.476    
                         arrival time                         -18.453    
  -------------------------------------------------------------------
                         slack                                  0.023    




