git clone --depth 1 --no-tags https://github.com/Iantaw/tt06-ian-keypad-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784193778
git clone --depth 1 --no-tags https://github.com/AngeloSassoIT/Architettura-degli-Elaboratori.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784682731
git clone --depth 1 --no-tags https://github.com/Sachinatgithubb/tt06_pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784601020
git clone --depth 1 --no-tags https://github.com/cchnwei/median_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784788201
git clone --depth 1 --no-tags https://github.com/htfab/flash-adc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784858576
git clone --depth 1 --no-tags https://github.com/celcius-plus-273/chacha-accel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780729316
git clone --depth 1 --no-tags https://github.com/simon-valerio-epfl/verilog-simon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778714741
git clone --depth 1 --no-tags https://github.com/Annihilate328/mutil-channel-oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783567946
git clone --depth 1 --no-tags https://github.com/AlanTavira/motor_pasos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779141855
git clone --depth 1 --no-tags https://github.com/oltansung/ece532-petalinux-doom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785855343
git clone --depth 1 --no-tags https://github.com/diressa/verilog-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780762046
git clone --depth 1 --no-tags https://github.com/AmirhosseinZanjani/Test_MPW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777973053
git clone --depth 1 --no-tags https://github.com/harsh3002/Recirculation-MUX-synchronizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778144060
git clone --depth 1 --no-tags https://github.com/shaos/tiny_silicon_mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777597459
git clone --depth 1 --no-tags https://github.com/JayWu22/ICLAB_finalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777578036
git clone --depth 1 --no-tags https://github.com/RajkumarBantu/DFT-Compiler-and-Tetramax-to-synthesize-scan-chain-for-testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778597786
git clone --depth 1 --no-tags https://github.com/Miguelgrc032024/UABCReloj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778073298
git clone --depth 1 --no-tags https://github.com/vincentfusco/tt07_deltasigma_temp_sense.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782653019
git clone --depth 1 --no-tags https://github.com/PJisatDLSU/binaryConverter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781455198
git clone --depth 1 --no-tags https://github.com/dhruvasuresh/DDCO-mini-project-UE22CS251A-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782323627
git clone --depth 1 --no-tags https://github.com/cheetaof71/simd_32_bit_4_vector_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782326992
git clone --depth 1 --no-tags https://github.com/Chiragumretiya24/Multiplexer_2_1_Gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782828886
git clone --depth 1 --no-tags https://github.com/Therad445/UnversityEducation_MPSIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782894499
git clone --depth 1 --no-tags https://github.com/Chorwadzik/FPGA_DSP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781366962
git clone --depth 1 --no-tags https://github.com/Sourabh-Mallapur/2-Way-Set-Associative-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777004863
git clone --depth 1 --no-tags https://github.com/HCN1222/BNW-piano_game_by_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778660682
git clone --depth 1 --no-tags https://github.com/JakeHamacher/hamacher-csci330-lab14.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782131965
git clone --depth 1 --no-tags https://github.com/lhongy1/Final_Year_Project_Approximate_Multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782945398
git clone --depth 1 --no-tags https://github.com/iasminam/Numaratoare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782992704
git clone --depth 1 --no-tags https://github.com/youssef869/DSP48A1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779371210
git clone --depth 1 --no-tags https://github.com/GarvitGarg7878/Combinational-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779393235
git clone --depth 1 --no-tags https://github.com/Xyldas/Delta2024-1---Verilog-Challenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779193332
git clone --depth 1 --no-tags https://github.com/emard/usb_host.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779683055
git clone --depth 1 --no-tags https://github.com/Korede-thecreator/BisonBytes---Gaming-Track.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779848839
git clone --depth 1 --no-tags https://github.com/abhinavis2005/EE2001L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780895595
git clone --depth 1 --no-tags https://github.com/L-add7/Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783180179
git clone --depth 1 --no-tags https://github.com/fortissimo247/Digital-Logic-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780880672
git clone --depth 1 --no-tags https://github.com/aofarmakis/Parallel_Algorithms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783776585
git clone --depth 1 --no-tags https://github.com/shivam7086/tt06-PWM-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783281746
git clone --depth 1 --no-tags https://github.com/AhnjsKR/digital_design1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784063113
git clone --depth 1 --no-tags https://github.com/Shawn866/SIDE-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784109211
git clone --depth 1 --no-tags https://github.com/jaybhedawork/Synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784217174
git clone --depth 1 --no-tags https://github.com/jaybhedawork/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784172436
git clone --depth 1 --no-tags https://github.com/0xahzam/8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784348748
git clone --depth 1 --no-tags https://github.com/GuKBABjOa/embe_prac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782896244
git clone --depth 1 --no-tags https://github.com/cchnwei/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784777526
git clone --depth 1 --no-tags https://github.com/GZHX-A/FIR_LowPass_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784752343
git clone --depth 1 --no-tags https://github.com/XianshunSong/tt06-verilog-template-asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785347528
git clone --depth 1 --no-tags https://github.com/stephanie-vo/nandland.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782253270
git clone --depth 1 --no-tags https://github.com/HaoderO/Lane_Detection_HoughTransform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785740575
git clone --depth 1 --no-tags https://github.com/JamesTimothyMeech/TT06-beta.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778033831
git clone --depth 1 --no-tags https://github.com/CodingMaster8/ALU-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785497004
git clone --depth 1 --no-tags https://github.com/alo96jose/Digital-Circuits-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785745462
git clone --depth 1 --no-tags https://github.com/pedromello18/ECE350FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780620412
git clone --depth 1 --no-tags https://github.com/davidparent/tt_resistor_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784320075
git clone --depth 1 --no-tags https://github.com/astadnicki/VLSI559.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785812053
git clone --depth 1 --no-tags https://github.com/coder9487/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777582598
git clone --depth 1 --no-tags https://github.com/howeip/SOC_DATABASE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777106974
git clone --depth 1 --no-tags https://github.com/Shashank25051999/S1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778116203
git clone --depth 1 --no-tags https://github.com/ArtinaQorrolli/AK-CPU16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778220981
git clone --depth 1 --no-tags https://github.com/rabiken/single_cycle_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778522241
git clone --depth 1 --no-tags https://github.com/Maksimonk/Verilog_tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777972843
git clone --depth 1 --no-tags https://github.com/PierreBB2002/Traffic-Light-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778407275
git clone --depth 1 --no-tags https://github.com/SanathReddy07/16bitrisc-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778633254
git clone --depth 1 --no-tags https://github.com/RohitDahara/32-bit-unsigned-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778508537
git clone --depth 1 --no-tags https://github.com/yk3066/RISC-V-and-OpenLane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779410322
git clone --depth 1 --no-tags https://github.com/Siddharthjha8/Dual-Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779395155
git clone --depth 1 --no-tags https://github.com/Vmykfmp/NTHU_ICLAB_2022F.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778643629
git clone --depth 1 --no-tags https://github.com/fe-dor/coursework_minimization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779243915
git clone --depth 1 --no-tags https://github.com/Rana-Odeh/Simple-Multi-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779509670
git clone --depth 1 --no-tags https://github.com/8307820421/Serial-Peripheral-Interface-Controller-using-AMD-ZYNQ-7000-ARM-Cortex-Processor-ZEDBOARD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777846851
git clone --depth 1 --no-tags https://github.com/dsatizabal/simple-fet-inverter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779780853
git clone --depth 1 --no-tags https://github.com/mboinapally17/Kogge-Stone-Adder_16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780681602
git clone --depth 1 --no-tags https://github.com/cirofabianbermudez/jalapenobytes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780116965
git clone --depth 1 --no-tags https://github.com/Idorenyin21/firsttest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781876104
git clone --depth 1 --no-tags https://github.com/dungmai2808/TVVM_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781989629
git clone --depth 1 --no-tags https://github.com/moransean/cse341-project3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781254155
git clone --depth 1 --no-tags https://github.com/wjdwlgjs/Hong_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778143673
git clone --depth 1 --no-tags https://github.com/BogdanNuExista/ALU-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782961083
git clone --depth 1 --no-tags https://github.com/divyeshpanchasara/8BitALU-MajorProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783272799
git clone --depth 1 --no-tags https://github.com/ZheChen-Bill/ASoC_catapult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783314672
git clone --depth 1 --no-tags https://github.com/calsokk/tt6_drEEm_tEEm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783376100
git clone --depth 1 --no-tags https://github.com/li-xinlong/ComputerOrganiztionAndDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778686740
git clone --depth 1 --no-tags https://github.com/Akash-Perla/Carry-Disregard-Approximate-Multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778458860
git clone --depth 1 --no-tags https://github.com/JakeHamacher/hamacher-csci330-lab15.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783866894
git clone --depth 1 --no-tags https://github.com/rishabh4749/ARM32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783649832
git clone --depth 1 --no-tags https://github.com/RyuRobin/flappy_bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783983362
git clone --depth 1 --no-tags https://github.com/nqtan1810/Single-Cycle-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784166655
git clone --depth 1 --no-tags https://github.com/jaybhedawork/UART-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784152789
git clone --depth 1 --no-tags https://github.com/Jeric0417/side-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784099789
git clone --depth 1 --no-tags https://github.com/sukanyasmeher/caravel_su_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784468954
git clone --depth 1 --no-tags https://github.com/kathmrc7/NoC_router-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784489003
git clone --depth 1 --no-tags https://github.com/lota09/Digital-Logic-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781303025
git clone --depth 1 --no-tags https://github.com/Rhushya/7-segment-display-using-iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784616891
git clone --depth 1 --no-tags https://github.com/faisalill/rs422.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780557966
git clone --depth 1 --no-tags https://github.com/PMUGO50/R2_pipeline_FFT_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780742335
git clone --depth 1 --no-tags https://github.com/ylccrl/share.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783238822
git clone --depth 1 --no-tags https://github.com/Alex-gitss/ICE2603_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779994728
