#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xfc9d90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xfc9f20 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xfd6220 .functor NOT 1, L_0x1001560, C4<0>, C4<0>, C4<0>;
L_0x10012c0 .functor XOR 1, L_0x1001160, L_0x1001220, C4<0>, C4<0>;
L_0x1001450 .functor XOR 1, L_0x10012c0, L_0x1001380, C4<0>, C4<0>;
v0xffcff0_0 .net *"_ivl_10", 0 0, L_0x1001380;  1 drivers
v0xffd0f0_0 .net *"_ivl_12", 0 0, L_0x1001450;  1 drivers
v0xffd1d0_0 .net *"_ivl_2", 0 0, L_0xfff280;  1 drivers
v0xffd290_0 .net *"_ivl_4", 0 0, L_0x1001160;  1 drivers
v0xffd370_0 .net *"_ivl_6", 0 0, L_0x1001220;  1 drivers
v0xffd4a0_0 .net *"_ivl_8", 0 0, L_0x10012c0;  1 drivers
v0xffd580_0 .net "a", 0 0, v0xff9b30_0;  1 drivers
v0xffd620_0 .net "b", 0 0, v0xff9bd0_0;  1 drivers
v0xffd6c0_0 .net "c", 0 0, v0xff9c70_0;  1 drivers
v0xffd760_0 .var "clk", 0 0;
v0xffd800_0 .net "d", 0 0, v0xff9db0_0;  1 drivers
v0xffd8a0_0 .net "q_dut", 0 0, L_0x1001000;  1 drivers
v0xffd940_0 .net "q_ref", 0 0, L_0xffdfe0;  1 drivers
v0xffd9e0_0 .var/2u "stats1", 159 0;
v0xffda80_0 .var/2u "strobe", 0 0;
v0xffdb20_0 .net "tb_match", 0 0, L_0x1001560;  1 drivers
v0xffdbe0_0 .net "tb_mismatch", 0 0, L_0xfd6220;  1 drivers
v0xffdca0_0 .net "wavedrom_enable", 0 0, v0xff9ea0_0;  1 drivers
v0xffdd40_0 .net "wavedrom_title", 511 0, v0xff9f40_0;  1 drivers
L_0xfff280 .concat [ 1 0 0 0], L_0xffdfe0;
L_0x1001160 .concat [ 1 0 0 0], L_0xffdfe0;
L_0x1001220 .concat [ 1 0 0 0], L_0x1001000;
L_0x1001380 .concat [ 1 0 0 0], L_0xffdfe0;
L_0x1001560 .cmp/eeq 1, L_0xfff280, L_0x1001450;
S_0xfca0b0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xfc9f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xfb5ea0 .functor NOT 1, v0xff9b30_0, C4<0>, C4<0>, C4<0>;
L_0xfca810 .functor XOR 1, L_0xfb5ea0, v0xff9bd0_0, C4<0>, C4<0>;
L_0xfd6290 .functor XOR 1, L_0xfca810, v0xff9c70_0, C4<0>, C4<0>;
L_0xffdfe0 .functor XOR 1, L_0xfd6290, v0xff9db0_0, C4<0>, C4<0>;
v0xfd6490_0 .net *"_ivl_0", 0 0, L_0xfb5ea0;  1 drivers
v0xfd6530_0 .net *"_ivl_2", 0 0, L_0xfca810;  1 drivers
v0xfb5ff0_0 .net *"_ivl_4", 0 0, L_0xfd6290;  1 drivers
v0xfb6090_0 .net "a", 0 0, v0xff9b30_0;  alias, 1 drivers
v0xff8ef0_0 .net "b", 0 0, v0xff9bd0_0;  alias, 1 drivers
v0xff9000_0 .net "c", 0 0, v0xff9c70_0;  alias, 1 drivers
v0xff90c0_0 .net "d", 0 0, v0xff9db0_0;  alias, 1 drivers
v0xff9180_0 .net "q", 0 0, L_0xffdfe0;  alias, 1 drivers
S_0xff92e0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xfc9f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xff9b30_0 .var "a", 0 0;
v0xff9bd0_0 .var "b", 0 0;
v0xff9c70_0 .var "c", 0 0;
v0xff9d10_0 .net "clk", 0 0, v0xffd760_0;  1 drivers
v0xff9db0_0 .var "d", 0 0;
v0xff9ea0_0 .var "wavedrom_enable", 0 0;
v0xff9f40_0 .var "wavedrom_title", 511 0;
E_0xfc4cf0/0 .event negedge, v0xff9d10_0;
E_0xfc4cf0/1 .event posedge, v0xff9d10_0;
E_0xfc4cf0 .event/or E_0xfc4cf0/0, E_0xfc4cf0/1;
E_0xfc4f40 .event posedge, v0xff9d10_0;
E_0xfae9f0 .event negedge, v0xff9d10_0;
S_0xff9630 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xff92e0;
 .timescale -12 -12;
v0xff9830_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xff9930 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xff92e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xffa0a0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xfc9f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xffe110 .functor AND 1, v0xff9b30_0, v0xff9bd0_0, C4<1>, C4<1>;
L_0xffe180 .functor AND 1, L_0xffe110, v0xff9c70_0, C4<1>, C4<1>;
L_0xffe210 .functor AND 1, L_0xffe180, v0xff9db0_0, C4<1>, C4<1>;
L_0xffe2d0 .functor NOT 1, v0xff9bd0_0, C4<0>, C4<0>, C4<0>;
L_0xffe370 .functor AND 1, v0xff9b30_0, L_0xffe2d0, C4<1>, C4<1>;
L_0xffe430 .functor NOT 1, v0xff9c70_0, C4<0>, C4<0>, C4<0>;
L_0xffe4e0 .functor AND 1, L_0xffe370, L_0xffe430, C4<1>, C4<1>;
L_0xffe5f0 .functor AND 1, L_0xffe4e0, v0xff9db0_0, C4<1>, C4<1>;
L_0xffe700 .functor OR 1, L_0xffe210, L_0xffe5f0, C4<0>, C4<0>;
L_0xffe810 .functor NOT 1, v0xff9bd0_0, C4<0>, C4<0>, C4<0>;
L_0xffe8e0 .functor AND 1, v0xff9b30_0, L_0xffe810, C4<1>, C4<1>;
L_0xffe950 .functor AND 1, L_0xffe8e0, v0xff9c70_0, C4<1>, C4<1>;
L_0xffea80 .functor NOT 1, v0xff9db0_0, C4<0>, C4<0>, C4<0>;
L_0xffeaf0 .functor AND 1, L_0xffe950, L_0xffea80, C4<1>, C4<1>;
L_0xffea10 .functor OR 1, L_0xffe700, L_0xffeaf0, C4<0>, C4<0>;
L_0xffed20 .functor NOT 1, v0xff9b30_0, C4<0>, C4<0>, C4<0>;
L_0xffef30 .functor AND 1, L_0xffed20, v0xff9bd0_0, C4<1>, C4<1>;
L_0xfff100 .functor NOT 1, v0xff9c70_0, C4<0>, C4<0>, C4<0>;
L_0xfff320 .functor AND 1, L_0xffef30, L_0xfff100, C4<1>, C4<1>;
L_0xfff430 .functor AND 1, L_0xfff320, v0xff9db0_0, C4<1>, C4<1>;
L_0xfff6b0 .functor OR 1, L_0xffea10, L_0xfff430, C4<0>, C4<0>;
L_0xfff7c0 .functor NOT 1, v0xff9b30_0, C4<0>, C4<0>, C4<0>;
L_0xfff8f0 .functor AND 1, L_0xfff7c0, v0xff9bd0_0, C4<1>, C4<1>;
L_0xfff9b0 .functor AND 1, L_0xfff8f0, v0xff9c70_0, C4<1>, C4<1>;
L_0xfffb40 .functor NOT 1, v0xff9db0_0, C4<0>, C4<0>, C4<0>;
L_0xfffbb0 .functor AND 1, L_0xfff9b0, L_0xfffb40, C4<1>, C4<1>;
L_0xfffda0 .functor OR 1, L_0xfff6b0, L_0xfffbb0, C4<0>, C4<0>;
L_0xfffeb0 .functor NOT 1, v0xff9b30_0, C4<0>, C4<0>, C4<0>;
L_0x1000010 .functor NOT 1, v0xff9bd0_0, C4<0>, C4<0>, C4<0>;
L_0x1000080 .functor AND 1, L_0xfffeb0, L_0x1000010, C4<1>, C4<1>;
L_0x1000290 .functor AND 1, L_0x1000080, v0xff9c70_0, C4<1>, C4<1>;
L_0x1000350 .functor AND 1, L_0x1000290, v0xff9db0_0, C4<1>, C4<1>;
L_0x1000520 .functor OR 1, L_0xfffda0, L_0x1000350, C4<0>, C4<0>;
L_0x1000630 .functor NOT 1, v0xff9b30_0, C4<0>, C4<0>, C4<0>;
L_0x10007c0 .functor NOT 1, v0xff9bd0_0, C4<0>, C4<0>, C4<0>;
L_0x1000830 .functor AND 1, L_0x1000630, L_0x10007c0, C4<1>, C4<1>;
L_0x1000a70 .functor NOT 1, v0xff9c70_0, C4<0>, C4<0>, C4<0>;
L_0x1000ae0 .functor AND 1, L_0x1000830, L_0x1000a70, C4<1>, C4<1>;
L_0x1000d30 .functor NOT 1, v0xff9db0_0, C4<0>, C4<0>, C4<0>;
L_0x1000da0 .functor AND 1, L_0x1000ae0, L_0x1000d30, C4<1>, C4<1>;
L_0x1001000 .functor OR 1, L_0x1000520, L_0x1000da0, C4<0>, C4<0>;
v0xffa390_0 .net *"_ivl_0", 0 0, L_0xffe110;  1 drivers
v0xffa470_0 .net *"_ivl_10", 0 0, L_0xffe430;  1 drivers
v0xffa550_0 .net *"_ivl_12", 0 0, L_0xffe4e0;  1 drivers
v0xffa640_0 .net *"_ivl_14", 0 0, L_0xffe5f0;  1 drivers
v0xffa720_0 .net *"_ivl_16", 0 0, L_0xffe700;  1 drivers
v0xffa850_0 .net *"_ivl_18", 0 0, L_0xffe810;  1 drivers
v0xffa930_0 .net *"_ivl_2", 0 0, L_0xffe180;  1 drivers
v0xffaa10_0 .net *"_ivl_20", 0 0, L_0xffe8e0;  1 drivers
v0xffaaf0_0 .net *"_ivl_22", 0 0, L_0xffe950;  1 drivers
v0xffabd0_0 .net *"_ivl_24", 0 0, L_0xffea80;  1 drivers
v0xffacb0_0 .net *"_ivl_26", 0 0, L_0xffeaf0;  1 drivers
v0xffad90_0 .net *"_ivl_28", 0 0, L_0xffea10;  1 drivers
v0xffae70_0 .net *"_ivl_30", 0 0, L_0xffed20;  1 drivers
v0xffaf50_0 .net *"_ivl_32", 0 0, L_0xffef30;  1 drivers
v0xffb030_0 .net *"_ivl_34", 0 0, L_0xfff100;  1 drivers
v0xffb110_0 .net *"_ivl_36", 0 0, L_0xfff320;  1 drivers
v0xffb1f0_0 .net *"_ivl_38", 0 0, L_0xfff430;  1 drivers
v0xffb2d0_0 .net *"_ivl_4", 0 0, L_0xffe210;  1 drivers
v0xffb3b0_0 .net *"_ivl_40", 0 0, L_0xfff6b0;  1 drivers
v0xffb490_0 .net *"_ivl_42", 0 0, L_0xfff7c0;  1 drivers
v0xffb570_0 .net *"_ivl_44", 0 0, L_0xfff8f0;  1 drivers
v0xffb650_0 .net *"_ivl_46", 0 0, L_0xfff9b0;  1 drivers
v0xffb730_0 .net *"_ivl_48", 0 0, L_0xfffb40;  1 drivers
v0xffb810_0 .net *"_ivl_50", 0 0, L_0xfffbb0;  1 drivers
v0xffb8f0_0 .net *"_ivl_52", 0 0, L_0xfffda0;  1 drivers
v0xffb9d0_0 .net *"_ivl_54", 0 0, L_0xfffeb0;  1 drivers
v0xffbab0_0 .net *"_ivl_56", 0 0, L_0x1000010;  1 drivers
v0xffbb90_0 .net *"_ivl_58", 0 0, L_0x1000080;  1 drivers
v0xffbc70_0 .net *"_ivl_6", 0 0, L_0xffe2d0;  1 drivers
v0xffbd50_0 .net *"_ivl_60", 0 0, L_0x1000290;  1 drivers
v0xffbe30_0 .net *"_ivl_62", 0 0, L_0x1000350;  1 drivers
v0xffbf10_0 .net *"_ivl_64", 0 0, L_0x1000520;  1 drivers
v0xffbff0_0 .net *"_ivl_66", 0 0, L_0x1000630;  1 drivers
v0xffc2e0_0 .net *"_ivl_68", 0 0, L_0x10007c0;  1 drivers
v0xffc3c0_0 .net *"_ivl_70", 0 0, L_0x1000830;  1 drivers
v0xffc4a0_0 .net *"_ivl_72", 0 0, L_0x1000a70;  1 drivers
v0xffc580_0 .net *"_ivl_74", 0 0, L_0x1000ae0;  1 drivers
v0xffc660_0 .net *"_ivl_76", 0 0, L_0x1000d30;  1 drivers
v0xffc740_0 .net *"_ivl_78", 0 0, L_0x1000da0;  1 drivers
v0xffc820_0 .net *"_ivl_8", 0 0, L_0xffe370;  1 drivers
v0xffc900_0 .net "a", 0 0, v0xff9b30_0;  alias, 1 drivers
v0xffc9a0_0 .net "b", 0 0, v0xff9bd0_0;  alias, 1 drivers
v0xffca90_0 .net "c", 0 0, v0xff9c70_0;  alias, 1 drivers
v0xffcb80_0 .net "d", 0 0, v0xff9db0_0;  alias, 1 drivers
v0xffcc70_0 .net "q", 0 0, L_0x1001000;  alias, 1 drivers
S_0xffcdd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xfc9f20;
 .timescale -12 -12;
E_0xfc4a90 .event anyedge, v0xffda80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xffda80_0;
    %nor/r;
    %assign/vec4 v0xffda80_0, 0;
    %wait E_0xfc4a90;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xff92e0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xff9db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff9c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff9bd0_0, 0;
    %assign/vec4 v0xff9b30_0, 0;
    %wait E_0xfae9f0;
    %wait E_0xfc4f40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xff9db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff9c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff9bd0_0, 0;
    %assign/vec4 v0xff9b30_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfc4cf0;
    %load/vec4 v0xff9b30_0;
    %load/vec4 v0xff9bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xff9c70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xff9db0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xff9db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff9c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff9bd0_0, 0;
    %assign/vec4 v0xff9b30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xff9930;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfc4cf0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xff9db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff9c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff9bd0_0, 0;
    %assign/vec4 v0xff9b30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xfc9f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xffd760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xffda80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xfc9f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xffd760_0;
    %inv;
    %store/vec4 v0xffd760_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xfc9f20;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xff9d10_0, v0xffdbe0_0, v0xffd580_0, v0xffd620_0, v0xffd6c0_0, v0xffd800_0, v0xffd940_0, v0xffd8a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xfc9f20;
T_7 ;
    %load/vec4 v0xffd9e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xffd9e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xffd9e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xffd9e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xffd9e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xffd9e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xffd9e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xfc9f20;
T_8 ;
    %wait E_0xfc4cf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xffd9e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xffd9e0_0, 4, 32;
    %load/vec4 v0xffdb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xffd9e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xffd9e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xffd9e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xffd9e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xffd940_0;
    %load/vec4 v0xffd940_0;
    %load/vec4 v0xffd8a0_0;
    %xor;
    %load/vec4 v0xffd940_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xffd9e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xffd9e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xffd9e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xffd9e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/circuit2/iter0/response26/top_module.sv";
