# RISC-V Processor â€“ RTL to GDS

## ğŸ“Œ Project Overview
This project implements a **RISC-V processor**, starting from **Register Transfer Level (RTL)** design to **GDSII layout generation**. The processor follows the **RISC-V instruction set architecture (ISA)** and includes key components such as the **ALU, register file, instruction memory, data memory, program counter, and control unit**. 

### ğŸ”¹ **Key Features**
- âœ… **32-bit RISC-V Processor**
- âœ… Supports **Basic RISC-V Instructions** (ALU Operations, Branching, Memory Access)
- âœ… **Multi-stage Pipeline Design**
- âœ… Implemented in **Verilog HDL**
- âœ… Simulated using **ModelSim / Vivado**
- âœ… Synthesized and PnR using **OpenROAD**
- âœ… Layout Verification with **DRC & LVS**

---

## ğŸ— **Project Structure**
```
RISC-V_Processor/
â”‚â”€â”€ src/                    # Source Code
â”‚   â”‚â”€â”€ cpu.v               # CPU top module
â”‚   â”‚â”€â”€ alu.v               # Arithmetic Logic Unit (ALU)
â”‚   â”‚â”€â”€ register_file.v      # Register File
â”‚   â”‚â”€â”€ instruction_memory.v # Instruction Memory
â”‚   â”‚â”€â”€ data_memory.v        # Data Memory
â”‚   â”‚â”€â”€ program_counter.v    # Program Counter
â”‚â”€â”€ testbench/               # Testbenches
â”‚   â”‚â”€â”€ cpu_tb.v             # Testbench for CPU
â”‚â”€â”€ synth/                   # Synthesis Reports
â”‚â”€â”€ layout/                  # Floorplanning & Layout Images
â”‚â”€â”€ waveforms/               # Simulation Waveform Images
â”‚â”€â”€ README.md                # Project Documentation
â”‚â”€â”€ Makefile                 # Automation for Compilation & Simulation
```

---

## âš™ï¸ **Setup & Installation**
### **ğŸ”¹ Prerequisites**
Ensure you have the following installed:
- **Verilog Simulator**: ModelSim / Vivado / Icarus Verilog
- **Synthesis & PnR**: Yosys, OpenROAD, Magic VLSI
- **Waveform Viewer**: GTKWave

### **ğŸ”¹ Steps to Run the Simulation**
1. **Clone the repository**  
   ```bash
   git clone https://github.com/yourusername/RISC-V_Processor.git
   cd RISC-V_Processor
   ```
2. **Run the Verilog simulation**  
   ```bash
   iverilog -o cpu_tb testbench/cpu_tb.v src/*.v
   vvp cpu_tb
   gtkwave waveforms/cpu_tb.vcd
   ```
3. **Synthesize using Yosys**  
   ```bash
   yosys -s synth/synthesis.ys
   ```
4. **Run Place & Route (PnR)**  
   ```bash
   openroad -script layout/place_route.tcl
   ```
5. **View Layout in Magic**  
   ```bash
   magic -T layout/design.mag
   ```

---

## ğŸ“¸ Project Images

### ğŸ”¹ Waveform Simulation
![Waveform](resources/Waveform.png)

### ğŸ”¹ Computer Architecture
![Computer Architecture](resources/computer_architecture.png)

### ğŸ”¹ Final Layout
![Layout](resources/layout.png)

---

## ğŸš€ **Future Enhancements**
- Implementing **pipeline stages** for improved performance.
- Supporting **additional RISC-V instructions**.
- Optimizing for **lower power & area efficiency**.
- Running on an **FPGA board**.
