module simple_arbiter (
  input [1:0] r,
  input clk,
  output reg [1:0] g
);
  initial g = 1;
  always @(posedge clk) begin
    g = {g[0], g[1]};
  end
endmodule