// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top_tx_top_tx,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvf1517-3-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=110,HLS_SYN_DSP=0,HLS_SYN_FF=23009,HLS_SYN_LUT=26692,HLS_VERSION=2022_2}" *)

module top_tx (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        en_qpsk,
        en_qam16,
        en_qam64,
        user_id0,
        user_id1,
        input1_TDATA,
        input1_TVALID,
        input1_TREADY,
        input2_TDATA,
        input2_TVALID,
        input2_TREADY,
        input3_TDATA,
        input3_TVALID,
        input3_TREADY,
        input4_TDATA,
        input4_TVALID,
        input4_TREADY,
        input5_TDATA,
        input5_TVALID,
        input5_TREADY,
        input6_TDATA,
        input6_TVALID,
        input6_TREADY,
        cp_outre_TDATA,
        cp_outre_TVALID,
        cp_outre_TREADY,
        cp_outim_TDATA,
        cp_outim_TVALID,
        cp_outim_TREADY
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_state2 = 20'd2;
parameter    ap_ST_fsm_state3 = 20'd4;
parameter    ap_ST_fsm_state4 = 20'd8;
parameter    ap_ST_fsm_state5 = 20'd16;
parameter    ap_ST_fsm_state6 = 20'd32;
parameter    ap_ST_fsm_state7 = 20'd64;
parameter    ap_ST_fsm_state8 = 20'd128;
parameter    ap_ST_fsm_state9 = 20'd256;
parameter    ap_ST_fsm_state10 = 20'd512;
parameter    ap_ST_fsm_state11 = 20'd1024;
parameter    ap_ST_fsm_state12 = 20'd2048;
parameter    ap_ST_fsm_state13 = 20'd4096;
parameter    ap_ST_fsm_state14 = 20'd8192;
parameter    ap_ST_fsm_state15 = 20'd16384;
parameter    ap_ST_fsm_state16 = 20'd32768;
parameter    ap_ST_fsm_state17 = 20'd65536;
parameter    ap_ST_fsm_state18 = 20'd131072;
parameter    ap_ST_fsm_state19 = 20'd262144;
parameter    ap_ST_fsm_state20 = 20'd524288;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   en_qpsk;
input   en_qam16;
input   en_qam64;
input   user_id0;
input   user_id1;
input  [7:0] input1_TDATA;
input   input1_TVALID;
output   input1_TREADY;
input  [7:0] input2_TDATA;
input   input2_TVALID;
output   input2_TREADY;
input  [7:0] input3_TDATA;
input   input3_TVALID;
output   input3_TREADY;
input  [7:0] input4_TDATA;
input   input4_TVALID;
output   input4_TREADY;
input  [7:0] input5_TDATA;
input   input5_TVALID;
output   input5_TREADY;
input  [7:0] input6_TDATA;
input   input6_TVALID;
output   input6_TREADY;
output  [15:0] cp_outre_TDATA;
output   cp_outre_TVALID;
input   cp_outre_TREADY;
output  [15:0] cp_outim_TDATA;
output   cp_outim_TVALID;
input   cp_outim_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state4;
reg   [9:0] temp3_M_real_V_address0;
reg    temp3_M_real_V_ce0;
reg    temp3_M_real_V_we0;
wire   [15:0] temp3_M_real_V_q0;
reg   [9:0] temp3_M_imag_V_address0;
reg    temp3_M_imag_V_ce0;
reg    temp3_M_imag_V_we0;
wire   [15:0] temp3_M_imag_V_q0;
reg   [9:0] temp3_out_M_real_V_address0;
reg    temp3_out_M_real_V_ce0;
reg    temp3_out_M_real_V_we0;
wire   [14:0] temp3_out_M_real_V_q0;
reg   [9:0] temp3_out_M_imag_V_address0;
reg    temp3_out_M_imag_V_ce0;
reg    temp3_out_M_imag_V_we0;
wire   [14:0] temp3_out_M_imag_V_q0;
reg   [11:0] temp5_M_real_V_address0;
reg    temp5_M_real_V_ce0;
reg    temp5_M_real_V_we0;
wire   [15:0] temp5_M_real_V_q0;
reg    temp5_M_real_V_ce1;
wire   [15:0] temp5_M_real_V_q1;
reg    temp5_M_real_V_ce2;
wire   [15:0] temp5_M_real_V_q2;
reg   [11:0] temp5_M_imag_V_address0;
reg    temp5_M_imag_V_ce0;
reg    temp5_M_imag_V_we0;
wire   [15:0] temp5_M_imag_V_q0;
reg    temp5_M_imag_V_ce1;
wire   [15:0] temp5_M_imag_V_q1;
reg    temp5_M_imag_V_ce2;
wire   [15:0] temp5_M_imag_V_q2;
reg   [9:0] temp4_M_real_V_address0;
reg    temp4_M_real_V_ce0;
reg    temp4_M_real_V_we0;
wire   [15:0] temp4_M_real_V_q0;
reg   [9:0] temp4_M_imag_V_address0;
reg    temp4_M_imag_V_ce0;
reg    temp4_M_imag_V_we0;
wire   [15:0] temp4_M_imag_V_q0;
reg   [9:0] temp4_out_M_real_V_address0;
reg    temp4_out_M_real_V_ce0;
reg    temp4_out_M_real_V_we0;
wire   [14:0] temp4_out_M_real_V_q0;
reg   [9:0] temp4_out_M_imag_V_address0;
reg    temp4_out_M_imag_V_ce0;
reg    temp4_out_M_imag_V_we0;
wire   [14:0] temp4_out_M_imag_V_q0;
reg   [9:0] temp6_M_real_V_address0;
reg    temp6_M_real_V_ce0;
reg    temp6_M_real_V_we0;
wire   [15:0] temp6_M_real_V_q0;
reg   [9:0] temp6_M_imag_V_address0;
reg    temp6_M_imag_V_ce0;
reg    temp6_M_imag_V_we0;
wire   [15:0] temp6_M_imag_V_q0;
reg   [9:0] temp6_out_M_real_V_address0;
reg    temp6_out_M_real_V_ce0;
reg    temp6_out_M_real_V_we0;
wire   [14:0] temp6_out_M_real_V_q0;
reg   [9:0] temp6_out_M_imag_V_address0;
reg    temp6_out_M_imag_V_ce0;
reg    temp6_out_M_imag_V_we0;
wire   [14:0] temp6_out_M_imag_V_q0;
reg   [10:0] tem_out1_M_real_address0;
reg    tem_out1_M_real_ce0;
reg    tem_out1_M_real_we0;
wire   [15:0] tem_out1_M_real_q0;
reg   [10:0] tem_out1_M_imag_address0;
reg    tem_out1_M_imag_ce0;
reg    tem_out1_M_imag_we0;
wire   [15:0] tem_out1_M_imag_q0;
reg   [10:0] tem_out2_M_real_address0;
reg    tem_out2_M_real_ce0;
reg    tem_out2_M_real_we0;
wire   [15:0] tem_out2_M_real_q0;
reg   [10:0] tem_out2_M_imag_address0;
reg    tem_out2_M_imag_ce0;
reg    tem_out2_M_imag_we0;
wire   [15:0] tem_out2_M_imag_q0;
reg   [10:0] tem_out3_M_real_address0;
reg    tem_out3_M_real_ce0;
reg    tem_out3_M_real_we0;
wire   [15:0] tem_out3_M_real_q0;
reg   [10:0] tem_out3_M_imag_address0;
reg    tem_out3_M_imag_ce0;
reg    tem_out3_M_imag_we0;
wire   [15:0] tem_out3_M_imag_q0;
reg   [10:0] cp_out_re_V_address0;
reg    cp_out_re_V_ce0;
reg    cp_out_re_V_we0;
wire   [15:0] cp_out_re_V_q0;
reg    cp_out_re_V_ce1;
reg    cp_out_re_V_we1;
reg   [10:0] cp_out_re_V_1_address0;
reg    cp_out_re_V_1_ce0;
reg    cp_out_re_V_1_we0;
wire   [15:0] cp_out_re_V_1_q0;
reg    cp_out_re_V_1_ce1;
reg    cp_out_re_V_1_we1;
reg   [10:0] cp_out_re_V_2_address0;
reg    cp_out_re_V_2_ce0;
reg    cp_out_re_V_2_we0;
wire   [15:0] cp_out_re_V_2_q0;
reg    cp_out_re_V_2_ce1;
reg    cp_out_re_V_2_we1;
reg   [10:0] cp_out_re_V_3_address0;
reg    cp_out_re_V_3_ce0;
reg    cp_out_re_V_3_we0;
wire   [0:0] cp_out_re_V_3_q0;
reg   [10:0] cp_out_re_V_4_address0;
reg    cp_out_re_V_4_ce0;
reg    cp_out_re_V_4_we0;
wire   [0:0] cp_out_re_V_4_q0;
reg   [10:0] cp_out_re_V_5_address0;
reg    cp_out_re_V_5_ce0;
reg    cp_out_re_V_5_we0;
wire   [0:0] cp_out_re_V_5_q0;
reg   [10:0] cp_out_im_V_address0;
reg    cp_out_im_V_ce0;
reg    cp_out_im_V_we0;
wire   [15:0] cp_out_im_V_q0;
reg    cp_out_im_V_ce1;
reg    cp_out_im_V_we1;
reg   [10:0] cp_out_im_V_1_address0;
reg    cp_out_im_V_1_ce0;
reg    cp_out_im_V_1_we0;
wire   [15:0] cp_out_im_V_1_q0;
reg    cp_out_im_V_1_ce1;
reg    cp_out_im_V_1_we1;
reg   [10:0] cp_out_im_V_2_address0;
reg    cp_out_im_V_2_ce0;
reg    cp_out_im_V_2_we0;
wire   [15:0] cp_out_im_V_2_q0;
reg    cp_out_im_V_2_ce1;
reg    cp_out_im_V_2_we1;
reg   [10:0] cp_out_im_V_3_address0;
reg    cp_out_im_V_3_ce0;
reg    cp_out_im_V_3_we0;
wire   [0:0] cp_out_im_V_3_q0;
reg   [10:0] cp_out_im_V_4_address0;
reg    cp_out_im_V_4_ce0;
reg    cp_out_im_V_4_we0;
wire   [0:0] cp_out_im_V_4_q0;
reg   [10:0] cp_out_im_V_5_address0;
reg    cp_out_im_V_5_ce0;
reg    cp_out_im_V_5_we0;
wire   [0:0] cp_out_im_V_5_q0;
wire    grp_mods_fu_268_ap_start;
wire    grp_mods_fu_268_ap_done;
wire    grp_mods_fu_268_ap_idle;
wire    grp_mods_fu_268_ap_ready;
wire   [0:0] grp_mods_fu_268_en_qpsk;
wire   [0:0] grp_mods_fu_268_en_qam16;
wire   [0:0] grp_mods_fu_268_en_qam64;
wire    grp_mods_fu_268_input1_TREADY;
wire    grp_mods_fu_268_input2_TREADY;
wire    grp_mods_fu_268_input3_TREADY;
wire    grp_mods_fu_268_input4_TREADY;
wire    grp_mods_fu_268_input5_TREADY;
wire    grp_mods_fu_268_input6_TREADY;
wire   [15:0] grp_mods_fu_268_temp1_re397_din;
wire    grp_mods_fu_268_temp1_re397_write;
wire   [15:0] grp_mods_fu_268_temp1_im398_din;
wire    grp_mods_fu_268_temp1_im398_write;
wire    grp_adding_pilot_fu_294_ap_start;
wire    grp_adding_pilot_fu_294_ap_done;
wire    grp_adding_pilot_fu_294_ap_idle;
wire    grp_adding_pilot_fu_294_ap_ready;
wire   [0:0] grp_adding_pilot_fu_294_user_id0;
wire   [0:0] grp_adding_pilot_fu_294_user_id1;
wire    grp_adding_pilot_fu_294_temp1_re397_read;
wire    grp_adding_pilot_fu_294_temp1_im398_read;
wire   [15:0] grp_adding_pilot_fu_294_temp2_re399_din;
wire    grp_adding_pilot_fu_294_temp2_re399_write;
wire   [15:0] grp_adding_pilot_fu_294_temp2_im400_din;
wire    grp_adding_pilot_fu_294_temp2_im400_write;
wire    grp_top_tx_Pipeline_scaling_loop_fu_310_ap_start;
wire    grp_top_tx_Pipeline_scaling_loop_fu_310_ap_done;
wire    grp_top_tx_Pipeline_scaling_loop_fu_310_ap_idle;
wire    grp_top_tx_Pipeline_scaling_loop_fu_310_ap_ready;
wire    grp_top_tx_Pipeline_scaling_loop_fu_310_temp2_re_read;
wire    grp_top_tx_Pipeline_scaling_loop_fu_310_temp2_im_read;
wire   [11:0] grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_real_V_address0;
wire    grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_real_V_ce0;
wire    grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_real_V_we0;
wire   [15:0] grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_real_V_d0;
wire   [11:0] grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_imag_V_address0;
wire    grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_imag_V_ce0;
wire    grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_imag_V_we0;
wire   [15:0] grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_imag_V_d0;
wire    grp_top_tx_Pipeline_loop_input_fu_318_ap_start;
wire    grp_top_tx_Pipeline_loop_input_fu_318_ap_done;
wire    grp_top_tx_Pipeline_loop_input_fu_318_ap_idle;
wire    grp_top_tx_Pipeline_loop_input_fu_318_ap_ready;
wire   [11:0] grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_real_V_address0;
wire    grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_real_V_ce0;
wire   [11:0] grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_real_V_address1;
wire    grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_real_V_ce1;
wire   [11:0] grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_real_V_address2;
wire    grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_real_V_ce2;
wire   [11:0] grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_imag_V_address0;
wire    grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_imag_V_ce0;
wire   [11:0] grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_imag_V_address1;
wire    grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_imag_V_ce1;
wire   [11:0] grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_imag_V_address2;
wire    grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_imag_V_ce2;
wire   [9:0] grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_real_V_address0;
wire    grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_real_V_ce0;
wire    grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_real_V_we0;
wire   [15:0] grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_real_V_d0;
wire   [9:0] grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_imag_V_address0;
wire    grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_imag_V_ce0;
wire    grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_imag_V_we0;
wire   [15:0] grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_imag_V_d0;
wire   [9:0] grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_real_V_address0;
wire    grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_real_V_ce0;
wire    grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_real_V_we0;
wire   [15:0] grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_real_V_d0;
wire   [9:0] grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_imag_V_address0;
wire    grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_imag_V_ce0;
wire    grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_imag_V_we0;
wire   [15:0] grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_imag_V_d0;
wire   [9:0] grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_real_V_address0;
wire    grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_real_V_ce0;
wire    grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_real_V_we0;
wire   [15:0] grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_real_V_d0;
wire   [9:0] grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_imag_V_address0;
wire    grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_imag_V_ce0;
wire    grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_imag_V_we0;
wire   [15:0] grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_imag_V_d0;
wire    grp_fft_top_fu_330_ap_start;
wire    grp_fft_top_fu_330_ap_done;
wire    grp_fft_top_fu_330_ap_idle;
wire    grp_fft_top_fu_330_ap_ready;
wire   [9:0] grp_fft_top_fu_330_in_M_real_address0;
wire    grp_fft_top_fu_330_in_M_real_ce0;
reg   [15:0] grp_fft_top_fu_330_in_M_real_q0;
wire   [9:0] grp_fft_top_fu_330_in_M_imag_address0;
wire    grp_fft_top_fu_330_in_M_imag_ce0;
reg   [15:0] grp_fft_top_fu_330_in_M_imag_q0;
wire   [9:0] grp_fft_top_fu_330_out_M_real_address0;
wire    grp_fft_top_fu_330_out_M_real_ce0;
wire    grp_fft_top_fu_330_out_M_real_we0;
wire   [14:0] grp_fft_top_fu_330_out_M_real_d0;
wire   [9:0] grp_fft_top_fu_330_out_M_imag_address0;
wire    grp_fft_top_fu_330_out_M_imag_ce0;
wire    grp_fft_top_fu_330_out_M_imag_we0;
wire   [14:0] grp_fft_top_fu_330_out_M_imag_d0;
wire    grp_fft_top_fu_338_ap_start;
wire    grp_fft_top_fu_338_ap_done;
wire    grp_fft_top_fu_338_ap_idle;
wire    grp_fft_top_fu_338_ap_ready;
wire   [9:0] grp_fft_top_fu_338_in_M_real_address0;
wire    grp_fft_top_fu_338_in_M_real_ce0;
wire   [9:0] grp_fft_top_fu_338_in_M_imag_address0;
wire    grp_fft_top_fu_338_in_M_imag_ce0;
wire   [9:0] grp_fft_top_fu_338_out_M_real_address0;
wire    grp_fft_top_fu_338_out_M_real_ce0;
wire    grp_fft_top_fu_338_out_M_real_we0;
wire   [14:0] grp_fft_top_fu_338_out_M_real_d0;
wire   [9:0] grp_fft_top_fu_338_out_M_imag_address0;
wire    grp_fft_top_fu_338_out_M_imag_ce0;
wire    grp_fft_top_fu_338_out_M_imag_we0;
wire   [14:0] grp_fft_top_fu_338_out_M_imag_d0;
wire    grp_cp_fu_346_ap_start;
wire    grp_cp_fu_346_ap_done;
wire    grp_cp_fu_346_ap_idle;
wire    grp_cp_fu_346_ap_ready;
wire   [9:0] grp_cp_fu_346_nocp_M_real_address0;
wire    grp_cp_fu_346_nocp_M_real_ce0;
reg   [14:0] grp_cp_fu_346_nocp_M_real_q0;
wire   [9:0] grp_cp_fu_346_nocp_M_imag_address0;
wire    grp_cp_fu_346_nocp_M_imag_ce0;
reg   [14:0] grp_cp_fu_346_nocp_M_imag_q0;
wire   [10:0] grp_cp_fu_346_cp_out_M_real_address0;
wire    grp_cp_fu_346_cp_out_M_real_ce0;
wire    grp_cp_fu_346_cp_out_M_real_we0;
wire   [15:0] grp_cp_fu_346_cp_out_M_real_d0;
wire   [10:0] grp_cp_fu_346_cp_out_M_imag_address0;
wire    grp_cp_fu_346_cp_out_M_imag_ce0;
wire    grp_cp_fu_346_cp_out_M_imag_we0;
wire   [15:0] grp_cp_fu_346_cp_out_M_imag_d0;
wire    grp_cp_fu_354_ap_start;
wire    grp_cp_fu_354_ap_done;
wire    grp_cp_fu_354_ap_idle;
wire    grp_cp_fu_354_ap_ready;
wire   [9:0] grp_cp_fu_354_nocp_M_real_address0;
wire    grp_cp_fu_354_nocp_M_real_ce0;
wire   [9:0] grp_cp_fu_354_nocp_M_imag_address0;
wire    grp_cp_fu_354_nocp_M_imag_ce0;
wire   [10:0] grp_cp_fu_354_cp_out_M_real_address0;
wire    grp_cp_fu_354_cp_out_M_real_ce0;
wire    grp_cp_fu_354_cp_out_M_real_we0;
wire   [15:0] grp_cp_fu_354_cp_out_M_real_d0;
wire   [10:0] grp_cp_fu_354_cp_out_M_imag_address0;
wire    grp_cp_fu_354_cp_out_M_imag_ce0;
wire    grp_cp_fu_354_cp_out_M_imag_we0;
wire   [15:0] grp_cp_fu_354_cp_out_M_imag_d0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_ap_start;
wire    grp_top_tx_Pipeline_loop_output_fu_362_ap_done;
wire    grp_top_tx_Pipeline_loop_output_fu_362_ap_idle;
wire    grp_top_tx_Pipeline_loop_output_fu_362_ap_ready;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_address0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_ce0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_we0;
wire   [15:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_d0;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_address1;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_ce1;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_we1;
wire   [15:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_d1;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_tem_out1_M_real_address0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_tem_out1_M_real_ce0;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_tem_out1_M_imag_address0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_tem_out1_M_imag_ce0;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_address0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_ce0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_we0;
wire   [15:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_d0;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_address1;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_ce1;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_we1;
wire   [15:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_d1;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_address0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_ce0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_we0;
wire   [15:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_d0;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_address1;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_ce1;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_we1;
wire   [15:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_d1;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_tem_out2_M_real_address0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_tem_out2_M_real_ce0;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_tem_out2_M_imag_address0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_tem_out2_M_imag_ce0;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_address0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_ce0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_we0;
wire   [15:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_d0;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_address1;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_ce1;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_we1;
wire   [15:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_d1;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_address0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_ce0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_we0;
wire   [15:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_d0;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_address1;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_ce1;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_we1;
wire   [15:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_d1;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_tem_out3_M_real_address0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_tem_out3_M_real_ce0;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_tem_out3_M_imag_address0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_tem_out3_M_imag_ce0;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_address0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_ce0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_we0;
wire   [15:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_d0;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_address1;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_ce1;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_we1;
wire   [15:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_d1;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_4_address0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_4_ce0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_4_we0;
wire   [0:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_4_d0;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_5_address0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_5_ce0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_5_we0;
wire   [0:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_5_d0;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_6_address0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_6_ce0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_6_we0;
wire   [0:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_6_d0;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_4_address0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_4_ce0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_4_we0;
wire   [0:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_4_d0;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_5_address0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_5_ce0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_5_we0;
wire   [0:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_5_d0;
wire   [10:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_6_address0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_6_ce0;
wire    grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_6_we0;
wire   [0:0] grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_6_d0;
wire    grp_top_tx_Pipeline_output_stream_fu_384_ap_start;
wire    grp_top_tx_Pipeline_output_stream_fu_384_ap_done;
wire    grp_top_tx_Pipeline_output_stream_fu_384_ap_idle;
wire    grp_top_tx_Pipeline_output_stream_fu_384_ap_ready;
wire    grp_top_tx_Pipeline_output_stream_fu_384_cp_outre_TREADY;
wire    grp_top_tx_Pipeline_output_stream_fu_384_cp_outim_TREADY;
wire   [10:0] grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_address0;
wire    grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_ce0;
wire   [10:0] grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_1_address0;
wire    grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_1_ce0;
wire   [10:0] grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_2_address0;
wire    grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_2_ce0;
wire   [10:0] grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_4_address0;
wire    grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_4_ce0;
wire   [10:0] grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_5_address0;
wire    grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_5_ce0;
wire   [10:0] grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_6_address0;
wire    grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_6_ce0;
wire   [15:0] grp_top_tx_Pipeline_output_stream_fu_384_cp_outre_TDATA;
wire    grp_top_tx_Pipeline_output_stream_fu_384_cp_outre_TVALID;
wire   [10:0] grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_address0;
wire    grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_ce0;
wire   [10:0] grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_1_address0;
wire    grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_1_ce0;
wire   [10:0] grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_2_address0;
wire    grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_2_ce0;
wire   [10:0] grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_4_address0;
wire    grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_4_ce0;
wire   [10:0] grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_5_address0;
wire    grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_5_ce0;
wire   [10:0] grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_6_address0;
wire    grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_6_ce0;
wire   [15:0] grp_top_tx_Pipeline_output_stream_fu_384_cp_outim_TDATA;
wire    grp_top_tx_Pipeline_output_stream_fu_384_cp_outim_TVALID;
reg    grp_mods_fu_268_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    temp1_re_full_n;
reg    temp1_re_write;
wire    temp1_im_full_n;
reg    temp1_im_write;
reg    grp_adding_pilot_fu_294_ap_start_reg;
wire    ap_CS_fsm_state5;
wire   [15:0] temp1_re_dout;
wire    temp1_re_empty_n;
reg    temp1_re_read;
wire   [15:0] temp1_im_dout;
wire    temp1_im_empty_n;
reg    temp1_im_read;
wire    temp2_re_full_n;
reg    temp2_re_write;
wire    temp2_im_full_n;
reg    temp2_im_write;
reg    grp_top_tx_Pipeline_scaling_loop_fu_310_ap_start_reg;
wire    ap_CS_fsm_state6;
wire   [15:0] temp2_re_dout;
wire    temp2_re_empty_n;
reg    temp2_re_read;
wire    ap_CS_fsm_state7;
wire   [15:0] temp2_im_dout;
wire    temp2_im_empty_n;
reg    temp2_im_read;
reg    grp_top_tx_Pipeline_loop_input_fu_318_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    grp_fft_top_fu_330_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state13;
reg    grp_fft_top_fu_338_ap_start_reg;
reg    grp_cp_fu_346_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg    grp_cp_fu_354_ap_start_reg;
reg    grp_top_tx_Pipeline_loop_output_fu_362_ap_start_reg;
reg   [19:0] ap_NS_fsm;
wire    ap_NS_fsm_state16;
wire    ap_CS_fsm_state17;
reg    grp_top_tx_Pipeline_output_stream_fu_384_ap_start_reg;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    regslice_both_cp_outre_U_apdone_blk;
wire    regslice_both_cp_outim_U_apdone_blk;
reg    ap_block_state20;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_block_state13_on_subcall_done;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_block_state15_on_subcall_done;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    regslice_both_input1_U_apdone_blk;
wire   [7:0] input1_TDATA_int_regslice;
wire    input1_TVALID_int_regslice;
reg    input1_TREADY_int_regslice;
wire    regslice_both_input1_U_ack_in;
wire    regslice_both_input2_U_apdone_blk;
wire   [7:0] input2_TDATA_int_regslice;
wire    input2_TVALID_int_regslice;
reg    input2_TREADY_int_regslice;
wire    regslice_both_input2_U_ack_in;
wire    regslice_both_input3_U_apdone_blk;
wire   [7:0] input3_TDATA_int_regslice;
wire    input3_TVALID_int_regslice;
reg    input3_TREADY_int_regslice;
wire    regslice_both_input3_U_ack_in;
wire    regslice_both_input4_U_apdone_blk;
wire   [7:0] input4_TDATA_int_regslice;
wire    input4_TVALID_int_regslice;
reg    input4_TREADY_int_regslice;
wire    regslice_both_input4_U_ack_in;
wire    regslice_both_input5_U_apdone_blk;
wire   [7:0] input5_TDATA_int_regslice;
wire    input5_TVALID_int_regslice;
reg    input5_TREADY_int_regslice;
wire    regslice_both_input5_U_ack_in;
wire    regslice_both_input6_U_apdone_blk;
wire   [7:0] input6_TDATA_int_regslice;
wire    input6_TVALID_int_regslice;
reg    input6_TREADY_int_regslice;
wire    regslice_both_input6_U_ack_in;
wire    cp_outre_TREADY_int_regslice;
wire    regslice_both_cp_outre_U_vld_out;
wire    cp_outim_TREADY_int_regslice;
wire    regslice_both_cp_outim_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 grp_mods_fu_268_ap_start_reg = 1'b0;
#0 grp_adding_pilot_fu_294_ap_start_reg = 1'b0;
#0 grp_top_tx_Pipeline_scaling_loop_fu_310_ap_start_reg = 1'b0;
#0 grp_top_tx_Pipeline_loop_input_fu_318_ap_start_reg = 1'b0;
#0 grp_fft_top_fu_330_ap_start_reg = 1'b0;
#0 grp_fft_top_fu_338_ap_start_reg = 1'b0;
#0 grp_cp_fu_346_ap_start_reg = 1'b0;
#0 grp_cp_fu_354_ap_start_reg = 1'b0;
#0 grp_top_tx_Pipeline_loop_output_fu_362_ap_start_reg = 1'b0;
#0 grp_top_tx_Pipeline_output_stream_fu_384_ap_start_reg = 1'b0;
end

top_tx_temp3_M_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
temp3_M_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(temp3_M_real_V_address0),
    .ce0(temp3_M_real_V_ce0),
    .we0(temp3_M_real_V_we0),
    .d0(grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_real_V_d0),
    .q0(temp3_M_real_V_q0)
);

top_tx_temp3_M_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
temp3_M_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(temp3_M_imag_V_address0),
    .ce0(temp3_M_imag_V_ce0),
    .we0(temp3_M_imag_V_we0),
    .d0(grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_imag_V_d0),
    .q0(temp3_M_imag_V_q0)
);

top_tx_temp3_out_M_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 15 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
temp3_out_M_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(temp3_out_M_real_V_address0),
    .ce0(temp3_out_M_real_V_ce0),
    .we0(temp3_out_M_real_V_we0),
    .d0(grp_fft_top_fu_330_out_M_real_d0),
    .q0(temp3_out_M_real_V_q0)
);

top_tx_temp3_out_M_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 15 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
temp3_out_M_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(temp3_out_M_imag_V_address0),
    .ce0(temp3_out_M_imag_V_ce0),
    .we0(temp3_out_M_imag_V_we0),
    .d0(grp_fft_top_fu_330_out_M_imag_d0),
    .q0(temp3_out_M_imag_V_q0)
);

top_tx_temp5_M_real_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3072 ),
    .AddressWidth( 12 ))
temp5_M_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(temp5_M_real_V_address0),
    .ce0(temp5_M_real_V_ce0),
    .we0(temp5_M_real_V_we0),
    .d0(grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_real_V_d0),
    .q0(temp5_M_real_V_q0),
    .address1(grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_real_V_address1),
    .ce1(temp5_M_real_V_ce1),
    .q1(temp5_M_real_V_q1),
    .address2(grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_real_V_address2),
    .ce2(temp5_M_real_V_ce2),
    .q2(temp5_M_real_V_q2)
);

top_tx_temp5_M_real_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3072 ),
    .AddressWidth( 12 ))
temp5_M_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(temp5_M_imag_V_address0),
    .ce0(temp5_M_imag_V_ce0),
    .we0(temp5_M_imag_V_we0),
    .d0(grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_imag_V_d0),
    .q0(temp5_M_imag_V_q0),
    .address1(grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_imag_V_address1),
    .ce1(temp5_M_imag_V_ce1),
    .q1(temp5_M_imag_V_q1),
    .address2(grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_imag_V_address2),
    .ce2(temp5_M_imag_V_ce2),
    .q2(temp5_M_imag_V_q2)
);

top_tx_temp3_M_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
temp4_M_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(temp4_M_real_V_address0),
    .ce0(temp4_M_real_V_ce0),
    .we0(temp4_M_real_V_we0),
    .d0(grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_real_V_d0),
    .q0(temp4_M_real_V_q0)
);

top_tx_temp3_M_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
temp4_M_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(temp4_M_imag_V_address0),
    .ce0(temp4_M_imag_V_ce0),
    .we0(temp4_M_imag_V_we0),
    .d0(grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_imag_V_d0),
    .q0(temp4_M_imag_V_q0)
);

top_tx_temp3_out_M_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 15 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
temp4_out_M_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(temp4_out_M_real_V_address0),
    .ce0(temp4_out_M_real_V_ce0),
    .we0(temp4_out_M_real_V_we0),
    .d0(grp_fft_top_fu_330_out_M_real_d0),
    .q0(temp4_out_M_real_V_q0)
);

top_tx_temp3_out_M_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 15 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
temp4_out_M_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(temp4_out_M_imag_V_address0),
    .ce0(temp4_out_M_imag_V_ce0),
    .we0(temp4_out_M_imag_V_we0),
    .d0(grp_fft_top_fu_330_out_M_imag_d0),
    .q0(temp4_out_M_imag_V_q0)
);

top_tx_temp3_M_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
temp6_M_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(temp6_M_real_V_address0),
    .ce0(temp6_M_real_V_ce0),
    .we0(temp6_M_real_V_we0),
    .d0(grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_real_V_d0),
    .q0(temp6_M_real_V_q0)
);

top_tx_temp3_M_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
temp6_M_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(temp6_M_imag_V_address0),
    .ce0(temp6_M_imag_V_ce0),
    .we0(temp6_M_imag_V_we0),
    .d0(grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_imag_V_d0),
    .q0(temp6_M_imag_V_q0)
);

top_tx_temp3_out_M_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 15 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
temp6_out_M_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(temp6_out_M_real_V_address0),
    .ce0(temp6_out_M_real_V_ce0),
    .we0(temp6_out_M_real_V_we0),
    .d0(grp_fft_top_fu_338_out_M_real_d0),
    .q0(temp6_out_M_real_V_q0)
);

top_tx_temp3_out_M_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 15 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
temp6_out_M_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(temp6_out_M_imag_V_address0),
    .ce0(temp6_out_M_imag_V_ce0),
    .we0(temp6_out_M_imag_V_we0),
    .d0(grp_fft_top_fu_338_out_M_imag_d0),
    .q0(temp6_out_M_imag_V_q0)
);

top_tx_tem_out1_M_real_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1168 ),
    .AddressWidth( 11 ))
tem_out1_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(tem_out1_M_real_address0),
    .ce0(tem_out1_M_real_ce0),
    .we0(tem_out1_M_real_we0),
    .d0(grp_cp_fu_346_cp_out_M_real_d0),
    .q0(tem_out1_M_real_q0)
);

top_tx_tem_out1_M_real_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1168 ),
    .AddressWidth( 11 ))
tem_out1_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(tem_out1_M_imag_address0),
    .ce0(tem_out1_M_imag_ce0),
    .we0(tem_out1_M_imag_we0),
    .d0(grp_cp_fu_346_cp_out_M_imag_d0),
    .q0(tem_out1_M_imag_q0)
);

top_tx_tem_out1_M_real_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1168 ),
    .AddressWidth( 11 ))
tem_out2_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(tem_out2_M_real_address0),
    .ce0(tem_out2_M_real_ce0),
    .we0(tem_out2_M_real_we0),
    .d0(grp_cp_fu_346_cp_out_M_real_d0),
    .q0(tem_out2_M_real_q0)
);

top_tx_tem_out1_M_real_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1168 ),
    .AddressWidth( 11 ))
tem_out2_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(tem_out2_M_imag_address0),
    .ce0(tem_out2_M_imag_ce0),
    .we0(tem_out2_M_imag_we0),
    .d0(grp_cp_fu_346_cp_out_M_imag_d0),
    .q0(tem_out2_M_imag_q0)
);

top_tx_tem_out1_M_real_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1168 ),
    .AddressWidth( 11 ))
tem_out3_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(tem_out3_M_real_address0),
    .ce0(tem_out3_M_real_ce0),
    .we0(tem_out3_M_real_we0),
    .d0(grp_cp_fu_354_cp_out_M_real_d0),
    .q0(tem_out3_M_real_q0)
);

top_tx_tem_out1_M_real_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1168 ),
    .AddressWidth( 11 ))
tem_out3_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(tem_out3_M_imag_address0),
    .ce0(tem_out3_M_imag_ce0),
    .we0(tem_out3_M_imag_we0),
    .d0(grp_cp_fu_354_cp_out_M_imag_d0),
    .q0(tem_out3_M_imag_q0)
);

top_tx_cp_out_re_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1168 ),
    .AddressWidth( 11 ))
cp_out_re_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cp_out_re_V_address0),
    .ce0(cp_out_re_V_ce0),
    .we0(cp_out_re_V_we0),
    .d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_d0),
    .q0(cp_out_re_V_q0),
    .address1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_address1),
    .ce1(cp_out_re_V_ce1),
    .we1(cp_out_re_V_we1),
    .d1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_d1)
);

top_tx_cp_out_re_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1168 ),
    .AddressWidth( 11 ))
cp_out_re_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cp_out_re_V_1_address0),
    .ce0(cp_out_re_V_1_ce0),
    .we0(cp_out_re_V_1_we0),
    .d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_d0),
    .q0(cp_out_re_V_1_q0),
    .address1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_address1),
    .ce1(cp_out_re_V_1_ce1),
    .we1(cp_out_re_V_1_we1),
    .d1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_d1)
);

top_tx_cp_out_re_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1168 ),
    .AddressWidth( 11 ))
cp_out_re_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cp_out_re_V_2_address0),
    .ce0(cp_out_re_V_2_ce0),
    .we0(cp_out_re_V_2_we0),
    .d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_d0),
    .q0(cp_out_re_V_2_q0),
    .address1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_address1),
    .ce1(cp_out_re_V_2_ce1),
    .we1(cp_out_re_V_2_we1),
    .d1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_d1)
);

top_tx_cp_out_re_V_3_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 1168 ),
    .AddressWidth( 11 ))
cp_out_re_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cp_out_re_V_3_address0),
    .ce0(cp_out_re_V_3_ce0),
    .we0(cp_out_re_V_3_we0),
    .d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_4_d0),
    .q0(cp_out_re_V_3_q0)
);

top_tx_cp_out_re_V_3_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 1168 ),
    .AddressWidth( 11 ))
cp_out_re_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cp_out_re_V_4_address0),
    .ce0(cp_out_re_V_4_ce0),
    .we0(cp_out_re_V_4_we0),
    .d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_5_d0),
    .q0(cp_out_re_V_4_q0)
);

top_tx_cp_out_re_V_3_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 1168 ),
    .AddressWidth( 11 ))
cp_out_re_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cp_out_re_V_5_address0),
    .ce0(cp_out_re_V_5_ce0),
    .we0(cp_out_re_V_5_we0),
    .d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_6_d0),
    .q0(cp_out_re_V_5_q0)
);

top_tx_cp_out_re_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1168 ),
    .AddressWidth( 11 ))
cp_out_im_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cp_out_im_V_address0),
    .ce0(cp_out_im_V_ce0),
    .we0(cp_out_im_V_we0),
    .d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_d0),
    .q0(cp_out_im_V_q0),
    .address1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_address1),
    .ce1(cp_out_im_V_ce1),
    .we1(cp_out_im_V_we1),
    .d1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_d1)
);

top_tx_cp_out_re_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1168 ),
    .AddressWidth( 11 ))
cp_out_im_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cp_out_im_V_1_address0),
    .ce0(cp_out_im_V_1_ce0),
    .we0(cp_out_im_V_1_we0),
    .d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_d0),
    .q0(cp_out_im_V_1_q0),
    .address1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_address1),
    .ce1(cp_out_im_V_1_ce1),
    .we1(cp_out_im_V_1_we1),
    .d1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_d1)
);

top_tx_cp_out_re_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1168 ),
    .AddressWidth( 11 ))
cp_out_im_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cp_out_im_V_2_address0),
    .ce0(cp_out_im_V_2_ce0),
    .we0(cp_out_im_V_2_we0),
    .d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_d0),
    .q0(cp_out_im_V_2_q0),
    .address1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_address1),
    .ce1(cp_out_im_V_2_ce1),
    .we1(cp_out_im_V_2_we1),
    .d1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_d1)
);

top_tx_cp_out_re_V_3_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 1168 ),
    .AddressWidth( 11 ))
cp_out_im_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cp_out_im_V_3_address0),
    .ce0(cp_out_im_V_3_ce0),
    .we0(cp_out_im_V_3_we0),
    .d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_4_d0),
    .q0(cp_out_im_V_3_q0)
);

top_tx_cp_out_re_V_3_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 1168 ),
    .AddressWidth( 11 ))
cp_out_im_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cp_out_im_V_4_address0),
    .ce0(cp_out_im_V_4_ce0),
    .we0(cp_out_im_V_4_we0),
    .d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_5_d0),
    .q0(cp_out_im_V_4_q0)
);

top_tx_cp_out_re_V_3_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 1168 ),
    .AddressWidth( 11 ))
cp_out_im_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cp_out_im_V_5_address0),
    .ce0(cp_out_im_V_5_ce0),
    .we0(cp_out_im_V_5_we0),
    .d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_6_d0),
    .q0(cp_out_im_V_5_q0)
);

top_tx_mods grp_mods_fu_268(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_mods_fu_268_ap_start),
    .ap_done(grp_mods_fu_268_ap_done),
    .ap_idle(grp_mods_fu_268_ap_idle),
    .ap_ready(grp_mods_fu_268_ap_ready),
    .en_qpsk(grp_mods_fu_268_en_qpsk),
    .en_qam16(grp_mods_fu_268_en_qam16),
    .en_qam64(grp_mods_fu_268_en_qam64),
    .input1_TDATA(input1_TDATA_int_regslice),
    .input1_TVALID(input1_TVALID_int_regslice),
    .input1_TREADY(grp_mods_fu_268_input1_TREADY),
    .input2_TDATA(input2_TDATA_int_regslice),
    .input2_TVALID(input2_TVALID_int_regslice),
    .input2_TREADY(grp_mods_fu_268_input2_TREADY),
    .input3_TDATA(input3_TDATA_int_regslice),
    .input3_TVALID(input3_TVALID_int_regslice),
    .input3_TREADY(grp_mods_fu_268_input3_TREADY),
    .input4_TDATA(input4_TDATA_int_regslice),
    .input4_TVALID(input4_TVALID_int_regslice),
    .input4_TREADY(grp_mods_fu_268_input4_TREADY),
    .input5_TDATA(input5_TDATA_int_regslice),
    .input5_TVALID(input5_TVALID_int_regslice),
    .input5_TREADY(grp_mods_fu_268_input5_TREADY),
    .input6_TDATA(input6_TDATA_int_regslice),
    .input6_TVALID(input6_TVALID_int_regslice),
    .input6_TREADY(grp_mods_fu_268_input6_TREADY),
    .temp1_re397_din(grp_mods_fu_268_temp1_re397_din),
    .temp1_re397_full_n(temp1_re_full_n),
    .temp1_re397_write(grp_mods_fu_268_temp1_re397_write),
    .temp1_im398_din(grp_mods_fu_268_temp1_im398_din),
    .temp1_im398_full_n(temp1_im_full_n),
    .temp1_im398_write(grp_mods_fu_268_temp1_im398_write)
);

top_tx_adding_pilot grp_adding_pilot_fu_294(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_adding_pilot_fu_294_ap_start),
    .ap_done(grp_adding_pilot_fu_294_ap_done),
    .ap_idle(grp_adding_pilot_fu_294_ap_idle),
    .ap_ready(grp_adding_pilot_fu_294_ap_ready),
    .user_id0(grp_adding_pilot_fu_294_user_id0),
    .user_id1(grp_adding_pilot_fu_294_user_id1),
    .temp1_re397_dout(temp1_re_dout),
    .temp1_re397_empty_n(temp1_re_empty_n),
    .temp1_re397_read(grp_adding_pilot_fu_294_temp1_re397_read),
    .temp1_im398_dout(temp1_im_dout),
    .temp1_im398_empty_n(temp1_im_empty_n),
    .temp1_im398_read(grp_adding_pilot_fu_294_temp1_im398_read),
    .temp2_re399_din(grp_adding_pilot_fu_294_temp2_re399_din),
    .temp2_re399_full_n(temp2_re_full_n),
    .temp2_re399_write(grp_adding_pilot_fu_294_temp2_re399_write),
    .temp2_im400_din(grp_adding_pilot_fu_294_temp2_im400_din),
    .temp2_im400_full_n(temp2_im_full_n),
    .temp2_im400_write(grp_adding_pilot_fu_294_temp2_im400_write)
);

top_tx_top_tx_Pipeline_scaling_loop grp_top_tx_Pipeline_scaling_loop_fu_310(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_top_tx_Pipeline_scaling_loop_fu_310_ap_start),
    .ap_done(grp_top_tx_Pipeline_scaling_loop_fu_310_ap_done),
    .ap_idle(grp_top_tx_Pipeline_scaling_loop_fu_310_ap_idle),
    .ap_ready(grp_top_tx_Pipeline_scaling_loop_fu_310_ap_ready),
    .temp2_re_dout(temp2_re_dout),
    .temp2_re_empty_n(temp2_re_empty_n),
    .temp2_re_read(grp_top_tx_Pipeline_scaling_loop_fu_310_temp2_re_read),
    .temp2_im_dout(temp2_im_dout),
    .temp2_im_empty_n(temp2_im_empty_n),
    .temp2_im_read(grp_top_tx_Pipeline_scaling_loop_fu_310_temp2_im_read),
    .temp5_M_real_V_address0(grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_real_V_address0),
    .temp5_M_real_V_ce0(grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_real_V_ce0),
    .temp5_M_real_V_we0(grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_real_V_we0),
    .temp5_M_real_V_d0(grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_real_V_d0),
    .temp5_M_imag_V_address0(grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_imag_V_address0),
    .temp5_M_imag_V_ce0(grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_imag_V_ce0),
    .temp5_M_imag_V_we0(grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_imag_V_we0),
    .temp5_M_imag_V_d0(grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_imag_V_d0)
);

top_tx_top_tx_Pipeline_loop_input grp_top_tx_Pipeline_loop_input_fu_318(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_top_tx_Pipeline_loop_input_fu_318_ap_start),
    .ap_done(grp_top_tx_Pipeline_loop_input_fu_318_ap_done),
    .ap_idle(grp_top_tx_Pipeline_loop_input_fu_318_ap_idle),
    .ap_ready(grp_top_tx_Pipeline_loop_input_fu_318_ap_ready),
    .temp5_M_real_V_address0(grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_real_V_address0),
    .temp5_M_real_V_ce0(grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_real_V_ce0),
    .temp5_M_real_V_q0(temp5_M_real_V_q0),
    .temp5_M_real_V_address1(grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_real_V_address1),
    .temp5_M_real_V_ce1(grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_real_V_ce1),
    .temp5_M_real_V_q1(temp5_M_real_V_q1),
    .temp5_M_real_V_address2(grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_real_V_address2),
    .temp5_M_real_V_ce2(grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_real_V_ce2),
    .temp5_M_real_V_q2(temp5_M_real_V_q2),
    .temp5_M_imag_V_address0(grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_imag_V_address0),
    .temp5_M_imag_V_ce0(grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_imag_V_ce0),
    .temp5_M_imag_V_q0(temp5_M_imag_V_q0),
    .temp5_M_imag_V_address1(grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_imag_V_address1),
    .temp5_M_imag_V_ce1(grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_imag_V_ce1),
    .temp5_M_imag_V_q1(temp5_M_imag_V_q1),
    .temp5_M_imag_V_address2(grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_imag_V_address2),
    .temp5_M_imag_V_ce2(grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_imag_V_ce2),
    .temp5_M_imag_V_q2(temp5_M_imag_V_q2),
    .temp3_M_real_V_address0(grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_real_V_address0),
    .temp3_M_real_V_ce0(grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_real_V_ce0),
    .temp3_M_real_V_we0(grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_real_V_we0),
    .temp3_M_real_V_d0(grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_real_V_d0),
    .temp3_M_imag_V_address0(grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_imag_V_address0),
    .temp3_M_imag_V_ce0(grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_imag_V_ce0),
    .temp3_M_imag_V_we0(grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_imag_V_we0),
    .temp3_M_imag_V_d0(grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_imag_V_d0),
    .temp4_M_real_V_address0(grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_real_V_address0),
    .temp4_M_real_V_ce0(grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_real_V_ce0),
    .temp4_M_real_V_we0(grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_real_V_we0),
    .temp4_M_real_V_d0(grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_real_V_d0),
    .temp4_M_imag_V_address0(grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_imag_V_address0),
    .temp4_M_imag_V_ce0(grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_imag_V_ce0),
    .temp4_M_imag_V_we0(grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_imag_V_we0),
    .temp4_M_imag_V_d0(grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_imag_V_d0),
    .temp6_M_real_V_address0(grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_real_V_address0),
    .temp6_M_real_V_ce0(grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_real_V_ce0),
    .temp6_M_real_V_we0(grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_real_V_we0),
    .temp6_M_real_V_d0(grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_real_V_d0),
    .temp6_M_imag_V_address0(grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_imag_V_address0),
    .temp6_M_imag_V_ce0(grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_imag_V_ce0),
    .temp6_M_imag_V_we0(grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_imag_V_we0),
    .temp6_M_imag_V_d0(grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_imag_V_d0)
);

top_tx_fft_top grp_fft_top_fu_330(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft_top_fu_330_ap_start),
    .ap_done(grp_fft_top_fu_330_ap_done),
    .ap_idle(grp_fft_top_fu_330_ap_idle),
    .ap_ready(grp_fft_top_fu_330_ap_ready),
    .in_M_real_address0(grp_fft_top_fu_330_in_M_real_address0),
    .in_M_real_ce0(grp_fft_top_fu_330_in_M_real_ce0),
    .in_M_real_q0(grp_fft_top_fu_330_in_M_real_q0),
    .in_M_imag_address0(grp_fft_top_fu_330_in_M_imag_address0),
    .in_M_imag_ce0(grp_fft_top_fu_330_in_M_imag_ce0),
    .in_M_imag_q0(grp_fft_top_fu_330_in_M_imag_q0),
    .out_M_real_address0(grp_fft_top_fu_330_out_M_real_address0),
    .out_M_real_ce0(grp_fft_top_fu_330_out_M_real_ce0),
    .out_M_real_we0(grp_fft_top_fu_330_out_M_real_we0),
    .out_M_real_d0(grp_fft_top_fu_330_out_M_real_d0),
    .out_M_imag_address0(grp_fft_top_fu_330_out_M_imag_address0),
    .out_M_imag_ce0(grp_fft_top_fu_330_out_M_imag_ce0),
    .out_M_imag_we0(grp_fft_top_fu_330_out_M_imag_we0),
    .out_M_imag_d0(grp_fft_top_fu_330_out_M_imag_d0)
);

top_tx_fft_top grp_fft_top_fu_338(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft_top_fu_338_ap_start),
    .ap_done(grp_fft_top_fu_338_ap_done),
    .ap_idle(grp_fft_top_fu_338_ap_idle),
    .ap_ready(grp_fft_top_fu_338_ap_ready),
    .in_M_real_address0(grp_fft_top_fu_338_in_M_real_address0),
    .in_M_real_ce0(grp_fft_top_fu_338_in_M_real_ce0),
    .in_M_real_q0(temp6_M_real_V_q0),
    .in_M_imag_address0(grp_fft_top_fu_338_in_M_imag_address0),
    .in_M_imag_ce0(grp_fft_top_fu_338_in_M_imag_ce0),
    .in_M_imag_q0(temp6_M_imag_V_q0),
    .out_M_real_address0(grp_fft_top_fu_338_out_M_real_address0),
    .out_M_real_ce0(grp_fft_top_fu_338_out_M_real_ce0),
    .out_M_real_we0(grp_fft_top_fu_338_out_M_real_we0),
    .out_M_real_d0(grp_fft_top_fu_338_out_M_real_d0),
    .out_M_imag_address0(grp_fft_top_fu_338_out_M_imag_address0),
    .out_M_imag_ce0(grp_fft_top_fu_338_out_M_imag_ce0),
    .out_M_imag_we0(grp_fft_top_fu_338_out_M_imag_we0),
    .out_M_imag_d0(grp_fft_top_fu_338_out_M_imag_d0)
);

top_tx_cp grp_cp_fu_346(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cp_fu_346_ap_start),
    .ap_done(grp_cp_fu_346_ap_done),
    .ap_idle(grp_cp_fu_346_ap_idle),
    .ap_ready(grp_cp_fu_346_ap_ready),
    .nocp_M_real_address0(grp_cp_fu_346_nocp_M_real_address0),
    .nocp_M_real_ce0(grp_cp_fu_346_nocp_M_real_ce0),
    .nocp_M_real_q0(grp_cp_fu_346_nocp_M_real_q0),
    .nocp_M_imag_address0(grp_cp_fu_346_nocp_M_imag_address0),
    .nocp_M_imag_ce0(grp_cp_fu_346_nocp_M_imag_ce0),
    .nocp_M_imag_q0(grp_cp_fu_346_nocp_M_imag_q0),
    .cp_out_M_real_address0(grp_cp_fu_346_cp_out_M_real_address0),
    .cp_out_M_real_ce0(grp_cp_fu_346_cp_out_M_real_ce0),
    .cp_out_M_real_we0(grp_cp_fu_346_cp_out_M_real_we0),
    .cp_out_M_real_d0(grp_cp_fu_346_cp_out_M_real_d0),
    .cp_out_M_imag_address0(grp_cp_fu_346_cp_out_M_imag_address0),
    .cp_out_M_imag_ce0(grp_cp_fu_346_cp_out_M_imag_ce0),
    .cp_out_M_imag_we0(grp_cp_fu_346_cp_out_M_imag_we0),
    .cp_out_M_imag_d0(grp_cp_fu_346_cp_out_M_imag_d0)
);

top_tx_cp grp_cp_fu_354(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cp_fu_354_ap_start),
    .ap_done(grp_cp_fu_354_ap_done),
    .ap_idle(grp_cp_fu_354_ap_idle),
    .ap_ready(grp_cp_fu_354_ap_ready),
    .nocp_M_real_address0(grp_cp_fu_354_nocp_M_real_address0),
    .nocp_M_real_ce0(grp_cp_fu_354_nocp_M_real_ce0),
    .nocp_M_real_q0(temp6_out_M_real_V_q0),
    .nocp_M_imag_address0(grp_cp_fu_354_nocp_M_imag_address0),
    .nocp_M_imag_ce0(grp_cp_fu_354_nocp_M_imag_ce0),
    .nocp_M_imag_q0(temp6_out_M_imag_V_q0),
    .cp_out_M_real_address0(grp_cp_fu_354_cp_out_M_real_address0),
    .cp_out_M_real_ce0(grp_cp_fu_354_cp_out_M_real_ce0),
    .cp_out_M_real_we0(grp_cp_fu_354_cp_out_M_real_we0),
    .cp_out_M_real_d0(grp_cp_fu_354_cp_out_M_real_d0),
    .cp_out_M_imag_address0(grp_cp_fu_354_cp_out_M_imag_address0),
    .cp_out_M_imag_ce0(grp_cp_fu_354_cp_out_M_imag_ce0),
    .cp_out_M_imag_we0(grp_cp_fu_354_cp_out_M_imag_we0),
    .cp_out_M_imag_d0(grp_cp_fu_354_cp_out_M_imag_d0)
);

top_tx_top_tx_Pipeline_loop_output grp_top_tx_Pipeline_loop_output_fu_362(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_top_tx_Pipeline_loop_output_fu_362_ap_start),
    .ap_done(grp_top_tx_Pipeline_loop_output_fu_362_ap_done),
    .ap_idle(grp_top_tx_Pipeline_loop_output_fu_362_ap_idle),
    .ap_ready(grp_top_tx_Pipeline_loop_output_fu_362_ap_ready),
    .cp_out_re_V_address0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_address0),
    .cp_out_re_V_ce0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_ce0),
    .cp_out_re_V_we0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_we0),
    .cp_out_re_V_d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_d0),
    .cp_out_re_V_address1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_address1),
    .cp_out_re_V_ce1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_ce1),
    .cp_out_re_V_we1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_we1),
    .cp_out_re_V_d1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_d1),
    .tem_out1_M_real_address0(grp_top_tx_Pipeline_loop_output_fu_362_tem_out1_M_real_address0),
    .tem_out1_M_real_ce0(grp_top_tx_Pipeline_loop_output_fu_362_tem_out1_M_real_ce0),
    .tem_out1_M_real_q0(tem_out1_M_real_q0),
    .tem_out1_M_imag_address0(grp_top_tx_Pipeline_loop_output_fu_362_tem_out1_M_imag_address0),
    .tem_out1_M_imag_ce0(grp_top_tx_Pipeline_loop_output_fu_362_tem_out1_M_imag_ce0),
    .tem_out1_M_imag_q0(tem_out1_M_imag_q0),
    .cp_out_im_V_address0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_address0),
    .cp_out_im_V_ce0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_ce0),
    .cp_out_im_V_we0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_we0),
    .cp_out_im_V_d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_d0),
    .cp_out_im_V_address1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_address1),
    .cp_out_im_V_ce1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_ce1),
    .cp_out_im_V_we1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_we1),
    .cp_out_im_V_d1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_d1),
    .cp_out_re_V_1_address0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_address0),
    .cp_out_re_V_1_ce0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_ce0),
    .cp_out_re_V_1_we0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_we0),
    .cp_out_re_V_1_d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_d0),
    .cp_out_re_V_1_address1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_address1),
    .cp_out_re_V_1_ce1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_ce1),
    .cp_out_re_V_1_we1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_we1),
    .cp_out_re_V_1_d1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_d1),
    .tem_out2_M_real_address0(grp_top_tx_Pipeline_loop_output_fu_362_tem_out2_M_real_address0),
    .tem_out2_M_real_ce0(grp_top_tx_Pipeline_loop_output_fu_362_tem_out2_M_real_ce0),
    .tem_out2_M_real_q0(tem_out2_M_real_q0),
    .tem_out2_M_imag_address0(grp_top_tx_Pipeline_loop_output_fu_362_tem_out2_M_imag_address0),
    .tem_out2_M_imag_ce0(grp_top_tx_Pipeline_loop_output_fu_362_tem_out2_M_imag_ce0),
    .tem_out2_M_imag_q0(tem_out2_M_imag_q0),
    .cp_out_im_V_1_address0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_address0),
    .cp_out_im_V_1_ce0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_ce0),
    .cp_out_im_V_1_we0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_we0),
    .cp_out_im_V_1_d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_d0),
    .cp_out_im_V_1_address1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_address1),
    .cp_out_im_V_1_ce1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_ce1),
    .cp_out_im_V_1_we1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_we1),
    .cp_out_im_V_1_d1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_d1),
    .cp_out_re_V_2_address0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_address0),
    .cp_out_re_V_2_ce0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_ce0),
    .cp_out_re_V_2_we0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_we0),
    .cp_out_re_V_2_d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_d0),
    .cp_out_re_V_2_address1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_address1),
    .cp_out_re_V_2_ce1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_ce1),
    .cp_out_re_V_2_we1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_we1),
    .cp_out_re_V_2_d1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_d1),
    .tem_out3_M_real_address0(grp_top_tx_Pipeline_loop_output_fu_362_tem_out3_M_real_address0),
    .tem_out3_M_real_ce0(grp_top_tx_Pipeline_loop_output_fu_362_tem_out3_M_real_ce0),
    .tem_out3_M_real_q0(tem_out3_M_real_q0),
    .tem_out3_M_imag_address0(grp_top_tx_Pipeline_loop_output_fu_362_tem_out3_M_imag_address0),
    .tem_out3_M_imag_ce0(grp_top_tx_Pipeline_loop_output_fu_362_tem_out3_M_imag_ce0),
    .tem_out3_M_imag_q0(tem_out3_M_imag_q0),
    .cp_out_im_V_2_address0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_address0),
    .cp_out_im_V_2_ce0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_ce0),
    .cp_out_im_V_2_we0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_we0),
    .cp_out_im_V_2_d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_d0),
    .cp_out_im_V_2_address1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_address1),
    .cp_out_im_V_2_ce1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_ce1),
    .cp_out_im_V_2_we1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_we1),
    .cp_out_im_V_2_d1(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_d1),
    .cp_out_re_V_4_address0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_4_address0),
    .cp_out_re_V_4_ce0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_4_ce0),
    .cp_out_re_V_4_we0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_4_we0),
    .cp_out_re_V_4_d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_4_d0),
    .cp_out_re_V_5_address0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_5_address0),
    .cp_out_re_V_5_ce0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_5_ce0),
    .cp_out_re_V_5_we0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_5_we0),
    .cp_out_re_V_5_d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_5_d0),
    .cp_out_re_V_6_address0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_6_address0),
    .cp_out_re_V_6_ce0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_6_ce0),
    .cp_out_re_V_6_we0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_6_we0),
    .cp_out_re_V_6_d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_6_d0),
    .cp_out_im_V_4_address0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_4_address0),
    .cp_out_im_V_4_ce0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_4_ce0),
    .cp_out_im_V_4_we0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_4_we0),
    .cp_out_im_V_4_d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_4_d0),
    .cp_out_im_V_5_address0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_5_address0),
    .cp_out_im_V_5_ce0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_5_ce0),
    .cp_out_im_V_5_we0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_5_we0),
    .cp_out_im_V_5_d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_5_d0),
    .cp_out_im_V_6_address0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_6_address0),
    .cp_out_im_V_6_ce0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_6_ce0),
    .cp_out_im_V_6_we0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_6_we0),
    .cp_out_im_V_6_d0(grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_6_d0)
);

top_tx_top_tx_Pipeline_output_stream grp_top_tx_Pipeline_output_stream_fu_384(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_top_tx_Pipeline_output_stream_fu_384_ap_start),
    .ap_done(grp_top_tx_Pipeline_output_stream_fu_384_ap_done),
    .ap_idle(grp_top_tx_Pipeline_output_stream_fu_384_ap_idle),
    .ap_ready(grp_top_tx_Pipeline_output_stream_fu_384_ap_ready),
    .cp_outre_TREADY(grp_top_tx_Pipeline_output_stream_fu_384_cp_outre_TREADY),
    .cp_outim_TREADY(grp_top_tx_Pipeline_output_stream_fu_384_cp_outim_TREADY),
    .cp_out_re_V_address0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_address0),
    .cp_out_re_V_ce0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_ce0),
    .cp_out_re_V_q0(cp_out_re_V_q0),
    .cp_out_re_V_1_address0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_1_address0),
    .cp_out_re_V_1_ce0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_1_ce0),
    .cp_out_re_V_1_q0(cp_out_re_V_1_q0),
    .cp_out_re_V_2_address0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_2_address0),
    .cp_out_re_V_2_ce0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_2_ce0),
    .cp_out_re_V_2_q0(cp_out_re_V_2_q0),
    .cp_out_re_V_4_address0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_4_address0),
    .cp_out_re_V_4_ce0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_4_ce0),
    .cp_out_re_V_4_q0(cp_out_re_V_3_q0),
    .cp_out_re_V_5_address0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_5_address0),
    .cp_out_re_V_5_ce0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_5_ce0),
    .cp_out_re_V_5_q0(cp_out_re_V_4_q0),
    .cp_out_re_V_6_address0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_6_address0),
    .cp_out_re_V_6_ce0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_6_ce0),
    .cp_out_re_V_6_q0(cp_out_re_V_5_q0),
    .cp_outre_TDATA(grp_top_tx_Pipeline_output_stream_fu_384_cp_outre_TDATA),
    .cp_outre_TVALID(grp_top_tx_Pipeline_output_stream_fu_384_cp_outre_TVALID),
    .cp_out_im_V_address0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_address0),
    .cp_out_im_V_ce0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_ce0),
    .cp_out_im_V_q0(cp_out_im_V_q0),
    .cp_out_im_V_1_address0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_1_address0),
    .cp_out_im_V_1_ce0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_1_ce0),
    .cp_out_im_V_1_q0(cp_out_im_V_1_q0),
    .cp_out_im_V_2_address0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_2_address0),
    .cp_out_im_V_2_ce0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_2_ce0),
    .cp_out_im_V_2_q0(cp_out_im_V_2_q0),
    .cp_out_im_V_4_address0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_4_address0),
    .cp_out_im_V_4_ce0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_4_ce0),
    .cp_out_im_V_4_q0(cp_out_im_V_3_q0),
    .cp_out_im_V_5_address0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_5_address0),
    .cp_out_im_V_5_ce0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_5_ce0),
    .cp_out_im_V_5_q0(cp_out_im_V_4_q0),
    .cp_out_im_V_6_address0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_6_address0),
    .cp_out_im_V_6_ce0(grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_6_ce0),
    .cp_out_im_V_6_q0(cp_out_im_V_5_q0),
    .cp_outim_TDATA(grp_top_tx_Pipeline_output_stream_fu_384_cp_outim_TDATA),
    .cp_outim_TVALID(grp_top_tx_Pipeline_output_stream_fu_384_cp_outim_TVALID)
);

top_tx_fifo_w16_d1200_A temp1_re_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_mods_fu_268_temp1_re397_din),
    .if_full_n(temp1_re_full_n),
    .if_write(temp1_re_write),
    .if_dout(temp1_re_dout),
    .if_empty_n(temp1_re_empty_n),
    .if_read(temp1_re_read)
);

top_tx_fifo_w16_d1200_A temp1_im_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_mods_fu_268_temp1_im398_din),
    .if_full_n(temp1_im_full_n),
    .if_write(temp1_im_write),
    .if_dout(temp1_im_dout),
    .if_empty_n(temp1_im_empty_n),
    .if_read(temp1_im_read)
);

top_tx_fifo_w16_d3072_A temp2_re_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_adding_pilot_fu_294_temp2_re399_din),
    .if_full_n(temp2_re_full_n),
    .if_write(temp2_re_write),
    .if_dout(temp2_re_dout),
    .if_empty_n(temp2_re_empty_n),
    .if_read(temp2_re_read)
);

top_tx_fifo_w16_d3072_A temp2_im_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_adding_pilot_fu_294_temp2_im400_din),
    .if_full_n(temp2_im_full_n),
    .if_write(temp2_im_write),
    .if_dout(temp2_im_dout),
    .if_empty_n(temp2_im_empty_n),
    .if_read(temp2_im_read)
);

top_tx_regslice_both #(
    .DataWidth( 8 ))
regslice_both_input1_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input1_TDATA),
    .vld_in(input1_TVALID),
    .ack_in(regslice_both_input1_U_ack_in),
    .data_out(input1_TDATA_int_regslice),
    .vld_out(input1_TVALID_int_regslice),
    .ack_out(input1_TREADY_int_regslice),
    .apdone_blk(regslice_both_input1_U_apdone_blk)
);

top_tx_regslice_both #(
    .DataWidth( 8 ))
regslice_both_input2_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input2_TDATA),
    .vld_in(input2_TVALID),
    .ack_in(regslice_both_input2_U_ack_in),
    .data_out(input2_TDATA_int_regslice),
    .vld_out(input2_TVALID_int_regslice),
    .ack_out(input2_TREADY_int_regslice),
    .apdone_blk(regslice_both_input2_U_apdone_blk)
);

top_tx_regslice_both #(
    .DataWidth( 8 ))
regslice_both_input3_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input3_TDATA),
    .vld_in(input3_TVALID),
    .ack_in(regslice_both_input3_U_ack_in),
    .data_out(input3_TDATA_int_regslice),
    .vld_out(input3_TVALID_int_regslice),
    .ack_out(input3_TREADY_int_regslice),
    .apdone_blk(regslice_both_input3_U_apdone_blk)
);

top_tx_regslice_both #(
    .DataWidth( 8 ))
regslice_both_input4_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input4_TDATA),
    .vld_in(input4_TVALID),
    .ack_in(regslice_both_input4_U_ack_in),
    .data_out(input4_TDATA_int_regslice),
    .vld_out(input4_TVALID_int_regslice),
    .ack_out(input4_TREADY_int_regslice),
    .apdone_blk(regslice_both_input4_U_apdone_blk)
);

top_tx_regslice_both #(
    .DataWidth( 8 ))
regslice_both_input5_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input5_TDATA),
    .vld_in(input5_TVALID),
    .ack_in(regslice_both_input5_U_ack_in),
    .data_out(input5_TDATA_int_regslice),
    .vld_out(input5_TVALID_int_regslice),
    .ack_out(input5_TREADY_int_regslice),
    .apdone_blk(regslice_both_input5_U_apdone_blk)
);

top_tx_regslice_both #(
    .DataWidth( 8 ))
regslice_both_input6_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input6_TDATA),
    .vld_in(input6_TVALID),
    .ack_in(regslice_both_input6_U_ack_in),
    .data_out(input6_TDATA_int_regslice),
    .vld_out(input6_TVALID_int_regslice),
    .ack_out(input6_TREADY_int_regslice),
    .apdone_blk(regslice_both_input6_U_apdone_blk)
);

top_tx_regslice_both #(
    .DataWidth( 16 ))
regslice_both_cp_outre_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_top_tx_Pipeline_output_stream_fu_384_cp_outre_TDATA),
    .vld_in(grp_top_tx_Pipeline_output_stream_fu_384_cp_outre_TVALID),
    .ack_in(cp_outre_TREADY_int_regslice),
    .data_out(cp_outre_TDATA),
    .vld_out(regslice_both_cp_outre_U_vld_out),
    .ack_out(cp_outre_TREADY),
    .apdone_blk(regslice_both_cp_outre_U_apdone_blk)
);

top_tx_regslice_both #(
    .DataWidth( 16 ))
regslice_both_cp_outim_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_top_tx_Pipeline_output_stream_fu_384_cp_outim_TDATA),
    .vld_in(grp_top_tx_Pipeline_output_stream_fu_384_cp_outim_TVALID),
    .ack_in(cp_outim_TREADY_int_regslice),
    .data_out(cp_outim_TDATA),
    .vld_out(regslice_both_cp_outim_U_vld_out),
    .ack_out(cp_outim_TREADY),
    .apdone_blk(regslice_both_cp_outim_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_adding_pilot_fu_294_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_adding_pilot_fu_294_ap_start_reg <= 1'b1;
        end else if ((grp_adding_pilot_fu_294_ap_ready == 1'b1)) begin
            grp_adding_pilot_fu_294_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cp_fu_346_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
            grp_cp_fu_346_ap_start_reg <= 1'b1;
        end else if ((grp_cp_fu_346_ap_ready == 1'b1)) begin
            grp_cp_fu_346_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cp_fu_354_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_cp_fu_354_ap_start_reg <= 1'b1;
        end else if ((grp_cp_fu_354_ap_ready == 1'b1)) begin
            grp_cp_fu_354_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft_top_fu_330_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10))) begin
            grp_fft_top_fu_330_ap_start_reg <= 1'b1;
        end else if ((grp_fft_top_fu_330_ap_ready == 1'b1)) begin
            grp_fft_top_fu_330_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft_top_fu_338_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_fft_top_fu_338_ap_start_reg <= 1'b1;
        end else if ((grp_fft_top_fu_338_ap_ready == 1'b1)) begin
            grp_fft_top_fu_338_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_mods_fu_268_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_mods_fu_268_ap_start_reg <= 1'b1;
        end else if ((grp_mods_fu_268_ap_ready == 1'b1)) begin
            grp_mods_fu_268_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_top_tx_Pipeline_loop_input_fu_318_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_top_tx_Pipeline_loop_input_fu_318_ap_start_reg <= 1'b1;
        end else if ((grp_top_tx_Pipeline_loop_input_fu_318_ap_ready == 1'b1)) begin
            grp_top_tx_Pipeline_loop_input_fu_318_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_top_tx_Pipeline_loop_output_fu_362_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state16) & (1'b1 == ap_CS_fsm_state15))) begin
            grp_top_tx_Pipeline_loop_output_fu_362_ap_start_reg <= 1'b1;
        end else if ((grp_top_tx_Pipeline_loop_output_fu_362_ap_ready == 1'b1)) begin
            grp_top_tx_Pipeline_loop_output_fu_362_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_top_tx_Pipeline_output_stream_fu_384_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_top_tx_Pipeline_output_stream_fu_384_ap_start_reg <= 1'b1;
        end else if ((grp_top_tx_Pipeline_output_stream_fu_384_ap_ready == 1'b1)) begin
            grp_top_tx_Pipeline_output_stream_fu_384_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_top_tx_Pipeline_scaling_loop_fu_310_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_top_tx_Pipeline_scaling_loop_fu_310_ap_start_reg <= 1'b1;
        end else if ((grp_top_tx_Pipeline_scaling_loop_fu_310_ap_ready == 1'b1)) begin
            grp_top_tx_Pipeline_scaling_loop_fu_310_ap_start_reg <= 1'b0;
        end
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_top_fu_330_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state13_on_subcall_done)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state15_on_subcall_done)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_top_tx_Pipeline_loop_output_fu_362_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_top_tx_Pipeline_output_stream_fu_384_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_cp_outim_U_apdone_blk == 1'b1) | (regslice_both_cp_outre_U_apdone_blk == 1'b1))) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_mods_fu_268_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_adding_pilot_fu_294_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_top_tx_Pipeline_scaling_loop_fu_310_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_top_tx_Pipeline_loop_input_fu_318_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((regslice_both_cp_outim_U_apdone_blk == 1'b1) | (regslice_both_cp_outre_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((regslice_both_cp_outim_U_apdone_blk == 1'b1) | (regslice_both_cp_outre_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_im_V_1_address0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_1_address0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_address0;
    end else begin
        cp_out_im_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_im_V_1_ce0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_1_ce0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_ce0;
    end else begin
        cp_out_im_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_1_ce1 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_ce1;
    end else begin
        cp_out_im_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_1_we0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_we0;
    end else begin
        cp_out_im_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_1_we1 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_1_we1;
    end else begin
        cp_out_im_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_im_V_2_address0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_2_address0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_address0;
    end else begin
        cp_out_im_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_im_V_2_ce0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_2_ce0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_ce0;
    end else begin
        cp_out_im_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_2_ce1 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_ce1;
    end else begin
        cp_out_im_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_2_we0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_we0;
    end else begin
        cp_out_im_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_2_we1 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_2_we1;
    end else begin
        cp_out_im_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_im_V_3_address0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_3_address0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_4_address0;
    end else begin
        cp_out_im_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_im_V_3_ce0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_3_ce0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_4_ce0;
    end else begin
        cp_out_im_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_3_we0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_4_we0;
    end else begin
        cp_out_im_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_im_V_4_address0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_4_address0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_5_address0;
    end else begin
        cp_out_im_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_im_V_4_ce0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_4_ce0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_5_ce0;
    end else begin
        cp_out_im_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_4_we0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_5_we0;
    end else begin
        cp_out_im_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_im_V_5_address0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_5_address0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_6_address0;
    end else begin
        cp_out_im_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_im_V_5_ce0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_5_ce0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_6_ce0;
    end else begin
        cp_out_im_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_5_we0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_6_we0;
    end else begin
        cp_out_im_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_im_V_address0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_address0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_address0;
    end else begin
        cp_out_im_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_im_V_ce0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_im_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_ce0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_ce0;
    end else begin
        cp_out_im_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_ce1 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_ce1;
    end else begin
        cp_out_im_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_we0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_we0;
    end else begin
        cp_out_im_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_im_V_we1 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_im_V_we1;
    end else begin
        cp_out_im_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_re_V_1_address0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_1_address0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_address0;
    end else begin
        cp_out_re_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_re_V_1_ce0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_1_ce0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_ce0;
    end else begin
        cp_out_re_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_1_ce1 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_ce1;
    end else begin
        cp_out_re_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_1_we0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_we0;
    end else begin
        cp_out_re_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_1_we1 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_1_we1;
    end else begin
        cp_out_re_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_re_V_2_address0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_2_address0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_address0;
    end else begin
        cp_out_re_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_re_V_2_ce0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_2_ce0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_ce0;
    end else begin
        cp_out_re_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_2_ce1 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_ce1;
    end else begin
        cp_out_re_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_2_we0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_we0;
    end else begin
        cp_out_re_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_2_we1 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_2_we1;
    end else begin
        cp_out_re_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_re_V_3_address0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_3_address0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_4_address0;
    end else begin
        cp_out_re_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_re_V_3_ce0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_3_ce0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_4_ce0;
    end else begin
        cp_out_re_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_3_we0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_4_we0;
    end else begin
        cp_out_re_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_re_V_4_address0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_4_address0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_5_address0;
    end else begin
        cp_out_re_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_re_V_4_ce0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_4_ce0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_5_ce0;
    end else begin
        cp_out_re_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_4_we0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_5_we0;
    end else begin
        cp_out_re_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_re_V_5_address0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_5_address0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_6_address0;
    end else begin
        cp_out_re_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_re_V_5_ce0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_5_ce0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_6_ce0;
    end else begin
        cp_out_re_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_5_we0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_6_we0;
    end else begin
        cp_out_re_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_re_V_address0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_address0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_address0;
    end else begin
        cp_out_re_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        cp_out_re_V_ce0 = grp_top_tx_Pipeline_output_stream_fu_384_cp_out_re_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_ce0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_ce0;
    end else begin
        cp_out_re_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_ce1 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_ce1;
    end else begin
        cp_out_re_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_we0 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_we0;
    end else begin
        cp_out_re_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        cp_out_re_V_we1 = grp_top_tx_Pipeline_loop_output_fu_362_cp_out_re_V_we1;
    end else begin
        cp_out_re_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_cp_fu_346_nocp_M_imag_q0 = temp4_out_M_imag_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_cp_fu_346_nocp_M_imag_q0 = temp3_out_M_imag_V_q0;
    end else begin
        grp_cp_fu_346_nocp_M_imag_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_cp_fu_346_nocp_M_real_q0 = temp4_out_M_real_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_cp_fu_346_nocp_M_real_q0 = temp3_out_M_real_V_q0;
    end else begin
        grp_cp_fu_346_nocp_M_real_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fft_top_fu_330_in_M_imag_q0 = temp4_M_imag_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fft_top_fu_330_in_M_imag_q0 = temp3_M_imag_V_q0;
    end else begin
        grp_fft_top_fu_330_in_M_imag_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fft_top_fu_330_in_M_real_q0 = temp4_M_real_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fft_top_fu_330_in_M_real_q0 = temp3_M_real_V_q0;
    end else begin
        grp_fft_top_fu_330_in_M_real_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input1_TREADY_int_regslice = grp_mods_fu_268_input1_TREADY;
    end else begin
        input1_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input2_TREADY_int_regslice = grp_mods_fu_268_input2_TREADY;
    end else begin
        input2_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input3_TREADY_int_regslice = grp_mods_fu_268_input3_TREADY;
    end else begin
        input3_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input4_TREADY_int_regslice = grp_mods_fu_268_input4_TREADY;
    end else begin
        input4_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input5_TREADY_int_regslice = grp_mods_fu_268_input5_TREADY;
    end else begin
        input5_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input6_TREADY_int_regslice = grp_mods_fu_268_input6_TREADY;
    end else begin
        input6_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tem_out1_M_imag_address0 = grp_top_tx_Pipeline_loop_output_fu_362_tem_out1_M_imag_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        tem_out1_M_imag_address0 = grp_cp_fu_346_cp_out_M_imag_address0;
    end else begin
        tem_out1_M_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tem_out1_M_imag_ce0 = grp_top_tx_Pipeline_loop_output_fu_362_tem_out1_M_imag_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        tem_out1_M_imag_ce0 = grp_cp_fu_346_cp_out_M_imag_ce0;
    end else begin
        tem_out1_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tem_out1_M_imag_we0 = grp_cp_fu_346_cp_out_M_imag_we0;
    end else begin
        tem_out1_M_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tem_out1_M_real_address0 = grp_top_tx_Pipeline_loop_output_fu_362_tem_out1_M_real_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        tem_out1_M_real_address0 = grp_cp_fu_346_cp_out_M_real_address0;
    end else begin
        tem_out1_M_real_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tem_out1_M_real_ce0 = grp_top_tx_Pipeline_loop_output_fu_362_tem_out1_M_real_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        tem_out1_M_real_ce0 = grp_cp_fu_346_cp_out_M_real_ce0;
    end else begin
        tem_out1_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tem_out1_M_real_we0 = grp_cp_fu_346_cp_out_M_real_we0;
    end else begin
        tem_out1_M_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tem_out2_M_imag_address0 = grp_top_tx_Pipeline_loop_output_fu_362_tem_out2_M_imag_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        tem_out2_M_imag_address0 = grp_cp_fu_346_cp_out_M_imag_address0;
    end else begin
        tem_out2_M_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tem_out2_M_imag_ce0 = grp_top_tx_Pipeline_loop_output_fu_362_tem_out2_M_imag_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        tem_out2_M_imag_ce0 = grp_cp_fu_346_cp_out_M_imag_ce0;
    end else begin
        tem_out2_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        tem_out2_M_imag_we0 = grp_cp_fu_346_cp_out_M_imag_we0;
    end else begin
        tem_out2_M_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tem_out2_M_real_address0 = grp_top_tx_Pipeline_loop_output_fu_362_tem_out2_M_real_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        tem_out2_M_real_address0 = grp_cp_fu_346_cp_out_M_real_address0;
    end else begin
        tem_out2_M_real_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tem_out2_M_real_ce0 = grp_top_tx_Pipeline_loop_output_fu_362_tem_out2_M_real_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        tem_out2_M_real_ce0 = grp_cp_fu_346_cp_out_M_real_ce0;
    end else begin
        tem_out2_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        tem_out2_M_real_we0 = grp_cp_fu_346_cp_out_M_real_we0;
    end else begin
        tem_out2_M_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tem_out3_M_imag_address0 = grp_top_tx_Pipeline_loop_output_fu_362_tem_out3_M_imag_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        tem_out3_M_imag_address0 = grp_cp_fu_354_cp_out_M_imag_address0;
    end else begin
        tem_out3_M_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tem_out3_M_imag_ce0 = grp_top_tx_Pipeline_loop_output_fu_362_tem_out3_M_imag_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        tem_out3_M_imag_ce0 = grp_cp_fu_354_cp_out_M_imag_ce0;
    end else begin
        tem_out3_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        tem_out3_M_imag_we0 = grp_cp_fu_354_cp_out_M_imag_we0;
    end else begin
        tem_out3_M_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tem_out3_M_real_address0 = grp_top_tx_Pipeline_loop_output_fu_362_tem_out3_M_real_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        tem_out3_M_real_address0 = grp_cp_fu_354_cp_out_M_real_address0;
    end else begin
        tem_out3_M_real_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tem_out3_M_real_ce0 = grp_top_tx_Pipeline_loop_output_fu_362_tem_out3_M_real_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        tem_out3_M_real_ce0 = grp_cp_fu_354_cp_out_M_real_ce0;
    end else begin
        tem_out3_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        tem_out3_M_real_we0 = grp_cp_fu_354_cp_out_M_real_we0;
    end else begin
        tem_out3_M_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        temp1_im_read = grp_adding_pilot_fu_294_temp1_im398_read;
    end else begin
        temp1_im_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp1_im_write = grp_mods_fu_268_temp1_im398_write;
    end else begin
        temp1_im_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        temp1_re_read = grp_adding_pilot_fu_294_temp1_re397_read;
    end else begin
        temp1_re_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp1_re_write = grp_mods_fu_268_temp1_re397_write;
    end else begin
        temp1_re_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        temp2_im_read = grp_top_tx_Pipeline_scaling_loop_fu_310_temp2_im_read;
    end else begin
        temp2_im_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        temp2_im_write = grp_adding_pilot_fu_294_temp2_im400_write;
    end else begin
        temp2_im_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        temp2_re_read = grp_top_tx_Pipeline_scaling_loop_fu_310_temp2_re_read;
    end else begin
        temp2_re_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        temp2_re_write = grp_adding_pilot_fu_294_temp2_re399_write;
    end else begin
        temp2_re_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        temp3_M_imag_V_address0 = grp_fft_top_fu_330_in_M_imag_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        temp3_M_imag_V_address0 = grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_imag_V_address0;
    end else begin
        temp3_M_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        temp3_M_imag_V_ce0 = grp_fft_top_fu_330_in_M_imag_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        temp3_M_imag_V_ce0 = grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_imag_V_ce0;
    end else begin
        temp3_M_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        temp3_M_imag_V_we0 = grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_imag_V_we0;
    end else begin
        temp3_M_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        temp3_M_real_V_address0 = grp_fft_top_fu_330_in_M_real_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        temp3_M_real_V_address0 = grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_real_V_address0;
    end else begin
        temp3_M_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        temp3_M_real_V_ce0 = grp_fft_top_fu_330_in_M_real_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        temp3_M_real_V_ce0 = grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_real_V_ce0;
    end else begin
        temp3_M_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        temp3_M_real_V_we0 = grp_top_tx_Pipeline_loop_input_fu_318_temp3_M_real_V_we0;
    end else begin
        temp3_M_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        temp3_out_M_imag_V_address0 = grp_cp_fu_346_nocp_M_imag_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        temp3_out_M_imag_V_address0 = grp_fft_top_fu_330_out_M_imag_address0;
    end else begin
        temp3_out_M_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        temp3_out_M_imag_V_ce0 = grp_cp_fu_346_nocp_M_imag_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        temp3_out_M_imag_V_ce0 = grp_fft_top_fu_330_out_M_imag_ce0;
    end else begin
        temp3_out_M_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        temp3_out_M_imag_V_we0 = grp_fft_top_fu_330_out_M_imag_we0;
    end else begin
        temp3_out_M_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        temp3_out_M_real_V_address0 = grp_cp_fu_346_nocp_M_real_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        temp3_out_M_real_V_address0 = grp_fft_top_fu_330_out_M_real_address0;
    end else begin
        temp3_out_M_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        temp3_out_M_real_V_ce0 = grp_cp_fu_346_nocp_M_real_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        temp3_out_M_real_V_ce0 = grp_fft_top_fu_330_out_M_real_ce0;
    end else begin
        temp3_out_M_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        temp3_out_M_real_V_we0 = grp_fft_top_fu_330_out_M_real_we0;
    end else begin
        temp3_out_M_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        temp4_M_imag_V_address0 = grp_fft_top_fu_330_in_M_imag_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        temp4_M_imag_V_address0 = grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_imag_V_address0;
    end else begin
        temp4_M_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        temp4_M_imag_V_ce0 = grp_fft_top_fu_330_in_M_imag_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        temp4_M_imag_V_ce0 = grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_imag_V_ce0;
    end else begin
        temp4_M_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        temp4_M_imag_V_we0 = grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_imag_V_we0;
    end else begin
        temp4_M_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        temp4_M_real_V_address0 = grp_fft_top_fu_330_in_M_real_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        temp4_M_real_V_address0 = grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_real_V_address0;
    end else begin
        temp4_M_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        temp4_M_real_V_ce0 = grp_fft_top_fu_330_in_M_real_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        temp4_M_real_V_ce0 = grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_real_V_ce0;
    end else begin
        temp4_M_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        temp4_M_real_V_we0 = grp_top_tx_Pipeline_loop_input_fu_318_temp4_M_real_V_we0;
    end else begin
        temp4_M_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        temp4_out_M_imag_V_address0 = grp_cp_fu_346_nocp_M_imag_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        temp4_out_M_imag_V_address0 = grp_fft_top_fu_330_out_M_imag_address0;
    end else begin
        temp4_out_M_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        temp4_out_M_imag_V_ce0 = grp_cp_fu_346_nocp_M_imag_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        temp4_out_M_imag_V_ce0 = grp_fft_top_fu_330_out_M_imag_ce0;
    end else begin
        temp4_out_M_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        temp4_out_M_imag_V_we0 = grp_fft_top_fu_330_out_M_imag_we0;
    end else begin
        temp4_out_M_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        temp4_out_M_real_V_address0 = grp_cp_fu_346_nocp_M_real_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        temp4_out_M_real_V_address0 = grp_fft_top_fu_330_out_M_real_address0;
    end else begin
        temp4_out_M_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        temp4_out_M_real_V_ce0 = grp_cp_fu_346_nocp_M_real_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        temp4_out_M_real_V_ce0 = grp_fft_top_fu_330_out_M_real_ce0;
    end else begin
        temp4_out_M_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        temp4_out_M_real_V_we0 = grp_fft_top_fu_330_out_M_real_we0;
    end else begin
        temp4_out_M_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        temp5_M_imag_V_address0 = grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_imag_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        temp5_M_imag_V_address0 = grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_imag_V_address0;
    end else begin
        temp5_M_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        temp5_M_imag_V_ce0 = grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_imag_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        temp5_M_imag_V_ce0 = grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_imag_V_ce0;
    end else begin
        temp5_M_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        temp5_M_imag_V_ce1 = grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_imag_V_ce1;
    end else begin
        temp5_M_imag_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        temp5_M_imag_V_ce2 = grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_imag_V_ce2;
    end else begin
        temp5_M_imag_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        temp5_M_imag_V_we0 = grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_imag_V_we0;
    end else begin
        temp5_M_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        temp5_M_real_V_address0 = grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_real_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        temp5_M_real_V_address0 = grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_real_V_address0;
    end else begin
        temp5_M_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        temp5_M_real_V_ce0 = grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_real_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        temp5_M_real_V_ce0 = grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_real_V_ce0;
    end else begin
        temp5_M_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        temp5_M_real_V_ce1 = grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_real_V_ce1;
    end else begin
        temp5_M_real_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        temp5_M_real_V_ce2 = grp_top_tx_Pipeline_loop_input_fu_318_temp5_M_real_V_ce2;
    end else begin
        temp5_M_real_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        temp5_M_real_V_we0 = grp_top_tx_Pipeline_scaling_loop_fu_310_temp5_M_real_V_we0;
    end else begin
        temp5_M_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        temp6_M_imag_V_address0 = grp_fft_top_fu_338_in_M_imag_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        temp6_M_imag_V_address0 = grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_imag_V_address0;
    end else begin
        temp6_M_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        temp6_M_imag_V_ce0 = grp_fft_top_fu_338_in_M_imag_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        temp6_M_imag_V_ce0 = grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_imag_V_ce0;
    end else begin
        temp6_M_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        temp6_M_imag_V_we0 = grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_imag_V_we0;
    end else begin
        temp6_M_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        temp6_M_real_V_address0 = grp_fft_top_fu_338_in_M_real_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        temp6_M_real_V_address0 = grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_real_V_address0;
    end else begin
        temp6_M_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        temp6_M_real_V_ce0 = grp_fft_top_fu_338_in_M_real_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        temp6_M_real_V_ce0 = grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_real_V_ce0;
    end else begin
        temp6_M_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        temp6_M_real_V_we0 = grp_top_tx_Pipeline_loop_input_fu_318_temp6_M_real_V_we0;
    end else begin
        temp6_M_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        temp6_out_M_imag_V_address0 = grp_cp_fu_354_nocp_M_imag_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        temp6_out_M_imag_V_address0 = grp_fft_top_fu_338_out_M_imag_address0;
    end else begin
        temp6_out_M_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        temp6_out_M_imag_V_ce0 = grp_cp_fu_354_nocp_M_imag_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        temp6_out_M_imag_V_ce0 = grp_fft_top_fu_338_out_M_imag_ce0;
    end else begin
        temp6_out_M_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        temp6_out_M_imag_V_we0 = grp_fft_top_fu_338_out_M_imag_we0;
    end else begin
        temp6_out_M_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        temp6_out_M_real_V_address0 = grp_cp_fu_354_nocp_M_real_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        temp6_out_M_real_V_address0 = grp_fft_top_fu_338_out_M_real_address0;
    end else begin
        temp6_out_M_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        temp6_out_M_real_V_ce0 = grp_cp_fu_354_nocp_M_real_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        temp6_out_M_real_V_ce0 = grp_fft_top_fu_338_out_M_real_ce0;
    end else begin
        temp6_out_M_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        temp6_out_M_real_V_we0 = grp_fft_top_fu_338_out_M_real_we0;
    end else begin
        temp6_out_M_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_mods_fu_268_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_adding_pilot_fu_294_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_top_tx_Pipeline_scaling_loop_fu_310_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_top_tx_Pipeline_loop_input_fu_318_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_fft_top_fu_330_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (1'b0 == ap_block_state13_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (1'b0 == ap_block_state15_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_top_tx_Pipeline_loop_output_fu_362_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_top_tx_Pipeline_output_stream_fu_384_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if ((~((regslice_both_cp_outim_U_apdone_blk == 1'b1) | (regslice_both_cp_outre_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state16 = ap_NS_fsm[32'd15];

always @ (*) begin
    ap_block_state13_on_subcall_done = ((grp_cp_fu_346_ap_done == 1'b0) | (grp_fft_top_fu_338_ap_done == 1'b0) | (grp_fft_top_fu_330_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state15_on_subcall_done = ((grp_cp_fu_354_ap_done == 1'b0) | (grp_cp_fu_346_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state20 = ((regslice_both_cp_outim_U_apdone_blk == 1'b1) | (regslice_both_cp_outre_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cp_outim_TVALID = regslice_both_cp_outim_U_vld_out;

assign cp_outre_TVALID = regslice_both_cp_outre_U_vld_out;

assign grp_adding_pilot_fu_294_ap_start = grp_adding_pilot_fu_294_ap_start_reg;

assign grp_adding_pilot_fu_294_user_id0 = user_id0;

assign grp_adding_pilot_fu_294_user_id1 = user_id1;

assign grp_cp_fu_346_ap_start = grp_cp_fu_346_ap_start_reg;

assign grp_cp_fu_354_ap_start = grp_cp_fu_354_ap_start_reg;

assign grp_fft_top_fu_330_ap_start = grp_fft_top_fu_330_ap_start_reg;

assign grp_fft_top_fu_338_ap_start = grp_fft_top_fu_338_ap_start_reg;

assign grp_mods_fu_268_ap_start = grp_mods_fu_268_ap_start_reg;

assign grp_mods_fu_268_en_qam16 = en_qam16;

assign grp_mods_fu_268_en_qam64 = en_qam64;

assign grp_mods_fu_268_en_qpsk = en_qpsk;

assign grp_top_tx_Pipeline_loop_input_fu_318_ap_start = grp_top_tx_Pipeline_loop_input_fu_318_ap_start_reg;

assign grp_top_tx_Pipeline_loop_output_fu_362_ap_start = grp_top_tx_Pipeline_loop_output_fu_362_ap_start_reg;

assign grp_top_tx_Pipeline_output_stream_fu_384_ap_start = grp_top_tx_Pipeline_output_stream_fu_384_ap_start_reg;

assign grp_top_tx_Pipeline_output_stream_fu_384_cp_outim_TREADY = (cp_outim_TREADY_int_regslice & ap_CS_fsm_state19);

assign grp_top_tx_Pipeline_output_stream_fu_384_cp_outre_TREADY = (cp_outre_TREADY_int_regslice & ap_CS_fsm_state19);

assign grp_top_tx_Pipeline_scaling_loop_fu_310_ap_start = grp_top_tx_Pipeline_scaling_loop_fu_310_ap_start_reg;

assign input1_TREADY = regslice_both_input1_U_ack_in;

assign input2_TREADY = regslice_both_input2_U_ack_in;

assign input3_TREADY = regslice_both_input3_U_ack_in;

assign input4_TREADY = regslice_both_input4_U_ack_in;

assign input5_TREADY = regslice_both_input5_U_ack_in;

assign input6_TREADY = regslice_both_input6_U_ack_in;

endmodule //top_tx
