#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Sun Jan 12 15:57:34 2025
# Process ID         : 6640
# Current directory  : D:/Documents/College Year 2/2110363 HW SYN LAB I/2110363-HW-SYN-LAB-I/Lab00
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent3272 D:\Documents\College Year 2\2110363 HW SYN LAB I\2110363-HW-SYN-LAB-I\Lab00\Lab00.xpr
# Log file           : D:/Documents/College Year 2/2110363 HW SYN LAB I/2110363-HW-SYN-LAB-I/Lab00/vivado.log
# Journal file       : D:/Documents/College Year 2/2110363 HW SYN LAB I/2110363-HW-SYN-LAB-I/Lab00\vivado.jou
# Running On         : LAPTOP-NM75R4JE
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i5-1035G1 CPU @ 1.00GHz
# CPU Frequency      : 1190 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8319 MB
# Swap memory        : 9663 MB
# Total Virtual      : 17983 MB
# Available Virtual  : 5730 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Documents/College Year 2/2110363 HW SYN LAB I/2110363-HW-SYN-LAB-I/Lab00/Lab00.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Documents/College Year 2/2110363 HW SYN LAB I/2110363-HW-SYN-LAB-I/Lab00/Lab00' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Documents/College Year 2/2110363 HW SYN LAB I/2110363-HW-SYN-LAB-I/Lab00/Lab00.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1118.434 ; gain = 57.457
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2.1
  **** Build date : Dec  9 2024 at 14:31:29
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-01:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1163.367 ; gain = 1.047
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B824E4A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Jan 12 16:06:30 2025] Launched synth_1...
Run output will be captured here: D:/Documents/College Year 2/2110363 HW SYN LAB I/2110363-HW-SYN-LAB-I/Lab00/Lab00.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Jan 12 16:11:33 2025] Launched impl_1...
Run output will be captured here: D:/Documents/College Year 2/2110363 HW SYN LAB I/2110363-HW-SYN-LAB-I/Lab00/Lab00.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jan 12 16:14:56 2025] Launched impl_1...
Run output will be captured here: D:/Documents/College Year 2/2110363 HW SYN LAB I/2110363-HW-SYN-LAB-I/Lab00/Lab00.runs/impl_1/runme.log
file mkdir D:/Documents/College Year 2/2110363 HW SYN LAB I/2110363-HW-SYN-LAB-I/Lab00/Lab00.srcs/constrs_1
add_files -fileset constrs_1 -norecurse E:/Vivado/digilent-xdc-master/Basys-3-Master.xdc
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/Documents/College Year 2/2110363 HW SYN LAB I/2110363-HW-SYN-LAB-I/Lab00/Lab00.runs/synth_1/blinky.dcp to D:/Documents/College Year 2/2110363 HW SYN LAB I/2110363-HW-SYN-LAB-I/Lab00/Lab00.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 4
[Sun Jan 12 16:23:08 2025] Launched synth_1...
Run output will be captured here: D:/Documents/College Year 2/2110363 HW SYN LAB I/2110363-HW-SYN-LAB-I/Lab00/Lab00.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Jan 12 16:25:49 2025] Launched impl_1...
Run output will be captured here: D:/Documents/College Year 2/2110363 HW SYN LAB I/2110363-HW-SYN-LAB-I/Lab00/Lab00.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jan 12 16:29:10 2025] Launched impl_1...
Run output will be captured here: D:/Documents/College Year 2/2110363 HW SYN LAB I/2110363-HW-SYN-LAB-I/Lab00/Lab00.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents/College Year 2/2110363 HW SYN LAB I/2110363-HW-SYN-LAB-I/Lab00/Lab00.runs/impl_1/blinky.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B824E4A
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 13 20:50:21 2025...
