Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
Z. Barzilai , J. L. Carter , B. K. Rosen , J. D. Rutledge, HSS--A High-Speed Simulator, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.6 n.4, p.601-617, November 2006[doi>10.1109/TCAD.1987.1270308]
Stephen A. Edwards, Tutorial: Compiling concurrent languages for sequential processors, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.2, p.141-187, April 2003[doi>10.1145/762488.762489]
Jeanne Ferrante , Karl J. Ottenstein , Joe D. Warren, The program dependence graph and its use in optimization, ACM Transactions on Programming Languages and Systems (TOPLAS), v.9 n.3, p.319-349, July 1987[doi>10.1145/24039.24041]
Robert S. French , Monica S. Lam , Jeremy R. Levitt , Kunle Olukotun, A general method for compiling event-driven simulations, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.151-156, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217522]
Craig Hansen, Hardware logic simulation by compilation, Proceedings of the 25th ACM/IEEE Design Automation Conference, p.712-716, June 12-15, 1988, Atlantic City, New Jersey, USA
CORPORATE Inc. Institute of Electrical and Electronics Engineers, IEEE Standard Description Language Based on the VERILOG Hardware Description Language, 1364-1995, IEEE Standards Office, New York, NY, 1996
IEEE. 1994. IEEE Standard VHDL Language Reference Manual: IEEE Std 1076-1993. Institute of Electrical and Electronic Engineers, New York, N Y.
V. Krishnaswamy , P. Banerjee, Parallel compiled event driven VHDL simulation, Proceedings of the 12th international conference on Supercomputing, p.297-304, July 1998, Melbourne, Australia[doi>10.1145/277830.277901]
Barry K. Rosen, Data Flow Analysis for Procedural Languages, Journal of the ACM (JACM), v.26 n.2, p.322-344, April 1979[doi>10.1145/322123.322135]
Zhicheng Wang , Peter M. Maurer, LECSIM: a levelized event driven compiled logic simulation, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.491-496, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123349]
John C. Willis , Daniel P. Siewiorek, Optimizing VHDL Compilation for Parallel Simulation, IEEE Design & Test, v.9 n.3, p.42-53, July 1992[doi>10.1109/54.156157]
