// Seed: 1631092744
module module_0 ();
  wire id_1;
endmodule
module module_1 ();
  reg id_2;
  id_3 :
  assert property (@(negedge 1'b0) id_1) id_2 <= id_3 * id_3 ? -1 : -1;
  module_0 modCall_1 ();
  assign id_1 = id_1;
  wire id_4;
  parameter id_5 = id_1 == id_3, id_6 = id_6;
  id_7(
      id_2
  );
endmodule
macromodule module_2 (
    output wor id_0,
    input wor id_1,
    input uwire id_2,
    output tri1 id_3,
    output tri1 id_4,
    id_22,
    output supply1 id_5,
    input wire id_6,
    output wire id_7,
    input tri1 id_8,
    input supply1 id_9,
    input wor id_10,
    input wor id_11,
    input supply0 id_12,
    input tri id_13,
    input tri0 id_14,
    input tri0 id_15,
    output tri0 id_16,
    input wire id_17,
    input tri1 id_18,
    input wire id_19,
    input uwire id_20
);
  wire id_23, id_24, id_25;
  module_0 modCall_1 ();
  wire id_26;
endprogram
