// Seed: 237909902
module module_0 (
    input  tri0 id_0,
    output wand id_1,
    output wand id_2,
    input  tri  id_3,
    output wire id_4
);
  uwire id_6 = -1 == "";
  assign module_1._id_8 = 0;
  wire id_7;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd4,
    parameter id_8 = 32'd79
) (
    input supply0 id_0,
    output supply0 id_1,
    output supply1 _id_2,
    input wand id_3,
    output supply0 id_4,
    output uwire id_5,
    output tri id_6,
    input tri id_7,
    input wor _id_8,
    input uwire id_9
    , id_13,
    input wor id_10,
    input uwire id_11
);
  module_0 modCall_1 (
      id_11,
      id_6,
      id_1,
      id_9,
      id_6
  );
  integer [id_2 : id_8] id_14;
  logic   [-1 'd0 : -1] id_15;
endmodule
