{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561526587323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561526587330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 13:23:07 2019 " "Processing started: Wed Jun 26 13:23:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561526587330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561526587330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FirstDemo -c FirstDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off FirstDemo -c FirstDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561526587330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561526589014 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561526589015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/for step fpga/step fpga user manual/max10/firstdemo/source/water_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/for step fpga/step fpga user manual/max10/firstdemo/source/water_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Water_led " "Found entity 1: Water_led" {  } { { "../source/Water_led.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Water_led.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561526598106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561526598106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/for step fpga/step fpga user manual/max10/firstdemo/source/segment_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/for step fpga/step fpga user manual/max10/firstdemo/source/segment_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_led " "Found entity 1: Segment_led" {  } { { "../source/Segment_led.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Segment_led.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561526598120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561526598120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/for step fpga/step fpga user manual/max10/firstdemo/source/lightness.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/for step fpga/step fpga user manual/max10/firstdemo/source/lightness.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lightness " "Found entity 1: Lightness" {  } { { "../source/Lightness.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Lightness.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561526598135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561526598135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/for step fpga/step fpga user manual/max10/firstdemo/source/heart_beat.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/for step fpga/step fpga user manual/max10/firstdemo/source/heart_beat.v" { { "Info" "ISGN_ENTITY_NAME" "1 Heart_beat " "Found entity 1: Heart_beat" {  } { { "../source/Heart_beat.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Heart_beat.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561526598150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561526598150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/for step fpga/step fpga user manual/max10/firstdemo/source/firstdemo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/for step fpga/step fpga user manual/max10/firstdemo/source/firstdemo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FirstDemo " "Found entity 1: FirstDemo" {  } { { "../source/FirstDemo.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/FirstDemo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561526598165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561526598165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/for step fpga/step fpga user manual/max10/firstdemo/source/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/for step fpga/step fpga user manual/max10/firstdemo/source/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "../source/Debounce.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Debounce.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561526598180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561526598180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/for step fpga/step fpga user manual/max10/firstdemo/source/color_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/for step fpga/step fpga user manual/max10/firstdemo/source/color_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Color_led " "Found entity 1: Color_led" {  } { { "../source/Color_led.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Color_led.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561526598194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561526598194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/for step fpga/step fpga user manual/max10/firstdemo/source/clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/for step fpga/step fpga user manual/max10/firstdemo/source/clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_div " "Found entity 1: Clock_div" {  } { { "../source/Clock_div.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Clock_div.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561526598210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561526598210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FirstDemo " "Elaborating entity \"FirstDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561526598290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:Debounce_uut " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:Debounce_uut\"" {  } { { "../source/FirstDemo.v" "Debounce_uut" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/FirstDemo.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561526598300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Debounce.v(33) " "Verilog HDL assignment warning at Debounce.v(33): truncated value with size 32 to match size of target (1)" {  } { { "../source/Debounce.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Debounce.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561526598302 "|FirstDemo|Debounce:Debounce_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_div Clock_div:clk_1Hz_uut " "Elaborating entity \"Clock_div\" for hierarchy \"Clock_div:clk_1Hz_uut\"" {  } { { "../source/FirstDemo.v" "clk_1Hz_uut" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/FirstDemo.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561526598313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Clock_div.v(40) " "Verilog HDL assignment warning at Clock_div.v(40): truncated value with size 32 to match size of target (25)" {  } { { "../source/Clock_div.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Clock_div.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561526598315 "|FirstDemo|Clock_div:clk_1Hz_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lightness Lightness:Lightness_uut " "Elaborating entity \"Lightness\" for hierarchy \"Lightness:Lightness_uut\"" {  } { { "../source/FirstDemo.v" "Lightness_uut" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/FirstDemo.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561526598321 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lightness.v(37) " "Verilog HDL assignment warning at Lightness.v(37): truncated value with size 32 to match size of target (4)" {  } { { "../source/Lightness.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Lightness.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561526598323 "|FirstDemo|Lightness:Lightness_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lightness.v(38) " "Verilog HDL assignment warning at Lightness.v(38): truncated value with size 32 to match size of target (4)" {  } { { "../source/Lightness.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Lightness.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561526598323 "|FirstDemo|Lightness:Lightness_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lightness.v(39) " "Verilog HDL assignment warning at Lightness.v(39): truncated value with size 32 to match size of target (4)" {  } { { "../source/Lightness.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Lightness.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561526598323 "|FirstDemo|Lightness:Lightness_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lightness.v(40) " "Verilog HDL assignment warning at Lightness.v(40): truncated value with size 32 to match size of target (4)" {  } { { "../source/Lightness.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Lightness.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561526598323 "|FirstDemo|Lightness:Lightness_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lightness.v(41) " "Verilog HDL assignment warning at Lightness.v(41): truncated value with size 32 to match size of target (4)" {  } { { "../source/Lightness.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Lightness.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561526598323 "|FirstDemo|Lightness:Lightness_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lightness.v(42) " "Verilog HDL assignment warning at Lightness.v(42): truncated value with size 32 to match size of target (4)" {  } { { "../source/Lightness.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Lightness.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561526598323 "|FirstDemo|Lightness:Lightness_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lightness.v(43) " "Verilog HDL assignment warning at Lightness.v(43): truncated value with size 32 to match size of target (4)" {  } { { "../source/Lightness.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Lightness.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561526598323 "|FirstDemo|Lightness:Lightness_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lightness.v(44) " "Verilog HDL assignment warning at Lightness.v(44): truncated value with size 32 to match size of target (4)" {  } { { "../source/Lightness.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Lightness.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561526598323 "|FirstDemo|Lightness:Lightness_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lightness.v(45) " "Verilog HDL assignment warning at Lightness.v(45): truncated value with size 32 to match size of target (4)" {  } { { "../source/Lightness.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Lightness.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561526598323 "|FirstDemo|Lightness:Lightness_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Heart_beat Heart_beat:Heart_beat_uut " "Elaborating entity \"Heart_beat\" for hierarchy \"Heart_beat:Heart_beat_uut\"" {  } { { "../source/FirstDemo.v" "Heart_beat_uut" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/FirstDemo.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561526598330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Water_led Water_led:Water_led_uut " "Elaborating entity \"Water_led\" for hierarchy \"Water_led:Water_led_uut\"" {  } { { "../source/FirstDemo.v" "Water_led_uut" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/FirstDemo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561526598339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color_led Color_led:Color_led_uut " "Elaborating entity \"Color_led\" for hierarchy \"Color_led:Color_led_uut\"" {  } { { "../source/FirstDemo.v" "Color_led_uut" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/FirstDemo.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561526598347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_led Segment_led:Segment_led_uut " "Elaborating entity \"Segment_led\" for hierarchy \"Segment_led:Segment_led_uut\"" {  } { { "../source/FirstDemo.v" "Segment_led_uut" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/FirstDemo.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561526598356 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Segment_led.v(25) " "Net \"mem.data_a\" at Segment_led.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "../source/Segment_led.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Segment_led.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561526598358 "|FirstDemo|Segment_led:Segment_led_uut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Segment_led.v(25) " "Net \"mem.waddr_a\" at Segment_led.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "../source/Segment_led.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Segment_led.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561526598358 "|FirstDemo|Segment_led:Segment_led_uut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Segment_led.v(25) " "Net \"mem.we_a\" at Segment_led.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "../source/Segment_led.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Segment_led.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561526598358 "|FirstDemo|Segment_led:Segment_led_uut"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Segment_led:Segment_led_uut\|mem " "RAM logic \"Segment_led:Segment_led_uut\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../source/Segment_led.v" "mem" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Segment_led.v" 25 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1561526598704 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1561526598704 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../source/Lightness.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Lightness.v" 27 -1 0 } } { "../source/Water_led.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Water_led.v" 30 -1 0 } } { "../source/Lightness.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Lightness.v" 25 -1 0 } } { "../source/Color_led.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Color_led.v" 31 -1 0 } } { "../source/Debounce.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Debounce.v" 62 -1 0 } } { "../source/Debounce.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Debounce.v" 46 -1 0 } } { "../source/Debounce.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Debounce.v" 53 -1 0 } } { "../source/Debounce.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/Debounce.v" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1561526598989 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1561526598989 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Segment_led_1\[7\] GND " "Pin \"Segment_led_1\[7\]\" is stuck at GND" {  } { { "../source/FirstDemo.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/FirstDemo.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561526599062 "|FirstDemo|Segment_led_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Segment_led_1\[8\] GND " "Pin \"Segment_led_1\[8\]\" is stuck at GND" {  } { { "../source/FirstDemo.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/FirstDemo.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561526599062 "|FirstDemo|Segment_led_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Segment_led_2\[7\] GND " "Pin \"Segment_led_2\[7\]\" is stuck at GND" {  } { { "../source/FirstDemo.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/FirstDemo.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561526599062 "|FirstDemo|Segment_led_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Segment_led_2\[8\] GND " "Pin \"Segment_led_2\[8\]\" is stuck at GND" {  } { { "../source/FirstDemo.v" "" { Text "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MAX10/FirstDemo/source/FirstDemo.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561526599062 "|FirstDemo|Segment_led_2[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561526599062 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561526599136 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561526599832 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561526599832 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "244 " "Implemented 244 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561526599918 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561526599918 ""} { "Info" "ICUT_CUT_TM_LCELLS" "167 " "Implemented 167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561526599918 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561526599918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561526599950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 13:23:19 2019 " "Processing ended: Wed Jun 26 13:23:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561526599950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561526599950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561526599950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561526599950 ""}
