<?xml version="1.0" encoding="UTF-8"?>
<TEI xmlns="http://www.tei-c.org/ns/1.0" 
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" 
xsi:schemaLocation="http://www.tei-c.org/ns/1.0 /Users/atharsefid/Desktop/grobid-0.5.3/grobid-home/schemas/xsd/Grobid.xsd"
 xmlns:xlink="http://www.w3.org/1999/xlink">
	<teiHeader xml:lang="en">
		<encodingDesc>
			<appInfo>
				<application version="0.5.3" ident="GROBID" when="2019-03-26T16:29+0000">
					<ref target="https://github.com/kermitt2/grobid">GROBID - A machine learning software for extracting information from scholarly documents</ref>
				</application>
			</appInfo>
		</encodingDesc>
		<fileDesc>
			<titleStmt>
				<title level="a" type="main">Memory System Behavior of Java-Based Middleware</title>
			</titleStmt>
			<publicationStmt>
				<publisher/>
				<availability status="unknown"><licence/></availability>
				<date>February 8-12, 2003</date>
			</publicationStmt>
			<sourceDesc>
				<biblStruct>
					<analytic>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Martin</forename><surname>Karlsson</surname></persName>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Kevin</forename><forename type="middle">E</forename><surname>Moore</surname></persName>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Erik</forename><surname>Hagersten</surname></persName>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">David</forename><forename type="middle">A</forename><surname>Wood</surname></persName>
						</author>
						<title level="a" type="main">Memory System Behavior of Java-Based Middleware</title>
					</analytic>
					<monogr>
						<title level="m">Appears in the proceedings of the 9 th Annual International Symposium on High-Performance Computer Architecture (HPCA-9</title>
						<meeting> <address><addrLine>Anaheim, CA</addrLine></address>
						</meeting>
						<imprint>
							<date type="published">February 8-12, 2003</date>
						</imprint>
					</monogr>
					<note>1</note>
				</biblStruct>
			</sourceDesc>
		</fileDesc>
		<profileDesc>
			<abstract>
				<p>Java-based middleware, and application servers in particular, are rapidly gaining importance as a new class of workload for commercial multiprocessor servers. SPEC has recognized this trend with its adoption of SPECjbb2000 and the new SPECjAppServer2001 (ECperf) as standard benchmarks. Middleware, by definition , connects other tiers of server software. SPECjbb is a simple benchmark that combines middleware services, a simple database server, and client drivers into a single Java program.ECperf more closely models commercial middleware by using a commercial application server and separate machines for the different tiers. Because it is a distributed benchmark, ECperf provides an opportunity for architects to isolate the behavior of middleware. In this paper, we present a detailed characterization of the memory system behavior of ECperf and SPECjbb using both commercial server hardware and Simics full-system simulation. We find that the memory footprint and primary working sets of these workloads are small compared to other commercial workloads (e.g., on-line transaction processing), and that a large fraction of the working sets are shared between processors. We observed two key differences between ECperf and SPECjbb that highlight the importance of isolating the behavior of the middle tier. First, ECperf has a larger instruction footprint , resulting in much higher miss rates for intermediate-size instruction caches. Second, SPECjbb&apos;s data set size increases linearly as the benchmark scales up, while ECperf&apos;s remains roughly constant. This difference can lead to opposite conclusions on the design of multiproces-sor memory systems, such as the utility of moderate sized (i.e., 1 MB) shared caches in a chip multiprocessor.</p>
			</abstract>
		</profileDesc>
	</teiHeader>
	<text xml:lang="en">
		<body>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="1.">Introduction</head><p>Architects have long considered On-Line Transaction Processing (OLTP) and Decision Support Systems (DSS) as important workloads for multiprocessor servers. The recent shift toward 3-tier and N-tier computing models has created a large and rapidly-growing market for Java-based middleware, especially application servers. Still, middleware workloads are not yet well understood, and there are few accepted benchmarks that measure the performance of middle-tier applications. This is due both to the recent emergence of middleware as a mainstream workload and to the fact that 3-tier workloads are by nature difficult to install, tune and run.</p><p>We present a detailed characterization of two Javabased middleware benchmarks, SPECjbb and ECperf (now SPECjAppServer2001 <ref type="bibr" target="#b16">[17]</ref>), running on sharedmemory multiprocessors. ECperf more closely resembles commercial middleware applications because it runs on top of a commercial application server and is deployed on a 3-tiered system. The distributed nature of ECperf also facilitates monitoring the behavior of each tier independently. ECperf, however, is difficult to install and run. It requires the coordination of several machines and several pieces of software. SPECjbb is also a Java middleware benchmark. It is an attractive alternative to ECperf because although it models a 3-tiered system, it is a single Java program that can be run on any Java Virtual Machine (JVM). SPECjbb includes many common features of 3-tiered systems in a single program running on a single machine.</p><p>The goal of this paper is to understand the memory system behavior of these middleware benchmarks, to gain insight into the behavior of Java-based middleware, and to provide useful data and analysis to memory systems designers targeting middle-tier servers. We focus on midrange (up to 16 processor) shared-memory multiprocessors because many application servers target these systems. We also investigate whether or not the simple SPECjbb benchmark behaves similarly enough to the more complex ECperf to be considered representative of commercial middleware applications.</p><p>We find that these Java-based middleware applications have moderate CPIs compared to previously-published commercial workloads (between 2.0 and 2.8 for ECperf). In particular, memory related stalls are low, with misses to main memory accounting for as little as 15% of the data stall time and 5% of total execution time. Conversely, sharing misses occur frequently in both workloads, accounting for over 60% of second-level cache misses on larger systems. SPECjbb is similar to ECperf in many ways, but there are important differences between the two benchmarks. ECperf has a larger instruction working set, but a lower data cache miss rate. Furthermore, the memory footprint of ECperf remains nearly constant as the benchmark scales up, whereas the memory use of SPECjbb grows linearly with database size. We show that this difference can lead to opposite conclusions on some design decisions, like the utility of shared level-two caches in a chip multiprocessor.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="2.">Background</head><p>The emergence of the Internet and World Wide Web has triggered a shift in enterprise computing from a twotiered, client-server architecture to a 3-tiered architecture (see <ref type="figure">Figure 1</ref>), where a Web browser is now used universally as a database client. For databases, connection to the Web allows users to access data without installing a client program. For Web pages, databases provide dynamic content and permanent storage. Software that connects databases to Web pages is known as "middleware." Much of the middleware used today is written in Java. Two of the most popular Java middleware architectures are Java Servlets and Enterprise Java Beans (EJB). The two are often used together, with Servlets implementing the presentation logic and EJB providing the business rules. Application servers host both Servlets and EJB and provide them with communication with both back-end databases and front-end web clients.</p><p>Recently, Web-connected database applications have also been deployed in an "N-Tier" architecture in which the presentation logic is separated from the business rules. The presentation logic can be implemented by stateless servers and is sometimes considered to be a first-tier application. N-Tiered architectures allow the application server to focus entirely on the business logic.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="2.1.">SPECjbb Overview</head><p>SPECjbb is a software benchmark designed to measure a system's ability to run Java server applications. Inspired by the On-Line Transaction Processing Benchmark TPC-C, SPECjbb models a wholesale company with a variable number of warehouses. Beyond the nomenclature and business model, however, there are few similarities between TPC-C and SPECjbb. TPC-C is intended to measure the performance of large-scale transaction processing systems, particularly databases. In contrast, SPECjbb was written to test the scalability and performance of JVMs and multiprocessor servers that run Java-based middleware. It emphasizes the middle-tier business logic that connects a back-end data store to a set of thin clients, and is implemented entirely in Java.</p><p>SPECjbb models a 3-tiered system, but to make the benchmark portable and easy to run, it combines the behavior of all 3 tiers into a single application (see <ref type="figure" target="#fig_0">Figure  2)</ref>. Instead of using a commercial database engine like most real 3-tiered systems, SPECjbb stores its data in memory as trees of Java objects <ref type="bibr" target="#b17">[18]</ref>.</p><p>The SPECjbb specification calls for running the benchmark with a range of warehouse values. In an official SPECjbb run, the benchmark is run repeatedly with an increasing number of warehouses until a maximum throughput is reached. The benchmark is then run the same number of times with warehouse values starting at the maximum and increasing to twice that value. Therefore, if the best throughput for a system comes with n warehouses, 2n runs are made. The benchmark score is the average of runs from n to 2n warehouses. This large number of separate benchmark runs would take prohibitively long in simulation. Therefore, in our simulation experiments, we selected 3 values for the number or warehouses to represent the range of values that would be included in a publishable SPECjbb result for our hardware configuration. In order to simply our monitoring simulations, we report results from the steady state inter- </p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="2.2.">ECperf Overview</head><p>ECperf is a middle-tier benchmark designed to test the performance and scalability of a real 3-tier system. ECperf models an on-line business using a "Just-InTime" manufacturing process (products are made only after orders are placed and supplies are ordered only when needed). It incorporates e-commerce, business-tobusiness, and supply chain management transactions. The presentation layer is implemented with Java Servlets, and the business rules are built with EJB. The application is divided into the following four domains, which manage separate data and employ different business rules. The Customer Domain models the actions of customers who create, change and inquire about the status of orders. The customer interactions are similar to On-Line Transaction Processing (OLTP) transactions. The Manufacturing Domain implements the "Just-In-Time" manufacturing process. As orders are filled, the status of customer orders and the supply of each part used to fill the order are updated. The Supplier Domain models interactions with external suppliers. The parts inventory is updated as purchase orders are filled. Finally, the Corporate Domain tracks customer, supplier and parts information.</p><p>The ECperf specification supplies the EJB components that form the core of the application. These components implement the application logic that controls the interaction between orders, manufacturing and suppliers. In particular, that interaction includes submitting various queries and transactions to the database, and exchanging XML documents with the Supplier Emulator.</p><p>Four separate agents participate in the ECperf benchmark, each of which is run on a separate machine or group of machines. Each of these parts is represented by a box in <ref type="figure">Figure 3</ref>.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>Application Server</head><p>The application server, shown in the center of <ref type="figure">Figure 3</ref>, hosts the ECperf Java Beans. Together, they form the middle tier of the system, which is the most important component to performance on ECperf.</p><p>Database The next most important part of the system, in terms of performance, is the database. Though ECperf does not overly stress the database, it does require the database to keep up with the application server and provide atomic transactions.</p><p>Supplier Emulator Suppliers are emulated by a collection of Java Servlets hosted in a separate web container.</p><p>Driver The driver is a Java program that spawns several threads that model customers and manufacturers.</p><p>Each high-level action in ECperf, such as a customer making a new order, or a manufacturer updating the status of an existing order, is called a "Benchmark Business Operation," or "BBop." Performance on ECperf is measured in terms of BBops/minute. Although performance on ECperf is measured in terms of throughput, the benchmark specification requires that 90% of all transactions are completed within a fixed time <ref type="bibr" target="#b8">[9,</ref><ref type="bibr" target="#b14">15]</ref>. In our experiments, however, we relaxed the response time requirement of ECperf and tuned our system to provide the maximum throughput regardless of response time.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="2.3.">Enterprise Java Beans</head><p>ECperf is implemented using Enterprise Java Beans (EJB), a part of the Java 2 Enterprise Edition (J2EE) standard. EJB are reusable Java components for server-side applications. In other words, they are building blocks for web-service applications. They are not useful until they </p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>Figure 3: ECperf Setup</head><p>are deployed on an application server. Inside the server, an EJB "container" hosts the beans and provides important services. In particular, EJB rely on their containers to manage connections to the database, control access to system resources, and manage transactions between components. Often the container is also responsible for maintaining the persistent state of the beans it hosts. The application server controls the number of containers and coordinates the distribution of client requests to the various instances of each bean.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="2.4.">Java Servlets</head><p>Servlets are Java classes that run inside a dynamic web server. Servlets can communicate with a back-end database through the Java DataBase Connectivity (JDBC) API. Session information can be passed to Servlets either through browser cookies or URL renaming.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="2.5.">Java Application Servers</head><p>To host ECperf, we used a leading commercial Javabased application server. That server can function both as a framework for business rules (implemented in EJB) and as a host for presentation logic, including Java Servlets. As an EJB container, it provides required services such as database connections and persistence management. It also provides better performance and scalability than a na√Øve implementation of the J2EE standard.</p><p>Three important performance features of our particular server are thread pooling, database connection pooling, and object-level caching. The application server creates a fixed number of threads and database connections, which are maintained as long as the server is running. The application server allocates idle threads or connections out of these pools, rather than creating new ones and later destroying them when they are no longer needed. Database connections require a great deal of effort to establish and are a limited resource on many database systems. Connection pooling increases efficiency, because many fewer connections are created and opened. In addition, connection pooling allows the application server to potentially handle more simultaneous client sessions than the maximum number of open connections allowed by the database at any time. Thread pooling accomplishes the same conservation of resources in the Operating System that database connection pooling does in the database. Our experience tuning the application server showed that configurations with too many threads spend much more time in the kernel than those that are well tuned. Object-level caching increases performance in the application server because instances of components (beans) are cached in memory, thereby reducing database queries and memory allocations.</p><p>The application server used in this study is one of the market leaders (we are not able to release the name due to licensing restrictions). In all of our experiments, a single instance of the application server hosted the entire middle tier. Many commercial application servers, including ours, provide a clustering mechanism that links multiple server instances running on the same or different machines. The scaling data presented in section 4 does not include this feature and only represents the scaling of a single application server instance, running in a single JVM.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="3.">Methodology</head><p>We used a combination of monitoring experiments on real hardware and detailed full-system simulation to measure the memory system behavior of our middleware workloads. The native hardware enabled us to perform our measurements on a complete run of the benchmarks while our simulation study offered us the opportunity to change the memory system parameters. On the native hardware, we used the Solaris tool psrset to restrict the application threads to only run on a subset of the processors available on the machine. The psrset mechanism also prevents other processes from running on processors within the processor set. This technique enabled us to measure the scalability of the applications and to isolate them from interference by other applications running on the host machine.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="3.1.">Hardware Setup</head><p>We ran both SPECjbb and the application server of ECperf on a Sun Enterprise 6000 server. The E6000 is a bus-based snooping multiprocessor with 16 248-MHz UltraSPARC II processors with 1 MB L2 caches and 2 GB of main memory. The UltraSPARC II processors are 4-wide and in-order issue. For ECperf, we ran the database on an identical Sun E6000, and the supplier emulator and driver were each run on a 500MHz UltraS-PARC IIe Sun Netra. All the machines were connected by a 100-Mbit Ethernet link.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="3.2.">Benchmark Tuning</head><p>Tuning Java server workloads is a complicated process because there are several layers of software to configure, including the operating system, the JVM, and the application itself. Tuning 3-Tier Java applications is more complicated still, because the application server and database must be properly configured as well.</p><p>Operating System (Solaris 8) We optimized Solaris for running large server programs by enabling Intimate Shared Memory (ISM), which increases the page size from 8 KB to 4 MB and allows sharing of page table entries between threads. This optimization greatly increases the TLB reach, which would otherwise be much smaller than the application server's large heap.</p><p>JVM (HotSpot 1.3.1) We configured the JVM by testing various thread synchronization and garbage collection settings. We found that the default thread synchronization method gave us the best throughput on ECperf and SPECjbb. In all cases, the heap size was set to the largest value that our system could support, 1424 MB. We tuned the garbage collection mechanism in the virtual machine by increasing the size of the new generation to 400 MB. A large new generation leads to fewer, but longer, partial collections and better total throughput. Our multiprocessor simulations of SPECjbb were run with HotSpot 1.4.0. In order to be as consistent as possible with both our uniprocessor simulations and the multiprocessor simulations of ECPerf, we used the same heap and new generation sizes in all of our experiments.</p><p>Application Server For ECperf, we tuned the application server for each processor set size by running the benchmark repeatedly with a wide range of values for the size of the execution queue thread pool and the database connection pool. For each processor count, the configuration settings used were those that produced the best throughput.</p><p>Database ECperf uses a small database, which fit entirely in the buffer pool of our database server. We found that the performance of ECperf was unaffected by other database settings.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="3.3.">Simulation Environment</head><p>We used the Simics full-system simulator <ref type="bibr" target="#b10">[11]</ref> to simulate ECperf and SPECjbb running on several different system configurations. Simics is an execution-driven simulator that models a SPARC V9 system accurately enough to run unmodified Solaris 8. To determine the cache behavior of the applications without communication, we configured Simics to model a 1-processor E6000-like SPARC V9 system with 2GB of main memory running Solaris 8. To run ECperf, we simulated four such machines connected by a simulated 100-Mbit Ethernet link. The reported cache statistics for ECperf were taken from the simulated machine that ran the application server.</p><p>For these experiments we extended Simics with a detailed memory system simulator <ref type="bibr" target="#b12">[13]</ref>. The memory system simulator allowed us to measure several cache performance statistics on a variety of caches with different sizes, associativities and block sizes. In order to evaluate the communication behavior of these workloads and their suitability to a shared-cache memory system, we also simulated multiprocessor configurations of each workload. We were not able to simulate a multi-tiered configuration of ECperf running on a multiprocessor. Instead, we simulated a single 16-processor machine where the application server was bound to 8 processors. We then filtered out the memory requests from the other 8 processors, and fed only the requests from the application server processors to our memory system simulator.</p><p>We use the methodology proposed by Alameldeen, et al. <ref type="bibr" target="#b1">[2]</ref> to account for the inherent variability of multithreaded commercial workloads. We present the means and standard deviations (shown as error bars) for all measured and most simulated results.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="4.">Scaling Results</head><p>Java-based middleware applications, like most commercial workloads, are throughput-oriented. Understanding how these applications scale up to both larger multiprocessors and larger data sets is important for both hardware and software developers. In this section, we analyze how ECperf and SPECjbb scale on a Sun E6000 system.</p><p>Despite our best efforts to tune these workloads, we were unable to even come close to achieving linear speedup. <ref type="figure" target="#fig_1">Figure 4</ref> shows that ECperf scales super-linearly from 1 to 8 processors, but scales poorly beyond 12 processors. ECperf achieves a peak speedup of approximately 10 on 12 processors, then performance degrades for larger systems. SPECjbb scales up more gradually, leveling off after achieving a speedup of 7 on 10 processors.</p><p>In the remainder of this section we present an analysis of the factors that contribute to the limitations on scaling. We find that both benchmarks experience significant idle time (approximately 25%) for systems with 10 or more processors, apparently due to contention for shared software resources. Memory system stalls are the second major factor, causing the average cycles per instruction to increase by as much as 40%. Finally, although garbage collection does impact performance, on larger systems it accounts for only a fraction of the difference between measured and linear speedup.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="4.1.">Resource Contention</head><p>We used a variety of Solaris measurement tools to identify the bottlenecks in ECperf and SPECjbb. <ref type="figure">Figure 5</ref> shows a breakdown of the time spent in various execution modes as measured by the Solaris tool mpstat. The four modes are running the operating system (system), run- ning the benchmark (user), stalled for I/O (I/O), and stalled for other reasons (idle). <ref type="figure">Figure 5</ref> illustrates one important difference between ECperf and SPECjbb. ECperf spends significant time in the operating system, while SPECjbb spends essentially none. This is not surprising, since SPECjbb emulates all three tiers on a single machine, using memory-based communication within a single JVM. Conversely, ECperf uses separate machines for each tier, requiring communication via operating system-based networking code. For ECperf, the system time increase from less than 5% for a single-processor run, to nearly 30% for a 15-processor system. We hypothesize, but have been unable to confirm, that the increase in system time arises from contention in the networking code.</p><p>Both workloads incur significant idle time for larger system sizes, reaching 25% for 15 processors. Some of this idle time is due to garbage collection. Like most currently available systems, the JVM we ran uses a singlethreaded garbage collector. That is, during collection only 1 processor is active and all others wait idle. We estimated the fraction of idle time due to garbage collection by multiplying the fraction of processors that are idle during collection by the fraction of time spent performing garbage collection. <ref type="figure">Figure 5</ref> shows that the bulk of the idle time is due to factors other than garbage collection.</p><p>The increase in idle time with system size suggests that there is contention for shared resources in these benchmarks. The application server in ECperf shares its database connection pool between its many threads, and the object trees in SPECjbb are protected by locks, both of which could lead to contention in larger systems. However, the fact that the idle time increases similarly for both benchmarks indicates that the contention could be within the JVM.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="4.2.">Execution Time Breakdown</head><p>Idle time alone explains at most half the degradation in speedup (75% non-idle time times 15 processors is approximately 11, not the 8 we observe). To identify other limits to scalability, we used the integrated counters on the UltraSPARC II processors to measure and breakdown the average cycles per instruction (CPI) across a range of system sizes. While CPI is not a good indicator of overall performance on multiprocessors-e.g., because of the effect of the idle loop-it gives a useful indication of where the time goes. <ref type="figure">Figure 6</ref> presents the CPI, broken down into instruction stalls, data stalls, and other (which includes instruction execution and all non-memory-system stalls). The overall CPI ranges from 1.8 to 2.4 for SPECjbb and 2.0 to 2.8 for ECperf. These are moderate CPIs for commercial workloads running on in-order processors. Barroso, et al. report CPIs for Alpha 4100 systems of 1.3 to 1.9 for decision support database workloads and as high as 7 for a TPC-B on-line transaction processing workload. The CPI increases by roughly 40% and 33% for ECperf and SPECjbb, respectively, as the number of processors increase from 1 to 15. Assuming instruction path lengths remain constant (see Section 4.4.), the increase in CPI would account for most of the remaining performance degradation. <ref type="figure">Figure 6</ref> also shows that data stall time is the main contributor to the increase in CPI. On a single processor run, data stall time accounts for only 15% and 12% for ECperf and SPECjbb, respectively. However for a 15-processor system, this increases to 35% and 25% for ECperf and SPECjbb, respectively. <ref type="figure">Figure 7</ref> presents an approximate decomposition of the data stall time. Because some factors are estimated using frequency counts multiplied by published access times, the total does not always exactly sum to one. Approximately 60% of the data stall time is due to misses in the L2 cache, with the bulk of the remainder being L2 hits. Conversely, store buffer stalls, the cycles spent waiting for a full store buffer to be flushed, account for only 1% to 2% of the total execution time. Similarly, readafter-write hazard stalls, which occur if a load is not separated enough from a store, account for only 1% of the time.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="4.3.">Cache-to-Cache Transfer Ratio</head><p>Figure 7 also illustrates that cache-to-cache transfers represent a significant fraction of the data stall time for multiprocessor systems. For larger multiprocessors, cache-to-cache transfers account for nearly 50% of the total data stall time. Cache-to-cache transfers are an important factor because many multiprocessor systems take longer to satisfy a miss from a processor's cache than from main memory. On the E6000, the latency of a cache-to-cache transfer is approximately 40% longer than the latency of an access to main memory <ref type="bibr" target="#b7">[8]</ref>. For NUMA memory systems, this penalty is typically much higher-200-300% is not uncommon <ref type="bibr" target="#b6">[7]</ref>-because of the indirection required by directory-based protocols.</p><p>To dig deeper, we measured the cache-to-cache transfer ratio for SPECjbb and ECperf by counting the "snoop copyback" events reported in cpustat. In the UltraSPARC II processor, a snoop copyback event signifies that a processor has copied a cache line back to the memory bus in response to a request by another processor. <ref type="figure">Figure 8</ref> shows that the fraction of L2 cache misses that hit in another cache starts at 25% for two processors and increases rapidly to over 60% for fourteen processors. This is comparable to the highest ratios previously published for other commercial workloads <ref type="bibr" target="#b2">[3]</ref>. <ref type="figure">Figure 8</ref> also shows cache-to-cache transfers occur even for 1 processor. These transfers are possible because the operating system runs on all 16 processors, even when the application is restricted to a single processor. Snoop copybacks occur when the processor running the benchmark responds to a request from another processor running in the operating system.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="4.4.">Path Length</head><p>Comparing <ref type="figure" target="#fig_1">Figure 4</ref> to <ref type="figure">Figure 6</ref> reveals an apparent contradiction. ECperf scales super-linearly as the system size increases from 1 to 8 processors, even though the average CPI increases over the same range. This surprising result occurs because the instructions executed per BBop decreases even more dramatically over the same range (not shown). The decrease in instruction count more than compensates for the longer average execution time per instruction. We hypothesize that this drop is due to object-level caching in the application server. Constructive interference in the object cache allows one thread to re-use objects fetched by another thread.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="4.5.">Garbage Collection Effects</head><p>Both workloads spend a considerable amount of time doing garbage collection. To determine the impact of the collection time on scalability, we compared the measured speedup to the speedup with the garbage collection time factored out. That is, we subtracted the garbage collection time from the runtime of the benchmark and calculated speedup in the usual way. The solid lines in <ref type="figure">Figure 9</ref> represent the speedup of ECperf and SPECjbb as measured. The dotted lines display the speedup of the benchmarks with the garbage collection time factored out. The difference in throughput with and without the garbage collection is small, but statistically significant for ECperf up to 6 processors. For SPECjbb and ECperf on larger systems, the difference is not statistically significant.</p><p>We originally hypothesized that the high percentage of cache-to-cache transfers we observed in both SPECjbb and ECperf was due to garbage collection. Our JVM (HotSpot 1.3.1) uses a generational copying collector and is single-threaded. Therefore, during collection, all live new generation objects are copied by the collection thread regardless of which thread had created them and regardless of their location in the cache of a particular processor. For example, in a system that uses a simple MSI invalidation protocol, any new generation data in the M state cached at a processor that is not performing the collection will be read by the collector thread through a costly cache-to-cache transfer. This will result in the original copy of the data being invalidated. After the garbage collection is performed, the previous owner of the block will have to reacquire the block to access it. If the data is still residing in the garbage collector's cache, that access will result in another costly cache-to-cache transfer.</p><p>Contrary to our hypothesis, the benchmark generates almost no cache-to-cache transfers during garbage collection. We counted the number of snoop copyback events every 100 ms during a run of SPECjbb. <ref type="figure">Figure 10</ref> illustrates this dramatic drop in the cache-to-cache transfer rate during the 3 garbage collections that occurred in our measurement interval. The HotSpot 1.3.1 JVM has an option to trace the garbage collection in a program. We used that output to verify that the decreases in the snoop copyback rate occurred during garbage collection periods. Since our JVM uses a single-threaded garbage collector, only one processor is active during the collection. That by itself would explain a drop, but <ref type="figure">Figure 10</ref> shows that the cache-to-cache transfer rate drops to almost zero during the garbage collection periods. Even the single processor which is performing the collection causes fewer cache-to-cache transfers.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="4.6.">Benchmark Scaling Differences</head><p>One of the most striking differences between SPECjbb and ECperf is the effect that scaling the benchmark size has on memory behavior. Like most commercial workload benchmarks, official measurements of SPECjbb and ECperf require that the benchmark size increase with input rate. In other words, faster systems must access larger databases. In SPECjbb, the input rate is set by the number of warehouses, which determines the number of threads in the program in addition to the size of the emulated database. ECperf has a similar scaling factor, the Orders Injection Rate. However, because the database and client drivers run on different machines, increasing the Orders Injection Rate has much less impact on the middle-tier memory behavior. <ref type="figure" target="#fig_5">Figure 11</ref> shows the average heap size immediately after garbage collection in SPECjbb and ECperf. The size of the heap after collection is an approximation of the amount of live data. As the scale factor (i.e., warehouses) increases, SPECjbb's memory use increases linearly through approximately 30. Beyond 30 warehouses, the average live memory decreases because the generational garbage collector begins compacting the older generations. This slower collection process results in dramatic performance degradation (not shown). By contrast, the memory use of ECperf increases up to an Orders Injection Rate of approximately 6, then remains roughly constant through 40. This result suggests that using SPECjbb could lead memory system designers to overestimate the memory footprints of middleware applications on larger systems.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="5.">Cache Performance</head><p>The previous section showed that memory system stalls were a significant detriment to scalability on the Sun E6000. To understand this behavior more deeply, we used full-system simulation to evaluate a variety of memory system configurations. Our simulation results show that whereas the scaling properties of these workloads are similar, the cache behavior of ECperf is quite different from that of SPECjbb. ECperf has a small data set and a low data-cache miss rate. SPECjbb puts significantly more pressure on the data cache, particularly when it is configured with a large number of warehouses. Although ECperf has a smaller data cache miss rate than even the smallest configuration of SPECjbb, a higher fraction of its total memory is shared between threads. Wider sharing and a smaller data working set make shared-caches a more effective design for that workload <ref type="figure" target="#fig_0">Figure 12</ref> and <ref type="figure">Figure 13</ref> present the instruction and data cache miss rates, respectively, for a uniprocessor system with a range of cache sizes. All configurations assume split instruction and data caches, 4-way set associativity and 64-byte blocks. We simulated SPECjbb with three different scaling factors <ref type="bibr">(1, 10, and 25 warehouses)</ref> to examine the impact of the larger memory sizes discussed in Section 4.6. </p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="5.1.">Cache Miss Rates</head></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>Figure 13: Data Cache Miss Rate</head><p>These graphs demonstrate that both benchmarks place at most moderate demand on typical level one (L1) and level two (L2) caches. Typical L1 caches, falling in the 16 KB-64 KB range, exhibit miss rates of 10-40 misses per 1000 instructions. For typical L2 cache sizes of 1 MB and larger, the data miss rate falls to less than two misses per 1000 instructions. Instruction misses are even lower, falling well below one miss per 1000 instructions. The two benchmarks behave similarly, but do have two notable differences. First, ECperf has a much higher instruction cache miss rate for intermediate size caches (e.g., 256 KB). Second, the data miss rate for SPECjbb with one warehouse is roughly comparable to that for ECperf, but it increases by as much as 30% as the data set scales to 25 warehouses. This result is not surprising, given that SPECjbb's live data increases linearly with the number of warehouses (see <ref type="figure" target="#fig_5">Figure 11</ref>).</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="5.2.">Communication Footprint</head><p>To provide insight into the communication behavior of the workloads, we measured the footprint of the data causing cache-to-cache transfers. As shown in <ref type="figure" target="#fig_1">Figure 14</ref>, all of the cache-to-cache transfers observed in SPECjbb came from 12% of the cache lines touched during the measurement period, and over 70% came from the most active 0.1% of cache lines. For both benchmarks, a significant fraction of the communication is likely due to a few highly contended locks. The single cache line with the highest fraction of the cache-to-cache transfers accounted for 20% of the total for SPECjbb and 14% for ECperf. This resembles earlier findings for databases and OLTP workloads <ref type="bibr" target="#b6">[7]</ref>. In contrast to SPECjbb, however, the most active 0.1% of cache lines in ECperf account for only 56% of the cache-to-cache transfers. Furthermore, the cache-to-cache transfers are spread over half of the touched cache lines. A major contributor to this difference between ECperf and SPECjbb is SPECjbb's emulated database. The object trees that represent the database are updated sparsely enough that they rarely result in cache-to-cache transfers. <ref type="figure">Figure 15</ref> shows the cumulative distribution of cache-to-cache transfers versus the amount of data transferred (on a semi-log plot). This graph shows that even though SPECjbb has a larger total data set, ECperf has a larger communication footprint on an absolute, not just a percentage, basis.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="5.3.">Shared Caches</head><p>The high cache-to-cache transfer rates of these workloads suggest that they might benefit from a shared-cache memory system, which have become increasingly common with the emergence of chip multiprocessors (CMPs) <ref type="bibr" target="#b13">[14]</ref>. Shared caches have two benefits. First, they eliminate coherence misses between the processors sharing the same cache (private L1 caches will still cause coherence misses, but these can be satisfied on-chip much faster than conventional off-chip coherence misses). Second, compulsory misses may be reduced through inter-processor prefetching (i.e., constructive interference). The obvi- ous disadvantage of shared caches is the potential increase in conflict and capacity misses.</p><p>To evaluate shared caches, we used Simics to model an 8-processor SPARC V9 system with four different memory hierarchies. In the base case, each processor has a private 1 MB L2 cache, for a total of 8 caches. In the other three cases, the eight processors share one, two, and four 1 MB caches. The total size of all caches is the product of the cache size (i.e., 1 MB) and the number of caches. <ref type="figure">Figure 16</ref> shows the data miss rates for ECperf and SPECjbb as the number of processors per cache increases. For ECperf, the benefit of reducing coherence misses more than makes up for the additional capacity and conflict misses. ECperf has the lowest data miss rate when all eight processors share a single cache, even though the aggregate cache size is 1/8 the size in the base case (i.e., private caches). Sharing had the opposite effect on SPECjbb. Even though SPECjbb had a significant fraction of cache-to-cache transfers, the larger data set size (due to the emulated database) results in an increase in overall miss rate for 1 MB shared L2 caches.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="6.">Related Work</head><p>This paper extends previous work by examining examples of an important emerging class of commercial applications, Java-based middleware. Cain, et al. describe the behavior of a Java Servlet implementation of TPC-W, which models an online bookstore <ref type="bibr" target="#b4">[5]</ref>. Though the Servlets in their implementation are also Java-based middleware, that workload is also quite different than ECperf, since it does not maintain session information for client connections in the middle tier. The Servlets share a pool of database connections in that implementation like the application server in ECperf. However, no application data is exchanged between the Servlets. Previous papers have presented the behavior of commercial applications. Among the most notable are those that describe the behavior of Database Management Systems (DBMS) running the TPC benchmarks, TPC-C and TPC-H [1] <ref type="bibr" target="#b2">[3]</ref>. Ailamaki, et al. report that DBMS's spend much of their time handling level-1 instruction and level-2 data misses <ref type="bibr" target="#b0">[1]</ref>. Barroso, et al. report that the memory system is a major factor in the performance of DBMS workloads, and that OLTP workloads are particularly sensitive to cache-to-cache transfer latency, especially in the presence of large second level caches <ref type="bibr" target="#b2">[3]</ref>. These studies demonstrate that the execution time of DBMS is closely tied to the performance of the memory system.</p><p>Other studies have also examined Java workloads. Luo and John present a characterization of VolanoMark and SPECjbb2000 <ref type="bibr" target="#b9">[10]</ref>. VolanoMark behaves quite differently than ECperf or SPECjbb because of the high number of threads it creates. In VolanoMark, the server creates a new thread for each client connection. The application server that we have used, in contrast, shares threads between client connections. As a result, the middle tier of the ECperf benchmark spends much less time in the kernel than VolanoMark. SPECjbb also has a much lower kernel component than VolanoMark. Marden, et al. compare the memory system behavior of a PERL CGI script and a Java Servlet <ref type="bibr" target="#b11">[12]</ref>. Chow, et al. measure uniprocessor performance characteristics on transactions from the ECperf benchmark <ref type="bibr" target="#b5">[6]</ref>. They present correlations between both the mix of transaction types and system configuration to processor performance. Shuf, et al. measure the cache performance of java benchmarks, including pBOB (now SPECjbb). They find that even fairly large L2 caches do not significantly improve memory system performance <ref type="bibr" target="#b15">[16]</ref>. Their measurements, however, are limited to direct-mapped caches and uniprocessors, while we consider multiprocessors with 4-way set-associative caches. They also find that TLB misses are a major performance issue. Although we did not specifically measure TLB miss rates, we found that using the intimate shared memory (ISM) feature of Solaris, which increases the page size from 8 KB to 4 MB, increased performance of ECperf by more than 10%.</p><p>Barroso, et al. <ref type="bibr" target="#b3">[4]</ref> and Olukotun, et al. <ref type="bibr" target="#b13">[14]</ref> discuss the performance benefits of chip multiprocessors using shared caches. We extend their work by evaluating the impact of shared caches on SPECjbb and ECperf.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="7.">Conclusions</head><p>In this paper, we have presented a detailed characterization of two popular Java-based middleware benchmarks. ECperf is a complex, multi-tier benchmark that requires multiple machines, a commercial database system, and a commercial application server. In contrast, SPECjbb is a single application that is trivial to install and run. The distributed nature of ECperf makes the installation and management of that benchmark more difficult, but it also provides an opportunity to isolate the behavior of each tier individually.</p><p>We find that both workloads have low CPIs and low memory stall times compared to other important commercial server applications (e.g., OLTP). Running on the moderate size multiprocessors in our study, both workloads maintained small data working sets that fit well in the 1 MB second-level caches of our UltraSPARC II processors. More than half of all second-level cache misses on our larger systems hit in the cache of another processor.</p><p>SPECjbb closely approximates the memory behavior of ECperf except for two important differences. First, the instruction working set of SPECjbb is much smaller than that of ECperf. Second, the data memory footprint of SPECjbb is larger than that of ECperf, especially as the benchmark scales up for larger system sizes.</p><p>The difference in behavior could lead memory system designers toward different conclusions. For example, our simulation results demonstrate that ECperf is particularly well suited to a shared-cache memory system even when the total cache size is limited to 1 MB. In contrast, the reduction in total cache capacity causes SPECjbb's performance to degrade.</p><p>This study compares two middleware benchmarks, running on a specific combination of hardware, operating system, Java virtual machine, application server, and database system. Further study is needed to determine how well these results apply to other Java middleware and different versions of the underlying hardware and software. However, we believe that as middleware becomes better understood, it will prove increasingly important to isolate its behavior from the effects of other software layers.</p></div><figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_0"><head>Figure 2 :</head><label>2</label><figDesc>Figure 1: 3-Tiered Systems</figDesc></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_1"><head>Figure 4 : Throughput Scaling on a Sun E6000</head><label>4</label><figDesc>Figure 4: Throughput Scaling on a Sun E6000</figDesc></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_2"><head>Figure 5 : Execution Mode Breakdown vs. Number ofFigure 6 : CPI Breakdown vs. Number of Processors</head><label>56</label><figDesc>Figure 5: Execution Mode Breakdown vs. Number of Processors</figDesc></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_3"><head>Figure 7 : Data Stall Time Breakdown vs.Figure 8 :</head><label>78</label><figDesc>Figure 7: Data Stall Time Breakdown vs. Number of Processors</figDesc></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_4"><head></head><label></label><figDesc>Figure 9: Effect of Garbage Collection on Throughput Scaling</figDesc></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_5"><head>Figure 11 : Memory Use vs.</head><label>11</label><figDesc>Figure 11: Memory Use vs. Scale Factor</figDesc></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_6"><head>Figure 14 : Distribution of Cache-to-Cache Transfers ( 64 Figure 15 : Distribution of Cache-Figure 16 : Cache Miss Rate on Shared Caches (Processors Per Shared 1</head><label>146415161</label><figDesc>Figure 14: Distribution of Cache-to-Cache Transfers (64 Byte Cache Lines)</figDesc></figure>
		</body>
		<back>

			<div type="acknowledgement">
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="8.">Acknowledgments</head><p>We would like to thank Paul Caprioli and Michael Koster for introducing us to the ECperf benchmark. We also sincerely thank Jim Nilsson for providing us with the Sumo cache simulator, Akara Sucharitakul for his help configuring and tuning ECperf, as well as Alaa Alameldeen, Dan Sorin and Alvy Lebeck for their insightful comments.</p></div>
			</div>

			<div type="references">

				<listBibl>

<biblStruct xml:id="b0">
	<analytic>
		<title level="a" type="main">DBMSs on a modern processor: Where does time go?</title>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Anastassia</forename><forename type="middle">G</forename><surname>Ailamaki</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">David</forename><forename type="middle">J</forename><surname>Dewitt</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Mark</forename><forename type="middle">D</forename><surname>Hill</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">David</forename><forename type="middle">A</forename><surname>Wood</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the 25th International Conference on Very Large Data Bases</title>
		<meeting>the 25th International Conference on Very Large Data Bases</meeting>
		<imprint>
			<date type="published" when="1999-09" />
			<biblScope unit="page" from="266" to="277" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b1">
	<analytic>
		<title level="a" type="main">Variability in Architectural Simulations of Multi-threaded Workloads</title>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Alaa</forename><forename type="middle">R</forename><surname>Alameldeen</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">David</forename><forename type="middle">A</forename><surname>Wood</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the Ninth IEEE Symposium on High-Performance Computer Architecture</title>
		<meeting>the Ninth IEEE Symposium on High-Performance Computer Architecture</meeting>
		<imprint>
			<date type="published" when="2003-02" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b2">
	<analytic>
		<title level="a" type="main">Memory System Characterization of Commercial Workloads</title>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">A</forename><surname>Luiz</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Kourosh</forename><surname>Barroso</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Edouard</forename><surname>Gharachorloo</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><surname>Bugnion</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the 25th Annual International Symposium on Computer Architecture</title>
		<meeting>the 25th Annual International Symposium on Computer Architecture</meeting>
		<imprint>
			<date type="published" when="1998-06" />
			<biblScope unit="page" from="3" to="14" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b3">
	<analytic>
		<title level="a" type="main">Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing</title>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Kourosh</forename><surname>Luiz Andre Barroso</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Robert</forename><surname>Gharachorloo</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Andreas</forename><surname>Mcnamara</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Shaz</forename><surname>Nowatzyk</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Barton</forename><surname>Qadeer</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Scott</forename><surname>Sano</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Robert</forename><surname>Smith</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Ben</forename><surname>Stets</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><surname>Verghese</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the 27th Annual International Symposium on Computer Architecture</title>
		<meeting>the 27th Annual International Symposium on Computer Architecture</meeting>
		<imprint>
			<date type="published" when="2000-06" />
			<biblScope unit="page" from="282" to="293" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b4">
	<analytic>
		<title level="a" type="main">An Architectural Evaluation of Java TPC-W</title>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Harold</forename><forename type="middle">W</forename><surname>Cain</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Ravi</forename><surname>Rajwar</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Morris</forename><surname>Marden</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Mikko</forename><forename type="middle">H</forename><surname>Lipasti</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the Seventh IEEE Symposium on High-Performance Computer Architecture</title>
		<meeting>the Seventh IEEE Symposium on High-Performance Computer Architecture</meeting>
		<imprint>
			<date type="published" when="2001-01" />
			<biblScope unit="page" from="229" to="240" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b5">
	<analytic>
		<title level="a" type="main">Ashish Jha, and Colin Cummingham. Characterization of Java Application Server Workloads</title>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Kingsum</forename><surname>Chow</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Manesh</forename><surname>Bhat</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">IEEE 4th Annual Workshop on Workload Characterization in conjunction with MICRO-34</title>
		<imprint>
			<date type="published" when="2002" />
			<biblScope unit="page" from="175" to="181" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b6">
	<analytic>
		<title level="a" type="main">Architecture and Design of AlphaServer GS320</title>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Kourosh</forename><surname>Gharachorloo</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Madhu</forename><surname>Sharma</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Simon</forename><surname>Steely</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Stephen</forename><surname>Von Doren</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems</title>
		<meeting>the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems</meeting>
		<imprint>
			<date type="published" when="2000" />
			<biblScope unit="page" from="13" to="24" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b7">
	<analytic>
		<title level="a" type="main">WildFire: A Scalable Path for SMPs</title>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Erik</forename><surname>Hagersten</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Michael</forename><surname>Koster</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the Fifth IEEE Symposium on High-Performance Computer Architecture</title>
		<meeting>the Fifth IEEE Symposium on High-Performance Computer Architecture</meeting>
		<imprint>
			<date type="published" when="1999-01" />
			<biblScope unit="page" from="172" to="181" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b8">
	<analytic>
		<title level="a" type="main">Memory Characterization of the ECperf Benchmark</title>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Martin</forename><surname>Karlsson</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Kevin</forename><forename type="middle">E</forename><surname>Moore</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Erik</forename><surname>Hagersten</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">David</forename><forename type="middle">A</forename><surname>Wood</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Second Annual Workshop on Memory Performance Issues (WMPI), in conjunction with ISCA-29</title>
		<imprint>
			<date type="published" when="2002" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b9">
	<analytic>
		<title level="a" type="main">Workload Characterization of Multithreaded Java Servers</title>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Yue</forename><surname>Luo</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><surname>Lizy Kurian John</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">IEEE International Symposium on Performance Analysis of Systems and Software</title>
		<imprint>
			<date type="published" when="2001" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b10">
	<analytic>
		<title level="a" type="main">Simics: A Full System Simulation Platform</title>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Peter</forename><forename type="middle">S</forename><surname>Magnusson</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Computer</title>
		<imprint>
			<biblScope unit="volume">35</biblScope>
			<biblScope unit="issue">2</biblScope>
			<biblScope unit="page" from="50" to="58" />
			<date type="published" when="2002-02" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b11">
	<analytic>
		<title level="a" type="main">Memory System Behavior in Java and Non-Java Commercial Workloads</title>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Morris</forename><surname>Marden</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Shih-Lien</forename><surname>Lu</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Konrad</forename><surname>Lai</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Mikko</forename><surname>Lipasti</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the Fifth Workshop on Computer Architecture Evaluation Using Commercial Workloads</title>
		<meeting>the Fifth Workshop on Computer Architecture Evaluation Using Commercial Workloads</meeting>
		<imprint>
			<date type="published" when="2002-02" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b12">
	<analytic>
		<title level="a" type="main">Timestamp Snooping: An Approach for Extending SMPs</title>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">M</forename><forename type="middle">K</forename><surname>Milo</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Daniel</forename><forename type="middle">J</forename><surname>Martin</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Anastassia</forename><surname>Sorin</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Alaa</forename><forename type="middle">R</forename><surname>Ailamaki</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Ross</forename><forename type="middle">M</forename><surname>Alameldeen</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Carl</forename><forename type="middle">J</forename><surname>Dickson</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Kevin</forename><forename type="middle">E</forename><surname>Mauer</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Manoj</forename><surname>Moore</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Mark</forename><forename type="middle">D</forename><surname>Plakal</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">David</forename><forename type="middle">A</forename><surname>Hill</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><surname>Wood</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems</title>
		<meeting>the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems</meeting>
		<imprint>
			<date type="published" when="2000-11" />
			<biblScope unit="page" from="25" to="36" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b13">
	<analytic>
		<title level="a" type="main">The Case for a Single-Chip Multiprocessor</title>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Kunle</forename><surname>Olukotun</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">A</forename><surname>Basem</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">L</forename><surname>Nayfeh</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">K</forename><surname>Hammond</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">K.-Y</forename><surname>Wilson</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><surname>Chang</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems</title>
		<meeting>the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems</meeting>
		<imprint>
			<date type="published" when="1996-10" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b14">
	<monogr>
		<title/>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Page</forename><surname>Ecperf Home</surname></persName>
		</author>
		<ptr target="http://java.sun.com/j2ee/ecperf/" />
		<imprint/>
	</monogr>
</biblStruct>

<biblStruct xml:id="b15">
	<analytic>
		<title level="a" type="main">Characterizing the Memory Behavior of Java Workloads: A Structured View and Opportunities for Optimizations</title>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Yefim</forename><surname>Shuf</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Mauricio</forename><forename type="middle">J</forename><surname>Serrano</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Manish</forename><surname>Gupta</surname></persName>
		</author>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Jaswinder Pal</forename><surname>Singh</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the 2001 ACM Sigmetrics Conference on Measurement and Modeling of Computer Systems</title>
		<meeting>the 2001 ACM Sigmetrics Conference on Measurement and Modeling of Computer Systems</meeting>
		<imprint>
			<date type="published" when="2001-06" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b16">
	<monogr>
		<title/>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Spec</forename><surname>Spec Jappserver Development Page</surname></persName>
		</author>
		<ptr target="http://www.spec.org/osg/jAppServer/" />
		<imprint/>
	</monogr>
</biblStruct>

<biblStruct xml:id="b17">
	<monogr>
		<title/>
		<author>
			<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Spec</forename><surname>Spec Jbb2000</surname></persName>
		</author>
		<ptr target="http://www.spec.org/osg/jbb2000" />
		<imprint/>
	</monogr>
</biblStruct>

				</listBibl>
			</div>
		</back>
	</text>
</TEI>
