vendor_name = ModelSim
source_file = 1, C:/Users/Tyler/Documents/github/CME495/monitor_fpga/uart/synthesis/uart.qip
source_file = 1, C:/Users/Tyler/Documents/github/CME495/monitor_fpga/uart/synthesis/uart.v
source_file = 1, C:/Users/Tyler/Documents/github/CME495/monitor_fpga/uart/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/Tyler/Documents/github/CME495/monitor_fpga/uart/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/Tyler/Documents/github/CME495/monitor_fpga/uart/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/Tyler/Documents/github/CME495/monitor_fpga/uart/synthesis/submodules/uart_uart_0.v
source_file = 1, C:/Users/Tyler/Documents/github/CME495/monitor_fpga/monitor_fpga.out.sdc
source_file = 1, C:/Users/Tyler/Documents/github/CME495/monitor_fpga/monitor_fpga.sv
source_file = 1, C:/Users/Tyler/Documents/github/CME495/monitor_fpga/db/monitor_fpga.cbx.xml
design_name = monitor_fpga
instance = comp, \reset_flag~output , reset_flag~output, monitor_fpga, 1
instance = comp, \uart_txd~output , uart_txd~output, monitor_fpga, 1
instance = comp, \uart_rts~output , uart_rts~output, monitor_fpga, 1
instance = comp, \reset~input , reset~input, monitor_fpga, 1
instance = comp, \clk~input , clk~input, monitor_fpga, 1
instance = comp, \uart_rxd~input , uart_rxd~input, monitor_fpga, 1
instance = comp, \uart_cts~input , uart_cts~input, monitor_fpga, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
