# Magnitude-Comparator-VLSI-Design-Final-Project
Full-custom 2-bit unsigned magnitude comparator designed at the transistor level using the SAED 32nm educational PDK. The design includes custom G, L, and E logic implemented using optimized static CMOS complex gates.
