diff --git a/Projects/KC705_testing/KC705_testing.cache/wt/project.wpc b/Projects/KC705_testing/KC705_testing.cache/wt/project.wpc
index 53e1803..5d462ce 100644
--- a/Projects/KC705_testing/KC705_testing.cache/wt/project.wpc
+++ b/Projects/KC705_testing/KC705_testing.cache/wt/project.wpc
@@ -1,4 +1,4 @@
 version:1
-6d6f64655f636f756e7465727c42617463684d6f6465:55
-6d6f64655f636f756e7465727c4755494d6f6465:19
+6d6f64655f636f756e7465727c42617463684d6f6465:56
+6d6f64655f636f756e7465727c4755494d6f6465:20
 eof:
diff --git a/Projects/KC705_testing/KC705_testing.cache/wt/webtalk_pa.xml b/Projects/KC705_testing/KC705_testing.cache/wt/webtalk_pa.xml
index 4ec0080..28c4a22 100644
--- a/Projects/KC705_testing/KC705_testing.cache/wt/webtalk_pa.xml
+++ b/Projects/KC705_testing/KC705_testing.cache/wt/webtalk_pa.xml
@@ -3,10 +3,10 @@
 <!--The data in this file is primarily intended for consumption by Xilinx tools.
 The structure and the elements are likely to change over the next few releases.
 This means code written to parse this file will need to be revisited each subsequent release.-->
-<application name="pa" timeStamp="Wed Dec 18 17:28:16 2024">
+<application name="pa" timeStamp="Wed Dec 18 17:35:00 2024">
 <section name="Project Information" visible="false">
 <property name="ProjectID" value="f6040860966d4006ab247ce323ef8060" type="ProjectID"/>
-<property name="ProjectIteration" value="59" type="ProjectIteration"/>
+<property name="ProjectIteration" value="61" type="ProjectIteration"/>
 </section>
 <section name="PlanAhead Usage" visible="true">
 <item name="Project Data">
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.init_design.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.init_design.begin.rst
deleted file mode 100644
index ecb9819..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.init_design.begin.rst
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="236962">
-    </Process>
-</ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.init_design.end.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.init_design.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.opt_design.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.opt_design.begin.rst
deleted file mode 100644
index ecb9819..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.opt_design.begin.rst
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="236962">
-    </Process>
-</ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.opt_design.end.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.opt_design.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.phys_opt_design.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.phys_opt_design.begin.rst
deleted file mode 100644
index ecb9819..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.phys_opt_design.begin.rst
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="236962">
-    </Process>
-</ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.phys_opt_design.end.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.phys_opt_design.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.place_design.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.place_design.begin.rst
deleted file mode 100644
index ecb9819..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.place_design.begin.rst
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="236962">
-    </Process>
-</ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.place_design.end.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.place_design.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.begin.rst
deleted file mode 100644
index ecb9819..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.begin.rst
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="236962">
-    </Process>
-</ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.end.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.stop.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.stop.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.vivado.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.vivado.begin.rst
deleted file mode 100644
index a774b96..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.vivado.begin.rst
+++ /dev/null
@@ -1,15 +0,0 @@
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="236918" HostCore="20" HostMemory="16210284">
-    </Process>
-</ProcessHandle>
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="292143" HostCore="20" HostMemory="16210284">
-    </Process>
-</ProcessHandle>
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="299957" HostCore="20" HostMemory="16210284">
-    </Process>
-</ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.vivado.end.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.vivado.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.write_bitstream.end.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.write_bitstream.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/ISEWrap.js b/Projects/KC705_testing/KC705_testing.runs/impl_1/ISEWrap.js
deleted file mode 100755
index 61806d0..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/ISEWrap.js
+++ /dev/null
@@ -1,270 +0,0 @@
-//
-//  Vivado(TM)
-//  ISEWrap.js: Vivado Runs Script for WSH 5.1/5.6
-//  Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. 
-//  Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. 
-//
-
-// GLOBAL VARIABLES
-var ISEShell = new ActiveXObject( "WScript.Shell" );
-var ISEFileSys = new ActiveXObject( "Scripting.FileSystemObject" );
-var ISERunDir = "";
-var ISELogFile = "runme.log";
-var ISELogFileStr = null;
-var ISELogEcho = true;
-var ISEOldVersionWSH = false;
-
-
-
-// BOOTSTRAP
-ISEInit();
-
-
-
-//
-// ISE FUNCTIONS
-//
-function ISEInit() {
-
-  // 1. RUN DIR setup
-  var ISEScrFP = WScript.ScriptFullName;
-  var ISEScrN = WScript.ScriptName;
-  ISERunDir = 
-    ISEScrFP.substr( 0, ISEScrFP.length - ISEScrN.length - 1 );
-
-  // 2. LOG file setup
-  ISELogFileStr = ISEOpenFile( ISELogFile );
-
-  // 3. LOG echo?
-  var ISEScriptArgs = WScript.Arguments;
-  for ( var loopi=0; loopi<ISEScriptArgs.length; loopi++ ) {
-    if ( ISEScriptArgs(loopi) == "-quiet" ) {
-      ISELogEcho = false;
-      break;
-    }
-  }
-
-  // 4. WSH version check
-  var ISEOptimalVersionWSH = 5.6;
-  var ISECurrentVersionWSH = WScript.Version;
-  if ( ISECurrentVersionWSH < ISEOptimalVersionWSH ) {
-
-    ISEStdErr( "" );
-    ISEStdErr( "Warning: ExploreAhead works best with Microsoft WSH " +
-	       ISEOptimalVersionWSH + " or higher. Downloads" );
-    ISEStdErr( "         for upgrading your Windows Scripting Host can be found here: " );
-    ISEStdErr( "             http://msdn.microsoft.com/downloads/list/webdev.asp" );
-    ISEStdErr( "" );
-
-    ISEOldVersionWSH = true;
-  }
-
-}
-
-function ISEStep( ISEProg, ISEArgs ) {
-
-  // CHECK for a STOP FILE
-  if ( ISEFileSys.FileExists(ISERunDir + "/.stop.rst") ) {
-    ISEStdErr( "" );
-    ISEStdErr( "*** Halting run - EA reset detected ***" );
-    ISEStdErr( "" );
-    WScript.Quit( 1 );
-  }
-
-  // WRITE STEP HEADER to LOG
-  ISEStdOut( "" );
-  ISEStdOut( "*** Running " + ISEProg );
-  ISEStdOut( "    with args " + ISEArgs );
-  ISEStdOut( "" );
-
-  // LAUNCH!
-  var ISEExitCode = ISEExec( ISEProg, ISEArgs );  
-  if ( ISEExitCode != 0 ) {
-    WScript.Quit( ISEExitCode );
-  }
-
-}
-
-function ISEExec( ISEProg, ISEArgs ) {
-
-  var ISEStep = ISEProg;
-  if (ISEProg == "realTimeFpga" || ISEProg == "planAhead" || ISEProg == "vivado") {
-    ISEProg += ".bat";
-  }
-
-  var ISECmdLine = ISEProg + " " + ISEArgs;
-  var ISEExitCode = 1;
-
-  if ( ISEOldVersionWSH ) { // WSH 5.1
-
-    // BEGIN file creation
-    ISETouchFile( ISEStep, "begin" );
-
-    // LAUNCH!
-    ISELogFileStr.Close();
-    ISECmdLine = 
-      "%comspec% /c " + ISECmdLine + " >> " + ISELogFile + " 2>&1";
-    ISEExitCode = ISEShell.Run( ISECmdLine, 0, true );
-    ISELogFileStr = ISEOpenFile( ISELogFile );
-
-  } else {  // WSH 5.6
-
-    // LAUNCH!
-    ISEShell.CurrentDirectory = ISERunDir;
-
-    // Redirect STDERR to STDOUT
-    ISECmdLine = "%comspec% /c " + ISECmdLine + " 2>&1";
-    var ISEProcess = ISEShell.Exec( ISECmdLine );
-    
-    // BEGIN file creation
-    var wbemFlagReturnImmediately = 0x10;
-    var wbemFlagForwardOnly = 0x20;
-    var objWMIService = GetObject ("winmgmts:{impersonationLevel=impersonate, (Systemtime)}!//./root/cimv2");
-    var processor = objWMIService.ExecQuery("SELECT * FROM Win32_Processor", "WQL",wbemFlagReturnImmediately | wbemFlagForwardOnly);
-    var computerSystem = objWMIService.ExecQuery("SELECT * FROM Win32_ComputerSystem", "WQL", wbemFlagReturnImmediately | wbemFlagForwardOnly);
-    var NOC = 0;
-    var NOLP = 0;
-    var TPM = 0;
-    var cpuInfos = new Enumerator(processor);
-    for(;!cpuInfos.atEnd(); cpuInfos.moveNext()) {
-        var cpuInfo = cpuInfos.item();
-        NOC += cpuInfo.NumberOfCores;
-        NOLP += cpuInfo.NumberOfLogicalProcessors;
-    }
-    var csInfos = new Enumerator(computerSystem);
-    for(;!csInfos.atEnd(); csInfos.moveNext()) {
-        var csInfo = csInfos.item();
-        TPM += csInfo.TotalPhysicalMemory;
-    }
-
-    var ISEHOSTCORE = NOLP
-    var ISEMEMTOTAL = TPM
-
-    var ISENetwork = WScript.CreateObject( "WScript.Network" );
-    var ISEHost = ISENetwork.ComputerName;
-    var ISEUser = ISENetwork.UserName;
-    var ISEPid = ISEProcess.ProcessID;
-    var ISEBeginFile = ISEOpenFile( "." + ISEStep + ".begin.rst" );
-    ISEBeginFile.WriteLine( "<?xml version=\"1.0\"?>" );
-    ISEBeginFile.WriteLine( "<ProcessHandle Version=\"1\" Minor=\"0\">" );
-    ISEBeginFile.WriteLine( "    <Process Command=\"" + ISEProg + 
-			    "\" Owner=\"" + ISEUser + 
-			    "\" Host=\"" + ISEHost + 
-			    "\" Pid=\"" + ISEPid +
-			    "\" HostCore=\"" + ISEHOSTCORE +
-			    "\" HostMemory=\"" + ISEMEMTOTAL +
-			    "\">" );
-    ISEBeginFile.WriteLine( "    </Process>" );
-    ISEBeginFile.WriteLine( "</ProcessHandle>" );
-    ISEBeginFile.Close();
-    
-    var ISEOutStr = ISEProcess.StdOut;
-    var ISEErrStr = ISEProcess.StdErr;
-    
-    // WAIT for ISEStep to finish
-    while ( ISEProcess.Status == 0 ) {
-      
-      // dump stdout then stderr - feels a little arbitrary
-      while ( !ISEOutStr.AtEndOfStream ) {
-        ISEStdOut( ISEOutStr.ReadLine() );
-      }  
-      
-      WScript.Sleep( 100 );
-    }
-
-    ISEExitCode = ISEProcess.ExitCode;
-  }
-
-  ISELogFileStr.Close();
-
-  // END/ERROR file creation
-  if ( ISEExitCode != 0 ) {    
-    ISETouchFile( ISEStep, "error" );
-    
-  } else {
-    ISETouchFile( ISEStep, "end" );
-  }
-
-  return ISEExitCode;
-}
-
-
-//
-// UTILITIES
-//
-function ISEStdOut( ISELine ) {
-
-  ISELogFileStr.WriteLine( ISELine );
-  
-  if ( ISELogEcho ) {
-    WScript.StdOut.WriteLine( ISELine );
-  }
-}
-
-function ISEStdErr( ISELine ) {
-  
-  ISELogFileStr.WriteLine( ISELine );
-
-  if ( ISELogEcho ) {
-    WScript.StdErr.WriteLine( ISELine );
-  }
-}
-
-function ISETouchFile( ISERoot, ISEStatus ) {
-
-  var ISETFile = 
-    ISEOpenFile( "." + ISERoot + "." + ISEStatus + ".rst" );
-  ISETFile.Close();
-}
-
-function ISEOpenFile( ISEFilename ) {
-
-  // This function has been updated to deal with a problem seen in CR #870871.
-  // In that case the user runs a script that runs impl_1, and then turns around
-  // and runs impl_1 -to_step write_bitstream. That second run takes place in
-  // the same directory, which means we may hit some of the same files, and in
-  // particular, we will open the runme.log file. Even though this script closes
-  // the file (now), we see cases where a subsequent attempt to open the file
-  // fails. Perhaps the OS is slow to release the lock, or the disk comes into
-  // play? In any case, we try to work around this by first waiting if the file
-  // is already there for an arbitrary 5 seconds. Then we use a try-catch block
-  // and try to open the file 10 times with a one second delay after each attempt.
-  // Again, 10 is arbitrary. But these seem to stop the hang in CR #870871.
-  // If there is an unrecognized exception when trying to open the file, we output
-  // an error message and write details to an exception.log file.
-  var ISEFullPath = ISERunDir + "/" + ISEFilename;
-  if (ISEFileSys.FileExists(ISEFullPath)) {
-    // File is already there. This could be a problem. Wait in case it is still in use.
-    WScript.Sleep(5000);
-  }
-  var i;
-  for (i = 0; i < 10; ++i) {
-    try {
-      return ISEFileSys.OpenTextFile(ISEFullPath, 8, true);
-    } catch (exception) {
-      var error_code = exception.number & 0xFFFF; // The other bits are a facility code.
-      if (error_code == 52) { // 52 is bad file name or number.
-        // Wait a second and try again.
-        WScript.Sleep(1000);
-        continue;
-      } else {
-        WScript.StdErr.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath);
-        var exceptionFilePath = ISERunDir + "/exception.log";
-        if (!ISEFileSys.FileExists(exceptionFilePath)) {
-          WScript.StdErr.WriteLine("See file " + exceptionFilePath + " for details.");
-          var exceptionFile = ISEFileSys.OpenTextFile(exceptionFilePath, 8, true);
-          exceptionFile.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath);
-          exceptionFile.WriteLine("\tException name: " + exception.name);
-          exceptionFile.WriteLine("\tException error code: " + error_code);
-          exceptionFile.WriteLine("\tException message: " + exception.message);
-          exceptionFile.Close();
-        }
-        throw exception;
-      }
-    }
-  }
-  // If we reached this point, we failed to open the file after 10 attempts.
-  // We need to error out.
-  WScript.StdErr.WriteLine("ERROR: Failed to open file " + ISEFullPath);
-  WScript.Quit(1);
-}
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/ISEWrap.sh b/Projects/KC705_testing/KC705_testing.runs/impl_1/ISEWrap.sh
deleted file mode 100755
index 05d5381..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/ISEWrap.sh
+++ /dev/null
@@ -1,85 +0,0 @@
-#!/bin/sh
-
-#
-#  Vivado(TM)
-#  ISEWrap.sh: Vivado Runs Script for UNIX
-#  Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. 
-#  Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. 
-#
-
-cmd_exists()
-{
-  command -v "$1" >/dev/null 2>&1
-}
-
-HD_LOG=$1
-shift
-
-# CHECK for a STOP FILE
-if [ -f .stop.rst ]
-then
-echo ""                                        >> $HD_LOG
-echo "*** Halting run - EA reset detected ***" >> $HD_LOG
-echo ""                                        >> $HD_LOG
-exit 1
-fi
-
-ISE_STEP=$1
-shift
-
-# WRITE STEP HEADER to LOG
-echo ""                      >> $HD_LOG
-echo "*** Running $ISE_STEP" >> $HD_LOG
-echo "    with args $@"      >> $HD_LOG
-echo ""                      >> $HD_LOG
-
-# LAUNCH!
-$ISE_STEP "$@" >> $HD_LOG 2>&1 &
-
-# BEGIN file creation
-ISE_PID=$!
-
-HostNameFile=/proc/sys/kernel/hostname
-if cmd_exists hostname
-then
-ISE_HOST=$(hostname)
-elif cmd_exists uname
-then
-ISE_HOST=$(uname -n)
-elif [ -f "$HostNameFile" ] && [ -r $HostNameFile ] && [ -s $HostNameFile ] 
-then
-ISE_HOST=$(cat $HostNameFile)
-elif [ X != X$HOSTNAME ]
-then
-ISE_HOST=$HOSTNAME #bash
-else
-ISE_HOST=$HOST     #csh
-fi
-
-ISE_USER=$USER
-
-ISE_HOSTCORE=$(awk '/^processor/{print $3}' /proc/cpuinfo | wc -l)
-ISE_MEMTOTAL=$(awk '/MemTotal/ {print $2}' /proc/meminfo)
-
-ISE_BEGINFILE=.$ISE_STEP.begin.rst
-/bin/touch $ISE_BEGINFILE
-echo "<?xml version=\"1.0\"?>"                                                                     >> $ISE_BEGINFILE
-echo "<ProcessHandle Version=\"1\" Minor=\"0\">"                                                   >> $ISE_BEGINFILE
-echo "    <Process Command=\"$ISE_STEP\" Owner=\"$ISE_USER\" Host=\"$ISE_HOST\" Pid=\"$ISE_PID\" HostCore=\"$ISE_HOSTCORE\" HostMemory=\"$ISE_MEMTOTAL\">" >> $ISE_BEGINFILE
-echo "    </Process>"                                                                              >> $ISE_BEGINFILE
-echo "</ProcessHandle>"                                                                            >> $ISE_BEGINFILE
-
-# WAIT for ISEStep to finish
-wait $ISE_PID
-
-# END/ERROR file creation
-RETVAL=$?
-if [ $RETVAL -eq 0 ]
-then
-    /bin/touch .$ISE_STEP.end.rst
-else
-    /bin/touch .$ISE_STEP.error.rst
-fi
-
-exit $RETVAL
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit
deleted file mode 100644
index 2f8912e..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx
deleted file mode 100644
index 14497d9..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx
+++ /dev/null
@@ -1,1405 +0,0 @@
-{
-    "ltx_root": {
-        "version": 4,
-        "minor": 0,
-        "ltx_data": [
-            {
-                "name": "EDA_PROBESET",
-                "active": true,
-                "debug_cores": [
-                    {
-                        "type": "XSDB_V3",
-                        "name": "dbg_hub",
-                        "spec": "labtools_xsdbm_v3",
-                        "clk_input_freq_hz": "200000001"
-                    },
-                    {
-                        "type": "ILA_V3",
-                        "name": "ila_data_inout",
-                        "spec": "labtools_ila_v6",
-                        "ipName": "ila",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 0,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "8E512B2113985DB382B3E3CE68303656",
-                        "pins": [
-                            {
-                                "name": "probe0",
-                                "id": 0,
-                                "type": "DATA_TRIGGER",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 31,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "rx_data_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "rx_data_in[31]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[30]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[29]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[28]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[27]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[26]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[25]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[24]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[23]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[22]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[21]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[20]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[19]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[18]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[17]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[16]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[15]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[14]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[13]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[12]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[11]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[10]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[9]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[8]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[7]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[6]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[5]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[4]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[3]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[2]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[1]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe1",
-                                "id": 1,
-                                "type": "DATA_TRIGGER",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 31,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "tx_data_out_1",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "tx_data_out_1[31]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[30]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[29]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[28]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[27]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[26]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[25]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[24]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[23]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[22]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[21]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[20]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[19]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[18]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[17]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[16]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[15]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[14]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[13]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[12]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[11]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[10]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[9]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[8]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[7]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[6]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[5]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[4]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[3]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[2]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[1]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_DRP_settings",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 1,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "253C3EBD118B5BB98F970DDE366D7581",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 2,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 15,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "drp_dout",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "drp_dout[15]"
-                                            },
-                                            {
-                                                "name": "drp_dout[14]"
-                                            },
-                                            {
-                                                "name": "drp_dout[13]"
-                                            },
-                                            {
-                                                "name": "drp_dout[12]"
-                                            },
-                                            {
-                                                "name": "drp_dout[11]"
-                                            },
-                                            {
-                                                "name": "drp_dout[10]"
-                                            },
-                                            {
-                                                "name": "drp_dout[9]"
-                                            },
-                                            {
-                                                "name": "drp_dout[8]"
-                                            },
-                                            {
-                                                "name": "drp_dout[7]"
-                                            },
-                                            {
-                                                "name": "drp_dout[6]"
-                                            },
-                                            {
-                                                "name": "drp_dout[5]"
-                                            },
-                                            {
-                                                "name": "drp_dout[4]"
-                                            },
-                                            {
-                                                "name": "drp_dout[3]"
-                                            },
-                                            {
-                                                "name": "drp_dout[2]"
-                                            },
-                                            {
-                                                "name": "drp_dout[1]"
-                                            },
-                                            {
-                                                "name": "drp_dout[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 3,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "drp_rdy",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 4,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 8,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "gt0_drpaddr_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "gt0_drpaddr_in[8]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[7]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[6]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[5]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[4]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[3]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[2]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[1]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out1",
-                                "id": 5,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 15,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "gt0_drpdi_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "gt0_drpdi_in[15]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[14]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[13]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[12]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[11]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[10]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[9]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[8]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[7]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[6]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[5]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[4]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[3]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[2]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[1]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out2",
-                                "id": 6,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 2,
-                                "nets": [
-                                    {
-                                        "name": "gt0_drpwe_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out3",
-                                "id": 7,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 3,
-                                "nets": [
-                                    {
-                                        "name": "gt0_drpen_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_TRANS_settings",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 2,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "1F26AA8A764D51D99934CE1D7D7DABC2",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 8,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "trans_rx_done",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 9,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "trans_tx_done",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 10,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "SOFT_RESET_RX_IN",
-                                        "isBus": false,
-                                        "parentNetId": 110
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out1",
-                                "id": 11,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "SOFT_RESET_TX_IN",
-                                        "isBus": false,
-                                        "parentNetId": 111
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out2",
-                                "id": 12,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 2,
-                                "nets": [
-                                    {
-                                        "name": "DONT_RESET_ON_DATA_ERROR_IN",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out3",
-                                "id": 13,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 3,
-                                "nets": [
-                                    {
-                                        "name": "GT0_DATA_VALID_IN",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_misc_settings",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 3,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "EC4844A2195E5FD185F2FD9D1623EFA1",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 14,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 7,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "digital_monitor",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "digital_monitor[7]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[6]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[5]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[4]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[3]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[2]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[1]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 15,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "eye_data_err",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 16,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "gt0_eyescanreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out1",
-                                "id": 17,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "gt0_eyescantrigger_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_qppl_lck_pd",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 4,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "D6CACE0C2E8C53FDB1634558ECF232D0",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 18,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "qpll_lckd",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 19,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "qpll_ref_lost",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 20,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "GT0_QPLLPD_IN",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_rx_settings",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 5,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "76B6765AE87855B8A2FC4C9D834572E2",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 21,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "rx_prbs_err",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 22,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 2,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "rx_buf_stat",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "rx_buf_stat[2]"
-                                            },
-                                            {
-                                                "name": "rx_buf_stat[1]"
-                                            },
-                                            {
-                                                "name": "rx_buf_stat[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in2",
-                                "id": 23,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 6,
-                                "portIndex": 2,
-                                "nets": [
-                                    {
-                                        "name": "rx_monitor",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "rx_monitor[6]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[5]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[4]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[3]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[2]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[1]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in3",
-                                "id": 24,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 3,
-                                "nets": [
-                                    {
-                                        "name": "rx_rst_done",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 25,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxuserrdy_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out1",
-                                "id": 26,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 2,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxprbssel_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "gt0_rxprbssel_in[2]"
-                                            },
-                                            {
-                                                "name": "gt0_rxprbssel_in[1]"
-                                            },
-                                            {
-                                                "name": "gt0_rxprbssel_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out2",
-                                "id": 27,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 2,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxprbscntreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out3",
-                                "id": 28,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 3,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxbufreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out4",
-                                "id": 29,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 4,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxdfelpmreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out5",
-                                "id": 30,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 1,
-                                "portIndex": 5,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxmonitorsel_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "gt0_rxmonitorsel_in[1]"
-                                            },
-                                            {
-                                                "name": "gt0_rxmonitorsel_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out6",
-                                "id": 31,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 6,
-                                "nets": [
-                                    {
-                                        "name": "gt0_gtrxreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out7",
-                                "id": 32,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 7,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxpmareset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out8",
-                                "id": 33,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 8,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxslide_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_tx_settings",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 6,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "1B7E8E0CF80D5F0099B1DEF7283F4C9B",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 34,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 1,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "tx_buf_stat",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "tx_buf_stat[1]"
-                                            },
-                                            {
-                                                "name": "tx_buf_stat[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 35,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "tx_rst_done",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 36,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "gt0_gttxreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out1",
-                                "id": 37,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "gt0_txuserrdy_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out2",
-                                "id": 38,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 2,
-                                "nets": [
-                                    {
-                                        "name": "gt0_txprbsforceerr_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out3",
-                                "id": 39,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 2,
-                                "portIndex": 3,
-                                "nets": [
-                                    {
-                                        "name": "gt0_txprbssel_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "gt0_txprbssel_in[2]"
-                                            },
-                                            {
-                                                "name": "gt0_txprbssel_in[1]"
-                                            },
-                                            {
-                                                "name": "gt0_txprbssel_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out4",
-                                "id": 40,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 31,
-                                "portIndex": 4,
-                                "nets": [
-                                    {
-                                        "name": "tx_data_out",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "tx_data_out[31]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[30]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[29]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[28]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[27]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[26]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[25]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[24]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[23]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[22]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[21]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[20]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[19]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[18]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[17]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[16]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[15]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[14]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[13]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[12]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[11]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[10]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[9]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[8]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[7]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[6]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[5]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[4]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[3]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[2]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[1]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            }
-                        ]
-                    }
-                ],
-                "parent_nets": [
-                    {
-                        "id": 110,
-                        "name": "vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]",
-                        "state_reg": [
-                            {
-                                "name": "trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]",
-                                "states": [
-                                    {
-                                        "name": "release_pll_reset",
-                                        "val": "0011"
-                                    },
-                                    {
-                                        "name": "verify_recclk_stable",
-                                        "val": "0100"
-                                    },
-                                    {
-                                        "name": "wait_for_pll_lock",
-                                        "val": "0010"
-                                    },
-                                    {
-                                        "name": "fsm_done",
-                                        "val": "1010"
-                                    },
-                                    {
-                                        "name": "assert_all_resets",
-                                        "val": "0001"
-                                    },
-                                    {
-                                        "name": "init",
-                                        "val": "0000"
-                                    },
-                                    {
-                                        "name": "wait_reset_done",
-                                        "val": "0111"
-                                    },
-                                    {
-                                        "name": "monitor_data_valid",
-                                        "val": "1001"
-                                    },
-                                    {
-                                        "name": "wait_for_rxusrclk",
-                                        "val": "0110"
-                                    },
-                                    {
-                                        "name": "do_phase_alignment",
-                                        "val": "1000"
-                                    },
-                                    {
-                                        "name": "release_mmcm_reset",
-                                        "val": "0101"
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "id": 111,
-                        "name": "vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/probe_out1[0]",
-                        "state_reg": [
-                            {
-                                "name": "trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]",
-                                "states": [
-                                    {
-                                        "name": "wait_for_txoutclk",
-                                        "val": "0100"
-                                    },
-                                    {
-                                        "name": "release_pll_reset",
-                                        "val": "0011"
-                                    },
-                                    {
-                                        "name": "wait_for_pll_lock",
-                                        "val": "0010"
-                                    },
-                                    {
-                                        "name": "assert_all_resets",
-                                        "val": "0001"
-                                    },
-                                    {
-                                        "name": "init",
-                                        "val": "0000"
-                                    },
-                                    {
-                                        "name": "wait_reset_done",
-                                        "val": "0111"
-                                    },
-                                    {
-                                        "name": "reset_fsm_done",
-                                        "val": "1001"
-                                    },
-                                    {
-                                        "name": "wait_for_txusrclk",
-                                        "val": "0110"
-                                    },
-                                    {
-                                        "name": "do_phase_alignment",
-                                        "val": "1000"
-                                    },
-                                    {
-                                        "name": "release_mmcm_reset",
-                                        "val": "0101"
-                                    }
-                                ]
-                            }
-                        ]
-                    }
-                ]
-            }
-        ]
-    }
-}
\ No newline at end of file
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.tcl b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.tcl
deleted file mode 100644
index f08e85c..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.tcl
+++ /dev/null
@@ -1,174 +0,0 @@
-namespace eval ::optrace {
-  variable script "/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.tcl"
-  variable category "vivado_impl"
-}
-
-# Try to connect to running dispatch if we haven't done so already.
-# This code assumes that the Tcl interpreter is not using threads,
-# since the ::dispatch::connected variable isn't mutex protected.
-if {![info exists ::dispatch::connected]} {
-  namespace eval ::dispatch {
-    variable connected false
-    if {[llength [array get env XILINX_CD_CONNECT_ID]] > 0} {
-      set result "true"
-      if {[catch {
-        if {[lsearch -exact [package names] DispatchTcl] < 0} {
-          set result [load librdi_cd_clienttcl[info sharedlibextension]] 
-        }
-        if {$result eq "false"} {
-          puts "WARNING: Could not load dispatch client library"
-        }
-        set connect_id [ ::dispatch::init_client -mode EXISTING_SERVER ]
-        if { $connect_id eq "" } {
-          puts "WARNING: Could not initialize dispatch client"
-        } else {
-          puts "INFO: Dispatch client connection id - $connect_id"
-          set connected true
-        }
-      } catch_res]} {
-        puts "WARNING: failed to connect to dispatch server - $catch_res"
-      }
-    }
-  }
-}
-if {$::dispatch::connected} {
-  # Remove the dummy proc if it exists.
-  if { [expr {[llength [info procs ::OPTRACE]] > 0}] } {
-    rename ::OPTRACE ""
-  }
-  proc ::OPTRACE { task action {tags {} } } {
-    ::vitis_log::op_trace "$task" $action -tags $tags -script $::optrace::script -category $::optrace::category
-  }
-  # dispatch is generic. We specifically want to attach logging.
-  ::vitis_log::connect_client
-} else {
-  # Add dummy proc if it doesn't exist.
-  if { [expr {[llength [info procs ::OPTRACE]] == 0}] } {
-    proc ::OPTRACE {{arg1 \"\" } {arg2 \"\"} {arg3 \"\" } {arg4 \"\"} {arg5 \"\" } {arg6 \"\"}} {
-        # Do nothing
-    }
-  }
-}
-
-proc start_step { step } {
-  set stopFile ".stop.rst"
-  if {[file isfile .stop.rst]} {
-    puts ""
-    puts "*** Halting run - EA reset detected ***"
-    puts ""
-    puts ""
-    return -code error
-  }
-  set beginFile ".$step.begin.rst"
-  set platform "$::tcl_platform(platform)"
-  set user "$::tcl_platform(user)"
-  set pid [pid]
-  set host ""
-  if { [string equal $platform unix] } {
-    if { [info exist ::env(HOSTNAME)] } {
-      set host $::env(HOSTNAME)
-    } elseif { [info exist ::env(HOST)] } {
-      set host $::env(HOST)
-    }
-  } else {
-    if { [info exist ::env(COMPUTERNAME)] } {
-      set host $::env(COMPUTERNAME)
-    }
-  }
-  set ch [open $beginFile w]
-  puts $ch "<?xml version=\"1.0\"?>"
-  puts $ch "<ProcessHandle Version=\"1\" Minor=\"0\">"
-  puts $ch "    <Process Command=\".planAhead.\" Owner=\"$user\" Host=\"$host\" Pid=\"$pid\">"
-  puts $ch "    </Process>"
-  puts $ch "</ProcessHandle>"
-  close $ch
-}
-
-proc end_step { step } {
-  set endFile ".$step.end.rst"
-  set ch [open $endFile w]
-  close $ch
-}
-
-proc step_failed { step } {
-  set endFile ".$step.error.rst"
-  set ch [open $endFile w]
-  close $ch
-OPTRACE "impl_1" END { }
-}
-
-set_msg_config  -string {{.*The IP file '.*' has been moved from its original location, as a result the outputs for this IP will now be generated in '.*'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands..*}}  -suppress  -regexp
-set_msg_config  -string {{.*File '.*.xci' referenced by design '.*' could not be found..*}}  -suppress  -regexp
-
-OPTRACE "impl_1" START { ROLLUP_1 }
-OPTRACE "Phase: Write Bitstream" START { ROLLUP_AUTO }
-OPTRACE "write_bitstream setup" START { }
-start_step write_bitstream
-set ACTIVE_STEP write_bitstream
-set rc [catch {
-  create_msg_db write_bitstream.pb
-  set_param chipscope.maxJobs 5
-  set_param runs.launchOptions { -jobs 20  }
-  open_checkpoint KC705_top_routed.dcp
-  set_property webtalk.parent_dir /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.cache/wt [current_project]
-OPTRACE "Write Bitstream: pre hook" START { }
-  set src_rc [catch { 
-    puts "source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl"
-    source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl
-  } _RESULT] 
-  if {$src_rc} { 
-    set tool_flow [get_property -quiet TOOL_FLOW [current_project -quiet]]
-    if { $tool_flow eq {SDx} } { 
-      send_gid_msg -id 2 -ssname VPL_TCL -severity ERROR $_RESULT
-      send_gid_msg -id 3 -ssname VPL_TCL -severity ERROR "sourcing script /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl failed"
-    } else {
-      send_msg_id runtcl-1 status "$_RESULT"
-      send_msg_id runtcl-2 status "sourcing script /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl failed"
-    }
-    return -code error
-  }
-OPTRACE "Write Bitstream: pre hook" END { }
-set_property TOP KC705_top [current_fileset]
-OPTRACE "read constraints: write_bitstream" START { }
-OPTRACE "read constraints: write_bitstream" END { }
-  set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
-  catch { write_mem_info -force -no_partial_mmi KC705_top.mmi }
-OPTRACE "write_bitstream setup" END { }
-OPTRACE "write_bitstream" START { }
-  write_bitstream -force KC705_top.bit 
-OPTRACE "write_bitstream" END { }
-OPTRACE "write_bitstream misc" START { }
-OPTRACE "read constraints: write_bitstream_post" START { }
-OPTRACE "read constraints: write_bitstream_post" END { }
-  catch {write_debug_probes -quiet -force KC705_top}
-  catch {file copy -force KC705_top.ltx debug_nets.ltx}
-OPTRACE "Write Bitstream: post hook" START { }
-  set src_rc [catch { 
-    puts "source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl"
-    source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl
-  } _RESULT] 
-  if {$src_rc} { 
-    set tool_flow [get_property -quiet TOOL_FLOW [current_project -quiet]]
-    if { $tool_flow eq {SDx} } { 
-      send_gid_msg -id 2 -ssname VPL_TCL -severity ERROR $_RESULT
-      send_gid_msg -id 3 -ssname VPL_TCL -severity ERROR "sourcing script /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl failed"
-    } else {
-      send_msg_id runtcl-1 status "$_RESULT"
-      send_msg_id runtcl-2 status "sourcing script /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl failed"
-    }
-    return -code error
-  }
-OPTRACE "Write Bitstream: post hook" END { }
-  close_msg_db -file write_bitstream.pb
-} RESULT]
-if {$rc} {
-  step_failed write_bitstream
-  return -code error $RESULT
-} else {
-  end_step write_bitstream
-  unset ACTIVE_STEP 
-}
-
-OPTRACE "write_bitstream misc" END { }
-OPTRACE "Phase: Write Bitstream" END { }
-OPTRACE "impl_1" END { }
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
deleted file mode 100644
index 7cb9c26..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
+++ /dev/null
@@ -1,115 +0,0 @@
-#-----------------------------------------------------------
-# Vivado v2024.1.2 (64-bit)
-# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 18 17:28:19 2024
-# Process ID: 300001
-# Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1
-# Command line: vivado -log KC705_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-# Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
-# Journal file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
-# Running On        :fmasmitsxps15
-# Platform          :Ubuntu
-# Operating System  :Ubuntu 20.04.6 LTS
-# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.400 MHz
-# CPU Physical cores:10
-# CPU Logical cores :20
-# Host memory       :16599 MB
-# Swap memory       :4294 MB
-# Total Virtual     :20894 MB
-# Available Virtual :18514 MB
-#-----------------------------------------------------------
-source KC705_top.tcl -notrace
-Command: open_checkpoint KC705_top_routed.dcp
-
-Starting open_checkpoint Task
-
-Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1412.652 ; gain = 0.000 ; free physical = 11890 ; free virtual = 17273
-INFO: [Device 21-403] Loading part xc7k325tffg900-2
-INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
-Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1808.473 ; gain = 0.000 ; free physical = 11419 ; free virtual = 16834
-INFO: [Netlist 29-17] Analyzing 504 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
-INFO: [Project 1-570] Preparing netlist for logic optimization
-Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1898.066 ; gain = 0.000 ; free physical = 11315 ; free virtual = 16744
-INFO: [Timing 38-478] Restoring timing data from binary archive.
-INFO: [Timing 38-479] Binary timing data restore complete.
-INFO: [Project 1-856] Restoring constraints from binary archive.
-INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
-  general.maxThreads
-INFO: [Project 1-853] Binary constraint restore complete.
-INFO: [Designutils 20-5722] Start Reading Physical Databases.
-Reading placement.
-Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2566.730 ; gain = 0.000 ; free physical = 10712 ; free virtual = 16166
-Reading placer database...
-Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.730 ; gain = 0.000 ; free physical = 10712 ; free virtual = 16166
-Read PlaceDB: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2566.730 ; gain = 0.000 ; free physical = 10711 ; free virtual = 16165
-Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.730 ; gain = 0.000 ; free physical = 10711 ; free virtual = 16165
-Reading routing.
-Read RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2566.730 ; gain = 0.000 ; free physical = 10711 ; free virtual = 16165
-Read Physdb Files: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2566.730 ; gain = 0.000 ; free physical = 10711 ; free virtual = 16165
-Restored from archive | CPU: 0.610000 secs | Memory: 13.097984 MB |
-Finished XDEF File Restore: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2566.730 ; gain = 5.938 ; free physical = 10711 ; free virtual = 16165
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.730 ; gain = 0.000 ; free physical = 10711 ; free virtual = 16165
-INFO: [Project 1-111] Unisim Transformation Summary:
-  A total of 258 instances were transformed.
-  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 220 instances
-  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
-  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
-
-INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1.2 (64-bit) build 5164865
-WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
-open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2583.605 ; gain = 1170.953 ; free physical = 10703 ; free virtual = 16157
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 16
-INFO: [Hog:Msg-0] All done.
-Command: write_bitstream -force KC705_top.bit
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Running DRC as a precondition to command write_bitstream
-INFO: [IP_Flow 19-234] Refreshing IP repositories
-INFO: [IP_Flow 19-1704] No user IP repositories specified
-INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
-INFO: [DRC 23-27] Running DRC with 16 threads
-WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:
-
- set_property CFGBVS value1 [current_design]
- #where value1 is either VCCO or GND
-
- set_property CONFIG_VOLTAGE value2 [current_design]
- #where value2 is the voltage provided to configuration bank 0
-
-Refer to the device configuration user guide for more information.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0], vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]... and (the first 15 of 23 listed).
-INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
-INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
-INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
-Loading data files...
-Loading site data...
-Loading route data...
-Processing options...
-Creating bitmap...
-Creating bitstream...
-Writing bitstream ./KC705_top.bit...
-INFO: [Vivado 12-1842] Bitgen Completed Successfully.
-INFO: [Common 17-83] Releasing license: Implementation
-25 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
-write_bitstream completed successfully
-write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 3189.621 ; gain = 606.016 ; free physical = 10245 ; free virtual = 15716
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Hog describe set to: v0.0.2-2993113-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty...
-INFO: [Hog:Msg-0] Copying main binary file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit into /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty/KC705_testing-v0.0.2-2993113-dirty.bit...
-INFO: [Hog:Msg-0] Copying /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx file into /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty/KC705_testing-v0.0.2-2993113-dirty.ltx...
-INFO: [Hog:Msg-0] All done.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 17:29:17 2024...
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_236962.backup.vdi b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_236962.backup.vdi
deleted file mode 100644
index 786b312..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_236962.backup.vdi
+++ /dev/null
@@ -1,1106 +0,0 @@
-#-----------------------------------------------------------
-# Vivado v2024.1.2 (64-bit)
-# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 18 16:51:31 2024
-# Process ID: 236962
-# Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1
-# Command line: vivado -log KC705_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-# Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
-# Journal file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
-# Running On        :fmasmitsxps15
-# Platform          :Ubuntu
-# Operating System  :Ubuntu 20.04.6 LTS
-# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.400 MHz
-# CPU Physical cores:10
-# CPU Logical cores :20
-# Host memory       :16599 MB
-# Swap memory       :4294 MB
-# Total Virtual     :20894 MB
-# Available Virtual :19401 MB
-#-----------------------------------------------------------
-source KC705_top.tcl -notrace
-create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.500 ; gain = 0.023 ; free physical = 12084 ; free virtual = 18120
-Command: link_design -top KC705_top -part xc7k325tffg900-2
-Design is defaulting to srcset: sources_1
-Design is defaulting to constrset: constrs_1
-INFO: [Device 21-403] Loading part xc7k325tffg900-2
-INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in.dcp' for cell 'ila_data_inout'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.dcp' for cell 'trans_wiz_TxRx'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.dcp' for cell 'vio_DRP_settings'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.dcp' for cell 'vio_TRANS_settings'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.dcp' for cell 'vio_misc_settings'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.dcp' for cell 'vio_qppl_lck_pd'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/vio_RX.dcp' for cell 'vio_rx_settings'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.dcp' for cell 'vio_tx_settings'
-Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1883.289 ; gain = 0.000 ; free physical = 11577 ; free virtual = 17614
-INFO: [Netlist 29-17] Analyzing 486 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
-INFO: [Project 1-570] Preparing netlist for logic optimization
-INFO: [Chipscope 16-324] Core: ila_data_inout UUID: 8e512b21-1398-5db3-82b3-e3ce68303656 
-INFO: [Chipscope 16-324] Core: vio_DRP_settings UUID: 253c3ebd-118b-5bb9-8f97-0dde366d7581 
-INFO: [Chipscope 16-324] Core: vio_TRANS_settings UUID: 1f26aa8a-764d-51d9-9934-ce1d7d7dabc2 
-INFO: [Chipscope 16-324] Core: vio_misc_settings UUID: ec4844a2-195e-5fd1-85f2-fd9d1623efa1 
-INFO: [Chipscope 16-324] Core: vio_qppl_lck_pd UUID: d6cace0c-2e8c-53fd-b163-4558ecf232d0 
-INFO: [Chipscope 16-324] Core: vio_rx_settings UUID: 76b6765a-e878-55b8-a2fc-4c9d834572e2 
-INFO: [Chipscope 16-324] Core: vio_tx_settings UUID: 1b7e8e0c-f80d-5f00-99b1-def7283f4c9b 
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xdc] for cell 'trans_wiz_TxRx/U0'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xdc] for cell 'trans_wiz_TxRx/U0'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xdc] for cell 'vio_DRP_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xdc] for cell 'vio_DRP_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xdc] for cell 'vio_qppl_lck_pd'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xdc] for cell 'vio_qppl_lck_pd'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xdc] for cell 'vio_TRANS_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xdc] for cell 'vio_TRANS_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/vio_RX.xdc] for cell 'vio_rx_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/vio_RX.xdc] for cell 'vio_rx_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xdc] for cell 'vio_misc_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xdc] for cell 'vio_misc_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xdc] for cell 'vio_tx_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xdc] for cell 'vio_tx_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_data_inout/U0'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_data_inout/U0'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila.xdc] for cell 'ila_data_inout/U0'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila.xdc] for cell 'ila_data_inout/U0'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.785 ; gain = 0.000 ; free physical = 11464 ; free virtual = 17500
-INFO: [Project 1-111] Unisim Transformation Summary:
-  A total of 252 instances were transformed.
-  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 220 instances
-  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
-
-24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
-link_design completed successfully
-link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2115.785 ; gain = 680.270 ; free physical = 11464 ; free virtual = 17500
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-implementation.tcl
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
-INFO: [Hog:Msg-0] All done
-Command: opt_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Parsing TCL File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/tcl/v7ht.tcl] from IP /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci
-Sourcing Tcl File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/tcl/v7ht.tcl]
-
-****************************************************************************************
-*  WARNING: This script only supports the xc7vh290t, xc7vh580t and xc7vh870t devices.  *
-*           Your current part is xc7k325t.                                            *
-****************************************************************************************
-
-Finished Sourcing Tcl File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/tcl/v7ht.tcl]
-Running DRC as a precondition to command opt_design
-
-Starting DRC Task
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Project 1-461] DRC finished with 0 Errors
-INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
-
-Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2318.523 ; gain = 191.766 ; free physical = 11423 ; free virtual = 17460
-
-Starting Cache Timing Information Task
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-Ending Cache Timing Information Task | Checksum: 141b92a79
-
-Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2826.516 ; gain = 507.992 ; free physical = 10963 ; free virtual = 16999
-
-Starting Logic Optimization Task
-
-Phase 1 Initialization
-
-Phase 1.1 Core Generation And Design Setup
-
-Phase 1.1.1 Generate And Synthesize Debug Cores
-INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
-INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
-INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = a5001ff321e03c60.
-Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3172.016 ; gain = 0.000 ; free physical = 10614 ; free virtual = 16654
-Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3236.047 ; gain = 0.000 ; free physical = 10614 ; free virtual = 16653
-Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1344c893c
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16653
-Phase 1.1 Core Generation And Design Setup | Checksum: 1344c893c
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16653
-
-Phase 1.2 Setup Constraints And Sort Netlist
-Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1344c893c
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16653
-Phase 1 Initialization | Checksum: 1344c893c
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16653
-
-Phase 2 Timer Update And Timing Data Collection
-
-Phase 2.1 Timer Update
-Phase 2.1 Timer Update | Checksum: 1344c893c
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
-
-Phase 2.2 Timing Data Collection
-Phase 2.2 Timing Data Collection | Checksum: 1344c893c
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
-Phase 2 Timer Update And Timing Data Collection | Checksum: 1344c893c
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
-
-Phase 3 Retarget
-INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
-INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
-INFO: [Opt 31-49] Retargeted 0 cell(s).
-Phase 3 Retarget | Checksum: e1f77c15
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
-Retarget | Checksum: e1f77c15
-INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 16 cells
-INFO: [Opt 31-1021] In phase Retarget, 111 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 4 Constant propagation
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Phase 4 Constant propagation | Checksum: 91c1a278
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
-Constant propagation | Checksum: 91c1a278
-INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
-INFO: [Opt 31-1021] In phase Constant propagation, 94 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 5 Sweep
-Phase 5 Sweep | Checksum: d25aec03
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
-Sweep | Checksum: d25aec03
-INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 60 cells
-INFO: [Opt 31-1021] In phase Sweep, 3154 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 6 BUFG optimization
-INFO: [Opt 31-194] Inserted BUFG clk_sys_BUFG_inst to drive 6496 load(s) on clock net clk_sys_BUFG
-INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
-Phase 6 BUFG optimization | Checksum: c65ef9d6
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16654
-BUFG optimization | Checksum: c65ef9d6
-INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.
-
-Phase 7 Shift Register Optimization
-INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
-Phase 7 Shift Register Optimization | Checksum: c65ef9d6
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16654
-Shift Register Optimization | Checksum: c65ef9d6
-INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
-
-Phase 8 Post Processing Netlist
-Phase 8 Post Processing Netlist | Checksum: 153cb7779
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16654
-Post Processing Netlist | Checksum: 153cb7779
-INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
-INFO: [Opt 31-1021] In phase Post Processing Netlist, 102 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 9 Finalization
-
-Phase 9.1 Finalizing Design Cores and Updating Shapes
-Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 178f22350
-
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16653
-
-Phase 9.2 Verifying Netlist Connectivity
-
-Starting Connectivity Check Task
-
-Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3268.062 ; gain = 0.000 ; free physical = 10614 ; free virtual = 16653
-Phase 9.2 Verifying Netlist Connectivity | Checksum: 178f22350
-
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16653
-Phase 9 Finalization | Checksum: 178f22350
-
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16653
-Opt_design Change Summary
-=========================
-
-
--------------------------------------------------------------------------------------------------------------------------
-|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
--------------------------------------------------------------------------------------------------------------------------
-|  Retarget                     |               9  |              16  |                                            111  |
-|  Constant propagation         |               0  |              16  |                                             94  |
-|  Sweep                        |               0  |              60  |                                           3154  |
-|  BUFG optimization            |               1  |               0  |                                              0  |
-|  Shift Register Optimization  |               0  |               0  |                                              0  |
-|  Post Processing Netlist      |               0  |               0  |                                            102  |
--------------------------------------------------------------------------------------------------------------------------
-
-
-Ending Logic Optimization Task | Checksum: 178f22350
-
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16653
-
-Starting Power Optimization Task
-INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
-INFO: [Pwropt 34-9] Applying IDT optimizations ...
-INFO: [Pwropt 34-10] Applying ODC optimizations ...
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-Running Vector-less Activity Propagation...
-
-Finished Running Vector-less Activity Propagation
-
-
-Starting PowerOpt Patch Enables Task
-INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
-INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
-Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
-Ending PowerOpt Patch Enables Task | Checksum: 14b4ea580
-
-Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3505.969 ; gain = 0.000 ; free physical = 10487 ; free virtual = 16527
-Ending Power Optimization Task | Checksum: 14b4ea580
-
-Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3505.969 ; gain = 237.906 ; free physical = 10487 ; free virtual = 16527
-
-Starting Final Cleanup Task
-Ending Final Cleanup Task | Checksum: 14b4ea580
-
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3505.969 ; gain = 0.000 ; free physical = 10487 ; free virtual = 16527
-
-Starting Netlist Obfuscation Task
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3505.969 ; gain = 0.000 ; free physical = 10487 ; free virtual = 16527
-Ending Netlist Obfuscation Task | Checksum: 1d9cd760e
-
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3505.969 ; gain = 0.000 ; free physical = 10487 ; free virtual = 16527
-INFO: [Common 17-83] Releasing license: Implementation
-61 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
-opt_design completed successfully
-opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 3505.969 ; gain = 1390.184 ; free physical = 10487 ; free virtual = 16527
-INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
-Command: report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
-INFO: [IP_Flow 19-1839] IP Catalog is up to date.
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt.
-report_drc completed successfully
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10481 ; free virtual = 16521
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10481 ; free virtual = 16521
-Writing XDEF routing.
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10478 ; free virtual = 16518
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10474 ; free virtual = 16514
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10474 ; free virtual = 16514
-Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10473 ; free virtual = 16514
-Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10473 ; free virtual = 16514
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp' has been generated.
-INFO: [Chipscope 16-240] Debug cores have already been implemented
-Command: place_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-83] Releasing license: Implementation
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-Running DRC as a precondition to command place_design
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 20 CPUs
-
-Starting Placer Task
-
-Phase 1 Placer Initialization
-
-Phase 1.1 Placer Initialization Netlist Sorting
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10455 ; free virtual = 16497
-Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fa1f0f19
-
-Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10455 ; free virtual = 16497
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10455 ; free virtual = 16497
-
-Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
-Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f2a3efc7
-
-Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10451 ; free virtual = 16493
-
-Phase 1.3 Build Placer Netlist Model
-Phase 1.3 Build Placer Netlist Model | Checksum: 1d2cd94b5
-
-Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10448 ; free virtual = 16490
-
-Phase 1.4 Constrain Clocks/Macros
-Phase 1.4 Constrain Clocks/Macros | Checksum: 1d2cd94b5
-
-Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10448 ; free virtual = 16490
-Phase 1 Placer Initialization | Checksum: 1d2cd94b5
-
-Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10448 ; free virtual = 16490
-
-Phase 2 Global Placement
-
-Phase 2.1 Floorplanning
-Phase 2.1 Floorplanning | Checksum: 156640c52
-
-Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10436 ; free virtual = 16478
-
-Phase 2.2 Update Timing before SLR Path Opt
-Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c4844241
-
-Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10435 ; free virtual = 16478
-
-Phase 2.3 Post-Processing in Floorplanning
-Phase 2.3 Post-Processing in Floorplanning | Checksum: f85b89e4
-
-Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10435 ; free virtual = 16477
-
-Phase 2.4 Global Placement Core
-
-Phase 2.4.1 UpdateTiming Before Physical Synthesis
-Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: e584c669
-
-Time (s): cpu = 00:00:57 ; elapsed = 00:00:16 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10442 ; free virtual = 16484
-
-Phase 2.4.2 Physical Synthesis In Placer
-INFO: [Physopt 32-1035] Found 16 LUTNM shape to break, 266 LUT instances to create LUTNM shape
-INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 11, total 16, new lutff created 0
-INFO: [Physopt 32-1138] End 1 Pass. Optimized 133 nets or LUTs. Breaked 16 LUTs, combined 117 existing LUTs and moved 0 existing LUT
-INFO: [Physopt 32-65] No nets found for high-fanout optimization.
-INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
-INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
-INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
-INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10442 ; free virtual = 16484
-
-Summary of Physical Synthesis Optimizations
-============================================
-
-
------------------------------------------------------------------------------------------------------------------------------------------------------------
-|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
------------------------------------------------------------------------------------------------------------------------------------------------------------
-|  LUT Combining                                    |           16  |            117  |                   133  |           0  |           1  |  00:00:00  |
-|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Total                                            |           16  |            117  |                   133  |           0  |           9  |  00:00:00  |
------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-
-Phase 2.4.2 Physical Synthesis In Placer | Checksum: f90ceffe
-
-Time (s): cpu = 00:00:59 ; elapsed = 00:00:17 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10441 ; free virtual = 16483
-Phase 2.4 Global Placement Core | Checksum: 161be6f75
-
-Time (s): cpu = 00:01:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10441 ; free virtual = 16483
-Phase 2 Global Placement | Checksum: 161be6f75
-
-Time (s): cpu = 00:01:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10441 ; free virtual = 16483
-
-Phase 3 Detail Placement
-
-Phase 3.1 Commit Multi Column Macros
-Phase 3.1 Commit Multi Column Macros | Checksum: 148e9a8c4
-
-Time (s): cpu = 00:01:03 ; elapsed = 00:00:18 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10440 ; free virtual = 16482
-
-Phase 3.2 Commit Most Macros & LUTRAMs
-Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2adb921f6
-
-Time (s): cpu = 00:01:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10449 ; free virtual = 16491
-
-Phase 3.3 Area Swap Optimization
-Phase 3.3 Area Swap Optimization | Checksum: 253564cc5
-
-Time (s): cpu = 00:01:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10450 ; free virtual = 16492
-
-Phase 3.4 Pipeline Register Optimization
-Phase 3.4 Pipeline Register Optimization | Checksum: 234088507
-
-Time (s): cpu = 00:01:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10450 ; free virtual = 16492
-
-Phase 3.5 Fast Optimization
-Phase 3.5 Fast Optimization | Checksum: 2190ac897
-
-Time (s): cpu = 00:01:11 ; elapsed = 00:00:20 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10444 ; free virtual = 16486
-
-Phase 3.6 Small Shape Detail Placement
-Phase 3.6 Small Shape Detail Placement | Checksum: 22ffba5db
-
-Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10440 ; free virtual = 16482
-
-Phase 3.7 Re-assign LUT pins
-Phase 3.7 Re-assign LUT pins | Checksum: 21bbabc73
-
-Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10440 ; free virtual = 16482
-
-Phase 3.8 Pipeline Register Optimization
-Phase 3.8 Pipeline Register Optimization | Checksum: 1fa3a4e5b
-
-Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10440 ; free virtual = 16482
-
-Phase 3.9 Fast Optimization
-Phase 3.9 Fast Optimization | Checksum: 279ea59f9
-
-Time (s): cpu = 00:01:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10437 ; free virtual = 16480
-Phase 3 Detail Placement | Checksum: 279ea59f9
-
-Time (s): cpu = 00:01:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10437 ; free virtual = 16480
-
-Phase 4 Post Placement Optimization and Clean-Up
-
-Phase 4.1 Post Commit Optimization
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-
-Phase 4.1.1 Post Placement Optimization
-Post Placement Optimization Initialization | Checksum: 2c675c1e4
-
-Phase 4.1.1.1 BUFG Insertion
-
-Starting Physical Synthesis Task
-
-Phase 1 Physical Synthesis Initialization
-INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 20 CPUs
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.152 | TNS=-127.390 |
-Phase 1 Physical Synthesis Initialization | Checksum: 2bc1d0ad8
-
-Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10434 ; free virtual = 16476
-INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
-Ending Physical Synthesis Task | Checksum: 2b2a55f94
-
-Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10434 ; free virtual = 16476
-Phase 4.1.1.1 BUFG Insertion | Checksum: 2c675c1e4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10434 ; free virtual = 16476
-
-Phase 4.1.1.2 Post Placement Timing Optimization
-INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.072. For the most accurate timing information please run report_timing.
-Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22a8d3bb9
-
-Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
-
-Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
-Phase 4.1 Post Commit Optimization | Checksum: 22a8d3bb9
-
-Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
-
-Phase 4.2 Post Placement Cleanup
-Phase 4.2 Post Placement Cleanup | Checksum: 22a8d3bb9
-
-Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
-
-Phase 4.3 Placer Reporting
-
-Phase 4.3.1 Print Estimated Congestion
-INFO: [Place 30-612] Post-Placement Estimated Congestion 
- ____________________________________________________
-|           | Global Congestion | Short Congestion  |
-| Direction | Region Size       | Region Size       |
-|___________|___________________|___________________|
-|      North|                1x1|                1x1|
-|___________|___________________|___________________|
-|      South|                1x1|                1x1|
-|___________|___________________|___________________|
-|       East|                1x1|                1x1|
-|___________|___________________|___________________|
-|       West|                1x1|                1x1|
-|___________|___________________|___________________|
-
-Phase 4.3.1 Print Estimated Congestion | Checksum: 22a8d3bb9
-
-Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
-Phase 4.3 Placer Reporting | Checksum: 22a8d3bb9
-
-Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
-
-Phase 4.4 Final Placement Cleanup
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
-
-Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
-Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16931e1f9
-
-Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
-Ending Placer Task | Checksum: b3ed590b
-
-Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
-105 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
-place_design completed successfully
-place_design: Time (s): cpu = 00:01:37 ; elapsed = 00:00:34 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
-INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
-Running report generation with 3 threads.
-INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file KC705_top_control_sets_placed.rpt
-report_control_sets: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10425 ; free virtual = 16467
-INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_placed.rpt -pb KC705_top_utilization_placed.pb
-INFO: [Vivado 12-24828] Executing command : report_io -file KC705_top_io_placed.rpt
-report_io: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10421 ; free virtual = 16463
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10422 ; free virtual = 16466
-Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10410 ; free virtual = 16463
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10410 ; free virtual = 16463
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10409 ; free virtual = 16463
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10409 ; free virtual = 16463
-Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10408 ; free virtual = 16463
-Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10408 ; free virtual = 16463
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp' has been generated.
-Command: phys_opt_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-
-Starting Initial Update Timing Task
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10412 ; free virtual = 16457
-INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.53s |  WALL: 0.85s
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10412 ; free virtual = 16457
-
-Starting Physical Synthesis Task
-
-Phase 1 Physical Synthesis Initialization
-INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 20 CPUs
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-123.057 |
-Phase 1 Physical Synthesis Initialization | Checksum: 1736dc75d
-
-Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10407 ; free virtual = 16453
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-123.057 |
-
-Phase 2 DSP Register Optimization
-INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
-INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-Phase 2 DSP Register Optimization | Checksum: 1736dc75d
-
-Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10407 ; free virtual = 16453
-
-Phase 3 Critical Path Optimization
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-123.057 |
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txresetdone_out. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-663] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[7].  Re-placed instance vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[7]
-INFO: [Physopt 32-735] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[7]. Optimization improves timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-123.072 |
-INFO: [Physopt 32-702] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[17]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net clk_sys_diff[0]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-663] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[34].  Re-placed instance ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]
-INFO: [Physopt 32-735] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[34]. Optimization improves timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-123.045 |
-INFO: [Physopt 32-663] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54].  Re-placed instance ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]
-INFO: [Physopt 32-735] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimization improves timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-123.017 |
-INFO: [Physopt 32-663] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54].  Re-placed instance ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]
-INFO: [Physopt 32-735] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimization improves timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-123.005 |
-INFO: [Physopt 32-663] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[36].  Re-placed instance ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]
-INFO: [Physopt 32-735] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[36]. Optimization improves timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_TXOUTCLK_IN. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/probe_data[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxdata_out[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txresetdone_out. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[17]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net clk_sys_diff[0]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_TXOUTCLK_IN. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/probe_data[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxdata_out[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
-Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10401 ; free virtual = 16447
-Phase 3 Critical Path Optimization | Checksum: 1736dc75d
-
-Time (s): cpu = 00:00:54 ; elapsed = 00:00:05 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10401 ; free virtual = 16447
-
-Phase 4 Critical Path Optimization
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txresetdone_out. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[17]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net clk_sys_diff[0]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_TXOUTCLK_IN. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/probe_data[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxdata_out[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txresetdone_out. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[17]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net clk_sys_diff[0]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_TXOUTCLK_IN. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/probe_data[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxdata_out[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
-Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10400 ; free virtual = 16446
-Phase 4 Critical Path Optimization | Checksum: 1736dc75d
-
-Time (s): cpu = 00:01:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10400 ; free virtual = 16446
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10400 ; free virtual = 16446
-INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.056 | TNS=-122.981 |
-
-Summary of Physical Synthesis Optimizations
-============================================
-
-
--------------------------------------------------------------------------------------------------------------------------------------------------------------
-|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
-|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Critical Path  |          0.016  |          0.076  |            0  |              0  |                     5  |           0  |           2  |  00:00:05  |
-|  Total          |          0.016  |          0.076  |            0  |              0  |                     5  |           0  |           3  |  00:00:05  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10400 ; free virtual = 16446
-Ending Physical Synthesis Task | Checksum: 19654b753
-
-Time (s): cpu = 00:01:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10402 ; free virtual = 16448
-INFO: [Common 17-83] Releasing license: Implementation
-167 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
-phys_opt_design completed successfully
-phys_opt_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10402 ; free virtual = 16448
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10401 ; free virtual = 16448
-Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16447
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16447
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16447
-Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16447
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10388 ; free virtual = 16447
-Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10388 ; free virtual = 16447
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp' has been generated.
-Command: route_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Running DRC as a precondition to command route_design
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-
-
-Starting Routing Task
-INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 20 CPUs
-
-Phase 1 Build RT Design
-Checksum: PlaceDB: 2977a166 ConstDB: 0 ShapeSum: 64b334a8 RouteDB: 287b7a50
-Post Restoration Checksum: NetGraph: bf0e8092 | NumContArr: e83c463b | Constraints: c2a8fa9d | Timing: c2a8fa9d
-Phase 1 Build RT Design | Checksum: 32c9cbc07
-
-Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3705.059 ; gain = 164.008 ; free physical = 10065 ; free virtual = 16113
-
-Phase 2 Router Initialization
-
-Phase 2.1 Fix Topology Constraints
-Phase 2.1 Fix Topology Constraints | Checksum: 32c9cbc07
-
-Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3705.059 ; gain = 164.008 ; free physical = 10065 ; free virtual = 16114
-
-Phase 2.2 Pre Route Cleanup
-Phase 2.2 Pre Route Cleanup | Checksum: 32c9cbc07
-
-Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3705.059 ; gain = 164.008 ; free physical = 10065 ; free virtual = 16114
- Number of Nodes with overlaps = 0
-
-Phase 2.3 Update Timing
-Phase 2.3 Update Timing | Checksum: 22812aad4
-
-Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 3861.293 ; gain = 320.242 ; free physical = 9906 ; free virtual = 15955
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.063 | TNS=-123.382| WHS=-0.594 | THS=-579.945|
-
-
-Phase 2.4 Update Timing for Bus Skew
-
-Phase 2.4.1 Update Timing
-Phase 2.4.1 Update Timing | Checksum: 23a013ec2
-
-Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 3861.293 ; gain = 320.242 ; free physical = 9907 ; free virtual = 15955
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.063 | TNS=-149.412| WHS=-1.220 | THS=-123.999|
-
-Phase 2.4 Update Timing for Bus Skew | Checksum: 1f82a1e1c
-
-Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3861.293 ; gain = 320.242 ; free physical = 9907 ; free virtual = 15955
-
-Router Utilization Summary
-  Global Vertical Routing Utilization    = 0.00537703 %
-  Global Horizontal Routing Utilization  = 0.000671607 %
-  Routable Net Status*
-  *Does not include unroutable nets such as driverless and loadless.
-  Run report_route_status for detailed report.
-  Number of Failed Nets               = 9027
-    (Failed Nets is the sum of unrouted and partially routed nets)
-  Number of Unrouted Nets             = 9027
-  Number of Partially Routed Nets     = 0
-  Number of Node Overlaps             = 0
-
-Phase 2 Router Initialization | Checksum: 24328f109
-
-Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 3870.543 ; gain = 329.492 ; free physical = 9897 ; free virtual = 15946
-
-Phase 3 Global Routing
-Phase 3 Global Routing | Checksum: 24328f109
-
-Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 3870.543 ; gain = 329.492 ; free physical = 9897 ; free virtual = 15946
-
-Phase 4 Initial Routing
-
-Phase 4.1 Initial Net Routing Pass
-Phase 4.1 Initial Net Routing Pass | Checksum: 243d3b4be
-
-Time (s): cpu = 00:01:20 ; elapsed = 00:00:29 . Memory (MB): peak = 4273.543 ; gain = 732.492 ; free physical = 9502 ; free virtual = 15551
-Phase 4 Initial Routing | Checksum: 243d3b4be
-
-Time (s): cpu = 00:01:20 ; elapsed = 00:00:29 . Memory (MB): peak = 4273.543 ; gain = 732.492 ; free physical = 9502 ; free virtual = 15551
-INFO: [Route 35-580] Design has 104 pins with tight setup and hold constraints.
-
-The top 5 pins with tight setup and hold constraints:
-
-+=================================================================================+=================================================================================+===================================================================+
-| Launch Setup Clock                                                              | Launch Hold Clock                                                               | Pin                                                               |
-+=================================================================================+=================================================================================+===================================================================+
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D |
-+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------+
-
-File with complete list of pins: tight_setup_hold_pins.txt
-
-
-Phase 5 Rip-up And Reroute
-
-Phase 5.1 Global Iteration 0
- Number of Nodes with overlaps = 545
- Number of Nodes with overlaps = 20
- Number of Nodes with overlaps = 3
- Number of Nodes with overlaps = 1
- Number of Nodes with overlaps = 2
- Number of Nodes with overlaps = 1
- Number of Nodes with overlaps = 0
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.121 | TNS=-204.798| WHS=N/A    | THS=N/A    |
-
-Phase 5.1 Global Iteration 0 | Checksum: 25d123a6d
-
-Time (s): cpu = 00:03:11 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
-
-Phase 5.2 Global Iteration 1
- Number of Nodes with overlaps = 0
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.121 | TNS=-204.759| WHS=N/A    | THS=N/A    |
-
-Phase 5.2 Global Iteration 1 | Checksum: 36452752a
-
-Time (s): cpu = 00:03:11 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
-Phase 5 Rip-up And Reroute | Checksum: 36452752a
-
-Time (s): cpu = 00:03:11 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
-
-Phase 6 Delay and Skew Optimization
-
-Phase 6.1 Delay CleanUp
-
-Phase 6.1.1 Update Timing
-Phase 6.1.1 Update Timing | Checksum: 34fc49cde
-
-Time (s): cpu = 00:03:13 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.121 | TNS=-204.759| WHS=N/A    | THS=N/A    |
-
- Number of Nodes with overlaps = 0
-Phase 6.1 Delay CleanUp | Checksum: 2904b09d7
-
-Time (s): cpu = 00:03:15 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
-
-Phase 6.2 Clock Skew Optimization
-Phase 6.2 Clock Skew Optimization | Checksum: 2904b09d7
-
-Time (s): cpu = 00:03:15 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
-Phase 6 Delay and Skew Optimization | Checksum: 2904b09d7
-
-Time (s): cpu = 00:03:15 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
-
-Phase 7 Post Hold Fix
-
-Phase 7.1 Hold Fix Iter
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.117 | TNS=-215.134| WHS=-0.290 | THS=-21.011|
-
-Phase 7.1 Hold Fix Iter | Checksum: 249be8334
-
-Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
-
-Phase 7.2 Non Free Resource Hold Fix Iter
-Phase 7.2 Non Free Resource Hold Fix Iter | Checksum: 2c3002187
-
-Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
-WARNING: [Route 35-468] The router encountered 92 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D
-	ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_28/I1
-	ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_32/I1
-	ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_31/I1
-	.. and 82 more pins.
-
-Phase 7 Post Hold Fix | Checksum: 2c3002187
-
-Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
-
-Phase 8 Route finalize
-
-Router Utilization Summary
-  Global Vertical Routing Utilization    = 0.475094 %
-  Global Horizontal Routing Utilization  = 0.536128 %
-  Routable Net Status*
-  *Does not include unroutable nets such as driverless and loadless.
-  Run report_route_status for detailed report.
-  Number of Failed Nets               = 0
-    (Failed Nets is the sum of unrouted and partially routed nets)
-  Number of Unrouted Nets             = 0
-  Number of Partially Routed Nets     = 0
-  Number of Node Overlaps             = 0
-
-
---GLOBAL Congestion:
-Utilization threshold used for congestion level computation: 0.85
-Congestion Report
-North Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
-South Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
-East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
-West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
-
-------------------------------
-Reporting congestion hotspots
-------------------------------
-Direction: North
-----------------
-Congested clusters found at Level 0
-Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
-Direction: South
-----------------
-Congested clusters found at Level 0
-Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
-Direction: East
-----------------
-Congested clusters found at Level 0
-Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
-Direction: West
-----------------
-Congested clusters found at Level 0
-Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
-
-Phase 8 Route finalize | Checksum: 2c3002187
-
-Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
-
-Phase 9 Verifying routed nets
-
- Verification completed successfully
-Phase 9 Verifying routed nets | Checksum: 2c3002187
-
-Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
-
-Phase 10 Depositing Routes
-Phase 10 Depositing Routes | Checksum: 2fbf7758e
-
-Time (s): cpu = 00:04:14 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8884 ; free virtual = 14932
-
-Phase 11 Post Process Routing
-Phase 11 Post Process Routing | Checksum: 2fbf7758e
-
-Time (s): cpu = 00:04:14 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8884 ; free virtual = 14932
-
-Phase 12 Post Router Timing
-
-Phase 12.1 Update Timing
-Phase 12.1 Update Timing | Checksum: 2fbf7758e
-
-Time (s): cpu = 00:04:15 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8884 ; free virtual = 14932
-INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.117 | TNS=-295.439| WHS=0.056  | THS=0.000  |
-
-WARNING: [Route 35-328] Router estimated timing not met.
-Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
-Phase 12 Post Router Timing | Checksum: 2fbf7758e
-
-Time (s): cpu = 00:04:15 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8884 ; free virtual = 14932
-Total Elapsed time in route_design: 71.25 secs
-
-Phase 13 Post-Route Event Processing
-Phase 13 Post-Route Event Processing | Checksum: 1480e0618
-
-Time (s): cpu = 00:04:15 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8883 ; free virtual = 14932
-INFO: [Route 35-16] Router Completed Successfully
-Ending Routing Task | Checksum: 1480e0618
-
-Time (s): cpu = 00:04:15 ; elapsed = 00:01:12 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8883 ; free virtual = 14932
-
-Routing Is Done.
-INFO: [Common 17-83] Releasing license: Implementation
-184 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
-route_design completed successfully
-route_design: Time (s): cpu = 00:04:18 ; elapsed = 00:01:13 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8886 ; free virtual = 14935
-INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
-Command: report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
-INFO: [IP_Flow 19-1839] IP Catalog is up to date.
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt.
-report_drc completed successfully
-INFO: [Vivado 12-24828] Executing command : report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
-Command: report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [DRC 23-133] Running Methodology with 20 threads
-INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt.
-report_methodology completed successfully
-INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed.rpt -pb KC705_top_timing_summary_routed.pb -rpx KC705_top_timing_summary_routed.rpx -warn_on_violation 
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
-WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
-INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed_1.rpt -pb KC705_top_timing_summary_routed_1.pb -rpx KC705_top_timing_summary_routed_1.rpx -warn_on_violation 
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
-WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
-INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status, report_utilization" in parallel.
-Running report generation with 4 threads.
-INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file KC705_top_incremental_reuse_routed.rpt
-INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
-INFO: [Vivado 12-24828] Executing command : report_route_status -file KC705_top_route_status.rpt -pb KC705_top_route_status.pb
-INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file KC705_top_bus_skew_routed.rpt -pb KC705_top_bus_skew_routed.pb -rpx KC705_top_bus_skew_routed.rpx
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-INFO: [Vivado 12-24828] Executing command : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
-INFO: [Vivado 12-24828] Executing command : report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
-Command: report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
-Running Vector-less Activity Propagation...
-
-Finished Running Vector-less Activity Propagation
-208 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
-report_power completed successfully
-INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file KC705_top_clock_utilization_routed.rpt
-WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
-WARNING: [Device 21-2174] Failed to initialize Virtual grid.
-generate_parallel_reports: Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 5147.676 ; gain = 272.133 ; free physical = 8873 ; free virtual = 14932
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-implementation.tcl
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.2-2993113-dirty
-INFO: [Hog:Msg-0] Evaluating last git SHA in which KC705_testing was modified...
-CRITICAL WARNING: [Hog:Msg-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705 not clean, git commit hash be set to 0.
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Number of threads: 20
-CRITICAL WARNING: [Hog:Msg-0] List files and project properties not clean, git commit hash be set to 0.
-INFO: [Hog:Msg-0] The git SHA value 0000000 will be embedded in the binary file.
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.2-2993113-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty...
-INFO: [Hog:Msg-0] Evaluating differences with last commit...
-WARNING: [Hog:Msg-0] Found non committed changes:
- .../ip/2024.1.2/a/5/a5001ff321e03c60/stats.txt     |    4 +-
- .../KC705_testing.cache/wt/project.wpc             |    2 +-
- .../KC705_testing.cache/wt/synthesis.wdf           |    8 +-
- .../KC705_testing.cache/wt/webtalk_pa.xml          |    4 +-
- .../impl_1/.init_design.begin.rst                  |    2 +-
- .../impl_1/.opt_design.begin.rst                   |    2 +-
- .../impl_1/.phys_opt_design.begin.rst              |    2 +-
- .../impl_1/.place_design.begin.rst                 |    2 +-
- .../impl_1/.route_design.begin.rst                 |    2 +-
- .../impl_1/.route_design.end.rst                   |    0
- .../KC705_testing.runs/impl_1/.vivado.begin.rst    |   22 +-
- .../KC705_testing.runs/impl_1/.vivado.end.rst      |    0
- .../impl_1/.write_bitstream.begin.rst              |    5 -
- .../impl_1/.write_bitstream.end.rst                |    0
- .../KC705_testing.runs/impl_1/KC705_top.bit        |  Bin 11443718 -> 0 bytes
- .../KC705_testing.runs/impl_1/KC705_top.ltx        | 1405 --------------------
- .../KC705_testing.runs/impl_1/KC705_top.tcl        |   69 +-
- .../KC705_testing.runs/impl_1/KC705_top.vdi        |  469 +++----
- .../impl_1/KC705_top_2312.backup.vdi               | 1126 ----------------
- .../impl_1/KC705_top_bus_skew_routed.rpt           |    2 +-
- .../impl_1/KC705_top_bus_skew_routed.rpx           |  Bin 106871 -> 106871 bytes
- .../impl_1/KC705_top_clock_utilization_routed.rpt  |    2 +-
- .../impl_1/KC705_top_control_sets_placed.rpt       |  366 ++---
- .../impl_1/KC705_top_drc_opted.rpt                 |    2 +-
- .../impl_1/KC705_top_drc_routed.rpt                |    2 +-
- .../impl_1/KC705_top_io_placed.rpt                 |    2 +-
- .../impl_1/KC705_top_methodology_drc_routed.rpt    |    2 +-
- .../KC705_testing.runs/impl_1/KC705_top_opt.dcp    |  Bin 2379342 -> 2380217 bytes
- .../impl_1/KC705_top_physopt.dcp                   |  Bin 3162543 -> 3163908 bytes
- .../KC705_testing.runs/impl_1/KC705_top_placed.dcp |  Bin 3172972 -> 3174269 bytes
- .../impl_1/KC705_top_power_routed.rpt              |    2 +-
- .../impl_1/KC705_top_power_routed.rpx              |  Bin 5235253 -> 5235253 bytes
- .../KC705_testing.runs/impl_1/KC705_top_routed.dcp |  Bin 3720372 -> 0 bytes
- .../impl_1/KC705_top_timing_summary_routed.rpt     |    2 +-
- .../impl_1/KC705_top_timing_summary_routed.rpx     |  Bin 1298933 -> 1298933 bytes
- .../impl_1/KC705_top_timing_summary_routed_1.rpt   |    2 +-
- .../impl_1/KC705_top_timing_summary_routed_1.rpx   |  Bin 1298945 -> 1298945 bytes
- .../impl_1/KC705_top_utilization_placed.rpt        |    2 +-
- .../KC705_testing.runs/impl_1/clockInfo.txt        |    2 +-
- .../KC705_testing.runs/impl_1/debug_nets.ltx       | 1405 --------------------
- .../KC705_testing.runs/impl_1/gen_run.xml          |   14 +-
- .../KC705_testing.runs/impl_1/init_design.pb       |  Bin 10590 -> 9702 bytes
- .../KC705_testing.runs/impl_1/opt_design.pb        |  Bin 19407 -> 19440 bytes
- .../KC705_testing.runs/impl_1/phys_opt_design.pb   |  Bin 22246 -> 22279 bytes
- .../KC705_testing.runs/impl_1/place_design.pb      |  Bin 25137 -> 25188 bytes
- .../KC705_testing.runs/impl_1/route_design.pb      |  Bin 33299 -> 23720 bytes
- .../impl_1/route_report_utilization_0.rpt          |    2 +-
- .../KC705_testing.runs/impl_1/runme.log            |  465 +++----
- .../impl_1/tight_setup_hold_pins.txt               |    4 +-
- .../KC705_testing.runs/impl_1/vivado.jou           |    6 +-
- .../KC705_testing.runs/impl_1/vivado.pb            |  Bin 112 -> 0 bytes
- .../impl_1/vivado_2312.backup.jou                  |   24 -
- .../KC705_testing.runs/impl_1/write_bitstream.pb   |  Bin 11986 -> 0 bytes
- .../KC705_testing.runs/synth_1/.vivado.begin.rst   |    2 +-
- .../KC705_testing.runs/synth_1/KC705_top.dcp       |  Bin 21977 -> 21959 bytes
- .../KC705_testing.runs/synth_1/KC705_top.tcl       |    1 -
- .../KC705_testing.runs/synth_1/KC705_top.vds       |  356 +++--
- .../synth_1/KC705_top_utilization_synth.rpt        |    2 +-
- .../KC705_testing.runs/synth_1/gen_run.xml         |    2 +-
- .../KC705_testing.runs/synth_1/runme.log           |  352 +++--
- .../KC705_testing.runs/synth_1/vivado.jou          |    6 +-
- .../KC705_testing.runs/synth_1/vivado.pb           |  Bin 52998 -> 48914 bytes
- .../KC705_testing/KC705_testing.runs/versions.txt  |   16 +-
- .../utils_1/imports/synth_1/KC705_top.dcp          |  Bin 21967 -> 21977 bytes
- Projects/KC705_testing/KC705_testing.xpr           |   52 +-
- Top/KC705_testing/list/xil_defaultlib.src          |    3 +-
- vivado.log                                         |    2 +
- vivado_pid540.str                                  | 1077 ---------------
- 68 files changed, 906 insertions(+), 6397 deletions(-)
-INFO: [Hog:Msg-0] All done.
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8856 ; free virtual = 14922
-Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8842 ; free virtual = 14917
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8842 ; free virtual = 14917
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.2 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8841 ; free virtual = 14918
-Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8841 ; free virtual = 14918
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8840 ; free virtual = 14918
-Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8840 ; free virtual = 14918
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp' has been generated.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 16:54:55 2024...
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.pb
deleted file mode 100644
index 1dd7bb5..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.pb
+++ /dev/null
@@ -1,2 +0,0 @@
-
-2018.1Bus skew results¥Á@
\ No newline at end of file
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpt
deleted file mode 100644
index d6b05ec..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpt
+++ /dev/null
@@ -1,429 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:54:42 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_bus_skew -warn_on_violation -file KC705_top_bus_skew_routed.rpt -pb KC705_top_bus_skew_routed.pb -rpx KC705_top_bus_skew_routed.rpx
-| Design       : KC705_top
-| Device       : 7k325t-ffg900
-| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-Bus Skew Report
-
-Table of Contents
------------------
-1. Bus Skew Report Summary
-2. Bus Skew Report Per Constraint
-
-1. Bus Skew Report Summary
---------------------------
-
-Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
---  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
-1   120       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
-                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
-                                                                              Slow              5.000       0.409      4.591
-2   122       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
-                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
-                                                                              Slow              5.000       0.414      4.586
-3   125       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
-                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
-                                                                              Slow              5.000       0.407      4.593
-4   127       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
-                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
-                                                                              Slow              5.000       0.445      4.555
-
-
-2. Bus Skew Report Per Constraint
----------------------------------
-
-Id: 1
-set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 5.000
-Requirement: 5.000ns
-Endpoints: 4
-
-From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
---------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                      clk_sys_diff[0]       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-                                                                                                            Slow         0.409      4.591
-
-
-Slack (MET) :             4.591ns  (requirement - actual skew)
-  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
-  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0])
-  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
-  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0])
-  Path Type:              Bus Skew (Max at Slow Process Corner)
-  Requirement:            5.000ns
-  Endpoint Relative Delay:    0.962ns
-  Reference Relative Delay:  -0.489ns
-  Relative CRPR:              1.042ns
-  Actual Bus Skew:            0.409ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)
-
-Endpoint path:
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.399     4.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
-    SLICE_X116Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X116Y255       FDCE (Prop_fdce_C_Q)         0.236     4.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.372     5.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
-    SLICE_X115Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
-    SLICE_X115Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
-                         clock pessimism              0.000     4.288    
-    SLICE_X115Y255       FDCE (Setup_fdce_C_D)       -0.092     4.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         data arrival                           5.159    
-                         clock arrival                          4.196    
-  -------------------------------------------------------------------
-                         relative delay                         0.962    
-
-Reference path:
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.229     3.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
-    SLICE_X116Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X116Y255       FDCE (Prop_fdce_C_Q)         0.206     4.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.259     4.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
-    SLICE_X114Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.398     4.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
-    SLICE_X114Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
-                         clock pessimism              0.000     4.696    
-    SLICE_X114Y255       FDCE (Hold_fdce_C_D)         0.153     4.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         data arrival                           4.360    
-                         clock arrival                          4.849    
-  -------------------------------------------------------------------
-                         relative delay                        -0.489    
-
-
-
-Id: 2
-set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 5.000
-Requirement: 5.000ns
-Endpoints: 4
-
-From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
---------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
-clk_sys_diff[0]       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
-                                                                                                            Slow         0.414      4.586
-
-
-Slack (MET) :             4.586ns  (requirement - actual skew)
-  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0])
-  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
-  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0])
-  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
-  Path Type:              Bus Skew (Max at Slow Process Corner)
-  Requirement:            5.000ns
-  Endpoint Relative Delay:    1.451ns
-  Reference Relative Delay:  -0.001ns
-  Relative CRPR:              1.038ns
-  Actual Bus Skew:            0.414ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)
-
-Endpoint path:
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.398     4.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
-    SLICE_X115Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X115Y255       FDCE (Prop_fdce_C_Q)         0.204     4.900 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
-                         net (fo=1, routed)           0.355     5.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
-    SLICE_X117Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.229     3.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X117Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
-                         clock pessimism              0.000     3.895    
-    SLICE_X117Y255       FDCE (Setup_fdce_C_D)       -0.091     3.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         data arrival                           5.255    
-                         clock arrival                          3.804    
-  -------------------------------------------------------------------
-                         relative delay                         1.451    
-
-Reference path:
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
-    SLICE_X115Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X115Y255       FDCE (Prop_fdce_C_Q)         0.178     4.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
-                         net (fo=1, routed)           0.234     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
-    SLICE_X116Y256       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.398     4.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X116Y256       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
-                         clock pessimism              0.000     4.550    
-    SLICE_X116Y256       FDCE (Hold_fdce_C_D)         0.152     4.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         data arrival                           4.701    
-                         clock arrival                          4.702    
-  -------------------------------------------------------------------
-                         relative delay                        -0.001    
-
-
-
-Id: 3
-set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 5.000
-Requirement: 5.000ns
-Endpoints: 4
-
-From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
---------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
-clk_sys_diff[0]       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
-                                                                                                            Slow         0.407      4.593
-
-
-Slack (MET) :             4.593ns  (requirement - actual skew)
-  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0])
-  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
-  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0])
-  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
-  Path Type:              Bus Skew (Max at Slow Process Corner)
-  Requirement:            5.000ns
-  Endpoint Relative Delay:    1.445ns
-  Reference Relative Delay:   0.061ns
-  Relative CRPR:              0.977ns
-  Actual Bus Skew:            0.407ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)
-
-Endpoint path:
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.235     4.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
-    SLICE_X109Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y240       FDCE (Prop_fdce_C_Q)         0.204     4.737 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.412     5.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
-    SLICE_X110Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.096     3.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
-    SLICE_X110Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
-                         clock pessimism              0.000     3.762    
-    SLICE_X110Y240       FDCE (Setup_fdce_C_D)       -0.058     3.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         data arrival                           5.149    
-                         clock arrival                          3.704    
-  -------------------------------------------------------------------
-                         relative delay                         1.445    
-
-Reference path:
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.096     4.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
-    SLICE_X109Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y240       FDCE (Prop_fdce_C_Q)         0.178     4.333 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
-                         net (fo=1, routed)           0.231     4.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
-    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.234     4.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
-    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
-                         clock pessimism              0.000     4.386    
-    SLICE_X109Y239       FDCE (Hold_fdce_C_D)         0.118     4.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         data arrival                           4.565    
-                         clock arrival                          4.504    
-  -------------------------------------------------------------------
-                         relative delay                         0.061    
-
-
-
-Id: 4
-set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 5.000
-Requirement: 5.000ns
-Endpoints: 4
-
-From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
---------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                      clk_sys_diff[0]       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-                                                                                                            Slow         0.445      4.555
-
-
-Slack (MET) :             4.555ns  (requirement - actual skew)
-  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
-  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0])
-  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
-  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0])
-  Path Type:              Bus Skew (Max at Slow Process Corner)
-  Requirement:            5.000ns
-  Endpoint Relative Delay:    0.915ns
-  Reference Relative Delay:  -0.490ns
-  Relative CRPR:              0.960ns
-  Actual Bus Skew:            0.445ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)
-
-Endpoint path:
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.235     4.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
-    SLICE_X110Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y240       FDCE (Prop_fdce_C_Q)         0.236     4.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
-                         net (fo=1, routed)           0.387     5.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
-    SLICE_X108Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.096     4.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X108Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
-                         clock pessimism              0.000     4.155    
-    SLICE_X108Y240       FDCE (Setup_fdce_C_D)       -0.061     4.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         data arrival                           5.009    
-                         clock arrival                          4.094    
-  -------------------------------------------------------------------
-                         relative delay                         0.915    
-
-Reference path:
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.096     3.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
-    SLICE_X111Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y240       FDCE (Prop_fdce_C_Q)         0.178     3.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.221     4.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
-    SLICE_X109Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.235     4.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X109Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
-                         clock pessimism              0.000     4.533    
-    SLICE_X109Y240       FDCE (Hold_fdce_C_D)         0.118     4.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         data arrival                           4.160    
-                         clock arrival                          4.651    
-  -------------------------------------------------------------------
-                         relative delay                        -0.490    
-
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpx
deleted file mode 100644
index cd374bd..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpx and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_clock_utilization_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_clock_utilization_routed.rpt
deleted file mode 100644
index 4fd463a..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_clock_utilization_routed.rpt
+++ /dev/null
@@ -1,285 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:54:45 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_clock_utilization -file KC705_top_clock_utilization_routed.rpt
-| Design       : KC705_top
-| Device       : 7k325t-ffg900
-| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------
-
-Clock Utilization Report
-
-Table of Contents
------------------
-1. Clock Primitive Utilization
-2. Global Clock Resources
-3. Global Clock Source Details
-4. Clock Regions: Key Resource Utilization
-5. Clock Regions : Global Clock Summary
-6. Device Cell Placement Summary for Global Clock g0
-7. Device Cell Placement Summary for Global Clock g1
-8. Device Cell Placement Summary for Global Clock g2
-9. Clock Region Cell Placement per Global Clock: Region X1Y3
-10. Clock Region Cell Placement per Global Clock: Region X1Y4
-11. Clock Region Cell Placement per Global Clock: Region X0Y5
-12. Clock Region Cell Placement per Global Clock: Region X1Y5
-
-1. Clock Primitive Utilization
-------------------------------
-
-+----------+------+-----------+-----+--------------+--------+
-| Type     | Used | Available | LOC | Clock Region | Pblock |
-+----------+------+-----------+-----+--------------+--------+
-| BUFGCTRL |    3 |        32 |   0 |            0 |      0 |
-| BUFH     |    0 |       168 |   0 |            0 |      0 |
-| BUFIO    |    0 |        40 |   0 |            0 |      0 |
-| BUFMR    |    0 |        20 |   0 |            0 |      0 |
-| BUFR     |    0 |        40 |   0 |            0 |      0 |
-| MMCM     |    0 |        10 |   0 |            0 |      0 |
-| PLL      |    0 |        10 |   0 |            0 |      0 |
-+----------+------+-----------+-----+--------------+--------+
-
-
-2. Global Clock Resources
--------------------------
-
-+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------------------------------+
-| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                      | Driver Pin                                                           | Net                                                  |
-+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------------------------------+
-| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |                 4 |        6494 |               0 |        5.000 | clk_sys_diff[0]                                                                            | clk_sys_BUFG_inst/O                                                  | clk_sys_BUFG                                         |
-| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y1  | n/a          |                 2 |         485 |               0 |       33.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |
-| g2        | src2      | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |                 2 |          60 |               0 |        3.200 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK            | trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O                | trans_wiz_TxRx/U0/gt_usrclk_source/GT0_RXUSRCLK2_OUT |
-+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------------------------------+
-* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
-** Non-Clock Loads column represents cell count of non-clock pin loads
-
-
-3. Global Clock Source Details
-------------------------------
-
-+-----------+-----------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
-| Source Id | Global Id | Driver Type/Pin        | Constraint         | Site               | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                               | Driver Pin                                                                                 | Net                                                                            |
-+-----------+-----------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
-| src0      | g0        | IBUFDS/O               | IOB_X1Y76          | IOB_X1Y76          | X1Y1         |           3 |               0 |               5.000 | clk_sys_diff[0]                                                                            | IBUFDS_sys_clk/O                                                                           | clk_sys                                                                        |
-| src1      | g1        | BSCANE2/TCK            | None               | BSCAN_X0Y0         | X0Y2         |           1 |               0 |              33.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK              |
-| src2      | g2        | GTXE2_CHANNEL/TXOUTCLK | GTXE2_CHANNEL_X0Y8 | GTXE2_CHANNEL_X0Y8 | X1Y5         |           1 |               0 |               3.200 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK            | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK            | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_TXOUTCLK_IN |
-+-----------+-----------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
-* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
-** Non-Clock Loads column represents cell count of non-clock pin loads
-
-
-4. Clock Regions: Key Resource Utilization
-------------------------------------------
-
-+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
-|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
-+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
-| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
-+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
-| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4000 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
-| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  3700 |    0 |  1200 |    0 |    80 |    0 |    40 |    0 |    60 |
-| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4000 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
-| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  3700 |    0 |  1200 |    0 |    80 |    0 |    40 |    0 |    60 |
-| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  3400 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
-| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  3700 |    0 |  1200 |    0 |    80 |    0 |    40 |    0 |    60 |
-| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  3400 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
-| X1Y3              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |    6 |  3150 |    4 |  1050 |    0 |    50 |    0 |    25 |    0 |    60 |
-| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4000 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
-| X1Y4              |    3 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 | 1622 |  3300 |  665 |  1100 |    0 |    60 |    2 |    30 |    0 |    60 |
-| X0Y5              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  260 |  4000 |   74 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
-| X1Y5              |    3 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    1 |     4 |    0 |     0 |    0 |     0 |    0 |     0 | 4759 |  3300 | 1599 |  1100 |    0 |    60 |    0 |    30 |    0 |    60 |
-| X0Y6              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4000 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
-| X1Y6              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3300 |    0 |  1100 |    0 |    60 |    0 |    30 |    0 |    60 |
-+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
-* Global Clock column represents track count; while other columns represents cell counts
-
-
-5. Clock Regions : Global Clock Summary
----------------------------------------
-
-All Modules
-+----+----+----+
-|    | X0 | X1 |
-+----+----+----+
-| Y6 |  0 |  0 |
-| Y5 |  0 |  0 |
-| Y4 |  0 |  0 |
-| Y3 |  0 |  0 |
-| Y2 |  0 |  0 |
-| Y1 |  0 |  0 |
-| Y0 |  0 |  0 |
-+----+----+----+
-
-
-6. Device Cell Placement Summary for Global Clock g0
-----------------------------------------------------
-
-+-----------+-----------------+-------------------+-----------------+-------------+---------------+-------------+----------+----------------+----------+--------------+
-| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net          |
-+-----------+-----------------+-------------------+-----------------+-------------+---------------+-------------+----------+----------------+----------+--------------+
-| g0        | BUFG/O          | n/a               | clk_sys_diff[0] |       5.000 | {0.000 2.500} |        6239 |        0 |              0 |        0 | clk_sys_BUFG |
-+-----------+-----------------+-------------------+-----------------+-------------+---------------+-------------+----------+----------------+----------+--------------+
-* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
-** IO Loads column represents load cell count of IO types
-*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
-**** GT Loads column represents load cell count of GT types
-
-
-+----+------+-------+-----------------------+
-|    | X0   | X1    | HORIZONTAL PROG DELAY |
-+----+------+-------+-----------------------+
-| Y6 |    0 |     0 |                     - |
-| Y5 |  260 |  4708 |                     0 |
-| Y4 |    0 |  1265 |                     0 |
-| Y3 |    0 |     6 |                     0 |
-| Y2 |    0 |     0 |                     - |
-| Y1 |    0 |     0 |                     - |
-| Y0 |    0 |     0 |                     - |
-+----+------+-------+-----------------------+
-
-
-7. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------
-
-+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------+-------------+----------------+-------------+----------+----------------+----------+----------------------------------------+
-| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                      | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
-+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------+-------------+----------------+-------------+----------+----------------+----------+----------------------------------------+
-| g1        | BUFG/O          | n/a               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK |      33.000 | {0.000 16.500} |         482 |        0 |              0 |        0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
-+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------+-------------+----------------+-------------+----------+----------------+----------+----------------------------------------+
-* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
-** IO Loads column represents load cell count of IO types
-*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
-**** GT Loads column represents load cell count of GT types
-
-
-+----+----+------+-----------------------+
-|    | X0 | X1   | HORIZONTAL PROG DELAY |
-+----+----+------+-----------------------+
-| Y6 |  0 |    0 |                     - |
-| Y5 |  0 |  108 |                     0 |
-| Y4 |  0 |  374 |                     0 |
-| Y3 |  0 |    0 |                     - |
-| Y2 |  0 |    0 |                     - |
-| Y1 |  0 |    0 |                     - |
-| Y0 |  0 |    0 |                     - |
-+----+----+------+-----------------------+
-
-
-8. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------
-
-+-----------+-----------------+-------------------+---------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------+
-| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                           | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                  |
-+-----------+-----------------+-------------------+---------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------+
-| g2        | BUFG/O          | n/a               | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK |       3.200 | {0.000 1.600} |          59 |        0 |              0 |        1 | trans_wiz_TxRx/U0/gt_usrclk_source/GT0_RXUSRCLK2_OUT |
-+-----------+-----------------+-------------------+---------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------+
-* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
-** IO Loads column represents load cell count of IO types
-*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
-**** GT Loads column represents load cell count of GT types
-
-
-+----+----+-----+-----------------------+
-|    | X0 | X1  | HORIZONTAL PROG DELAY |
-+----+----+-----+-----------------------+
-| Y6 |  0 |   0 |                     - |
-| Y5 |  0 |  29 |                     0 |
-| Y4 |  0 |  31 |                     0 |
-| Y3 |  0 |   0 |                     - |
-| Y2 |  0 |   0 |                     - |
-| Y1 |  0 |   0 |                     - |
-| Y0 |  0 |   0 |                     - |
-+----+----+-----+-----------------------+
-
-
-9. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------
-
-+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+--------------+
-| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net          |
-+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+--------------+
-| g0        | n/a   | BUFG/O          | None       |           6 |               0 |  6 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_sys_BUFG |
-+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+--------------+
-* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
-** Non-Clock Loads column represents cell count of non-clock pin loads
-*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
-
-
-10. Clock Region Cell Placement per Global Clock: Region X1Y4
--------------------------------------------------------------
-
-+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+------------------------------------------------------+
-| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                  |
-+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+------------------------------------------------------+
-| g0        | n/a   | BUFG/O          | None       |        1265 |               0 | 1217 |          46 |    2 |   0 |  0 |    0 |   0 |       0 | clk_sys_BUFG                                         |
-| g1        | n/a   | BUFG/O          | None       |         374 |               0 |  374 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |
-| g2        | n/a   | BUFG/O          | None       |          31 |               0 |   31 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | trans_wiz_TxRx/U0/gt_usrclk_source/GT0_RXUSRCLK2_OUT |
-+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+------------------------------------------------------+
-* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
-** Non-Clock Loads column represents cell count of non-clock pin loads
-*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
-
-
-11. Clock Region Cell Placement per Global Clock: Region X0Y5
--------------------------------------------------------------
-
-+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+--------------+
-| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net          |
-+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+--------------+
-| g0        | n/a   | BUFG/O          | None       |         260 |               0 | 260 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_sys_BUFG |
-+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+--------------+
-* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
-** Non-Clock Loads column represents cell count of non-clock pin loads
-*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
-
-
-12. Clock Region Cell Placement per Global Clock: Region X1Y5
--------------------------------------------------------------
-
-+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+------------------------------------------------------+
-| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                  |
-+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+------------------------------------------------------+
-| g0        | n/a   | BUFG/O          | None       |        4708 |               0 | 4623 |          85 |    0 |   0 |  0 |    0 |   0 |       0 | clk_sys_BUFG                                         |
-| g1        | n/a   | BUFG/O          | None       |         108 |               0 |  108 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |
-| g2        | n/a   | BUFG/O          | None       |          29 |               0 |   28 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | trans_wiz_TxRx/U0/gt_usrclk_source/GT0_RXUSRCLK2_OUT |
-+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+------------------------------------------------------+
-* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
-** Non-Clock Loads column represents cell count of non-clock pin loads
-*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
-
-
-
-# Location of BUFG Primitives 
-set_property LOC BUFGCTRL_X0Y16 [get_cells trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i]
-set_property LOC BUFGCTRL_X0Y1 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck]
-set_property LOC BUFGCTRL_X0Y0 [get_cells clk_sys_BUFG_inst]
-
-# Location of IO Primitives which is load of clock spine
-
-# Location of clock ports
-set_property LOC IOB_X1Y76 [get_ports clk_sys_diff[0]]
-set_property LOC IOB_X1Y75 [get_ports clk_sys_diff[1]]
-
-# Clock net "trans_wiz_TxRx/U0/gt_usrclk_source/GT0_RXUSRCLK2_OUT" driven by instance "trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i" located at site "BUFGCTRL_X0Y16"
-#startgroup
-create_pblock {CLKAG_trans_wiz_TxRx/U0/gt_usrclk_source/GT0_RXUSRCLK2_OUT}
-add_cells_to_pblock [get_pblocks  {CLKAG_trans_wiz_TxRx/U0/gt_usrclk_source/GT0_RXUSRCLK2_OUT}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="trans_wiz_TxRx/U0/gt_usrclk_source/GT0_RXUSRCLK2_OUT"}]]]
-resize_pblock [get_pblocks {CLKAG_trans_wiz_TxRx/U0/gt_usrclk_source/GT0_RXUSRCLK2_OUT}] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
-#endgroup
-
-# Clock net "dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i" driven by instance "dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck" located at site "BUFGCTRL_X0Y1"
-#startgroup
-create_pblock {CLKAG_dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i}
-add_cells_to_pblock [get_pblocks  {CLKAG_dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i"}]]]
-resize_pblock [get_pblocks {CLKAG_dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i}] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
-#endgroup
-
-# Clock net "clk_sys_BUFG" driven by instance "clk_sys_BUFG_inst" located at site "BUFGCTRL_X0Y0"
-#startgroup
-create_pblock {CLKAG_clk_sys_BUFG}
-add_cells_to_pblock [get_pblocks  {CLKAG_clk_sys_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_sys_BUFG"}]]]
-resize_pblock [get_pblocks {CLKAG_clk_sys_BUFG}] -add {CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
-#endgroup
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_control_sets_placed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_control_sets_placed.rpt
deleted file mode 100644
index ffc1d04..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_control_sets_placed.rpt
+++ /dev/null
@@ -1,368 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:53:14 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_control_sets -verbose -file KC705_top_control_sets_placed.rpt
-| Design       : KC705_top
-| Device       : xc7k325t
----------------------------------------------------------------------------------------------------------------------------------------------
-
-Control Set Information
-
-Table of Contents
------------------
-1. Summary
-2. Histogram
-3. Flip-Flop Distribution
-4. Detailed Control Set Information
-
-1. Summary
-----------
-
-+----------------------------------------------------------+-------+
-|                          Status                          | Count |
-+----------------------------------------------------------+-------+
-| Total control sets                                       |   290 |
-|    Minimum number of control sets                        |   290 |
-|    Addition due to synthesis replication                 |     0 |
-|    Addition due to physical synthesis replication        |     0 |
-| Unused register locations in slices containing registers |   833 |
-+----------------------------------------------------------+-------+
-* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
-** Run report_qor_suggestions for automated merging and remapping suggestions
-
-
-2. Histogram
-------------
-
-+--------------------+-------+
-|       Fanout       | Count |
-+--------------------+-------+
-| Total control sets |   290 |
-| >= 0 to < 4        |    39 |
-| >= 4 to < 6        |    70 |
-| >= 6 to < 8        |    19 |
-| >= 8 to < 10       |    21 |
-| >= 10 to < 12      |     8 |
-| >= 12 to < 14      |     8 |
-| >= 14 to < 16      |     4 |
-| >= 16              |   121 |
-+--------------------+-------+
-* Control sets can be remapped at either synth_design or opt_design
-
-
-3. Flip-Flop Distribution
--------------------------
-
-+--------------+-----------------------+------------------------+-----------------+--------------+
-| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
-+--------------+-----------------------+------------------------+-----------------+--------------+
-| No           | No                    | No                     |            3521 |          963 |
-| No           | No                    | Yes                    |             142 |           49 |
-| No           | Yes                   | No                     |             652 |          267 |
-| Yes          | No                    | No                     |            1509 |          490 |
-| Yes          | No                    | Yes                    |             130 |           31 |
-| Yes          | Yes                   | No                     |             693 |          182 |
-+--------------+-----------------------+------------------------+-----------------+--------------+
-
-
-4. Detailed Control Set Information
------------------------------------
-
-+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
-|                      Clock Signal                     |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
-+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
-|  clk_sys_BUFG                                         | vio_qppl_lck_pd/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                        | vio_qppl_lck_pd/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                1 |              1 |         1.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_qppl_lck_pd/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                1 |              1 |         1.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                            | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                            | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                             | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
-|  clk_sys_BUFG                                         | vio_TRANS_settings/inst/DECODER_INST/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_misc_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                1 |              2 |         2.00 |
-|  clk_sys_BUFG                                         | vio_misc_settings/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                      | vio_misc_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                1 |              2 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
-|  clk_sys_BUFG                                         | vio_qppl_lck_pd/inst/DECODER_INST/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_DRP_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              2 |         2.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                         |                1 |              3 |         3.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[5]                                                                                                                                                         |                1 |              3 |         3.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                         |                1 |              3 |         3.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                         |                1 |              3 |         3.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                         |                1 |              3 |         3.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[6]                                                                                                                                                         |                1 |              3 |         3.00 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
-|  clk_sys_BUFG                                         | vio_tx_settings/inst/DECODER_INST/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_qppl_lck_pd/inst/PROBE_IN_INST/read_done                                                                                                                                                                                            |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_misc_settings/inst/DECODER_INST/Read_int_i_5                                                                                                                                                                                        |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_qppl_lck_pd/inst/DECODER_INST/wr_en[4]_i_4_0                                                                                                                                                                                        |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out[3]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         | vio_qppl_lck_pd/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                         |                1 |              4 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
-|  clk_sys_BUFG                                         | vio_rx_settings/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[5]                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         | vio_tx_settings/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[6]                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         | vio_TRANS_settings/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         | vio_misc_settings/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         | vio_DRP_settings/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                     | vio_TRANS_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                              |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_data_valid/E[0]                                                                                                                                                                                 | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                 |                4 |              4 |         1.00 |
-|  clk_sys_BUFG                                         | vio_DRP_settings/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                             | vio_DRP_settings/inst/PROBE_IN_INST/addr_count_reg0                                                                                                                                                                                     |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/E[0]                                                                                                                                                                                   | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/probe_out1[0]                                                                                                                                                 |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_TRANS_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                              |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_TRANS_settings/inst/PROBE_IN_INST/read_done                                                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_DRP_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                              |                3 |              4 |         1.33 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_misc_settings/inst/PROBE_IN_INST/addr_count[0]                                                                                                                                                                                      |                1 |              5 |         5.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                   |                3 |              6 |         2.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_tx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                2 |              6 |         3.00 |
-|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/init_wait_count                                                                                                                                                                                      | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                 |                2 |              6 |         3.00 |
-|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/init_wait_count                                                                                                                                                                                      | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/probe_out1[0]                                                                                                                                                 |                2 |              6 |         3.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                            | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                                         |                3 |              6 |         2.00 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5]_1[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              7 |         3.50 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ram_empty_i_reg[0]                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              7 |         3.50 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              7 |         3.50 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              7 |         7.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_DRP_settings/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[15]_i_1_n_0                                                                                                                                                                  |                1 |              7 |         7.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1_n_0                                                                                                                                                                                              | ila_data_inout/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                      |                2 |              7 |         3.50 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                          |                3 |              7 |         2.33 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                              | ila_data_inout/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                      |                2 |              7 |         3.50 |
-|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_time_cnt[6]_i_2__0_n_0                                                                                                                                                                          | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_time_cnt[6]_i_1_n_0                                                                                                                                                            |                3 |              7 |         2.33 |
-|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sel                                                                                                                                                                                                  | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_time_cnt[6]_i_1__0_n_0                                                                                                                                                         |                2 |              7 |         3.50 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ram_empty_i_reg_0[0]                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |              8 |         2.67 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                         |                2 |              8 |         4.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                            | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                                                                                                          |                2 |              8 |         4.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                            | ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                        |                3 |              8 |         2.67 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
-|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                                                                                                                                                        | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                      |                3 |              8 |         2.67 |
-|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/common_reset_i/init_wait_count[7]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[7]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
-|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                                                                                                                                           | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                      |                2 |              8 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                 |                7 |              9 |         1.29 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |              9 |         1.00 |
-|  clk_sys_BUFG                                         | vio_misc_settings/inst/DECODER_INST/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                           | ila_data_inout/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                      |                2 |              9 |         4.50 |
-|  clk_sys_BUFG                                         | vio_DRP_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg                                                                                                                                                                                 | vio_DRP_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                2 |              9 |         4.50 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                             |                2 |             10 |         5.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |                2 |             10 |         5.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/probe_out1[0]                                                                                                                                                 |                7 |             11 |         1.57 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/SR[0]                                                                                                                                                                               |                4 |             11 |         2.75 |
-|  clk_sys_BUFG                                         | vio_rx_settings/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                        | vio_rx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                6 |             12 |         2.00 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_rx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                3 |             12 |         4.00 |
-|  clk_sys_BUFG                                         | vio_rx_settings/inst/DECODER_INST/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                 |                6 |             13 |         2.17 |
-|  trans_wiz_TxRx/U0/gt_usrclk_source/GT0_RXUSRCLK2_OUT | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                                                                                                      | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                                                                                                                                     |                4 |             13 |         3.25 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_tx_settings/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[15]_i_1_n_0                                                                                                                                                                   |                2 |             13 |         6.50 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                 |                8 |             14 |         1.75 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_misc_settings/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                      |                6 |             15 |         2.50 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_qppl_lck_pd/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                        |                4 |             15 |         3.75 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                         |                6 |             15 |         2.50 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
-|  trans_wiz_TxRx/U0/gt_usrclk_source/GT0_RXUSRCLK2_OUT | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                                                                                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/clear                                                                                                                                                                               |                4 |             16 |         4.00 |
-|  clk_sys_BUFG                                         | vio_DRP_settings/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
-|  clk_sys_BUFG                                         | vio_tx_settings/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
-|  clk_sys_BUFG                                         | vio_rx_settings/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                  | vio_rx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                3 |             16 |         5.33 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
-|  clk_sys_BUFG                                         | vio_misc_settings/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
-|  clk_sys_BUFG                                         | vio_qppl_lck_pd/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
-|  clk_sys_BUFG                                         | vio_tx_settings/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                  | vio_tx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                4 |             16 |         4.00 |
-|  clk_sys_BUFG                                         | vio_rx_settings/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
-|  clk_sys_BUFG                                         | vio_misc_settings/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                | vio_misc_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                2 |             16 |         8.00 |
-|  clk_sys_BUFG                                         | vio_qppl_lck_pd/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                  | vio_qppl_lck_pd/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                2 |             16 |         8.00 |
-|  clk_sys_BUFG                                         | vio_TRANS_settings/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                 |                8 |             16 |         2.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
-|  clk_sys_BUFG                                         | vio_DRP_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                                                                 | vio_DRP_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                2 |             16 |         8.00 |
-|  clk_sys_BUFG                                         | vio_TRANS_settings/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                               | vio_TRANS_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                              |                4 |             16 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
-|  clk_sys_BUFG                                         | vio_DRP_settings/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                 | vio_DRP_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                3 |             16 |         5.33 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
-|  clk_sys_BUFG                                         | vio_DRP_settings/inst/DECODER_INST/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
-|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_counter                                                                                                                                                                                     | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/reset_time_out                                                                                                                                                                      |                5 |             17 |         3.40 |
-|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_counter                                                                                                                                                                                     | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                              |                5 |             17 |         3.40 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_misc_settings/inst/PROBE_IN_INST/read_done                                                                                                                                                                                          |                6 |             18 |         3.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
-|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_count                                                                                                                                                                                          | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_count_reset                                                                                                                                                                   |                5 |             18 |         3.60 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |         3.60 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
-|  clk_sys_BUFG                                         | vio_DRP_settings/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                       | vio_DRP_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                7 |             27 |         3.86 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
-|  trans_wiz_TxRx/U0/gt_usrclk_source/GT0_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             30 |         4.29 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             31 |         3.44 |
-|  clk_sys_BUFG                                         | vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].wr_probe_out_reg                                                                                                                                                                                  | vio_tx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                7 |             32 |         4.57 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                   |               13 |             32 |         2.46 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |               12 |             34 |         2.83 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             34 |         2.62 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             34 |         2.62 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
-|  clk_sys_BUFG                                         | vio_tx_settings/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                        | vio_tx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |               12 |             38 |         3.17 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               18 |             38 |         2.11 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             53 |         3.79 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                   |               33 |             66 |         2.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               30 |             75 |         2.50 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               29 |            103 |         3.55 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              926 |           3483 |         3.76 |
-+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.pb
deleted file mode 100644
index 70698d1..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt
deleted file mode 100644
index 6523d26..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt
+++ /dev/null
@@ -1,49 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:52:39 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
-| Design       : KC705_top
-| Device       : xc7k325tffg900-2
-| Speed File   : -2
-| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------
-
-Report DRC
-
-Table of Contents
------------------
-1. REPORT SUMMARY
-2. REPORT DETAILS
-
-1. REPORT SUMMARY
------------------
-            Netlist: netlist
-          Floorplan: design_1
-      Design limits: <entire design considered>
-           Ruledeck: default
-             Max violations: <unlimited>
-             Violations found: 1
-+----------+----------+-----------------------------------------------------+------------+
-| Rule     | Severity | Description                                         | Violations |
-+----------+----------+-----------------------------------------------------+------------+
-| CFGBVS-1 | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
-+----------+----------+-----------------------------------------------------+------------+
-
-2. REPORT DETAILS
------------------
-CFGBVS-1#1 Warning
-Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
-Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:
-
- set_property CFGBVS value1 [current_design]
- #where value1 is either VCCO or GND
-
- set_property CONFIG_VOLTAGE value2 [current_design]
- #where value2 is the voltage provided to configuration bank 0
-
-Refer to the device configuration user guide for more information.
-Related violations: <none>
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpx
deleted file mode 100644
index c491f61..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpx and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.pb
deleted file mode 100644
index 71e99da..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt
deleted file mode 100644
index 41909e6..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt
+++ /dev/null
@@ -1,86 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:54:38 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
-| Design       : KC705_top
-| Device       : xc7k325tffg900-2
-| Speed File   : -2
-| Design State : Fully Routed
----------------------------------------------------------------------------------------------------------------------------------------------
-
-Report DRC
-
-Table of Contents
------------------
-1. REPORT SUMMARY
-2. REPORT DETAILS
-
-1. REPORT SUMMARY
------------------
-            Netlist: netlist
-          Floorplan: design_1
-      Design limits: <entire design considered>
-           Ruledeck: default
-             Max violations: <unlimited>
-             Violations found: 5
-+-----------+----------+-----------------------------------------------------+------------+
-| Rule      | Severity | Description                                         | Violations |
-+-----------+----------+-----------------------------------------------------+------------+
-| CFGBVS-1  | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
-| PDCN-1569 | Warning  | LUT equation term check                             | 3          |
-| RTSTAT-10 | Warning  | No routable loads                                   | 1          |
-+-----------+----------+-----------------------------------------------------+------------+
-
-2. REPORT DETAILS
------------------
-CFGBVS-1#1 Warning
-Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
-Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:
-
- set_property CFGBVS value1 [current_design]
- #where value1 is either VCCO or GND
-
- set_property CONFIG_VOLTAGE value2 [current_design]
- #where value2 is the voltage provided to configuration bank 0
-
-Refer to the device configuration user guide for more information.
-Related violations: <none>
-
-PDCN-1569#1 Warning
-LUT equation term check  
-Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-Related violations: <none>
-
-PDCN-1569#2 Warning
-LUT equation term check  
-Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-Related violations: <none>
-
-PDCN-1569#3 Warning
-LUT equation term check  
-Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-Related violations: <none>
-
-RTSTAT-10#1 Warning
-No routable loads  
-25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1],
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow,
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2],
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow,
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0],
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2],
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0],
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1],
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS,
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0],
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0],
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0],
-vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0],
-vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]
- (the first 15 of 23 listed).
-Related violations: <none>
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpx
deleted file mode 100644
index 4d86148..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpx and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_io_placed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_io_placed.rpt
deleted file mode 100644
index 61eae14..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_io_placed.rpt
+++ /dev/null
@@ -1,942 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version              : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date                      : Wed Dec 18 16:53:14 2024
-| Host                      : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command                   : report_io -file KC705_top_io_placed.rpt
-| Design                    : KC705_top
-| Device                    : xc7k325t
-| Speed File                : -2
-| Package                   : ffg900
-| Package Version           : FINAL 2012-06-12
-| Package Pin Delay Version : FINAL VER. 2.0 2012-06-12
-----------------------------------------------------------------------------------------------------------------------------------------------------------
-
-IO Information
-
-Table of Contents
------------------
-1. Summary
-2. IO Assignments by Package Pin
-
-1. Summary
-----------
-
-+---------------+
-| Total User IO |
-+---------------+
-|             8 |
-+---------------+
-
-
-2. IO Assignments by Package Pin
---------------------------------
-
-+------------+-------------------+------------------+------------------------------+---------------+-------------+---------+------------+------+---------------------+----------------------+-----------+------------+-----------+----------+------+------------------+--------------+-------------------+--------------+
-| Pin Number | Signal Name       | Bank Type        | Pin Name                     | Use           | IO Standard | IO Bank | Drive (mA) | Slew | On-Chip Termination | Off-Chip Termination |   Voltage | Constraint | Pull Type | DQS Bias | Vref | Signal Integrity | Pre Emphasis | Lvds Pre Emphasis | Equalization |
-+------------+-------------------+------------------+------------------------------+---------------+-------------+---------+------------+------+---------------------+----------------------+-----------+------------+-----------+----------+------+------------------+--------------+-------------------+--------------+
-| A1         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| A2         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| A3         |                   |                  | MGTXTXN3_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A4         |                   |                  | MGTXTXP3_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A5         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| A6         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| A7         |                   |                  | MGTXRXN3_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A8         |                   |                  | MGTXRXP3_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A9         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| A10        |                   | Dedicated        | INIT_B_0                     | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A11        |                   | High Range       | IO_L17P_T2_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A12        |                   | High Range       | IO_L17N_T2_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A13        |                   | High Range       | IO_L22N_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A14        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| A15        |                   | High Range       | IO_L24N_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A16        |                   | High Range       | IO_L20P_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A17        |                   | High Range       | IO_L20N_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A18        |                   | High Range       | IO_L22N_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A19        |                   | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| A20        |                   | High Range       | IO_L21P_T3_DQS_17            | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A21        |                   | High Range       | IO_L21N_T3_DQS_17            | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A22        |                   | High Range       | IO_L23N_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A23        |                   | High Range       | IO_L1N_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A24        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| A25        |                   | High Range       | IO_L10P_T1_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A26        |                   | High Range       | IO_L10N_T1_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A27        |                   | High Range       | IO_L7N_T1_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A28        |                   | High Range       | IO_L9N_T1_DQS_16             | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A29        |                   | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| A30        |                   | High Range       | IO_L17N_T2_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA1        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AA2        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AA3        |                   |                  | MGTXRXN0_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA4        |                   |                  | MGTXRXP0_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA5        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AA6        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AA7        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AA8        |                   | High Performance | IO_L2P_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA9        |                   | High Performance | VCCO_33                      | VCCO          |             |      33 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AA10       |                   | High Performance | IO_L5N_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA11       |                   | High Performance | IO_L5P_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA12       |                   | High Performance | IO_L1P_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA13       |                   | High Performance | IO_L6P_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA14       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AA15       |                   | High Performance | IO_L20P_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA16       |                   | High Performance | IO_L23N_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA17       |                   | High Performance | IO_L23P_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA18       |                   | High Performance | IO_L16P_T2_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA19       |                   | High Performance | VCCO_32                      | VCCO          |             |      32 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AA20       |                   | High Range       | IO_L6P_T0_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA21       |                   | High Range       | IO_L2N_T0_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA22       |                   | High Range       | IO_L4P_T0_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA23       |                   | High Range       | IO_L4N_T0_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA24       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AA25       |                   | High Range       | IO_L6P_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA26       |                   | High Range       | IO_L1N_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA27       |                   | High Range       | IO_L5P_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA28       |                   | High Range       | IO_L3N_T0_DQS_13             | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA29       |                   | High Range       | VCCO_13                      | VCCO          |             |      13 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| AA30       |                   | High Range       | IO_L8N_T1_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB1        |                   | Dedicated        | M2_0                         | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB2        |                   | Dedicated        | M1_0                         | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB3        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AB4        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AB5        |                   | Dedicated        | M0_0                         | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB6        |                   | Dedicated        | VCCO_0                       | VCCO          |             |       0 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| AB7        |                   | High Performance | IO_25_VRP_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB8        |                   | High Performance | IO_L2N_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB9        |                   | High Performance | IO_L3P_T0_DQS_33             | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB10       |                   | High Performance | IO_L7P_T1_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB11       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AB12       |                   | High Performance | IO_L1N_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB13       |                   | High Performance | IO_L6N_T0_VREF_33            | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB14       |                   | High Performance | IO_25_VRP_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB15       |                   | High Performance | IO_L20N_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB16       |                   | High Performance | VCCO_32                      | VCCO          |             |      32 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AB17       |                   | High Performance | IO_L18P_T2_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB18       |                   | High Performance | IO_L16N_T2_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB19       |                   | High Performance | IO_L17P_T2_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB20       |                   | High Range       | IO_L6N_T0_VREF_12            | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB21       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AB22       |                   | High Range       | IO_L3P_T0_DQS_12             | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB23       |                   | High Range       | IO_L3N_T0_DQS_12             | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB24       |                   | High Range       | IO_L7P_T1_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB25       |                   | High Range       | IO_L6N_T0_VREF_13            | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB26       |                   | High Range       | VCCO_13                      | VCCO          |             |      13 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| AB27       |                   | High Range       | IO_L12P_T1_MRCC_13           | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB28       |                   | High Range       | IO_L5N_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB29       |                   | High Range       | IO_L10P_T1_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB30       |                   | High Range       | IO_L10N_T1_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC1        |                   | High Performance | IO_L2N_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC2        |                   | High Performance | IO_L2P_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC3        |                   | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AC4        |                   | High Performance | IO_L4N_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC5        |                   | High Performance | IO_L4P_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC6        |                   | High Performance | IO_0_VRN_34                  | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC7        |                   | High Performance | IO_L6P_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC8        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AC9        |                   | High Performance | IO_L3N_T0_DQS_33             | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC10       |                   | High Performance | IO_L7N_T1_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC11       |                   | High Performance | IO_L9N_T1_DQS_33             | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC12       |                   | High Performance | IO_L9P_T1_DQS_33             | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC13       |                   | High Performance | VCCO_33                      | VCCO          |             |      33 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AC14       |                   | High Performance | IO_L22P_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC15       |                   | High Performance | IO_L21N_T3_DQS_32            | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC16       |                   | High Performance | IO_L21P_T3_DQS_32            | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC17       |                   | High Performance | IO_L18N_T2_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC18       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AC19       |                   | High Performance | IO_L17N_T2_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC20       |                   | High Range       | IO_L5P_T0_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC21       |                   | High Range       | IO_L5N_T0_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC22       |                   | High Range       | IO_L8P_T1_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC23       |                   | High Range       | VCCO_12                      | VCCO          |             |      12 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| AC24       |                   | High Range       | IO_L9P_T1_DQS_12             | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC25       |                   | High Range       | IO_L7N_T1_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC26       |                   | High Range       | IO_L19P_T3_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC27       |                   | High Range       | IO_L12N_T1_MRCC_13           | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC28       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AC29       |                   | High Range       | IO_L7P_T1_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC30       |                   | High Range       | IO_L7N_T1_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD1        |                   | High Performance | IO_L3N_T0_DQS_34             | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD2        |                   | High Performance | IO_L3P_T0_DQS_34             | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD3        |                   | High Performance | IO_L1N_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD4        |                   | High Performance | IO_L1P_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD5        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AD6        |                   | High Performance | IO_L5P_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD7        |                   | High Performance | IO_L6N_T0_VREF_34            | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD8        |                   | High Performance | IO_L8P_T1_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD9        |                   | High Performance | IO_L10P_T1_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD10       |                   | High Performance | VCCO_33                      | VCCO          |             |      33 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AD11       | clk_sys_diff[1]   | High Performance | IO_L12N_T1_MRCC_33           | INPUT         | LVDS        |      33 |            |      |                     |                 NONE |           | FIXED      |           |          |      | NONE             |              |                   |              |
-| AD12       | clk_sys_diff[0]   | High Performance | IO_L12P_T1_MRCC_33           | INPUT         | LVDS        |      33 |            |      |                     |                 NONE |           | FIXED      |           |          |      | NONE             |              |                   |              |
-| AD13       |                   | High Performance | IO_25_VRP_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD14       |                   | High Performance | IO_L22N_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD15       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AD16       |                   | High Performance | IO_L14N_T2_SRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD17       |                   | High Performance | IO_L14P_T2_SRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD18       |                   | High Performance | IO_L13P_T2_MRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD19       |                   | High Performance | IO_L10P_T1_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD20       |                   | High Range       | VCCO_12                      | VCCO          |             |      12 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| AD21       |                   | High Range       | IO_L10P_T1_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD22       |                   | High Range       | IO_L8N_T1_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD23       |                   | High Range       | IO_L12P_T1_MRCC_12           | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD24       |                   | High Range       | IO_L9N_T1_DQS_12             | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD25       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AD26       |                   | High Range       | IO_L19N_T3_VREF_13           | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD27       |                   | High Range       | IO_L11P_T1_SRCC_13           | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD28       |                   | High Range       | IO_L11N_T1_SRCC_13           | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD29       |                   | High Range       | IO_L9P_T1_DQS_13             | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD30       |                   | High Range       | VCCO_13                      | VCCO          |             |      13 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| AE1        |                   | High Performance | IO_L8P_T1_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE2        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AE3        |                   | High Performance | IO_L10N_T1_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE4        |                   | High Performance | IO_L10P_T1_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE5        |                   | High Performance | IO_L11P_T1_SRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE6        |                   | High Performance | IO_L5N_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE7        |                   | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AE8        |                   | High Performance | IO_L8N_T1_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE9        |                   | High Performance | IO_L10N_T1_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE10       |                   | High Performance | IO_L14P_T2_SRCC_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE11       |                   | High Performance | IO_L11P_T1_SRCC_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE12       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AE13       |                   | High Performance | IO_L19P_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE14       |                   | High Performance | IO_L19N_T3_VREF_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE15       |                   | High Performance | IO_L19P_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE16       |                   | High Performance | IO_L6P_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE17       |                   | High Performance | VCCO_32                      | VCCO          |             |      32 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AE18       |                   | High Performance | IO_L13N_T2_MRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE19       |                   | High Performance | IO_L10N_T1_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE20       |                   | High Range       | IO_25_12                     | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE21       |                   | High Range       | IO_L10N_T1_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE22       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AE23       |                   | High Range       | IO_L11P_T1_SRCC_12           | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE24       |                   | High Range       | IO_L12N_T1_MRCC_12           | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE25       |                   | High Range       | IO_L16P_T2_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE26       |                   | High Range       | IO_25_13                     | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE27       |                   | High Range       | VCCO_13                      | VCCO          |             |      13 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| AE28       |                   | High Range       | IO_L14P_T2_SRCC_13           | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE29       |                   | High Range       | IO_L9N_T1_DQS_13             | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE30       |                   | High Range       | IO_L16P_T2_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF1        |                   | High Performance | IO_L8N_T1_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF2        |                   | High Performance | IO_L7N_T1_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF3        |                   | High Performance | IO_L7P_T1_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF4        |                   | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AF5        |                   | High Performance | IO_L11N_T1_SRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF6        |                   | High Performance | IO_L12P_T1_MRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF7        |                   | High Performance | IO_L20P_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF8        |                   | High Performance | IO_L19P_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF9        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AF10       |                   | High Performance | IO_L14N_T2_SRCC_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF11       |                   | High Performance | IO_L11N_T1_SRCC_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF12       |                   | High Performance | IO_L23P_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF13       |                   | High Performance | IO_L19N_T3_VREF_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF14       |                   | High Performance | VCCO_32                      | VCCO          |             |      32 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AF15       |                   | High Performance | IO_L4P_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF16       |                   | High Performance | IO_L6N_T0_VREF_32            | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF17       |                   | High Performance | IO_L12P_T1_MRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF18       |                   | High Performance | IO_L11P_T1_SRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF19       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AF20       |                   | High Range       | IO_L19P_T3_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF21       |                   | High Range       | IO_L19N_T3_VREF_12           | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF22       |                   | High Range       | IO_L13P_T2_MRCC_12           | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF23       |                   | High Range       | IO_L11N_T1_SRCC_12           | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF24       |                   | High Range       | VCCO_12                      | VCCO          |             |      12 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| AF25       |                   | High Range       | IO_L16N_T2_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF26       |                   | High Range       | IO_L23P_T3_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF27       |                   | High Range       | IO_L23N_T3_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF28       |                   | High Range       | IO_L14N_T2_SRCC_13           | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF29       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AF30       |                   | High Range       | IO_L16N_T2_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG1        |                   | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AG2        |                   | High Performance | IO_L15P_T2_DQS_34            | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG3        |                   | High Performance | IO_L9N_T1_DQS_34             | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG4        |                   | High Performance | IO_L9P_T1_DQS_34             | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG5        |                   | High Performance | IO_L12N_T1_MRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG6        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AG7        |                   | High Performance | IO_L20N_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG8        |                   | High Performance | IO_L19N_T3_VREF_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG9        |                   | High Performance | IO_L16P_T2_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG10       |                   | High Performance | IO_L13P_T2_MRCC_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG11       |                   | High Performance | VCCO_33                      | VCCO          |             |      33 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AG12       |                   | High Performance | IO_L23N_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG13       |                   | High Performance | IO_L24P_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG14       |                   | High Performance | IO_L4N_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG15       |                   | High Performance | IO_L2P_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG16       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AG17       |                   | High Performance | IO_L12N_T1_MRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG18       |                   | High Performance | IO_L11N_T1_SRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG19       |                   | High Performance | IO_L8P_T1_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG20       |                   | High Range       | IO_L22P_T3_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG21       |                   | High Range       | VCCO_12                      | VCCO          |             |      12 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| AG22       |                   | High Range       | IO_L20P_T3_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG23       |                   | High Range       | IO_L13N_T2_MRCC_12           | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG24       |                   | High Range       | IO_L14P_T2_SRCC_12           | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG25       |                   | High Range       | IO_L18P_T2_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG26       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AG27       |                   | High Range       | IO_L21P_T3_DQS_13            | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG28       |                   | High Range       | IO_L21N_T3_DQS_13            | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG29       |                   | High Range       | IO_L13P_T2_MRCC_13           | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG30       |                   | High Range       | IO_L18P_T2_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH1        |                   | High Performance | IO_L15N_T2_DQS_34            | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH2        |                   | High Performance | IO_L16P_T2_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH3        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AH4        |                   | High Performance | IO_L13P_T2_MRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH5        |                   | High Performance | IO_L14N_T2_SRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH6        |                   | High Performance | IO_L14P_T2_SRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH7        |                   | High Performance | IO_L21P_T3_DQS_34            | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH8        |                   | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AH9        |                   | High Performance | IO_L16N_T2_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH10       |                   | High Performance | IO_L13N_T2_MRCC_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH11       |                   | High Performance | IO_L18P_T2_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH12       |                   | High Performance | IO_L24N_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH13       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AH14       |                   | High Performance | IO_L21P_T3_DQS_33            | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH15       |                   | High Performance | IO_L2N_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH16       |                   | High Performance | IO_L3P_T0_DQS_32             | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH17       |                   | High Performance | IO_L5P_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH18       |                   | High Performance | VCCO_32                      | VCCO          |             |      32 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AH19       |                   | High Performance | IO_L8N_T1_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH20       |                   | High Range       | IO_L22N_T3_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH21       |                   | High Range       | IO_L23P_T3_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH22       |                   | High Range       | IO_L20N_T3_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH23       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AH24       |                   | High Range       | IO_L14N_T2_SRCC_12           | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH25       |                   | High Range       | IO_L18N_T2_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH26       |                   | High Range       | IO_L22P_T3_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH27       |                   | High Range       | IO_L22N_T3_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH28       |                   | High Range       | VCCO_13                      | VCCO          |             |      13 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| AH29       |                   | High Range       | IO_L13N_T2_MRCC_13           | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH30       |                   | High Range       | IO_L18N_T2_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ1        |                   | High Performance | IO_L17P_T2_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ2        |                   | High Performance | IO_L16N_T2_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ3        |                   | High Performance | IO_L18P_T2_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ4        |                   | High Performance | IO_L13N_T2_MRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ5        |                   | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AJ6        |                   | High Performance | IO_L22P_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ7        |                   | High Performance | IO_L21N_T3_DQS_34            | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ8        |                   | High Performance | IO_L23P_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ9        |                   | High Performance | IO_L15P_T2_DQS_33            | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ10       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AJ11       |                   | High Performance | IO_L18N_T2_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ12       |                   | High Performance | IO_L22N_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ13       |                   | High Performance | IO_L22P_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ14       |                   | High Performance | IO_L21N_T3_DQS_33            | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ15       |                   | High Performance | VCCO_32                      | VCCO          |             |      32 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AJ16       |                   | High Performance | IO_L3N_T0_DQS_32             | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ17       |                   | High Performance | IO_L5N_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ18       |                   | High Performance | IO_L9P_T1_DQS_32             | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ19       |                   | High Performance | IO_L7P_T1_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ20       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AJ21       |                   | High Range       | IO_L23N_T3_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ22       |                   | High Range       | IO_L21P_T3_DQS_12            | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ23       |                   | High Range       | IO_L21N_T3_DQS_12            | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ24       |                   | High Range       | IO_L15P_T2_DQS_12            | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ25       |                   | High Range       | VCCO_13                      | VCCO          |             |      13 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| AJ26       |                   | High Range       | IO_L24P_T3_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ27       |                   | High Range       | IO_L20P_T3_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ28       |                   | High Range       | IO_L17P_T2_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ29       |                   | High Range       | IO_L17N_T2_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ30       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AK1        |                   | High Performance | IO_L17N_T2_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK2        |                   | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AK3        |                   | High Performance | IO_L18N_T2_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK4        |                   | High Performance | IO_L24N_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK5        |                   | High Performance | IO_L24P_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK6        |                   | High Performance | IO_L22N_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK7        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AK8        |                   | High Performance | IO_L23N_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK9        |                   | High Performance | IO_L15N_T2_DQS_33            | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK10       |                   | High Performance | IO_L17N_T2_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK11       |                   | High Performance | IO_L17P_T2_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK12       |                   | High Performance | VCCO_33                      | VCCO          |             |      33 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AK13       |                   | High Performance | IO_L20N_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK14       |                   | High Performance | IO_L20P_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK15       |                   | High Performance | IO_L1N_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK16       |                   | High Performance | IO_L1P_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK17       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AK18       |                   | High Performance | IO_L9N_T1_DQS_32             | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK19       |                   | High Performance | IO_L7N_T1_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK20       |                   | High Range       | IO_L24P_T3_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK21       |                   | High Range       | IO_L24N_T3_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK22       |                   | High Range       | VCCO_12                      | VCCO          |             |      12 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| AK23       |                   | High Range       | IO_L17P_T2_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK24       |                   | High Range       | IO_L17N_T2_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK25       |                   | High Range       | IO_L15N_T2_DQS_12            | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK26       |                   | High Range       | IO_L24N_T3_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK27       |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AK28       |                   | High Range       | IO_L20N_T3_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK29       |                   | High Range       | IO_L15P_T2_DQS_13            | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK30       |                   | High Range       | IO_L15N_T2_DQS_13            | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B1         |                   |                  | MGTXTXN2_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B2         |                   |                  | MGTXTXP2_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B3         |                   |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B4         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| B5         |                   |                  | MGTXRXN2_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B6         |                   |                  | MGTXRXP2_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B7         |                   |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B8         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| B9         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| B10        |                   | Dedicated        | CCLK_0                       | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B11        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| B12        |                   | High Range       | IO_L15N_T2_DQS_18            | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B13        |                   | High Range       | IO_L22P_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B14        |                   | High Range       | IO_L24P_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B15        |                   | High Range       | IO_L23N_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B16        |                   | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| B17        |                   | High Range       | IO_L17N_T2_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B18        |                   | High Range       | IO_L22P_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B19        |                   | High Range       | IO_L24N_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B20        |                   | High Range       | IO_L19N_T3_VREF_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B21        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| B22        |                   | High Range       | IO_L23P_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B23        |                   | High Range       | IO_L1P_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B24        |                   | High Range       | IO_L8N_T1_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B25        |                   | High Range       | IO_L12N_T1_MRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B26        |                   | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| B27        |                   | High Range       | IO_L7P_T1_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B28        |                   | High Range       | IO_L9P_T1_DQS_16             | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B29        |                   | High Range       | IO_L15N_T2_DQS_16            | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B30        |                   | High Range       | IO_L17P_T2_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C1         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| C2         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| C3         |                   |                  | MGTXTXN1_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C4         |                   |                  | MGTXTXP1_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C5         |                   |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C6         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| C7         |                   |                  | MGTREFCLK0N_118              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C8         |                   |                  | MGTREFCLK0P_118              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C9         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| C10        |                   | Dedicated        | VCCBATT_0                    | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C11        |                   | High Range       | IO_L18N_T2_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C12        |                   | High Range       | IO_L15P_T2_DQS_18            | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C13        |                   | High Range       | VCCO_18                      | VCCO          |             |      18 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| C14        |                   | High Range       | IO_L21N_T3_DQS_18            | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C15        |                   | High Range       | IO_L23P_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C16        |                   | High Range       | IO_L15N_T2_DQS_17            | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C17        |                   | High Range       | IO_L17P_T2_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C18        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| C19        |                   | High Range       | IO_L24P_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C20        |                   | High Range       | IO_L19P_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C21        |                   | High Range       | IO_L8N_T1_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C22        |                   | High Range       | IO_L10N_T1_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C23        |                   | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| C24        |                   | High Range       | IO_L8P_T1_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C25        |                   | High Range       | IO_L12P_T1_MRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C26        |                   | High Range       | IO_L11N_T1_SRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C27        |                   | High Range       | IO_L13N_T2_MRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C28        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| C29        |                   | High Range       | IO_L15P_T2_DQS_16            | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C30        |                   | High Range       | IO_L16N_T2_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D1         |                   |                  | MGTXTXN0_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D2         |                   |                  | MGTXTXP0_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D3         |                   |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D4         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| D5         |                   |                  | MGTXRXN1_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D6         |                   |                  | MGTXRXP1_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D7         |                   |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D8         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| D9         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| D10        |                   | High Range       | VCCO_18                      | VCCO          |             |      18 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| D11        |                   | High Range       | IO_L18P_T2_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D12        |                   | High Range       | IO_L13P_T2_MRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D13        |                   | High Range       | IO_L13N_T2_MRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D14        |                   | High Range       | IO_L21P_T3_DQS_18            | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D15        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| D16        |                   | High Range       | IO_L15P_T2_DQS_17            | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D17        |                   | High Range       | IO_L13P_T2_MRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D18        |                   | High Range       | IO_L13N_T2_MRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D19        |                   | High Range       | IO_L14N_T2_SRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D20        |                   | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| D21        |                   | High Range       | IO_L8P_T1_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D22        |                   | High Range       | IO_L10P_T1_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D23        |                   | High Range       | IO_L2N_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D24        |                   | High Range       | IO_L4N_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D25        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| D26        |                   | High Range       | IO_L11P_T1_SRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D27        |                   | High Range       | IO_L13P_T2_MRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D28        |                   | High Range       | IO_L14N_T2_SRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D29        |                   | High Range       | IO_L16P_T2_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D30        |                   | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| E1         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| E2         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| E3         |                   |                  | MGTXRXN0_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E4         |                   |                  | MGTXRXP0_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E5         |                   |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E6         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| E7         |                   |                  | MGTREFCLK1N_118              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E8         |                   |                  | MGTREFCLK1P_118              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E9         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| E10        |                   | Dedicated        | TCK_0                        | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E11        |                   | High Range       | IO_L16N_T2_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E12        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| E13        |                   | High Range       | IO_L14N_T2_SRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E14        |                   | High Range       | IO_L20P_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E15        |                   | High Range       | IO_L20N_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E16        |                   | High Range       | IO_L19N_T3_VREF_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E17        |                   | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| E18        |                   | High Range       | IO_25_17                     | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E19        |                   | High Range       | IO_L14P_T2_SRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E20        |                   | High Range       | IO_L12N_T1_MRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E21        |                   | High Range       | IO_L11N_T1_SRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E22        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| E23        |                   | High Range       | IO_L2P_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E24        |                   | High Range       | IO_L4P_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E25        |                   | High Range       | IO_L3N_T0_DQS_16             | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E26        |                   | High Range       | IO_L5N_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E27        |                   | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| E28        |                   | High Range       | IO_L14P_T2_SRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E29        |                   | High Range       | IO_L18P_T2_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E30        |                   | High Range       | IO_L18N_T2_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F1         |                   |                  | MGTXTXN3_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F2         |                   |                  | MGTXTXP3_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F3         |                   |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F4         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| F5         |                   |                  | MGTXRXN3_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F6         |                   |                  | MGTXRXP3_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F7         |                   |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F8         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| F9         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| F10        |                   | Dedicated        | TMS_0                        | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F11        |                   | High Range       | IO_L16P_T2_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F12        |                   | High Range       | IO_L14P_T2_SRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F13        |                   | High Range       | IO_L12N_T1_MRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F14        |                   | High Range       | VCCO_18                      | VCCO          |             |      18 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| F15        |                   | High Range       | IO_L19P_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F16        |                   | High Range       | IO_25_18                     | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F17        |                   | High Range       | IO_L18N_T2_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F18        |                   | High Range       | IO_L16N_T2_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F19        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| F20        |                   | High Range       | IO_L12P_T1_MRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F21        |                   | High Range       | IO_L11P_T1_SRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F22        |                   | High Range       | IO_L9N_T1_DQS_17             | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F23        |                   | High Range       | IO_0_16                      | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F24        |                   | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| F25        |                   | High Range       | IO_L3P_T0_DQS_16             | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F26        |                   | High Range       | IO_L5P_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F27        |                   | High Range       | IO_L21N_T3_DQS_16            | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F28        |                   | High Range       | IO_L20N_T3_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F29        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| F30        |                   | High Range       | IO_L22N_T3_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G1         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| G2         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| G3         |                   |                  | MGTXRXN2_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G4         |                   |                  | MGTXRXP2_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G5         |                   |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G6         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| G7         | clk_trans_diff[1] |                  | MGTREFCLK0N_117              | INPUT         |             |         |            |      |                     |                 NONE |           | FIXED      |           |          |      | NONE             |              |                   |              |
-| G8         | clk_trans_diff[0] |                  | MGTREFCLK0P_117              | INPUT         |             |         |            |      |                     |                 NONE |           | FIXED      |           |          |      | NONE             |              |                   |              |
-| G9         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| G10        |                   | Dedicated        | TDO_0                        | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G11        |                   | High Range       | VCCO_18                      | VCCO          |             |      18 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| G12        |                   | High Range       | IO_0_18                      | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G13        |                   | High Range       | IO_L12P_T1_MRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G14        |                   | High Range       | IO_L11N_T1_SRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G15        |                   | High Range       | IO_L7N_T1_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G16        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| G17        |                   | High Range       | IO_L18P_T2_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G18        |                   | High Range       | IO_L16P_T2_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G19        |                   | High Range       | IO_0_17                      | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G20        |                   | High Range       | IO_L2N_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G21        |                   | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| G22        |                   | High Range       | IO_L9P_T1_DQS_17             | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G23        |                   | High Range       | IO_L6P_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G24        |                   | High Range       | IO_L6N_T0_VREF_16            | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G25        |                   | High Range       | IO_25_16                     | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G26        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| G27        |                   | High Range       | IO_L21P_T3_DQS_16            | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G28        |                   | High Range       | IO_L20P_T3_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G29        |                   | High Range       | IO_L22P_T3_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G30        |                   | High Range       | IO_L24N_T3_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H1         |                   |                  | MGTXTXN2_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H2         |                   |                  | MGTXTXP2_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H3         |                   |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H4         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| H5         |                   |                  | MGTXRXN1_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H6         |                   |                  | MGTXRXP1_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H7         |                   |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H8         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| H9         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| H10        |                   | Dedicated        | TDI_0                        | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H11        |                   | High Range       | IO_L10P_T1_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H12        |                   | High Range       | IO_L10N_T1_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H13        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| H14        |                   | High Range       | IO_L11P_T1_SRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H15        |                   | High Range       | IO_L7P_T1_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H16        |                   | High Range       | IO_L9N_T1_DQS_18             | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H17        |                   | High Range       | IO_L3N_T0_DQS_17             | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H18        |                   | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| H19        |                   | High Range       | IO_L4N_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H20        |                   | High Range       | IO_L2P_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H21        |                   | High Range       | IO_L7P_T1_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H22        |                   | High Range       | IO_L7N_T1_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H23        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| H24        |                   | High Range       | IO_L19P_T3_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H25        |                   | High Range       | IO_L19N_T3_VREF_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H26        |                   | High Range       | IO_L23P_T3_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H27        |                   | High Range       | IO_L23N_T3_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H28        |                   | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| H29        |                   | High Range       | IO_L7N_T1_AD10N_15           | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H30        |                   | High Range       | IO_L24P_T3_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J1         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| J2         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| J3         |                   |                  | MGTXTXN1_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J4         |                   |                  | MGTXTXP1_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J5         |                   |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J6         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| J7         |                   |                  | MGTREFCLK1N_117              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J8         |                   |                  | MGTREFCLK1P_117              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J9         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| J10        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| J11        |                   | High Range       | IO_L8P_T1_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J12        |                   | High Range       | IO_L8N_T1_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J13        |                   | High Range       | IO_L4N_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J14        |                   | High Range       | IO_L5N_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J15        |                   | High Range       | VCCO_18                      | VCCO          |             |      18 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| J16        |                   | High Range       | IO_L9P_T1_DQS_18             | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J17        |                   | High Range       | IO_L3P_T0_DQS_17             | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J18        |                   | High Range       | IO_L1N_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J19        |                   | High Range       | IO_L4P_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J20        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| J21        |                   | High Range       | IO_L5P_T0_AD2P_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J22        |                   | High Range       | IO_L5N_T0_AD2N_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J23        |                   | High Range       | IO_L1P_T0_AD0P_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J24        |                   | High Range       | IO_L1N_T0_AD0N_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J25        |                   | High Range       | VCCO_15                      | VCCO          |             |      15 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| J26        |                   | High Range       | IO_L10N_T1_AD4N_15           | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J27        |                   | High Range       | IO_L8P_T1_AD3P_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J28        |                   | High Range       | IO_L8N_T1_AD3N_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J29        |                   | High Range       | IO_L7P_T1_AD10P_15           | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J30        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| K1         | data_out_diff[1]  |                  | MGTXTXN0_117                 | OUTPUT        |             |         |            | SLOW |                     |                 NONE |           | FIXED      |           |          |      | NONE             |              |                   |              |
-| K2         | data_out_diff[0]  |                  | MGTXTXP0_117                 | OUTPUT        |             |         |            | SLOW |                     |                 NONE |           | FIXED      |           |          |      | NONE             |              |                   |              |
-| K3         |                   |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K4         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| K5         | data_in_diff[1]   |                  | MGTXRXN0_117                 | INPUT         |             |         |            |      |                     |                 NONE |           | FIXED      |           |          |      | NONE             |              |                   |              |
-| K6         | data_in_diff[0]   |                  | MGTXRXP0_117                 | INPUT         |             |         |            |      |                     |                 NONE |           | FIXED      |           |          |      | NONE             |              |                   |              |
-| K7         |                   |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K8         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| K9         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| K10        |                   | Dedicated        | PROGRAM_B_0                  | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K11        |                   | High Range       | IO_L6N_T0_VREF_18            | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K12        |                   | High Range       | VCCO_18                      | VCCO          |             |      18 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| K13        |                   | High Range       | IO_L4P_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K14        |                   | High Range       | IO_L5P_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K15        |                   | High Range       | IO_L2N_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K16        |                   | High Range       | IO_L1N_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K17        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| K18        |                   | High Range       | IO_L1P_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K19        |                   | High Range       | IO_L6P_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K20        |                   | High Range       | IO_L6N_T0_VREF_17            | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K21        |                   | High Range       | IO_L4N_T0_AD9N_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K22        |                   | High Range       | VCCO_15                      | VCCO          |             |      15 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| K23        |                   | High Range       | IO_L3P_T0_DQS_AD1P_15        | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K24        |                   | High Range       | IO_L3N_T0_DQS_AD1N_15        | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K25        |                   | High Range       | IO_L12N_T1_MRCC_AD5N_15      | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K26        |                   | High Range       | IO_L10P_T1_AD4P_15           | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K27        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| K28        |                   | High Range       | IO_L13P_T2_MRCC_15           | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K29        |                   | High Range       | IO_L13N_T2_MRCC_15           | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K30        |                   | High Range       | IO_L9N_T1_DQS_AD11N_15       | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L1         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| L2         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| L3         |                   |                  | MGTXTXN3_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L4         |                   |                  | MGTXTXP3_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L5         |                   |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L6         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| L7         |                   |                  | MGTREFCLK0N_116              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L8         |                   |                  | MGTREFCLK0P_116              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L9         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| L10        |                   | Dedicated        | CFGBVS_0                     | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L11        |                   | High Range       | IO_L6P_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L12        |                   | High Range       | IO_L3P_T0_DQS_18             | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L13        |                   | High Range       | IO_L3N_T0_DQS_18             | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L14        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| L15        |                   | High Range       | IO_L2P_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L16        |                   | High Range       | IO_L1P_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L17        |                   | High Range       | IO_L5P_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L18        |                   | High Range       | IO_L5N_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L19        |                   | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| L20        |                   | High Range       | IO_L6N_T0_VREF_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L21        |                   | High Range       | IO_L4P_T0_AD9P_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L22        |                   | High Range       | IO_L2P_T0_AD8P_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L23        |                   | High Range       | IO_L2N_T0_AD8N_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L24        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| L25        |                   | High Range       | IO_L12P_T1_MRCC_AD5P_15      | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L26        |                   | High Range       | IO_L11P_T1_SRCC_AD12P_15     | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L27        |                   | High Range       | IO_L11N_T1_SRCC_AD12N_15     | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L28        |                   | High Range       | IO_L14N_T2_SRCC_15           | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L29        |                   | High Range       | VCCO_15                      | VCCO          |             |      15 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| L30        |                   | High Range       | IO_L9P_T1_DQS_AD11P_15       | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M1         |                   |                  | MGTXTXN2_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M2         |                   |                  | MGTXTXP2_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M3         |                   |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M4         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| M5         |                   |                  | MGTXRXN3_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M6         |                   |                  | MGTXRXP3_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M7         |                   |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M8         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| M9         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| M10        |                   | Dedicated        | DONE_0                       | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M11        |                   |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M12        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| M13        |                   |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M14        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| M15        |                   |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M16        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| M17        |                   |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M18        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| M19        |                   | High Range       | IO_0_15                      | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M20        |                   | High Range       | IO_L6P_T0_15                 | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M21        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| M22        |                   | High Range       | IO_L24P_T3_RS1_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M23        |                   | High Range       | IO_L24N_T3_RS0_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M24        |                   | High Range       | IO_L23P_T3_FOE_B_15          | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M25        |                   | High Range       | IO_L23N_T3_FWE_B_15          | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M26        |                   | High Range       | VCCO_15                      | VCCO          |             |      15 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| M27        |                   | High Range       | IO_L16N_T2_A27_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M28        |                   | High Range       | IO_L14P_T2_SRCC_15           | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M29        |                   | High Range       | IO_L15P_T2_DQS_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M30        |                   | High Range       | IO_L15N_T2_DQS_ADV_B_15      | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N1         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| N2         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| N3         |                   |                  | MGTXTXN1_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N4         |                   |                  | MGTXTXP1_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N5         |                   |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N6         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| N7         |                   |                  | MGTREFCLK1N_116              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N8         |                   |                  | MGTREFCLK1P_116              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N9         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| N10        |                   |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N11        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| N12        |                   |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N13        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| N14        |                   |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N15        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| N16        |                   |                  | VCCBRAM                      | VCCBRAM       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N17        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| N18        |                   |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N19        |                   | High Range       | IO_L19P_T3_A22_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N20        |                   | High Range       | IO_L19N_T3_A21_VREF_15       | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N21        |                   | High Range       | IO_L20P_T3_A20_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N22        |                   | High Range       | IO_L20N_T3_A19_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N23        |                   | High Range       | VCCO_15                      | VCCO          |             |      15 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| N24        |                   | High Range       | IO_L21N_T3_DQS_A18_15        | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N25        |                   | High Range       | IO_L18P_T2_A24_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N26        |                   | High Range       | IO_L18N_T2_A23_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N27        |                   | High Range       | IO_L16P_T2_A28_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N28        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| N29        |                   | High Range       | IO_L17P_T2_A26_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N30        |                   | High Range       | IO_L17N_T2_A25_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P1         |                   |                  | MGTXTXN0_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P2         |                   |                  | MGTXTXP0_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P3         |                   |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P4         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| P5         |                   |                  | MGTXRXN2_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P6         |                   |                  | MGTXRXP2_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P7         |                   |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P8         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| P9         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| P10        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| P11        |                   |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P12        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| P13        |                   |                  | VCCAUX                       | VCCAUX        |             |         |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
-| P14        |                   | Dedicated        | GNDADC_0                     | XADC          |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P15        |                   | Dedicated        | VCCADC_0                     | XADC          |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P16        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| P17        |                   |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P18        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| P19        |                   | High Range       | IO_25_15                     | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P20        |                   | High Range       | VCCO_15                      | VCCO          |             |      15 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| P21        |                   | High Range       | IO_L22P_T3_A17_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P22        |                   | High Range       | IO_L22N_T3_A16_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P23        |                   | High Range       | IO_L21P_T3_DQS_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P24        |                   | High Range       | IO_L1P_T0_D00_MOSI_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P25        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| P26        |                   | High Range       | IO_L10P_T1_D14_14            | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P27        |                   | High Range       | IO_L8P_T1_D11_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P28        |                   | High Range       | IO_L8N_T1_D12_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P29        |                   | High Range       | IO_L7P_T1_D09_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P30        |                   | High Range       | VCCO_14                      | VCCO          |             |      14 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| R1         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| R2         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| R3         |                   |                  | MGTXRXN1_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R4         |                   |                  | MGTXRXP1_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R5         |                   |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R6         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| R7         |                   |                  | MGTREFCLK0N_115              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R8         |                   |                  | MGTREFCLK0P_115              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R9         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| R10        |                   |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R11        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| R12        |                   |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R13        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| R14        |                   | Dedicated        | VREFN_0                      | XADC          |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R15        |                   | Dedicated        | VP_0                         | XADC          |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R16        |                   |                  | VCCBRAM                      | VCCBRAM       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R17        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| R18        |                   |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R19        |                   | High Range       | IO_0_14                      | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R20        |                   | High Range       | IO_L2P_T0_D02_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R21        |                   | High Range       | IO_L2N_T0_D03_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R22        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| R23        |                   | High Range       | IO_L3P_T0_DQS_PUDC_B_14      | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R24        |                   | High Range       | IO_L3N_T0_DQS_EMCCLK_14      | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R25        |                   | High Range       | IO_L1N_T0_D01_DIN_14         | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R26        |                   | High Range       | IO_L10N_T1_D15_14            | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R27        |                   | High Range       | VCCO_14                      | VCCO          |             |      14 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| R28        |                   | High Range       | IO_L11P_T1_SRCC_14           | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R29        |                   | High Range       | IO_L7N_T1_D10_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R30        |                   | High Range       | IO_L9P_T1_DQS_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T1         |                   |                  | MGTXTXN3_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T2         |                   |                  | MGTXTXP3_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T3         |                   |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T4         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| T5         |                   |                  | MGTXRXN0_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T6         |                   |                  | MGTXRXP0_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T7         |                   |                  | MGTVCCAUX                    | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T8         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| T9         |                   | Dedicated        | VCCO_0                       | VCCO          |             |       0 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| T10        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| T11        |                   |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T12        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| T13        |                   |                  | VCCAUX                       | VCCAUX        |             |         |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
-| T14        |                   | Dedicated        | VN_0                         | XADC          |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T15        |                   | Dedicated        | VREFP_0                      | XADC          |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T16        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| T17        |                   |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T18        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| T19        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| T20        |                   | High Range       | IO_L4P_T0_D04_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T21        |                   | High Range       | IO_L4N_T0_D05_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T22        |                   | High Range       | IO_L5P_T0_D06_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T23        |                   | High Range       | IO_L5N_T0_D07_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T24        |                   | High Range       | VCCO_14                      | VCCO          |             |      14 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| T25        |                   | High Range       | IO_L14P_T2_SRCC_14           | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T26        |                   | High Range       | IO_L12P_T1_MRCC_14           | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T27        |                   | High Range       | IO_L12N_T1_MRCC_14           | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T28        |                   | High Range       | IO_L11N_T1_SRCC_14           | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T29        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| T30        |                   | High Range       | IO_L9N_T1_DQS_D13_14         | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U1         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| U2         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| U3         |                   |                  | MGTXTXN2_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U4         |                   |                  | MGTXTXP2_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U5         |                   |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U6         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| U7         |                   |                  | MGTREFCLK1N_115              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U8         |                   |                  | MGTREFCLK1P_115              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U9         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| U10        |                   |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U11        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| U12        |                   |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U13        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| U14        |                   | Dedicated        | DXN_0                        | Temp Sensor   |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U15        |                   | Dedicated        | DXP_0                        | Temp Sensor   |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U16        |                   |                  | VCCBRAM                      | VCCBRAM       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U17        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| U18        |                   |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U19        |                   | High Range       | IO_L6P_T0_FCS_B_14           | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U20        |                   | High Range       | IO_L6N_T0_D08_VREF_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U21        |                   | High Range       | VCCO_14                      | VCCO          |             |      14 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| U22        |                   | High Range       | IO_L21P_T3_DQS_14            | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U23        |                   | High Range       | IO_L21N_T3_DQS_A06_D22_14    | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U24        |                   | High Range       | IO_L23P_T3_A03_D19_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U25        |                   | High Range       | IO_L14N_T2_SRCC_14           | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U26        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| U27        |                   | High Range       | IO_L13P_T2_MRCC_14           | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U28        |                   | High Range       | IO_L13N_T2_MRCC_14           | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U29        |                   | High Range       | IO_L15P_T2_DQS_RDWR_B_14     | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U30        |                   | High Range       | IO_L15N_T2_DQS_DOUT_CSO_B_14 | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V1         |                   |                  | MGTXTXN1_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V2         |                   |                  | MGTXTXP1_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V3         |                   |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V4         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| V5         |                   |                  | MGTXRXN3_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V6         |                   |                  | MGTXRXP3_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V7         |                   |                  | MGTVCCAUX                    | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V8         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| V9         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| V10        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| V11        |                   |                  | VCCAUX_IO_G0                 | VCCAUX        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V12        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| V13        |                   |                  | VCCAUX                       | VCCAUX        |             |         |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
-| V14        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| V15        |                   |                  | VCCAUX                       | VCCAUX        |             |         |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
-| V16        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| V17        |                   |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V18        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| V19        |                   | High Range       | IO_L19P_T3_A10_D26_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V20        |                   | High Range       | IO_L19N_T3_A09_D25_VREF_14   | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V21        |                   | High Range       | IO_L22P_T3_A05_D21_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V22        |                   | High Range       | IO_L22N_T3_A04_D20_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V23        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| V24        |                   | High Range       | IO_L23N_T3_A02_D18_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V25        |                   | High Range       | IO_L18P_T2_A12_D28_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V26        |                   | High Range       | IO_L16P_T2_CSI_B_14          | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V27        |                   | High Range       | IO_L16N_T2_A15_D31_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V28        |                   | High Range       | VCCO_14                      | VCCO          |             |      14 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| V29        |                   | High Range       | IO_L17P_T2_A14_D30_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V30        |                   | High Range       | IO_L17N_T2_A13_D29_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W1         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| W2         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| W3         |                   |                  | MGTXRXN2_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W4         |                   |                  | MGTXRXP2_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W5         |                   |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W6         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| W7         |                   |                  | MGTAVTTRCAL_115              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W8         |                   |                  | MGTRREF_115                  | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W9         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| W10        |                   |                  | VCCAUX_IO_G0                 | VCCAUX        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W11        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| W12        |                   |                  | VCCAUX_IO_G0                 | VCCAUX        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W13        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| W14        |                   |                  | VCCAUX                       | VCCAUX        |             |         |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
-| W15        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| W16        |                   |                  | VCCBRAM                      | VCCBRAM       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W17        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| W18        |                   |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W19        |                   | High Range       | IO_25_14                     | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W20        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| W21        |                   | High Range       | IO_L24P_T3_A01_D17_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W22        |                   | High Range       | IO_L24N_T3_A00_D16_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W23        |                   | High Range       | IO_L20P_T3_A08_D24_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W24        |                   | High Range       | IO_L20N_T3_A07_D23_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W25        |                   | High Range       | VCCO_14                      | VCCO          |             |      14 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| W26        |                   | High Range       | IO_L18N_T2_A11_D27_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W27        |                   | High Range       | IO_L2P_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W28        |                   | High Range       | IO_L2N_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W29        |                   | High Range       | IO_L4P_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W30        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| Y1         |                   |                  | MGTXTXN0_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y2         |                   |                  | MGTXTXP0_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y3         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| Y4         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| Y5         |                   |                  | MGTXRXN1_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y6         |                   |                  | MGTXRXP1_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y7         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| Y8         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| Y9         |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| Y10        |                   | High Performance | IO_L4N_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y11        |                   | High Performance | IO_L4P_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y12        |                   | High Performance | VCCO_33                      | VCCO          |             |      33 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| Y13        |                   | High Performance | IO_0_VRN_33                  | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y14        |                   | High Performance | IO_0_VRN_32                  | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y15        |                   | High Performance | IO_L24N_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y16        |                   | High Performance | IO_L24P_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y17        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| Y18        |                   | High Performance | IO_L15N_T2_DQS_32            | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y19        |                   | High Performance | IO_L15P_T2_DQS_32            | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y20        |                   | High Range       | IO_0_12                      | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y21        |                   | High Range       | IO_L2P_T0_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y22        |                   | High Range       | VCCO_12                      | VCCO          |             |      12 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| Y23        |                   | High Range       | IO_L1P_T0_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y24        |                   | High Range       | IO_L1N_T0_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y25        |                   | High Range       | IO_0_13                      | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y26        |                   | High Range       | IO_L1P_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y27        |                   |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| Y28        |                   | High Range       | IO_L3P_T0_DQS_13             | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y29        |                   | High Range       | IO_L4N_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y30        |                   | High Range       | IO_L8P_T1_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-+------------+-------------------+------------------+------------------------------+---------------+-------------+---------+------------+------+---------------------+----------------------+-----------+------------+-----------+----------+------+------------------+--------------+-------------------+--------------+
-* Default value
-** Special VCCO requirements may apply. Please consult the device family datasheet for specific guideline on VCCO requirements.
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.pb
deleted file mode 100644
index f54b268..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt
deleted file mode 100644
index 74ec89a..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt
+++ /dev/null
@@ -1,824 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:54:40 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
-| Design       : KC705_top
-| Device       : xc7k325tffg900-2
-| Speed File   : -2
-| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-Report Methodology
-
-Table of Contents
------------------
-1. REPORT SUMMARY
-2. REPORT DETAILS
-
-1. REPORT SUMMARY
------------------
-            Netlist: netlist
-          Floorplan: design_1
-      Design limits: <entire design considered>
-             Max violations: <unlimited>
-             Violations found: 155
-+-----------+------------------+------------------------------------------------+------------+
-| Rule      | Severity         | Description                                    | Violations |
-+-----------+------------------+------------------------------------------------+------------+
-| TIMING-6  | Critical Warning | No common primary clock between related clocks | 2          |
-| TIMING-7  | Critical Warning | No common node between related clocks          | 2          |
-| LUTAR-1   | Warning          | LUT drives async reset alert                   | 4          |
-| TIMING-16 | Warning          | Large setup violation                          | 145        |
-| XDCB-5    | Warning          | Runtime inefficient way to find pin objects    | 2          |
-+-----------+------------------+------------------------------------------------+------------+
-
-2. REPORT DETAILS
------------------
-TIMING-6#1 Critical Warning
-No common primary clock between related clocks  
-The clocks clk_sys_diff[0] and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_sys_diff[0]] -to [get_clocks trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK]
-Related violations: <none>
-
-TIMING-6#2 Critical Warning
-No common primary clock between related clocks  
-The clocks trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK and clk_sys_diff[0] are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK] -to [get_clocks clk_sys_diff[0]]
-Related violations: <none>
-
-TIMING-7#1 Critical Warning
-No common node between related clocks  
-The clocks clk_sys_diff[0] and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_sys_diff[0]] -to [get_clocks trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK]
-Related violations: <none>
-
-TIMING-7#2 Critical Warning
-No common node between related clocks  
-The clocks trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK and clk_sys_diff[0] are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK] -to [get_clocks clk_sys_diff[0]]
-Related violations: <none>
-
-LUTAR-1#1 Warning
-LUT drives async reset alert  
-LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
-Related violations: <none>
-
-LUTAR-1#2 Warning
-LUT drives async reset alert  
-LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
-Related violations: <none>
-
-LUTAR-1#3 Warning
-LUT drives async reset alert  
-LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
-Related violations: <none>
-
-LUTAR-1#4 Warning
-LUT drives async reset alert  
-LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
-Related violations: <none>
-
-TIMING-16#1 Warning
-Large setup violation  
-There is a large setup violation of -1.356 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#2 Warning
-Large setup violation  
-There is a large setup violation of -1.358 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#3 Warning
-Large setup violation  
-There is a large setup violation of -1.366 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#4 Warning
-Large setup violation  
-There is a large setup violation of -1.368 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#5 Warning
-Large setup violation  
-There is a large setup violation of -1.377 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#6 Warning
-Large setup violation  
-There is a large setup violation of -1.379 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#7 Warning
-Large setup violation  
-There is a large setup violation of -1.382 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#8 Warning
-Large setup violation  
-There is a large setup violation of -1.382 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#9 Warning
-Large setup violation  
-There is a large setup violation of -1.387 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#10 Warning
-Large setup violation  
-There is a large setup violation of -1.387 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#11 Warning
-Large setup violation  
-There is a large setup violation of -1.391 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#12 Warning
-Large setup violation  
-There is a large setup violation of -1.396 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#13 Warning
-Large setup violation  
-There is a large setup violation of -1.405 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#14 Warning
-Large setup violation  
-There is a large setup violation of -1.408 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#15 Warning
-Large setup violation  
-There is a large setup violation of -1.410 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#16 Warning
-Large setup violation  
-There is a large setup violation of -1.415 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#17 Warning
-Large setup violation  
-There is a large setup violation of -1.418 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#18 Warning
-Large setup violation  
-There is a large setup violation of -1.419 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#19 Warning
-Large setup violation  
-There is a large setup violation of -1.430 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#20 Warning
-Large setup violation  
-There is a large setup violation of -1.432 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#21 Warning
-Large setup violation  
-There is a large setup violation of -1.436 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#22 Warning
-Large setup violation  
-There is a large setup violation of -1.436 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#23 Warning
-Large setup violation  
-There is a large setup violation of -1.439 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#24 Warning
-Large setup violation  
-There is a large setup violation of -1.442 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#25 Warning
-Large setup violation  
-There is a large setup violation of -1.445 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#26 Warning
-Large setup violation  
-There is a large setup violation of -1.464 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#27 Warning
-Large setup violation  
-There is a large setup violation of -1.465 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#28 Warning
-Large setup violation  
-There is a large setup violation of -1.468 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#29 Warning
-Large setup violation  
-There is a large setup violation of -1.474 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#30 Warning
-Large setup violation  
-There is a large setup violation of -1.477 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[3]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#31 Warning
-Large setup violation  
-There is a large setup violation of -1.485 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#32 Warning
-Large setup violation  
-There is a large setup violation of -1.489 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#33 Warning
-Large setup violation  
-There is a large setup violation of -1.490 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#34 Warning
-Large setup violation  
-There is a large setup violation of -1.492 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#35 Warning
-Large setup violation  
-There is a large setup violation of -1.492 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#36 Warning
-Large setup violation  
-There is a large setup violation of -1.501 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#37 Warning
-Large setup violation  
-There is a large setup violation of -1.504 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#38 Warning
-Large setup violation  
-There is a large setup violation of -1.516 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#39 Warning
-Large setup violation  
-There is a large setup violation of -1.518 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#40 Warning
-Large setup violation  
-There is a large setup violation of -1.519 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#41 Warning
-Large setup violation  
-There is a large setup violation of -1.519 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[2]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#42 Warning
-Large setup violation  
-There is a large setup violation of -1.520 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#43 Warning
-Large setup violation  
-There is a large setup violation of -1.521 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#44 Warning
-Large setup violation  
-There is a large setup violation of -1.531 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#45 Warning
-Large setup violation  
-There is a large setup violation of -1.541 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#46 Warning
-Large setup violation  
-There is a large setup violation of -1.546 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#47 Warning
-Large setup violation  
-There is a large setup violation of -1.556 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#48 Warning
-Large setup violation  
-There is a large setup violation of -1.562 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and vio_tx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[2]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#49 Warning
-Large setup violation  
-There is a large setup violation of -1.565 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#50 Warning
-Large setup violation  
-There is a large setup violation of -1.567 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#51 Warning
-Large setup violation  
-There is a large setup violation of -1.569 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#52 Warning
-Large setup violation  
-There is a large setup violation of -1.576 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#53 Warning
-Large setup violation  
-There is a large setup violation of -1.578 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#54 Warning
-Large setup violation  
-There is a large setup violation of -1.582 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#55 Warning
-Large setup violation  
-There is a large setup violation of -1.585 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[11]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#56 Warning
-Large setup violation  
-There is a large setup violation of -1.608 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#57 Warning
-Large setup violation  
-There is a large setup violation of -1.610 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#58 Warning
-Large setup violation  
-There is a large setup violation of -1.617 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#59 Warning
-Large setup violation  
-There is a large setup violation of -1.620 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#60 Warning
-Large setup violation  
-There is a large setup violation of -1.631 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#61 Warning
-Large setup violation  
-There is a large setup violation of -1.639 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#62 Warning
-Large setup violation  
-There is a large setup violation of -1.667 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#63 Warning
-Large setup violation  
-There is a large setup violation of -1.678 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#64 Warning
-Large setup violation  
-There is a large setup violation of -1.683 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#65 Warning
-Large setup violation  
-There is a large setup violation of -1.697 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#66 Warning
-Large setup violation  
-There is a large setup violation of -1.702 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#67 Warning
-Large setup violation  
-There is a large setup violation of -1.705 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#68 Warning
-Large setup violation  
-There is a large setup violation of -1.718 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#69 Warning
-Large setup violation  
-There is a large setup violation of -1.725 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#70 Warning
-Large setup violation  
-There is a large setup violation of -1.726 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and vio_tx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#71 Warning
-Large setup violation  
-There is a large setup violation of -1.732 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#72 Warning
-Large setup violation  
-There is a large setup violation of -1.734 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#73 Warning
-Large setup violation  
-There is a large setup violation of -1.738 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#74 Warning
-Large setup violation  
-There is a large setup violation of -1.738 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#75 Warning
-Large setup violation  
-There is a large setup violation of -1.748 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#76 Warning
-Large setup violation  
-There is a large setup violation of -1.756 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#77 Warning
-Large setup violation  
-There is a large setup violation of -1.758 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#78 Warning
-Large setup violation  
-There is a large setup violation of -1.784 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#79 Warning
-Large setup violation  
-There is a large setup violation of -1.793 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#80 Warning
-Large setup violation  
-There is a large setup violation of -1.801 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#81 Warning
-Large setup violation  
-There is a large setup violation of -1.814 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#82 Warning
-Large setup violation  
-There is a large setup violation of -1.820 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#83 Warning
-Large setup violation  
-There is a large setup violation of -1.845 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#84 Warning
-Large setup violation  
-There is a large setup violation of -1.864 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#85 Warning
-Large setup violation  
-There is a large setup violation of -1.884 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#86 Warning
-Large setup violation  
-There is a large setup violation of -1.886 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#87 Warning
-Large setup violation  
-There is a large setup violation of -1.911 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#88 Warning
-Large setup violation  
-There is a large setup violation of -1.911 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#89 Warning
-Large setup violation  
-There is a large setup violation of -1.913 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#90 Warning
-Large setup violation  
-There is a large setup violation of -1.936 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#91 Warning
-Large setup violation  
-There is a large setup violation of -1.955 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#92 Warning
-Large setup violation  
-There is a large setup violation of -1.980 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#93 Warning
-Large setup violation  
-There is a large setup violation of -1.984 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and vio_tx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#94 Warning
-Large setup violation  
-There is a large setup violation of -1.996 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#95 Warning
-Large setup violation  
-There is a large setup violation of -2.003 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#96 Warning
-Large setup violation  
-There is a large setup violation of -2.015 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#97 Warning
-Large setup violation  
-There is a large setup violation of -2.040 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#98 Warning
-Large setup violation  
-There is a large setup violation of -2.042 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#99 Warning
-Large setup violation  
-There is a large setup violation of -2.105 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#100 Warning
-Large setup violation  
-There is a large setup violation of -2.130 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#101 Warning
-Large setup violation  
-There is a large setup violation of -2.132 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#102 Warning
-Large setup violation  
-There is a large setup violation of -2.170 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#103 Warning
-Large setup violation  
-There is a large setup violation of -2.266 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#104 Warning
-Large setup violation  
-There is a large setup violation of -2.268 ns between trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2 (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK) and ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/D (clocked by clk_sys_diff[0]). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#105 Warning
-Large setup violation  
-There is a large setup violation of -2.973 ns between vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSCNTRESET (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#106 Warning
-Large setup violation  
-There is a large setup violation of -2.974 ns between vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/Probe_out_reg[0]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXSLIDE (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#107 Warning
-Large setup violation  
-There is a large setup violation of -2.978 ns between vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[2] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#108 Warning
-Large setup violation  
-There is a large setup violation of -2.998 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[11]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[11] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#109 Warning
-Large setup violation  
-There is a large setup violation of -2.999 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSFORCEERR (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#110 Warning
-Large setup violation  
-There is a large setup violation of -2.999 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[19]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[19] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#111 Warning
-Large setup violation  
-There is a large setup violation of -3.001 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[1]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSSEL[1] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#112 Warning
-Large setup violation  
-There is a large setup violation of -3.001 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[31]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[31] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#113 Warning
-Large setup violation  
-There is a large setup violation of -3.002 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[2]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[2] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#114 Warning
-Large setup violation  
-There is a large setup violation of -3.003 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[10]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[10] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#115 Warning
-Large setup violation  
-There is a large setup violation of -3.003 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[18]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[18] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#116 Warning
-Large setup violation  
-There is a large setup violation of -3.003 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[25]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[25] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#117 Warning
-Large setup violation  
-There is a large setup violation of -3.003 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[5]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[5] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#118 Warning
-Large setup violation  
-There is a large setup violation of -3.004 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[0]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSSEL[0] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#119 Warning
-Large setup violation  
-There is a large setup violation of -3.004 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[0] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#120 Warning
-Large setup violation  
-There is a large setup violation of -3.004 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[8]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[8] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#121 Warning
-Large setup violation  
-There is a large setup violation of -3.005 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[13]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[13] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#122 Warning
-Large setup violation  
-There is a large setup violation of -3.005 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[21]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[21] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#123 Warning
-Large setup violation  
-There is a large setup violation of -3.005 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[24]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[24] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#124 Warning
-Large setup violation  
-There is a large setup violation of -3.005 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[28]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[28] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#125 Warning
-Large setup violation  
-There is a large setup violation of -3.006 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[1]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[1] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#126 Warning
-Large setup violation  
-There is a large setup violation of -3.006 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[3]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[3] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#127 Warning
-Large setup violation  
-There is a large setup violation of -3.007 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[20]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[20] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#128 Warning
-Large setup violation  
-There is a large setup violation of -3.007 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[23]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[23] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#129 Warning
-Large setup violation  
-There is a large setup violation of -3.007 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[26]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[26] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#130 Warning
-Large setup violation  
-There is a large setup violation of -3.007 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[30]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[30] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#131 Warning
-Large setup violation  
-There is a large setup violation of -3.008 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[12]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[12] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#132 Warning
-Large setup violation  
-There is a large setup violation of -3.008 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[4]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[4] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#133 Warning
-Large setup violation  
-There is a large setup violation of -3.009 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[9]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[9] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#134 Warning
-Large setup violation  
-There is a large setup violation of -3.010 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[16]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[16] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#135 Warning
-Large setup violation  
-There is a large setup violation of -3.011 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[22]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[22] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#136 Warning
-Large setup violation  
-There is a large setup violation of -3.012 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[27]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[27] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#137 Warning
-Large setup violation  
-There is a large setup violation of -3.040 ns between vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[0] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#138 Warning
-Large setup violation  
-There is a large setup violation of -3.055 ns between vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[1] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#139 Warning
-Large setup violation  
-There is a large setup violation of -3.058 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[6]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[6] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#140 Warning
-Large setup violation  
-There is a large setup violation of -3.059 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[15]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[15] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#141 Warning
-Large setup violation  
-There is a large setup violation of -3.063 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[17]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[17] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#142 Warning
-Large setup violation  
-There is a large setup violation of -3.064 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[7]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[7] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#143 Warning
-Large setup violation  
-There is a large setup violation of -3.089 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[14]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[14] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#144 Warning
-Large setup violation  
-There is a large setup violation of -3.096 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[2]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSSEL[2] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-TIMING-16#145 Warning
-Large setup violation  
-There is a large setup violation of -3.113 ns between vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[29]/C (clocked by clk_sys_diff[0]) and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[29] (clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
-Related violations: <none>
-
-XDCB-5#1 Warning
-Runtime inefficient way to find pin objects  
-The option '-from : [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[*].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '89' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
-Current XDC: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila.xdc (Line: 72)
-Related violations: <none>
-
-XDCB-5#2 Warning
-Runtime inefficient way to find pin objects  
-The option '-to : [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[*].U_TC/yes_output_reg.dout_reg_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '89' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
-Current XDC: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila.xdc (Line: 72)
-Related violations: <none>
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpx
deleted file mode 100644
index 27cc0aa..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpx and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp
deleted file mode 100644
index c03bf48..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp
deleted file mode 100644
index 81722e6..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp
deleted file mode 100644
index 52b2b72..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpt
deleted file mode 100644
index 18ad23f..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpt
+++ /dev/null
@@ -1,184 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version     : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date             : Wed Dec 18 16:54:44 2024
-| Host             : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command          : report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
-| Design           : KC705_top
-| Device           : xc7k325tffg900-2
-| Design State     : routed
-| Grade            : commercial
-| Process          : typical
-| Characterization : Production
--------------------------------------------------------------------------------------------------------------------------------------------------
-
-Power Report
-
-Table of Contents
------------------
-1. Summary
-1.1 On-Chip Components
-1.2 Power Supply Summary
-1.3 Confidence Level
-2. Settings
-2.1 Environment
-2.2 Clock Constraints
-3. Detailed Reports
-3.1 By Hierarchy
-
-1. Summary
-----------
-
-+--------------------------+--------------+
-| Total On-Chip Power (W)  | 0.642        |
-| Design Power Budget (W)  | Unspecified* |
-| Power Budget Margin (W)  | NA           |
-| Dynamic (W)              | 0.472        |
-| Device Static (W)        | 0.170        |
-| Effective TJA (C/W)      | 1.8          |
-| Max Ambient (C)          | 83.9         |
-| Junction Temperature (C) | 26.1         |
-| Confidence Level         | Medium       |
-| Setting File             | ---          |
-| Simulation Activity File | ---          |
-| Design Nets Matched      | NA           |
-+--------------------------+--------------+
-* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>
-
-
-1.1 On-Chip Components
-----------------------
-
-+--------------------------+-----------+----------+-----------+-----------------+
-| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
-+--------------------------+-----------+----------+-----------+-----------------+
-| Clocks                   |     0.064 |        8 |       --- |             --- |
-| Slice Logic              |     0.009 |    12702 |       --- |             --- |
-|   LUT as Logic           |     0.007 |     3693 |    203800 |            1.81 |
-|   Register               |     0.001 |     6647 |    407600 |            1.63 |
-|   CARRY4                 |    <0.001 |      149 |     50950 |            0.29 |
-|   LUT as Distributed RAM |    <0.001 |      152 |     64000 |            0.24 |
-|   LUT as Shift Register  |    <0.001 |      319 |     64000 |            0.50 |
-|   F7/F8 Muxes            |    <0.001 |       94 |    203800 |            0.05 |
-|   Others                 |     0.000 |      745 |       --- |             --- |
-| Signals                  |     0.013 |     9021 |       --- |             --- |
-| Block RAM                |     0.003 |        2 |       445 |            0.45 |
-| I/O                      |     0.004 |        2 |       500 |            0.40 |
-| GTX                      |     0.380 |        1 |        16 |            6.25 |
-| Static Power             |     0.170 |          |           |                 |
-| Total                    |     0.642 |          |           |                 |
-+--------------------------+-----------+----------+-----------+-----------------+
-
-
-1.2 Power Supply Summary
-------------------------
-
-+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
-| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
-+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
-| Vccint    |       1.000 |     0.205 |       0.134 |      0.071 |       NA    | Unspecified | NA         |
-| Vccaux    |       1.800 |     0.030 |       0.002 |      0.028 |       NA    | Unspecified | NA         |
-| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
-| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
-| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
-| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
-| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
-| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
-| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
-| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
-| MGTAVcc   |       1.000 |     0.228 |       0.224 |      0.004 |       NA    | Unspecified | NA         |
-| MGTAVtt   |       1.200 |     0.082 |       0.077 |      0.005 |       NA    | Unspecified | NA         |
-| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |       NA    | Unspecified | NA         |
-| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
-+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
-
-
-1.3 Confidence Level
---------------------
-
-+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
-| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
-+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
-| Design implementation state | High       | Design is routed                               |                                                                                                            |
-| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
-| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
-| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
-| Device models               | High       | Device models are Production                   |                                                                                                            |
-|                             |            |                                                |                                                                                                            |
-| Overall confidence level    | Medium     |                                                |                                                                                                            |
-+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
-
-
-2. Settings
------------
-
-2.1 Environment
----------------
-
-+-----------------------+--------------------------+
-| Ambient Temp (C)      | 25.0                     |
-| ThetaJA (C/W)         | 1.8                      |
-| Airflow (LFM)         | 250                      |
-| Heat Sink             | medium (Medium Profile)  |
-| ThetaSA (C/W)         | 3.3                      |
-| Board Selection       | medium (10"x10")         |
-| # of Board Layers     | 12to15 (12 to 15 Layers) |
-| Board Temperature (C) | 25.0                     |
-+-----------------------+--------------------------+
-
-
-2.2 Clock Constraints
----------------------
-
-+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------------+
-| Clock                                                                                      | Domain                                                                         | Constraint (ns) |
-+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------------+
-| clk_sys_diff[0]                                                                            | clk_sys_diff[0]                                                                |             5.0 |
-| clk_trans_diff[0]                                                                          | clk_trans_diff[0]                                                              |             8.0 |
-| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK              |            33.0 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK            | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_TXOUTCLK_IN |             3.2 |
-+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------------+
-
-
-3. Detailed Reports
--------------------
-
-3.1 By Hierarchy
-----------------
-
-+--------------------------+-----------+
-| Name                     | Power (W) |
-+--------------------------+-----------+
-| KC705_top                |     0.472 |
-|   dbg_hub                |     0.006 |
-|     inst                 |     0.006 |
-|       BSCANID.u_xsdbm_id |     0.006 |
-|   ila_data_inout         |     0.048 |
-|     U0                   |     0.048 |
-|       ila_core_inst      |     0.048 |
-|   trans_wiz_TxRx         |     0.393 |
-|     U0                   |     0.393 |
-|       trans_wiz_init_i   |     0.392 |
-|   vio_DRP_settings       |     0.005 |
-|     inst                 |     0.005 |
-|       PROBE_IN_INST      |     0.001 |
-|       U_XSDB_SLAVE       |     0.002 |
-|   vio_TRANS_settings     |     0.003 |
-|     inst                 |     0.003 |
-|       U_XSDB_SLAVE       |     0.002 |
-|   vio_misc_settings      |     0.004 |
-|     inst                 |     0.004 |
-|       U_XSDB_SLAVE       |     0.002 |
-|   vio_qppl_lck_pd        |     0.003 |
-|     inst                 |     0.003 |
-|       U_XSDB_SLAVE       |     0.002 |
-|   vio_rx_settings        |     0.004 |
-|     inst                 |     0.004 |
-|       U_XSDB_SLAVE       |     0.002 |
-|   vio_tx_settings        |     0.004 |
-|     inst                 |     0.004 |
-|       PROBE_OUT_ALL_INST |     0.001 |
-|       U_XSDB_SLAVE       |     0.002 |
-+--------------------------+-----------+
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpx
deleted file mode 100644
index 0856896..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpx and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_summary_routed.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_summary_routed.pb
deleted file mode 100644
index a789403..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_summary_routed.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_route_status.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_route_status.pb
deleted file mode 100644
index 55ff2cf..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_route_status.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_route_status.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_route_status.rpt
deleted file mode 100644
index 0e1c8d3..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_route_status.rpt
+++ /dev/null
@@ -1,12 +0,0 @@
-Design Route Status
-                                               :      # nets :
-   ------------------------------------------- : ----------- :
-   # of logical nets.......................... :       12578 :
-       # of nets not needing routing.......... :        3542 :
-           # of internally routed nets........ :        3469 :
-           # of nets with no loads............ :          73 :
-       # of routable nets..................... :        9036 :
-           # of fully routed nets............. :        9036 :
-       # of nets with routing errors.......... :           0 :
-   ------------------------------------------- : ----------- :
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp
deleted file mode 100644
index c1efe88..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.pb
deleted file mode 100644
index 3726971..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpt
deleted file mode 100644
index e771c7e..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpt
+++ /dev/null
@@ -1,14125 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:54:41 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed.rpt -pb KC705_top_timing_summary_routed.pb -rpx KC705_top_timing_summary_routed.rpx -warn_on_violation
-| Design       : KC705_top
-| Device       : 7k325t-ffg900
-| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-Timing Summary Report
-
-------------------------------------------------------------------------------------------------
-| Timer Settings
-| --------------
-------------------------------------------------------------------------------------------------
-
-  Enable Multi Corner Analysis               :  Yes
-  Enable Pessimism Removal                   :  Yes
-  Pessimism Removal Resolution               :  Nearest Common Node
-  Enable Input Delay Default Clock           :  No
-  Enable Preset / Clear Arcs                 :  No
-  Disable Flight Delays                      :  No
-  Ignore I/O Paths                           :  No
-  Timing Early Launch at Borrowing Latches   :  No
-  Borrow Time for Max Delay Exceptions       :  Yes
-  Merge Timing Exceptions                    :  Yes
-  Inter-SLR Compensation                     :  Conservative
-
-  Corner  Analyze    Analyze    
-  Name    Max Paths  Min Paths  
-  ------  ---------  ---------  
-  Slow    Yes        Yes        
-  Fast    Yes        Yes        
-
-
-------------------------------------------------------------------------------------------------
-| Report Methodology
-| ------------------
-------------------------------------------------------------------------------------------------
-
-Rule       Severity          Description                                     Violations  
----------  ----------------  ----------------------------------------------  ----------  
-TIMING-6   Critical Warning  No common primary clock between related clocks  2           
-TIMING-7   Critical Warning  No common node between related clocks           2           
-LUTAR-1    Warning           LUT drives async reset alert                    4           
-TIMING-16  Warning           Large setup violation                           145         
-XDCB-5     Warning           Runtime inefficient way to find pin objects     2           
-
-Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.
-
-
-
-check_timing report
-
-Table of Contents
------------------
-1. checking no_clock (0)
-2. checking constant_clock (0)
-3. checking pulse_width_clock (0)
-4. checking unconstrained_internal_endpoints (0)
-5. checking no_input_delay (0)
-6. checking no_output_delay (0)
-7. checking multiple_clock (0)
-8. checking generated_clocks (0)
-9. checking loops (0)
-10. checking partial_input_delay (0)
-11. checking partial_output_delay (0)
-12. checking latch_loops (0)
-
-1. checking no_clock (0)
-------------------------
- There are 0 register/latch pins with no clock.
-
-
-2. checking constant_clock (0)
-------------------------------
- There are 0 register/latch pins with constant_clock.
-
-
-3. checking pulse_width_clock (0)
----------------------------------
- There are 0 register/latch pins which need pulse_width check
-
-
-4. checking unconstrained_internal_endpoints (0)
-------------------------------------------------
- There are 0 pins that are not constrained for maximum delay.
-
- There are 0 pins that are not constrained for maximum delay due to constant clock.
-
-
-5. checking no_input_delay (0)
-------------------------------
- There are 0 input ports with no input delay specified.
-
- There are 0 input ports with no input delay but user has a false path constraint.
-
-
-6. checking no_output_delay (0)
--------------------------------
- There are 0 ports with no output delay specified.
-
- There are 0 ports with no output delay but user has a false path constraint
-
- There are 0 ports with no output delay but with a timing clock defined on it or propagating through it
-
-
-7. checking multiple_clock (0)
-------------------------------
- There are 0 register/latch pins with multiple clocks.
-
-
-8. checking generated_clocks (0)
---------------------------------
- There are 0 generated clocks that are not connected to a clock source.
-
-
-9. checking loops (0)
----------------------
- There are 0 combinational loops in the design.
-
-
-10. checking partial_input_delay (0)
-------------------------------------
- There are 0 input ports with partial input delay specified.
-
-
-11. checking partial_output_delay (0)
--------------------------------------
- There are 0 ports with partial output delay specified.
-
-
-12. checking latch_loops (0)
-----------------------------
- There are 0 combinational latch loops in the design through latch input
-
-
-
-------------------------------------------------------------------------------------------------
-| Design Timing Summary
-| ---------------------
-------------------------------------------------------------------------------------------------
-
-    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
-     -3.113     -294.925                    145                12380        0.055        0.000                      0                12364       -0.714       -0.714                       1                  7410  
-
-
-Timing constraints are not met.
-
-
-------------------------------------------------------------------------------------------------
-| Clock Summary
-| -------------
-------------------------------------------------------------------------------------------------
-
-Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
------                                                                                       ------------         ----------      --------------
-clk_sys_diff[0]                                                                             {0.000 2.500}        5.000           200.000         
-clk_trans_diff[0]                                                                           {0.000 4.000}        8.000           125.000         
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
-trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXOUTCLKFABRIC       {0.000 4.000}        8.000           125.000         
-trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK             {0.000 1.600}        3.200           312.500         
-trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLKFABRIC       {0.000 4.000}        8.000           125.000         
-
-
-------------------------------------------------------------------------------------------------
-| Intra Clock Table
-| -----------------
-------------------------------------------------------------------------------------------------
-
-Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
------                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
-clk_sys_diff[0]                                                                                   0.445        0.000                      0                10960        0.058        0.000                      0                10960       -0.714       -0.714                       1                  6836  
-clk_trans_diff[0]                                                                                                                                                                                                                             6.507        0.000                       0                     2  
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.334        0.000                      0                  958        0.055        0.000                      0                  958       15.732        0.000                       0                   507  
-trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK                   0.857        0.000                      0                  113        0.108        0.000                      0                  113        0.098        0.000                       0                    65  
-
-
-------------------------------------------------------------------------------------------------
-| Inter Clock Table
-| -----------------
-------------------------------------------------------------------------------------------------
-
-From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
-----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_sys_diff[0]                                                                                  32.300        0.000                      0                    8                                                                        
-trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK             clk_sys_diff[0]                                                                                  -2.268     -171.216                    104                  104        0.292        0.000                      0                  104  
-clk_sys_diff[0]                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.326        0.000                      0                    8                                                                        
-clk_sys_diff[0]                                                                             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK                  -3.113     -123.709                     41                   41        0.662        0.000                      0                   41  
-
-
-------------------------------------------------------------------------------------------------
-| Other Path Groups Table
-| -----------------------
-------------------------------------------------------------------------------------------------
-
-Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
-----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
-**async_default**                                                                           clk_sys_diff[0]                                                                             clk_sys_diff[0]                                                                                   2.306        0.000                      0                  152        0.136        0.000                      0                  152  
-**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.435        0.000                      0                  100        0.244        0.000                      0                  100  
-
-
-------------------------------------------------------------------------------------------------
-| User Ignored Path Table
-| -----------------------
-------------------------------------------------------------------------------------------------
-
-Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
-----------                                                                                  ----------                                                                                  --------                                                                                  
-(none)                                                                                                                                                                                  clk_sys_diff[0]                                                                             
-(none)                                                                                      clk_sys_diff[0]                                                                             clk_sys_diff[0]                                                                             
-(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_sys_diff[0]                                                                             
-(none)                                                                                      trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK             clk_sys_diff[0]                                                                             
-(none)                                                                                      clk_sys_diff[0]                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
-(none)                                                                                      clk_sys_diff[0]                                                                             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK             
-
-
-------------------------------------------------------------------------------------------------
-| Unconstrained Path Table
-| ------------------------
-------------------------------------------------------------------------------------------------
-
-Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
-----------                                                                                  ----------                                                                                  --------                                                                                  
-(none)                                                                                                                                                                                                                                                                              
-(none)                                                                                      clk_sys_diff[0]                                                                                                                                                                         
-(none)                                                                                      clk_trans_diff[0]                                                                                                                                                                       
-(none)                                                                                      trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK                                                                                                         
-(none)                                                                                                                                                                                  clk_sys_diff[0]                                                                             
-(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
-
-
-------------------------------------------------------------------------------------------------
-| Timing Details
-| --------------
-------------------------------------------------------------------------------------------------
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  clk_sys_diff[0]
-  To Clock:  clk_sys_diff[0]
-
-Setup :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
-PW    :            1  Failing Endpoint ,  Worst Slack       -0.714ns,  Total Violation       -0.714ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.445ns  (required time - arrival time)
-  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        4.179ns  (logic 0.638ns (15.265%)  route 3.541ns (84.735%))
-  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
-  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.685ns
-    Clock Pessimism Removal (CPR):    0.361ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
-    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
-                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
-    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
-                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
-    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
-                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
-    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
-                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
-    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
-                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
-                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
-    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
-                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
-    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
-                         net (fo=17, routed)          0.386     8.864    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
-    SLICE_X84Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X84Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]/C
-                         clock pessimism              0.361     9.635    
-                         clock uncertainty           -0.035     9.599    
-    SLICE_X84Y255        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]
-  -------------------------------------------------------------------
-                         required time                          9.309    
-                         arrival time                          -8.864    
-  -------------------------------------------------------------------
-                         slack                                  0.445    
-
-Slack (MET) :             0.445ns  (required time - arrival time)
-  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        4.179ns  (logic 0.638ns (15.265%)  route 3.541ns (84.735%))
-  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
-  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.685ns
-    Clock Pessimism Removal (CPR):    0.361ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
-    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
-                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
-    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
-                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
-    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
-                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
-    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
-                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
-    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
-                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
-                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
-    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
-                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
-    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
-                         net (fo=17, routed)          0.386     8.864    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
-    SLICE_X84Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X84Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]/C
-                         clock pessimism              0.361     9.635    
-                         clock uncertainty           -0.035     9.599    
-    SLICE_X84Y255        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]
-  -------------------------------------------------------------------
-                         required time                          9.309    
-                         arrival time                          -8.864    
-  -------------------------------------------------------------------
-                         slack                                  0.445    
-
-Slack (MET) :             0.449ns  (required time - arrival time)
-  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        4.197ns  (logic 0.638ns (15.203%)  route 3.559ns (84.797%))
-  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
-  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.271ns = ( 9.271 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.685ns
-    Clock Pessimism Removal (CPR):    0.361ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
-    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
-                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
-    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
-                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
-    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
-                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
-    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
-                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
-    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
-                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
-                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
-    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
-                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
-    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
-                         net (fo=17, routed)          0.404     8.881    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
-    SLICE_X82Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.212     9.271    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X82Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/C
-                         clock pessimism              0.361     9.633    
-                         clock uncertainty           -0.035     9.597    
-    SLICE_X82Y255        FDRE (Setup_fdre_C_CE)      -0.267     9.330    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]
-  -------------------------------------------------------------------
-                         required time                          9.330    
-                         arrival time                          -8.881    
-  -------------------------------------------------------------------
-                         slack                                  0.449    
-
-Slack (MET) :             0.500ns  (required time - arrival time)
-  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        4.125ns  (logic 0.638ns (15.469%)  route 3.487ns (84.532%))
-  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
-  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.685ns
-    Clock Pessimism Removal (CPR):    0.361ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
-    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
-                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
-    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
-                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
-    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
-                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
-    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
-                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
-    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
-                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
-                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
-    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
-                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
-    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
-                         net (fo=17, routed)          0.331     8.809    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
-    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]/C
-                         clock pessimism              0.361     9.635    
-                         clock uncertainty           -0.035     9.599    
-    SLICE_X84Y254        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]
-  -------------------------------------------------------------------
-                         required time                          9.309    
-                         arrival time                          -8.809    
-  -------------------------------------------------------------------
-                         slack                                  0.500    
-
-Slack (MET) :             0.500ns  (required time - arrival time)
-  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        4.125ns  (logic 0.638ns (15.469%)  route 3.487ns (84.532%))
-  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
-  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.685ns
-    Clock Pessimism Removal (CPR):    0.361ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
-    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
-                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
-    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
-                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
-    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
-                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
-    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
-                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
-    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
-                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
-                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
-    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
-                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
-    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
-                         net (fo=17, routed)          0.331     8.809    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
-    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]/C
-                         clock pessimism              0.361     9.635    
-                         clock uncertainty           -0.035     9.599    
-    SLICE_X84Y254        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]
-  -------------------------------------------------------------------
-                         required time                          9.309    
-                         arrival time                          -8.809    
-  -------------------------------------------------------------------
-                         slack                                  0.500    
-
-Slack (MET) :             0.500ns  (required time - arrival time)
-  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        4.125ns  (logic 0.638ns (15.469%)  route 3.487ns (84.532%))
-  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
-  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.685ns
-    Clock Pessimism Removal (CPR):    0.361ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
-    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
-                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
-    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
-                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
-    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
-                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
-    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
-                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
-    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
-                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
-                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
-    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
-                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
-    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
-                         net (fo=17, routed)          0.331     8.809    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
-    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]/C
-                         clock pessimism              0.361     9.635    
-                         clock uncertainty           -0.035     9.599    
-    SLICE_X84Y254        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]
-  -------------------------------------------------------------------
-                         required time                          9.309    
-                         arrival time                          -8.809    
-  -------------------------------------------------------------------
-                         slack                                  0.500    
-
-Slack (MET) :             0.500ns  (required time - arrival time)
-  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        4.125ns  (logic 0.638ns (15.469%)  route 3.487ns (84.532%))
-  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
-  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.685ns
-    Clock Pessimism Removal (CPR):    0.361ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
-    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
-                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
-    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
-                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
-    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
-                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
-    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
-                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
-    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
-                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
-                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
-    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
-                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
-    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
-                         net (fo=17, routed)          0.331     8.809    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
-    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]/C
-                         clock pessimism              0.361     9.635    
-                         clock uncertainty           -0.035     9.599    
-    SLICE_X84Y254        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]
-  -------------------------------------------------------------------
-                         required time                          9.309    
-                         arrival time                          -8.809    
-  -------------------------------------------------------------------
-                         slack                                  0.500    
-
-Slack (MET) :             0.513ns  (required time - arrival time)
-  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        4.112ns  (logic 0.638ns (15.516%)  route 3.474ns (84.484%))
-  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
-  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.685ns
-    Clock Pessimism Removal (CPR):    0.361ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
-    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
-                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
-    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
-                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
-    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
-                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
-    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
-                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
-    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
-                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
-                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
-    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
-                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
-    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
-                         net (fo=17, routed)          0.319     8.797    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
-    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]/C
-                         clock pessimism              0.361     9.635    
-                         clock uncertainty           -0.035     9.599    
-    SLICE_X84Y253        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]
-  -------------------------------------------------------------------
-                         required time                          9.309    
-                         arrival time                          -8.797    
-  -------------------------------------------------------------------
-                         slack                                  0.513    
-
-Slack (MET) :             0.513ns  (required time - arrival time)
-  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        4.112ns  (logic 0.638ns (15.516%)  route 3.474ns (84.484%))
-  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
-  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.685ns
-    Clock Pessimism Removal (CPR):    0.361ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
-    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
-                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
-    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
-                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
-    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
-                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
-    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
-                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
-    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
-                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
-                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
-    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
-                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
-    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
-                         net (fo=17, routed)          0.319     8.797    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
-    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]/C
-                         clock pessimism              0.361     9.635    
-                         clock uncertainty           -0.035     9.599    
-    SLICE_X84Y253        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]
-  -------------------------------------------------------------------
-                         required time                          9.309    
-                         arrival time                          -8.797    
-  -------------------------------------------------------------------
-                         slack                                  0.513    
-
-Slack (MET) :             0.513ns  (required time - arrival time)
-  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        4.112ns  (logic 0.638ns (15.516%)  route 3.474ns (84.484%))
-  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
-  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.685ns
-    Clock Pessimism Removal (CPR):    0.361ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
-    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
-                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
-    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
-                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
-    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
-                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
-    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
-                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
-    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
-                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
-                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
-    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
-                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
-    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
-                         net (fo=17, routed)          0.319     8.797    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
-    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/C
-                         clock pessimism              0.361     9.635    
-                         clock uncertainty           -0.035     9.599    
-    SLICE_X84Y253        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]
-  -------------------------------------------------------------------
-                         required time                          9.309    
-                         arrival time                          -8.797    
-  -------------------------------------------------------------------
-                         slack                                  0.513    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.058ns  (arrival time - required time)
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[17]_srl15/CE
-                            (rising edge-triggered cell SRL16E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.264ns  (logic 0.107ns (40.540%)  route 0.157ns (59.460%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.487ns
-    Source Clock Delay      (SCD):    2.101ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.604     2.101    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/s_dclk_i
-    SLICE_X78Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X78Y255        FDRE (Prop_fdre_C_Q)         0.107     2.208 r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_reg/Q
-                         net (fo=34, routed)          0.157     2.365    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CNT_LOAD_EN
-    SLICE_X82Y256        SRL16E                                       r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[17]_srl15/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.833     2.487    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CFG_CLK
-    SLICE_X82Y256        SRL16E                                       r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[17]_srl15/CLK
-                         clock pessimism             -0.184     2.302    
-    SLICE_X82Y256        SRL16E (Hold_srl16e_CLK_CE)
-                                                      0.005     2.307    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[17]_srl15
-  -------------------------------------------------------------------
-                         required time                         -2.307    
-                         arrival time                           2.365    
-  -------------------------------------------------------------------
-                         slack                                  0.058    
-
-Slack (MET) :             0.062ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.430ns  (logic 0.242ns (56.302%)  route 0.188ns (43.698%))
-  Logic Levels:           3  (CARRY4=2 LUT3=1)
-  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.503ns
-    Source Clock Delay      (SCD):    2.041ns
-    Clock Pessimism Removal (CPR):    0.164ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.544     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
-    SLICE_X111Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y249       FDRE (Prop_fdre_C_Q)         0.100     2.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/Q
-                         net (fo=3, routed)           0.187     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]
-    SLICE_X111Y249       LUT3 (Prop_lut3_I2_O)        0.032     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_3/O
-                         net (fo=1, routed)           0.000     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_3_n_0
-    SLICE_X111Y249       CARRY4 (Prop_carry4_DI[2]_CO[3])
-                                                      0.069     2.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
-                         net (fo=1, routed)           0.001     2.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_0
-    SLICE_X111Y250       CARRY4 (Prop_carry4_CI_O[0])
-                                                      0.041     2.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[0]
-                         net (fo=1, routed)           0.000     2.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_7
-    SLICE_X111Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.849     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
-    SLICE_X111Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/C
-                         clock pessimism             -0.164     2.338    
-    SLICE_X111Y250       FDRE (Hold_fdre_C_D)         0.071     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]
-  -------------------------------------------------------------------
-                         required time                         -2.409    
-                         arrival time                           2.471    
-  -------------------------------------------------------------------
-                         slack                                  0.062    
-
-Slack (MET) :             0.069ns  (arrival time - required time)
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[16]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.264ns  (logic 0.107ns (40.540%)  route 0.157ns (59.460%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.487ns
-    Source Clock Delay      (SCD):    2.101ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.604     2.101    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/s_dclk_i
-    SLICE_X78Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X78Y255        FDRE (Prop_fdre_C_Q)         0.107     2.208 r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_reg/Q
-                         net (fo=34, routed)          0.157     2.365    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CNT_LOAD_EN
-    SLICE_X82Y256        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[16]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.833     2.487    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CFG_CLK
-    SLICE_X82Y256        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[16]/C
-                         clock pessimism             -0.184     2.302    
-    SLICE_X82Y256        FDRE (Hold_fdre_C_CE)       -0.006     2.296    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[16]
-  -------------------------------------------------------------------
-                         required time                         -2.296    
-                         arrival time                           2.365    
-  -------------------------------------------------------------------
-                         slack                                  0.069    
-
-Slack (MET) :             0.070ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[16]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.438ns  (logic 0.333ns (76.074%)  route 0.105ns (23.926%))
-  Logic Levels:           4  (CARRY4=4)
-  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.534ns
-    Source Clock Delay      (SCD):    2.072ns
-    Clock Pessimism Removal (CPR):    0.164ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.575     2.072    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sysclk_in
-    SLICE_X131Y247       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X131Y247       FDRE (Prop_fdre_C_Q)         0.100     2.172 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]/Q
-                         net (fo=3, routed)           0.104     2.276    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]
-    SLICE_X131Y247       CARRY4 (Prop_carry4_S[0]_CO[3])
-                                                      0.142     2.418 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]_i_1/CO[3]
-                         net (fo=1, routed)           0.000     2.418    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]_i_1_n_0
-    SLICE_X131Y248       CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.025     2.443 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[8]_i_1/CO[3]
-                         net (fo=1, routed)           0.000     2.443    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[8]_i_1_n_0
-    SLICE_X131Y249       CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.025     2.468 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[12]_i_1/CO[3]
-                         net (fo=1, routed)           0.001     2.469    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[12]_i_1_n_0
-    SLICE_X131Y250       CARRY4 (Prop_carry4_CI_O[0])
-                                                      0.041     2.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[16]_i_1/O[0]
-                         net (fo=1, routed)           0.000     2.510    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[16]_i_1_n_7
-    SLICE_X131Y250       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[16]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.880     2.534    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sysclk_in
-    SLICE_X131Y250       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[16]/C
-                         clock pessimism             -0.164     2.369    
-    SLICE_X131Y250       FDRE (Hold_fdre_C_D)         0.071     2.440    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[16]
-  -------------------------------------------------------------------
-                         required time                         -2.440    
-                         arrival time                           2.510    
-  -------------------------------------------------------------------
-                         slack                                  0.070    
-
-Slack (MET) :             0.070ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.438ns  (logic 0.271ns (61.864%)  route 0.167ns (38.136%))
-  Logic Levels:           3  (CARRY4=2 LUT3=1)
-  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
-    Source Clock Delay      (SCD):    2.042ns
-    Clock Pessimism Removal (CPR):    0.164ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.545     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X114Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X114Y247       FDRE (Prop_fdre_C_Q)         0.118     2.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/Q
-                         net (fo=1, routed)           0.166     2.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_1[11]
-    SLICE_X115Y249       LUT3 (Prop_lut3_I0_O)        0.028     2.355 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[11]_i_2/O
-                         net (fo=1, routed)           0.000     2.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[11]_i_2_n_0
-    SLICE_X115Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.084     2.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]_i_1/CO[3]
-                         net (fo=1, routed)           0.001     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]_i_1_n_0
-    SLICE_X115Y250       CARRY4 (Prop_carry4_CI_O[0])
-                                                      0.041     2.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]_i_1/O[0]
-                         net (fo=1, routed)           0.000     2.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]_i_1_n_7
-    SLICE_X115Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
-    SLICE_X115Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/C
-                         clock pessimism             -0.164     2.339    
-    SLICE_X115Y250       FDRE (Hold_fdre_C_D)         0.071     2.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]
-  -------------------------------------------------------------------
-                         required time                         -2.410    
-                         arrival time                           2.480    
-  -------------------------------------------------------------------
-                         slack                                  0.070    
-
-Slack (MET) :             0.073ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.441ns  (logic 0.253ns (57.392%)  route 0.188ns (42.608%))
-  Logic Levels:           3  (CARRY4=2 LUT3=1)
-  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.503ns
-    Source Clock Delay      (SCD):    2.041ns
-    Clock Pessimism Removal (CPR):    0.164ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.544     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
-    SLICE_X111Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y249       FDRE (Prop_fdre_C_Q)         0.100     2.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/Q
-                         net (fo=3, routed)           0.187     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]
-    SLICE_X111Y249       LUT3 (Prop_lut3_I2_O)        0.032     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_3/O
-                         net (fo=1, routed)           0.000     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_3_n_0
-    SLICE_X111Y249       CARRY4 (Prop_carry4_DI[2]_CO[3])
-                                                      0.069     2.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
-                         net (fo=1, routed)           0.001     2.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_0
-    SLICE_X111Y250       CARRY4 (Prop_carry4_CI_O[2])
-                                                      0.052     2.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[2]
-                         net (fo=1, routed)           0.000     2.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_5
-    SLICE_X111Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.849     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
-    SLICE_X111Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/C
-                         clock pessimism             -0.164     2.338    
-    SLICE_X111Y250       FDRE (Hold_fdre_C_D)         0.071     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]
-  -------------------------------------------------------------------
-                         required time                         -2.409    
-                         arrival time                           2.482    
-  -------------------------------------------------------------------
-                         slack                                  0.073    
-
-Slack (MET) :             0.076ns  (arrival time - required time)
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.252ns  (logic 0.146ns (57.988%)  route 0.106ns (42.012%))
-  Logic Levels:           1  (LUT6=1)
-  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.388ns
-    Source Clock Delay      (SCD):    2.107ns
-    Clock Pessimism Removal (CPR):    0.164ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.610     2.107    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/s_dclk_i
-    SLICE_X82Y250        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X82Y250        FDRE (Prop_fdre_C_Q)         0.118     2.225 r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[2]/Q
-                         net (fo=1, routed)           0.106     2.331    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg_n_0_[2]
-    SLICE_X83Y249        LUT6 (Prop_lut6_I0_O)        0.028     2.359 r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow[1]_i_1/O
-                         net (fo=1, routed)           0.000     2.359    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow[1]
-    SLICE_X83Y249        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.734     2.388    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/s_dclk_i
-    SLICE_X83Y249        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[1]/C
-                         clock pessimism             -0.164     2.223    
-    SLICE_X83Y249        FDRE (Hold_fdre_C_D)         0.060     2.283    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[1]
-  -------------------------------------------------------------------
-                         required time                         -2.283    
-                         arrival time                           2.359    
-  -------------------------------------------------------------------
-                         slack                                  0.076    
-
-Slack (MET) :             0.077ns  (arrival time - required time)
-  Source:                 ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[8][45]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
-                            (rising edge-triggered cell RAMB36E1 clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.255ns  (logic 0.107ns (42.008%)  route 0.148ns (57.992%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.461ns
-    Source Clock Delay      (SCD):    2.071ns
-    Clock Pessimism Removal (CPR):    0.329ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.574     2.071    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
-    SLICE_X126Y249       FDRE                                         r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[8][45]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X126Y249       FDRE (Prop_fdre_C_Q)         0.107     2.178 r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[8][45]/Q
-                         net (fo=1, routed)           0.148     2.326    ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[9]
-    RAMB36_X4Y49         RAMB36E1                                     r  ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.808     2.461    ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
-    RAMB36_X4Y49         RAMB36E1                                     r  ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
-                         clock pessimism             -0.329     2.132    
-    RAMB36_X4Y49         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
-                                                      0.117     2.249    ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
-  -------------------------------------------------------------------
-                         required time                         -2.249    
-                         arrival time                           2.326    
-  -------------------------------------------------------------------
-                         slack                                  0.077    
-
-Slack (MET) :             0.078ns  (arrival time - required time)
-  Source:                 ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[8][47]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
-                            (rising edge-triggered cell RAMB36E1 clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.250ns  (logic 0.107ns (42.790%)  route 0.143ns (57.210%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.461ns
-    Source Clock Delay      (SCD):    2.071ns
-    Clock Pessimism Removal (CPR):    0.329ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.574     2.071    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
-    SLICE_X126Y249       FDRE                                         r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[8][47]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X126Y249       FDRE (Prop_fdre_C_Q)         0.107     2.178 r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[8][47]/Q
-                         net (fo=1, routed)           0.143     2.321    ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[11]
-    RAMB36_X4Y49         RAMB36E1                                     r  ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.808     2.461    ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
-    RAMB36_X4Y49         RAMB36E1                                     r  ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
-                         clock pessimism             -0.329     2.132    
-    RAMB36_X4Y49         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
-                                                      0.111     2.243    ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
-  -------------------------------------------------------------------
-                         required time                         -2.243    
-                         arrival time                           2.321    
-  -------------------------------------------------------------------
-                         slack                                  0.078    
-
-Slack (MET) :             0.081ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.449ns  (logic 0.261ns (58.152%)  route 0.188ns (41.848%))
-  Logic Levels:           3  (CARRY4=2 LUT3=1)
-  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.503ns
-    Source Clock Delay      (SCD):    2.041ns
-    Clock Pessimism Removal (CPR):    0.164ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.544     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
-    SLICE_X111Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y249       FDRE (Prop_fdre_C_Q)         0.100     2.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/Q
-                         net (fo=3, routed)           0.187     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]
-    SLICE_X111Y249       LUT3 (Prop_lut3_I2_O)        0.032     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_3/O
-                         net (fo=1, routed)           0.000     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_3_n_0
-    SLICE_X111Y249       CARRY4 (Prop_carry4_DI[2]_CO[3])
-                                                      0.069     2.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
-                         net (fo=1, routed)           0.001     2.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_0
-    SLICE_X111Y250       CARRY4 (Prop_carry4_CI_O[1])
-                                                      0.060     2.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[1]
-                         net (fo=1, routed)           0.000     2.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_6
-    SLICE_X111Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.849     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
-    SLICE_X111Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]/C
-                         clock pessimism             -0.164     2.338    
-    SLICE_X111Y250       FDRE (Hold_fdre_C_D)         0.071     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]
-  -------------------------------------------------------------------
-                         required time                         -2.409    
-                         arrival time                           2.490    
-  -------------------------------------------------------------------
-                         slack                                  0.081    
-
-
-
-
-
-Pulse Width Checks
---------------------------------------------------------------------------------------
-Clock Name:         clk_sys_diff[0]
-Waveform(ns):       { 0.000 2.500 }
-Period(ns):         5.000
-Sources:            { clk_sys_diff[0] }
-
-Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
-Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         5.000       -0.714     GTXE2_CHANNEL_X0Y8  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/DRPCLK
-Min Period        n/a     RAMB36E1/CLKARDCLK           n/a            2.095         5.000       2.905      RAMB36_X5Y49        ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
-Min Period        n/a     RAMB36E1/CLKBWRCLK           n/a            2.095         5.000       2.905      RAMB36_X5Y49        ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
-Min Period        n/a     RAMB36E1/CLKARDCLK           n/a            2.095         5.000       2.905      RAMB36_X4Y49        ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
-Min Period        n/a     RAMB36E1/CLKBWRCLK           n/a            2.095         5.000       2.905      RAMB36_X4Y49        ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
-Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK  n/a            1.493         5.000       3.507      GTXE2_COMMON_X0Y2   trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
-Min Period        n/a     BUFG/I                       n/a            1.408         5.000       3.591      BUFGCTRL_X0Y0       clk_sys_BUFG_inst/I
-Min Period        n/a     FDRE/C                       n/a            0.750         5.000       4.250      SLICE_X119Y242      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C
-Min Period        n/a     FDRE/C                       n/a            0.750         5.000       4.250      SLICE_X121Y251      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
-Min Period        n/a     FDRE/C                       n/a            0.750         5.000       4.250      SLICE_X121Y251      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]/C
-Low Pulse Width   Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-Low Pulse Width   Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-Low Pulse Width   Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-Low Pulse Width   Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-Low Pulse Width   Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-Low Pulse Width   Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-Low Pulse Width   Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-Low Pulse Width   Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-Low Pulse Width   Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-Low Pulse Width   Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-High Pulse Width  Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-High Pulse Width  Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-High Pulse Width  Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-High Pulse Width  Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-High Pulse Width  Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-High Pulse Width  Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-High Pulse Width  Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-High Pulse Width  Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-High Pulse Width  Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-High Pulse Width  Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  clk_trans_diff[0]
-  To Clock:  clk_trans_diff[0]
-
-Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-PW    :            0  Failing Endpoints,  Worst Slack        6.507ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Pulse Width Checks
---------------------------------------------------------------------------------------
-Clock Name:         clk_trans_diff[0]
-Waveform(ns):       { 0.000 4.000 }
-Period(ns):         8.000
-Sources:            { clk_trans_diff[0] }
-
-Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
-Min Period  n/a     GTXE2_COMMON/GTREFCLK0  n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y2  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
-Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y4   trans_wiz_TxRx/U0/gt_usrclk_source/ibufds_instq0_clk0/I
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-
-Setup :            0  Failing Endpoints,  Worst Slack       29.334ns,  Total Violation        0.000ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
-PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             29.334ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.671ns  (logic 0.973ns (26.506%)  route 2.698ns (73.494%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.381ns
-    Clock Pessimism Removal (CPR):    0.600ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
-                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
-    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
-                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
-    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
-                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.476     7.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X110Y233       LUT3 (Prop_lut3_I1_O)        0.132     8.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
-                         net (fo=1, routed)           0.000     8.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
-    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.091    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
-                         clock pessimism              0.600    37.357    
-                         clock uncertainty           -0.035    37.321    
-    SLICE_X110Y233       FDRE (Setup_fdre_C_D)        0.064    37.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
-  -------------------------------------------------------------------
-                         required time                         37.385    
-                         arrival time                          -8.051    
-  -------------------------------------------------------------------
-                         slack                                 29.334    
-
-Slack (MET) :             29.339ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.667ns  (logic 0.973ns (26.535%)  route 2.694ns (73.465%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.381ns
-    Clock Pessimism Removal (CPR):    0.600ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
-                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
-    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
-                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
-    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
-                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.472     7.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X110Y233       LUT3 (Prop_lut3_I1_O)        0.132     8.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
-                         net (fo=1, routed)           0.000     8.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
-    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.091    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
-                         clock pessimism              0.600    37.357    
-                         clock uncertainty           -0.035    37.321    
-    SLICE_X110Y233       FDRE (Setup_fdre_C_D)        0.065    37.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
-  -------------------------------------------------------------------
-                         required time                         37.386    
-                         arrival time                          -8.047    
-  -------------------------------------------------------------------
-                         slack                                 29.339    
-
-Slack (MET) :             29.340ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.667ns  (logic 0.973ns (26.535%)  route 2.694ns (73.465%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.381ns
-    Clock Pessimism Removal (CPR):    0.600ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
-                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
-    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
-                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
-    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
-                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.472     7.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X110Y233       LUT3 (Prop_lut3_I1_O)        0.132     8.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
-                         net (fo=1, routed)           0.000     8.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
-    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.091    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
-                         clock pessimism              0.600    37.357    
-                         clock uncertainty           -0.035    37.321    
-    SLICE_X110Y233       FDRE (Setup_fdre_C_D)        0.066    37.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
-  -------------------------------------------------------------------
-                         required time                         37.387    
-                         arrival time                          -8.047    
-  -------------------------------------------------------------------
-                         slack                                 29.340    
-
-Slack (MET) :             29.425ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.582ns  (logic 0.973ns (27.165%)  route 2.609ns (72.835%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.381ns
-    Clock Pessimism Removal (CPR):    0.600ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
-                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
-    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
-                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
-    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
-                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.387     7.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X110Y233       LUT3 (Prop_lut3_I1_O)        0.132     7.962 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
-                         net (fo=1, routed)           0.000     7.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
-    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.091    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
-                         clock pessimism              0.600    37.357    
-                         clock uncertainty           -0.035    37.321    
-    SLICE_X110Y233       FDRE (Setup_fdre_C_D)        0.066    37.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
-  -------------------------------------------------------------------
-                         required time                         37.387    
-                         arrival time                          -7.962    
-  -------------------------------------------------------------------
-                         slack                                 29.425    
-
-Slack (MET) :             29.464ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.543ns  (logic 0.973ns (27.465%)  route 2.570ns (72.535%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.381ns
-    Clock Pessimism Removal (CPR):    0.600ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
-                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
-    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
-                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
-    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
-                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.348     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X110Y234       LUT3 (Prop_lut3_I1_O)        0.132     7.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
-    SLICE_X110Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.092    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
-                         clock pessimism              0.600    37.358    
-                         clock uncertainty           -0.035    37.322    
-    SLICE_X110Y234       FDRE (Setup_fdre_C_D)        0.065    37.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
-  -------------------------------------------------------------------
-                         required time                         37.387    
-                         arrival time                          -7.923    
-  -------------------------------------------------------------------
-                         slack                                 29.464    
-
-Slack (MET) :             29.600ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.406ns  (logic 0.973ns (28.570%)  route 2.433ns (71.430%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.381ns
-    Clock Pessimism Removal (CPR):    0.600ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
-                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
-    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
-                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
-    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
-                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.211     7.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X110Y234       LUT3 (Prop_lut3_I1_O)        0.132     7.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
-                         net (fo=1, routed)           0.000     7.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
-    SLICE_X110Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.092    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
-                         clock pessimism              0.600    37.358    
-                         clock uncertainty           -0.035    37.322    
-    SLICE_X110Y234       FDRE (Setup_fdre_C_D)        0.064    37.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
-  -------------------------------------------------------------------
-                         required time                         37.386    
-                         arrival time                          -7.786    
-  -------------------------------------------------------------------
-                         slack                                 29.600    
-
-Slack (MET) :             29.640ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.357ns  (logic 0.973ns (28.980%)  route 2.384ns (71.020%))
-  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
-  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.381ns
-    Clock Pessimism Removal (CPR):    0.623ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
-                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
-    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
-                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
-    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
-                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.163     7.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X109Y234       LUT6 (Prop_lut6_I2_O)        0.132     7.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
-                         net (fo=1, routed)           0.000     7.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
-    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.092    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
-                         clock pessimism              0.623    37.381    
-                         clock uncertainty           -0.035    37.345    
-    SLICE_X109Y234       FDRE (Setup_fdre_C_D)        0.033    37.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
-  -------------------------------------------------------------------
-                         required time                         37.378    
-                         arrival time                          -7.738    
-  -------------------------------------------------------------------
-                         slack                                 29.640    
-
-Slack (MET) :             29.777ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.230ns  (logic 0.877ns (27.150%)  route 2.353ns (72.850%))
-  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
-  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.381ns
-    Clock Pessimism Removal (CPR):    0.602ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
-                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
-    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
-                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
-    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
-                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.701     7.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X108Y234       LUT6 (Prop_lut6_I0_O)        0.043     7.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
-                         net (fo=1, routed)           0.244     7.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
-    SLICE_X108Y234       LUT6 (Prop_lut6_I0_O)        0.043     7.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.611    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
-    SLICE_X108Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.092    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X108Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
-                         clock pessimism              0.602    37.360    
-                         clock uncertainty           -0.035    37.324    
-    SLICE_X108Y234       FDRE (Setup_fdre_C_D)        0.064    37.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
-  -------------------------------------------------------------------
-                         required time                         37.388    
-                         arrival time                          -7.611    
-  -------------------------------------------------------------------
-                         slack                                 29.777    
-
-Slack (MET) :             29.815ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.166ns  (logic 0.388ns (12.255%)  route 2.778ns (87.745%))
-  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.895ns = ( 36.895 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.390ns
-    Clock Pessimism Removal (CPR):    0.499ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.238     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X114Y244       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X114Y244       FDRE (Prop_fdre_C_Q)         0.259     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
-                         net (fo=25, routed)          1.358     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
-    SLICE_X120Y252       LUT3 (Prop_lut3_I1_O)        0.043     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst_i_2/O
-                         net (fo=10, routed)          0.754     6.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
-    SLICE_X116Y254       LUT6 (Prop_lut6_I1_O)        0.043     6.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
-                         net (fo=1, routed)           0.164     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
-    SLICE_X116Y254       LUT4 (Prop_lut4_I3_O)        0.043     7.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
-                         net (fo=2, routed)           0.502     7.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
-    SLICE_X116Y254       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.229    36.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
-    SLICE_X116Y254       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
-                         clock pessimism              0.499    37.394    
-                         clock uncertainty           -0.035    37.358    
-    SLICE_X116Y254       FDPE (Setup_fdpe_C_D)        0.013    37.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
-  -------------------------------------------------------------------
-                         required time                         37.371    
-                         arrival time                          -7.556    
-  -------------------------------------------------------------------
-                         slack                                 29.815    
-
-Slack (MET) :             29.882ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.098ns  (logic 0.487ns (15.719%)  route 2.611ns (84.281%))
-  Logic Levels:           3  (LUT5=2 LUT6=1)
-  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.762ns = ( 36.762 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.390ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.238     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X114Y244       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X114Y244       FDRE (Prop_fdre_C_Q)         0.259     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
-                         net (fo=25, routed)          1.358     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
-    SLICE_X120Y252       LUT5 (Prop_lut5_I2_O)        0.051     6.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_6/O
-                         net (fo=1, routed)           0.792     6.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_6_n_0
-    SLICE_X118Y241       LUT6 (Prop_lut6_I0_O)        0.134     6.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4/O
-                         net (fo=1, routed)           0.461     7.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4_n_0
-    SLICE_X118Y237       LUT5 (Prop_lut5_I2_O)        0.043     7.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_1/O
-                         net (fo=1, routed)           0.000     7.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
-    SLICE_X118Y237       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.096    36.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
-    SLICE_X118Y237       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
-                         clock pessimism              0.579    37.341    
-                         clock uncertainty           -0.035    37.305    
-    SLICE_X118Y237       FDRE (Setup_fdre_C_D)        0.064    37.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
-  -------------------------------------------------------------------
-                         required time                         37.369    
-                         arrival time                          -7.488    
-  -------------------------------------------------------------------
-                         slack                                 29.882    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.055ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.200ns  (logic 0.100ns (49.965%)  route 0.100ns (50.035%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.683ns
-    Source Clock Delay      (SCD):    2.187ns
-    Clock Pessimism Removal (CPR):    0.482ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.542     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X109Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y241       FDCE (Prop_fdce_C_Q)         0.100     2.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
-                         net (fo=2, routed)           0.100     2.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
-    SLICE_X108Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X108Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
-                         clock pessimism             -0.482     2.201    
-    SLICE_X108Y242       RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.131     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
-  -------------------------------------------------------------------
-                         required time                         -2.332    
-                         arrival time                           2.387    
-  -------------------------------------------------------------------
-                         slack                                  0.055    
-
-Slack (MET) :             0.060ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.683ns
-    Source Clock Delay      (SCD):    2.187ns
-    Clock Pessimism Removal (CPR):    0.485ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.542     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X111Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y241       FDCE (Prop_fdce_C_Q)         0.100     2.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
-                         net (fo=2, routed)           0.103     2.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
-    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-                         clock pessimism             -0.485     2.198    
-    SLICE_X110Y241       RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.132     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
-  -------------------------------------------------------------------
-                         required time                         -2.330    
-                         arrival time                           2.390    
-  -------------------------------------------------------------------
-                         slack                                  0.060    
-
-Slack (MET) :             0.080ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.202ns  (logic 0.100ns (49.464%)  route 0.102ns (50.536%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.683ns
-    Source Clock Delay      (SCD):    2.187ns
-    Clock Pessimism Removal (CPR):    0.482ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.542     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X109Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y241       FDCE (Prop_fdce_C_Q)         0.100     2.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
-                         net (fo=2, routed)           0.102     2.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
-    SLICE_X108Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X108Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
-                         clock pessimism             -0.482     2.201    
-    SLICE_X108Y242       RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.108     2.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
-  -------------------------------------------------------------------
-                         required time                         -2.309    
-                         arrival time                           2.389    
-  -------------------------------------------------------------------
-                         slack                                  0.080    
-
-Slack (MET) :             0.098ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.243ns  (logic 0.100ns (41.233%)  route 0.143ns (58.767%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.683ns
-    Source Clock Delay      (SCD):    2.187ns
-    Clock Pessimism Removal (CPR):    0.482ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.542     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X109Y242       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y242       FDCE (Prop_fdce_C_Q)         0.100     2.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
-                         net (fo=2, routed)           0.143     2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
-    SLICE_X110Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
-    SLICE_X110Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
-                         clock pessimism             -0.482     2.201    
-    SLICE_X110Y242       RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.131     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
-  -------------------------------------------------------------------
-                         required time                         -2.332    
-                         arrival time                           2.429    
-  -------------------------------------------------------------------
-                         slack                                  0.098    
-
-Slack (MET) :             0.100ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.204ns  (logic 0.091ns (44.588%)  route 0.113ns (55.412%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.683ns
-    Source Clock Delay      (SCD):    2.187ns
-    Clock Pessimism Removal (CPR):    0.485ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.542     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X111Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y241       FDCE (Prop_fdce_C_Q)         0.091     2.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
-                         net (fo=2, routed)           0.113     2.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
-    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-                         clock pessimism             -0.485     2.198    
-    SLICE_X110Y241       RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.093     2.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
-  -------------------------------------------------------------------
-                         required time                         -2.291    
-                         arrival time                           2.391    
-  -------------------------------------------------------------------
-                         slack                                  0.100    
-
-Slack (MET) :             0.107ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.191ns  (logic 0.091ns (47.660%)  route 0.100ns (52.340%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.683ns
-    Source Clock Delay      (SCD):    2.187ns
-    Clock Pessimism Removal (CPR):    0.482ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.542     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X109Y242       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y242       FDCE (Prop_fdce_C_Q)         0.091     2.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
-                         net (fo=2, routed)           0.100     2.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
-    SLICE_X110Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
-    SLICE_X110Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
-                         clock pessimism             -0.482     2.201    
-    SLICE_X110Y242       RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.070     2.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
-  -------------------------------------------------------------------
-                         required time                         -2.271    
-                         arrival time                           2.377    
-  -------------------------------------------------------------------
-                         slack                                  0.107    
-
-Slack (MET) :             0.108ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.785ns
-    Source Clock Delay      (SCD):    2.270ns
-    Clock Pessimism Removal (CPR):    0.515ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.625     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X117Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X117Y255       FDCE (Prop_fdce_C_Q)         0.100     2.370 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
-                         net (fo=1, routed)           0.055     2.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
-    SLICE_X117Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.849     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
-    SLICE_X117Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
-                         clock pessimism             -0.515     2.270    
-    SLICE_X117Y255       FDCE (Hold_fdce_C_D)         0.047     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.317    
-                         arrival time                           2.424    
-  -------------------------------------------------------------------
-                         slack                                  0.108    
-
-Slack (MET) :             0.108ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.785ns
-    Source Clock Delay      (SCD):    2.270ns
-    Clock Pessimism Removal (CPR):    0.515ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.625     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X117Y253       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X117Y253       FDPE (Prop_fdpe_C_Q)         0.100     2.370 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
-                         net (fo=1, routed)           0.055     2.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
-    SLICE_X117Y253       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.849     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X117Y253       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
-                         clock pessimism             -0.515     2.270    
-    SLICE_X117Y253       FDPE (Hold_fdpe_C_D)         0.047     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
-  -------------------------------------------------------------------
-                         required time                         -2.317    
-                         arrival time                           2.424    
-  -------------------------------------------------------------------
-                         slack                                  0.108    
-
-Slack (MET) :             0.108ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.682ns
-    Source Clock Delay      (SCD):    2.186ns
-    Clock Pessimism Removal (CPR):    0.496ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
-    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y239       FDCE (Prop_fdce_C_Q)         0.100     2.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
-                         net (fo=1, routed)           0.055     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
-    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
-    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
-                         clock pessimism             -0.496     2.186    
-    SLICE_X109Y239       FDCE (Hold_fdce_C_D)         0.047     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         -2.233    
-                         arrival time                           2.340    
-  -------------------------------------------------------------------
-                         slack                                  0.108    
-
-Slack (MET) :             0.108ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.682ns
-    Source Clock Delay      (SCD):    2.186ns
-    Clock Pessimism Removal (CPR):    0.496ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
-    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y239       FDCE (Prop_fdce_C_Q)         0.100     2.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
-                         net (fo=1, routed)           0.055     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
-    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
-    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
-                         clock pessimism             -0.496     2.186    
-    SLICE_X109Y239       FDCE (Hold_fdce_C_D)         0.047     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         required time                         -2.233    
-                         arrival time                           2.340    
-  -------------------------------------------------------------------
-                         slack                                  0.108    
-
-
-
-
-
-Pulse Width Checks
---------------------------------------------------------------------------------------
-Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-Waveform(ns):       { 0.000 16.500 }
-Period(ns):         33.000
-Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }
-
-Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
-Min Period        n/a     BUFG/I      n/a            1.408         33.000      31.591     BUFGCTRL_X0Y1   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X118Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X116Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X118Y252  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X118Y251  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X118Y251  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X118Y251  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X118Y251  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[6]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X116Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X115Y243  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  To Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-
-Setup :            0  Failing Endpoints,  Worst Slack        0.857ns,  Total Violation        0.000ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
-PW    :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.857ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.103ns  (logic 0.388ns (18.449%)  route 1.715ns (81.551%))
-  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
-  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.401ns = ( 5.601 - 3.200 ) 
-    Source Clock Delay      (SCD):    2.659ns
-    Clock Pessimism Removal (CPR):    0.231ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
-                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
-    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
-                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
-    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
-                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
-    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
-                         net (fo=13, routed)          0.524     4.762    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
-    SLICE_X134Y261       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      3.200     3.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.274     5.601    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y261       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
-                         clock pessimism              0.231     5.832    
-                         clock uncertainty           -0.035     5.797    
-    SLICE_X134Y261       FDRE (Setup_fdre_C_CE)      -0.178     5.619    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
-  -------------------------------------------------------------------
-                         required time                          5.619    
-                         arrival time                          -4.762    
-  -------------------------------------------------------------------
-                         slack                                  0.857    
-
-Slack (MET) :             0.979ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.008ns  (logic 0.388ns (19.324%)  route 1.620ns (80.676%))
-  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
-  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.403ns = ( 5.603 - 3.200 ) 
-    Source Clock Delay      (SCD):    2.659ns
-    Clock Pessimism Removal (CPR):    0.256ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
-                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
-    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
-                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
-    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
-                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
-    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
-                         net (fo=13, routed)          0.429     4.667    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      3.200     3.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.276     5.603    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-                         clock pessimism              0.256     5.859    
-                         clock uncertainty           -0.035     5.824    
-    SLICE_X134Y259       FDRE (Setup_fdre_C_CE)      -0.178     5.646    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
-  -------------------------------------------------------------------
-                         required time                          5.646    
-                         arrival time                          -4.667    
-  -------------------------------------------------------------------
-                         slack                                  0.979    
-
-Slack (MET) :             0.979ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.008ns  (logic 0.388ns (19.324%)  route 1.620ns (80.676%))
-  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
-  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.403ns = ( 5.603 - 3.200 ) 
-    Source Clock Delay      (SCD):    2.659ns
-    Clock Pessimism Removal (CPR):    0.256ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
-                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
-    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
-                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
-    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
-                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
-    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
-                         net (fo=13, routed)          0.429     4.667    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      3.200     3.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.276     5.603    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
-                         clock pessimism              0.256     5.859    
-                         clock uncertainty           -0.035     5.824    
-    SLICE_X134Y259       FDRE (Setup_fdre_C_CE)      -0.178     5.646    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
-  -------------------------------------------------------------------
-                         required time                          5.646    
-                         arrival time                          -4.667    
-  -------------------------------------------------------------------
-                         slack                                  0.979    
-
-Slack (MET) :             0.979ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.008ns  (logic 0.388ns (19.324%)  route 1.620ns (80.676%))
-  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
-  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.403ns = ( 5.603 - 3.200 ) 
-    Source Clock Delay      (SCD):    2.659ns
-    Clock Pessimism Removal (CPR):    0.256ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
-                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
-    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
-                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
-    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
-                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
-    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
-                         net (fo=13, routed)          0.429     4.667    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      3.200     3.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.276     5.603    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
-                         clock pessimism              0.256     5.859    
-                         clock uncertainty           -0.035     5.824    
-    SLICE_X134Y259       FDRE (Setup_fdre_C_CE)      -0.178     5.646    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
-  -------------------------------------------------------------------
-                         required time                          5.646    
-                         arrival time                          -4.667    
-  -------------------------------------------------------------------
-                         slack                                  0.979    
-
-Slack (MET) :             0.979ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.008ns  (logic 0.388ns (19.324%)  route 1.620ns (80.676%))
-  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
-  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.403ns = ( 5.603 - 3.200 ) 
-    Source Clock Delay      (SCD):    2.659ns
-    Clock Pessimism Removal (CPR):    0.256ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
-                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
-    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
-                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
-    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
-                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
-    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
-                         net (fo=13, routed)          0.429     4.667    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      3.200     3.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.276     5.603    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
-                         clock pessimism              0.256     5.859    
-                         clock uncertainty           -0.035     5.824    
-    SLICE_X134Y259       FDRE (Setup_fdre_C_CE)      -0.178     5.646    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
-  -------------------------------------------------------------------
-                         required time                          5.646    
-                         arrival time                          -4.667    
-  -------------------------------------------------------------------
-                         slack                                  0.979    
-
-Slack (MET) :             0.980ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        1.981ns  (logic 0.388ns (19.588%)  route 1.593ns (80.412%))
-  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
-  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.402ns = ( 5.602 - 3.200 ) 
-    Source Clock Delay      (SCD):    2.659ns
-    Clock Pessimism Removal (CPR):    0.231ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
-                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
-    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
-                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
-    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
-                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
-    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
-                         net (fo=13, routed)          0.402     4.640    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
-    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      3.200     3.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.275     5.602    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
-                         clock pessimism              0.231     5.833    
-                         clock uncertainty           -0.035     5.798    
-    SLICE_X134Y260       FDRE (Setup_fdre_C_CE)      -0.178     5.620    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
-  -------------------------------------------------------------------
-                         required time                          5.620    
-                         arrival time                          -4.640    
-  -------------------------------------------------------------------
-                         slack                                  0.980    
-
-Slack (MET) :             0.980ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        1.981ns  (logic 0.388ns (19.588%)  route 1.593ns (80.412%))
-  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
-  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.402ns = ( 5.602 - 3.200 ) 
-    Source Clock Delay      (SCD):    2.659ns
-    Clock Pessimism Removal (CPR):    0.231ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
-                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
-    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
-                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
-    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
-                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
-    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
-                         net (fo=13, routed)          0.402     4.640    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
-    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      3.200     3.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.275     5.602    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
-                         clock pessimism              0.231     5.833    
-                         clock uncertainty           -0.035     5.798    
-    SLICE_X134Y260       FDRE (Setup_fdre_C_CE)      -0.178     5.620    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
-  -------------------------------------------------------------------
-                         required time                          5.620    
-                         arrival time                          -4.640    
-  -------------------------------------------------------------------
-                         slack                                  0.980    
-
-Slack (MET) :             0.980ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        1.981ns  (logic 0.388ns (19.588%)  route 1.593ns (80.412%))
-  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
-  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.402ns = ( 5.602 - 3.200 ) 
-    Source Clock Delay      (SCD):    2.659ns
-    Clock Pessimism Removal (CPR):    0.231ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
-                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
-    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
-                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
-    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
-                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
-    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
-                         net (fo=13, routed)          0.402     4.640    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
-    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      3.200     3.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.275     5.602    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
-                         clock pessimism              0.231     5.833    
-                         clock uncertainty           -0.035     5.798    
-    SLICE_X134Y260       FDRE (Setup_fdre_C_CE)      -0.178     5.620    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
-  -------------------------------------------------------------------
-                         required time                          5.620    
-                         arrival time                          -4.640    
-  -------------------------------------------------------------------
-                         slack                                  0.980    
-
-Slack (MET) :             0.980ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        1.981ns  (logic 0.388ns (19.588%)  route 1.593ns (80.412%))
-  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
-  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.402ns = ( 5.602 - 3.200 ) 
-    Source Clock Delay      (SCD):    2.659ns
-    Clock Pessimism Removal (CPR):    0.231ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
-                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
-    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
-                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
-    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
-                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
-    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
-                         net (fo=13, routed)          0.402     4.640    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
-    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      3.200     3.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.275     5.602    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
-                         clock pessimism              0.231     5.833    
-                         clock uncertainty           -0.035     5.798    
-    SLICE_X134Y260       FDRE (Setup_fdre_C_CE)      -0.178     5.620    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
-  -------------------------------------------------------------------
-                         required time                          5.620    
-                         arrival time                          -4.640    
-  -------------------------------------------------------------------
-                         slack                                  0.980    
-
-Slack (MET) :             1.028ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        1.911ns  (logic 0.352ns (18.418%)  route 1.559ns (81.582%))
-  Logic Levels:           3  (LUT2=1 LUT4=2)
-  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.271ns = ( 5.471 - 3.200 ) 
-    Source Clock Delay      (SCD):    2.496ns
-    Clock Pessimism Removal (CPR):    0.201ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.284     2.496    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X131Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X131Y240       FDRE (Prop_fdre_C_Q)         0.223     2.719 f  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/Q
-                         net (fo=2, routed)           0.469     3.188    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]
-    SLICE_X130Y242       LUT4 (Prop_lut4_I1_O)        0.043     3.231 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_4/O
-                         net (fo=1, routed)           0.443     3.674    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_4_n_0
-    SLICE_X130Y241       LUT4 (Prop_lut4_I1_O)        0.043     3.717 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
-                         net (fo=2, routed)           0.195     3.912    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
-    SLICE_X130Y240       LUT2 (Prop_lut2_I0_O)        0.043     3.955 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
-                         net (fo=16, routed)          0.452     4.407    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
-    SLICE_X131Y243       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      3.200     3.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.144     5.471    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X131Y243       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
-                         clock pessimism              0.201     5.672    
-                         clock uncertainty           -0.035     5.637    
-    SLICE_X131Y243       FDRE (Setup_fdre_C_CE)      -0.201     5.436    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]
-  -------------------------------------------------------------------
-                         required time                          5.436    
-                         arrival time                          -4.407    
-  -------------------------------------------------------------------
-                         slack                                  1.028    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.108ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.487ns
-    Source Clock Delay      (SCD):    1.218ns
-    Clock Pessimism Removal (CPR):    0.269ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.651     1.218    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X131Y257       FDRE (Prop_fdre_C_Q)         0.100     1.318 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
-                         net (fo=1, routed)           0.055     1.373    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
-    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.876     1.487    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
-                         clock pessimism             -0.269     1.218    
-    SLICE_X131Y257       FDRE (Hold_fdre_C_D)         0.047     1.265    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
-  -------------------------------------------------------------------
-                         required time                         -1.265    
-                         arrival time                           1.373    
-  -------------------------------------------------------------------
-                         slack                                  0.108    
-
-Slack (MET) :             0.108ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.490ns
-    Source Clock Delay      (SCD):    1.220ns
-    Clock Pessimism Removal (CPR):    0.270ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.653     1.220    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X133Y258       FDRE (Prop_fdre_C_Q)         0.100     1.320 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
-                         net (fo=1, routed)           0.055     1.375    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
-    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.879     1.490    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
-                         clock pessimism             -0.270     1.220    
-    SLICE_X133Y258       FDRE (Hold_fdre_C_D)         0.047     1.267    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
-  -------------------------------------------------------------------
-                         required time                         -1.267    
-                         arrival time                           1.375    
-  -------------------------------------------------------------------
-                         slack                                  0.108    
-
-Slack (MET) :             0.131ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.390ns
-    Source Clock Delay      (SCD):    1.140ns
-    Clock Pessimism Removal (CPR):    0.250ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.573     1.140    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X132Y240       FDRE (Prop_fdre_C_Q)         0.118     1.258 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
-                         net (fo=1, routed)           0.055     1.313    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.779     1.390    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
-                         clock pessimism             -0.250     1.140    
-    SLICE_X132Y240       FDRE (Hold_fdre_C_D)         0.042     1.182    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
-  -------------------------------------------------------------------
-                         required time                         -1.182    
-                         arrival time                           1.313    
-  -------------------------------------------------------------------
-                         slack                                  0.131    
-
-Slack (MET) :             0.131ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.386ns
-    Source Clock Delay      (SCD):    1.137ns
-    Clock Pessimism Removal (CPR):    0.249ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.570     1.137    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X130Y239       FDRE (Prop_fdre_C_Q)         0.118     1.255 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
-                         net (fo=1, routed)           0.055     1.310    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
-    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.775     1.386    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
-                         clock pessimism             -0.249     1.137    
-    SLICE_X130Y239       FDRE (Hold_fdre_C_D)         0.042     1.179    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
-  -------------------------------------------------------------------
-                         required time                         -1.179    
-                         arrival time                           1.310    
-  -------------------------------------------------------------------
-                         slack                                  0.131    
-
-Slack (MET) :             0.163ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.390ns
-    Source Clock Delay      (SCD):    1.140ns
-    Clock Pessimism Removal (CPR):    0.239ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.573     1.140    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X132Y240       FDRE (Prop_fdre_C_Q)         0.118     1.258 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
-                         net (fo=1, routed)           0.096     1.354    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/data_out
-    SLICE_X133Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.779     1.390    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X133Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
-                         clock pessimism             -0.239     1.151    
-    SLICE_X133Y240       FDRE (Hold_fdre_C_D)         0.040     1.191    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg
-  -------------------------------------------------------------------
-                         required time                         -1.191    
-                         arrival time                           1.354    
-  -------------------------------------------------------------------
-                         slack                                  0.163    
-
-Slack (MET) :             0.163ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.386ns
-    Source Clock Delay      (SCD):    1.137ns
-    Clock Pessimism Removal (CPR):    0.238ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.570     1.137    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X130Y239       FDRE (Prop_fdre_C_Q)         0.118     1.255 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
-                         net (fo=1, routed)           0.096     1.351    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2
-    SLICE_X131Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.775     1.386    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X131Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
-                         clock pessimism             -0.238     1.148    
-    SLICE_X131Y239       FDRE (Hold_fdre_C_D)         0.040     1.188    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
-  -------------------------------------------------------------------
-                         required time                         -1.188    
-                         arrival time                           1.351    
-  -------------------------------------------------------------------
-                         slack                                  0.163    
-
-Slack (MET) :             0.191ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.487ns
-    Source Clock Delay      (SCD):    1.218ns
-    Clock Pessimism Removal (CPR):    0.269ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.651     1.218    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X131Y257       FDRE (Prop_fdre_C_Q)         0.091     1.309 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/Q
-                         net (fo=1, routed)           0.106     1.415    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync2
-    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.876     1.487    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
-                         clock pessimism             -0.269     1.218    
-    SLICE_X131Y257       FDRE (Hold_fdre_C_D)         0.006     1.224    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3
-  -------------------------------------------------------------------
-                         required time                         -1.224    
-                         arrival time                           1.415    
-  -------------------------------------------------------------------
-                         slack                                  0.191    
-
-Slack (MET) :             0.191ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.490ns
-    Source Clock Delay      (SCD):    1.220ns
-    Clock Pessimism Removal (CPR):    0.270ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.653     1.220    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X133Y258       FDRE (Prop_fdre_C_Q)         0.091     1.311 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
-                         net (fo=1, routed)           0.106     1.417    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync2
-    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.879     1.490    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
-                         clock pessimism             -0.270     1.220    
-    SLICE_X133Y258       FDRE (Hold_fdre_C_D)         0.006     1.226    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
-  -------------------------------------------------------------------
-                         required time                         -1.226    
-                         arrival time                           1.417    
-  -------------------------------------------------------------------
-                         slack                                  0.191    
-
-Slack (MET) :             0.205ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        0.292ns  (logic 0.146ns (50.030%)  route 0.146ns (49.970%))
-  Logic Levels:           1  (LUT4=1)
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.490ns
-    Source Clock Delay      (SCD):    1.220ns
-    Clock Pessimism Removal (CPR):    0.270ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.653     1.220    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X132Y258       FDRE (Prop_fdre_C_Q)         0.118     1.338 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
-                         net (fo=2, routed)           0.146     1.484    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg_n_0
-    SLICE_X132Y258       LUT4 (Prop_lut4_I0_O)        0.028     1.512 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_1/O
-                         net (fo=1, routed)           0.000     1.512    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_1_n_0
-    SLICE_X132Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.879     1.490    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
-                         clock pessimism             -0.270     1.220    
-    SLICE_X132Y258       FDRE (Hold_fdre_C_D)         0.087     1.307    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg
-  -------------------------------------------------------------------
-                         required time                         -1.307    
-                         arrival time                           1.512    
-  -------------------------------------------------------------------
-                         slack                                  0.205    
-
-Slack (MET) :             0.205ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
-  Logic Levels:           1  (LUT4=1)
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.390ns
-    Source Clock Delay      (SCD):    1.140ns
-    Clock Pessimism Removal (CPR):    0.250ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.573     1.140    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X132Y240       FDRE (Prop_fdre_C_Q)         0.118     1.258 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
-                         net (fo=2, routed)           0.146     1.404    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg_n_0
-    SLICE_X132Y240       LUT4 (Prop_lut4_I0_O)        0.028     1.432 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
-                         net (fo=1, routed)           0.000     1.432    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.779     1.390    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
-                         clock pessimism             -0.250     1.140    
-    SLICE_X132Y240       FDRE (Hold_fdre_C_D)         0.087     1.227    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg
-  -------------------------------------------------------------------
-                         required time                         -1.227    
-                         arrival time                           1.432    
-  -------------------------------------------------------------------
-                         slack                                  0.205    
-
-
-
-
-
-Pulse Width Checks
---------------------------------------------------------------------------------------
-Clock Name:         trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-Waveform(ns):       { 0.000 1.600 }
-Period(ns):         3.200
-Sources:            { trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK }
-
-Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
-Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y8  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK
-Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y8  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y8  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK
-Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y8  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         3.200       0.776      GTXE2_CHANNEL_X0Y8  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-Min Period        n/a     BUFG/I                   n/a            1.408         3.200       1.792      BUFGCTRL_X0Y16      trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/I
-Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
-Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
-Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
-Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
-Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
-Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
-Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
-Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
-Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
-Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
-Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
-Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
-Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X131Y257      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
-Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X131Y257      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
-High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
-High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
-High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
-High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
-High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
-High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
-High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X134Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
-High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X134Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
-High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X134Y260      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
-High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X134Y260      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  To Clock:  clk_sys_diff[0]
-
-Setup :            0  Failing Endpoints,  Worst Slack       32.300ns,  Total Violation        0.000ns
-Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             32.300ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.608ns  (logic 0.236ns (38.800%)  route 0.372ns (61.200%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X116Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-    SLICE_X116Y255       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.372     0.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
-    SLICE_X115Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X115Y255       FDCE (Setup_fdce_C_D)       -0.092    32.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                         32.908    
-                         arrival time                          -0.608    
-  -------------------------------------------------------------------
-                         slack                                 32.300    
-
-Slack (MET) :             32.316ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.623ns  (logic 0.236ns (37.886%)  route 0.387ns (62.114%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
-    SLICE_X110Y240       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
-                         net (fo=1, routed)           0.387     0.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
-    SLICE_X108Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X108Y240       FDCE (Setup_fdce_C_D)       -0.061    32.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         32.939    
-                         arrival time                          -0.623    
-  -------------------------------------------------------------------
-                         slack                                 32.316    
-
-Slack (MET) :             32.338ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.683ns  (logic 0.223ns (32.672%)  route 0.460ns (67.328%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y239                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
-    SLICE_X109Y239       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
-                         net (fo=1, routed)           0.460     0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
-    SLICE_X108Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X108Y239       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         required time                         33.021    
-                         arrival time                          -0.683    
-  -------------------------------------------------------------------
-                         slack                                 32.338    
-
-Slack (MET) :             32.384ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.637ns  (logic 0.259ns (40.632%)  route 0.378ns (59.368%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X116Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
-    SLICE_X116Y255       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
-                         net (fo=1, routed)           0.378     0.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
-    SLICE_X114Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X114Y255       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         required time                         33.021    
-                         arrival time                          -0.637    
-  -------------------------------------------------------------------
-                         slack                                 32.384    
-
-Slack (MET) :             32.453ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.569ns  (logic 0.259ns (45.486%)  route 0.310ns (54.514%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X116Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-    SLICE_X116Y255       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.310     0.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
-    SLICE_X114Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X114Y255       FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         required time                         33.022    
-                         arrival time                          -0.569    
-  -------------------------------------------------------------------
-                         slack                                 32.453    
-
-Slack (MET) :             32.455ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.535ns  (logic 0.259ns (48.420%)  route 0.276ns (51.580%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X116Y256                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
-    SLICE_X116Y256       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
-                         net (fo=1, routed)           0.276     0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
-    SLICE_X115Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X115Y255       FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         32.990    
-                         arrival time                          -0.535    
-  -------------------------------------------------------------------
-                         slack                                 32.455    
-
-Slack (MET) :             32.482ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.539ns  (logic 0.259ns (48.015%)  route 0.280ns (51.985%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-    SLICE_X110Y240       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.280     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
-    SLICE_X108Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X108Y240       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                         33.021    
-                         arrival time                          -0.539    
-  -------------------------------------------------------------------
-                         slack                                 32.482    
-
-Slack (MET) :             32.503ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.488ns  (logic 0.223ns (45.721%)  route 0.265ns (54.279%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-    SLICE_X111Y240       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.265     0.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
-    SLICE_X109Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X109Y240       FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         required time                         32.991    
-                         arrival time                          -0.488    
-  -------------------------------------------------------------------
-                         slack                                 32.503    
-
-
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  To Clock:  clk_sys_diff[0]
-
-Setup :          104  Failing Endpoints,  Worst Slack       -2.268ns,  Total Violation     -171.216ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (VIOLATED) :        -2.268ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
-  Data Path Delay:        3.978ns  (logic 1.061ns (26.673%)  route 2.917ns (73.327%))
-  Logic Levels:           1  (LUT3=1)
-  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.338ns = ( 49.338 - 45.000 ) 
-    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     44.800    44.800 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[12])
-                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[12]
-                         net (fo=2, routed)           2.917    51.558    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[12]
-    SLICE_X144Y259       LUT3 (Prop_lut3_I1_O)        0.052    51.610 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_20/O
-                         net (fo=2, routed)           0.000    51.610    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[12]
-    SLICE_X144Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                     45.000    45.000 r  
-    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173    47.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.279    49.338    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X144Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/C
-                         clock pessimism              0.000    49.338    
-                         clock uncertainty           -0.035    49.303    
-    SLICE_X144Y259       FDRE (Setup_fdre_C_D)        0.039    49.342    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]
-  -------------------------------------------------------------------
-                         required time                         49.342    
-                         arrival time                         -51.610    
-  -------------------------------------------------------------------
-                         slack                                 -2.268    
-
-Slack (VIOLATED) :        -2.266ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
-  Data Path Delay:        3.978ns  (logic 1.061ns (26.673%)  route 2.917ns (73.327%))
-  Logic Levels:           1  (LUT3=1)
-  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.338ns = ( 49.338 - 45.000 ) 
-    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     44.800    44.800 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[12])
-                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[12]
-                         net (fo=2, routed)           2.917    51.558    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[12]
-    SLICE_X144Y259       LUT3 (Prop_lut3_I1_O)        0.052    51.610 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_20/O
-                         net (fo=2, routed)           0.000    51.610    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[12]
-    SLICE_X144Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                     45.000    45.000 r  
-    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173    47.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.279    49.338    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X144Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/C
-                         clock pessimism              0.000    49.338    
-                         clock uncertainty           -0.035    49.303    
-    SLICE_X144Y259       FDRE (Setup_fdre_C_D)        0.041    49.344    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]
-  -------------------------------------------------------------------
-                         required time                         49.344    
-                         arrival time                         -51.610    
-  -------------------------------------------------------------------
-                         slack                                 -2.266    
-
-Slack (VIOLATED) :        -2.170ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
-                            (rising edge-triggered cell SRL16E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
-  Data Path Delay:        3.821ns  (logic 1.009ns (26.407%)  route 2.812ns (73.593%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.340ns = ( 49.340 - 45.000 ) 
-    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     44.800    44.800 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[28])
-                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[28]
-                         net (fo=2, routed)           2.812    51.453    ila_data_inout/U0/ila_core_inst/TRIGGER_I[28]
-    SLICE_X142Y252       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                     45.000    45.000 r  
-    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173    47.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.281    49.340    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
-    SLICE_X142Y252       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8/CLK
-                         clock pessimism              0.000    49.340    
-                         clock uncertainty           -0.035    49.305    
-    SLICE_X142Y252       SRL16E (Setup_srl16e_CLK_D)
-                                                     -0.022    49.283    ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8
-  -------------------------------------------------------------------
-                         required time                         49.283    
-                         arrival time                         -51.453    
-  -------------------------------------------------------------------
-                         slack                                 -2.170    
-
-Slack (VIOLATED) :        -2.132ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
-  Data Path Delay:        3.844ns  (logic 1.058ns (27.525%)  route 2.786ns (72.475%))
-  Logic Levels:           1  (LUT2=1)
-  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.340ns = ( 49.340 - 45.000 ) 
-    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     44.800    44.800 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[21])
-                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[21]
-                         net (fo=2, routed)           2.786    51.427    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[21]
-    SLICE_X143Y255       LUT2 (Prop_lut2_I0_O)        0.049    51.476 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_11/O
-                         net (fo=2, routed)           0.000    51.476    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[21]
-    SLICE_X143Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                     45.000    45.000 r  
-    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173    47.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.281    49.340    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X143Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/C
-                         clock pessimism              0.000    49.340    
-                         clock uncertainty           -0.035    49.305    
-    SLICE_X143Y255       FDRE (Setup_fdre_C_D)        0.039    49.344    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]
-  -------------------------------------------------------------------
-                         required time                         49.344    
-                         arrival time                         -51.476    
-  -------------------------------------------------------------------
-                         slack                                 -2.132    
-
-Slack (VIOLATED) :        -2.130ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
-  Data Path Delay:        3.844ns  (logic 1.058ns (27.525%)  route 2.786ns (72.475%))
-  Logic Levels:           1  (LUT2=1)
-  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.340ns = ( 49.340 - 45.000 ) 
-    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     44.800    44.800 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[21])
-                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[21]
-                         net (fo=2, routed)           2.786    51.427    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[21]
-    SLICE_X143Y255       LUT2 (Prop_lut2_I0_O)        0.049    51.476 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_11/O
-                         net (fo=2, routed)           0.000    51.476    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[21]
-    SLICE_X143Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                     45.000    45.000 r  
-    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173    47.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.281    49.340    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X143Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/C
-                         clock pessimism              0.000    49.340    
-                         clock uncertainty           -0.035    49.305    
-    SLICE_X143Y255       FDRE (Setup_fdre_C_D)        0.041    49.346    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]
-  -------------------------------------------------------------------
-                         required time                         49.346    
-                         arrival time                         -51.476    
-  -------------------------------------------------------------------
-                         slack                                 -2.130    
-
-Slack (VIOLATED) :        -2.105ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
-                            (rising edge-triggered cell SRL16E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
-  Data Path Delay:        3.752ns  (logic 1.009ns (26.892%)  route 2.743ns (73.108%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.340ns = ( 49.340 - 45.000 ) 
-    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     44.800    44.800 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[21])
-                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[21]
-                         net (fo=2, routed)           2.743    51.385    ila_data_inout/U0/ila_core_inst/TRIGGER_I[21]
-    SLICE_X138Y254       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                     45.000    45.000 r  
-    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173    47.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.281    49.340    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
-    SLICE_X138Y254       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
-                         clock pessimism              0.000    49.340    
-                         clock uncertainty           -0.035    49.305    
-    SLICE_X138Y254       SRL16E (Setup_srl16e_CLK_D)
-                                                     -0.026    49.279    ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][21]_srl8
-  -------------------------------------------------------------------
-                         required time                         49.279    
-                         arrival time                         -51.385    
-  -------------------------------------------------------------------
-                         slack                                 -2.105    
-
-Slack (VIOLATED) :        -2.042ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
-                            (rising edge-triggered cell SRL16E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
-  Data Path Delay:        3.693ns  (logic 1.009ns (27.324%)  route 2.684ns (72.676%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.340ns = ( 49.340 - 45.000 ) 
-    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     44.800    44.800 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[12])
-                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[12]
-                         net (fo=2, routed)           2.684    51.325    ila_data_inout/U0/ila_core_inst/TRIGGER_I[12]
-    SLICE_X142Y254       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                     45.000    45.000 r  
-    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173    47.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.281    49.340    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
-    SLICE_X142Y254       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
-                         clock pessimism              0.000    49.340    
-                         clock uncertainty           -0.035    49.305    
-    SLICE_X142Y254       SRL16E (Setup_srl16e_CLK_D)
-                                                     -0.022    49.283    ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8
-  -------------------------------------------------------------------
-                         required time                         49.283    
-                         arrival time                         -51.325    
-  -------------------------------------------------------------------
-                         slack                                 -2.042    
-
-Slack (VIOLATED) :        -2.040ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
-                            (rising edge-triggered cell SRL16E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
-  Data Path Delay:        3.680ns  (logic 1.009ns (27.422%)  route 2.671ns (72.578%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.338ns = ( 49.338 - 45.000 ) 
-    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     44.800    44.800 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[0])
-                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[0]
-                         net (fo=2, routed)           2.671    51.312    ila_data_inout/U0/ila_core_inst/TRIGGER_I[0]
-    SLICE_X138Y258       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                     45.000    45.000 r  
-    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173    47.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.279    49.338    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
-    SLICE_X138Y258       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
-                         clock pessimism              0.000    49.338    
-                         clock uncertainty           -0.035    49.303    
-    SLICE_X138Y258       SRL16E (Setup_srl16e_CLK_D)
-                                                     -0.031    49.272    ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8
-  -------------------------------------------------------------------
-                         required time                         49.272    
-                         arrival time                         -51.312    
-  -------------------------------------------------------------------
-                         slack                                 -2.040    
-
-Slack (VIOLATED) :        -2.015ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
-  Data Path Delay:        3.743ns  (logic 1.060ns (28.319%)  route 2.683ns (71.681%))
-  Logic Levels:           1  (LUT3=1)
-  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.338ns = ( 49.338 - 45.000 ) 
-    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     44.800    44.800 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[5])
-                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[5]
-                         net (fo=2, routed)           2.683    51.325    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[5]
-    SLICE_X142Y259       LUT3 (Prop_lut3_I1_O)        0.051    51.376 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_27/O
-                         net (fo=2, routed)           0.000    51.376    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[5]
-    SLICE_X142Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                     45.000    45.000 r  
-    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173    47.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.279    49.338    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X142Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/C
-                         clock pessimism              0.000    49.338    
-                         clock uncertainty           -0.035    49.303    
-    SLICE_X142Y259       FDRE (Setup_fdre_C_D)        0.057    49.360    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]
-  -------------------------------------------------------------------
-                         required time                         49.360    
-                         arrival time                         -51.376    
-  -------------------------------------------------------------------
-                         slack                                 -2.015    
-
-Slack (VIOLATED) :        -2.003ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
-  Data Path Delay:        3.743ns  (logic 1.060ns (28.319%)  route 2.683ns (71.681%))
-  Logic Levels:           1  (LUT3=1)
-  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.338ns = ( 49.338 - 45.000 ) 
-    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     44.800    44.800 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[5])
-                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[5]
-                         net (fo=2, routed)           2.683    51.325    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[5]
-    SLICE_X142Y259       LUT3 (Prop_lut3_I1_O)        0.051    51.376 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_27/O
-                         net (fo=2, routed)           0.000    51.376    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[5]
-    SLICE_X142Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                     45.000    45.000 r  
-    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173    47.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.279    49.338    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X142Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/C
-                         clock pessimism              0.000    49.338    
-                         clock uncertainty           -0.035    49.303    
-    SLICE_X142Y259       FDRE (Setup_fdre_C_D)        0.069    49.372    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]
-  -------------------------------------------------------------------
-                         required time                         49.372    
-                         arrival time                         -51.376    
-  -------------------------------------------------------------------
-                         slack                                 -2.003    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.292ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
-                            (rising edge-triggered cell SRL16E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Slow Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.655ns  (logic 0.950ns (35.786%)  route 1.705ns (64.214%))
-  Logic Levels:           0  
-  Clock Path Skew:        2.172ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    4.749ns
-    Source Clock Delay      (SCD):    2.576ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[16])
-                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[16]
-                         net (fo=2, routed)           1.705     5.231    ila_data_inout/U0/ila_core_inst/TRIGGER_I[16]
-    SLICE_X138Y254       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.451     4.749    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
-    SLICE_X138Y254       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
-                         clock pessimism              0.000     4.749    
-                         clock uncertainty            0.035     4.784    
-    SLICE_X138Y254       SRL16E (Hold_srl16e_CLK_D)
-                                                      0.155     4.939    ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][16]_srl8
-  -------------------------------------------------------------------
-                         required time                         -4.939    
-                         arrival time                           5.231    
-  -------------------------------------------------------------------
-                         slack                                  0.292    
-
-Slack (MET) :             0.305ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Slow Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.667ns  (logic 0.990ns (37.120%)  route 1.677ns (62.880%))
-  Logic Levels:           1  (LUT3=1)
-  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    4.747ns
-    Source Clock Delay      (SCD):    2.576ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[15])
-                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[15]
-                         net (fo=2, routed)           1.677     5.203    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[15]
-    SLICE_X141Y258       LUT3 (Prop_lut3_I1_O)        0.040     5.243 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_17/O
-                         net (fo=2, routed)           0.000     5.243    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[15]
-    SLICE_X141Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.449     4.747    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X141Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/C
-                         clock pessimism              0.000     4.747    
-                         clock uncertainty            0.035     4.782    
-    SLICE_X141Y258       FDRE (Hold_fdre_C_D)         0.156     4.938    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]
-  -------------------------------------------------------------------
-                         required time                         -4.938    
-                         arrival time                           5.243    
-  -------------------------------------------------------------------
-                         slack                                  0.305    
-
-Slack (MET) :             0.315ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Slow Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.667ns  (logic 0.990ns (37.120%)  route 1.677ns (62.880%))
-  Logic Levels:           1  (LUT3=1)
-  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    4.747ns
-    Source Clock Delay      (SCD):    2.576ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[15])
-                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[15]
-                         net (fo=2, routed)           1.677     5.203    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[15]
-    SLICE_X141Y258       LUT3 (Prop_lut3_I1_O)        0.040     5.243 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_17/O
-                         net (fo=2, routed)           0.000     5.243    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[15]
-    SLICE_X141Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.449     4.747    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X141Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/C
-                         clock pessimism              0.000     4.747    
-                         clock uncertainty            0.035     4.782    
-    SLICE_X141Y258       FDRE (Hold_fdre_C_D)         0.146     4.928    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]
-  -------------------------------------------------------------------
-                         required time                         -4.928    
-                         arrival time                           5.243    
-  -------------------------------------------------------------------
-                         slack                                  0.315    
-
-Slack (MET) :             0.317ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Slow Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.632ns  (logic 0.986ns (37.464%)  route 1.646ns (62.536%))
-  Logic Levels:           1  (LUT3=1)
-  Clock Path Skew:        2.171ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    4.748ns
-    Source Clock Delay      (SCD):    2.576ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
-                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[11]
-                         net (fo=2, routed)           1.269     4.795    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[11]
-    SLICE_X144Y258       LUT3 (Prop_lut3_I1_O)        0.036     4.831 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_21/O
-                         net (fo=2, routed)           0.377     5.208    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[11]
-    SLICE_X144Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.450     4.748    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X144Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/C
-                         clock pessimism              0.000     4.748    
-                         clock uncertainty            0.035     4.783    
-    SLICE_X144Y259       FDRE (Hold_fdre_C_D)         0.108     4.891    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]
-  -------------------------------------------------------------------
-                         required time                         -4.891    
-                         arrival time                           5.208    
-  -------------------------------------------------------------------
-                         slack                                  0.317    
-
-Slack (MET) :             0.318ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Slow Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.631ns  (logic 0.986ns (37.471%)  route 1.645ns (62.529%))
-  Logic Levels:           1  (LUT3=1)
-  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    4.747ns
-    Source Clock Delay      (SCD):    2.576ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
-                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[11]
-                         net (fo=2, routed)           1.269     4.795    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[11]
-    SLICE_X144Y258       LUT3 (Prop_lut3_I1_O)        0.036     4.831 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_21/O
-                         net (fo=2, routed)           0.377     5.208    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[11]
-    SLICE_X143Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.449     4.747    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X143Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/C
-                         clock pessimism              0.000     4.747    
-                         clock uncertainty            0.035     4.782    
-    SLICE_X143Y258       FDRE (Hold_fdre_C_D)         0.108     4.890    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]
-  -------------------------------------------------------------------
-                         required time                         -4.890    
-                         arrival time                           5.208    
-  -------------------------------------------------------------------
-                         slack                                  0.318    
-
-Slack (MET) :             0.326ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Slow Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.632ns  (logic 0.986ns (37.469%)  route 1.646ns (62.531%))
-  Logic Levels:           1  (LUT2=1)
-  Clock Path Skew:        2.172ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    4.749ns
-    Source Clock Delay      (SCD):    2.576ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[18])
-                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[18]
-                         net (fo=2, routed)           1.336     4.862    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[18]
-    SLICE_X145Y256       LUT2 (Prop_lut2_I0_O)        0.036     4.898 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_14/O
-                         net (fo=2, routed)           0.310     5.208    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[18]
-    SLICE_X144Y256       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.451     4.749    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X144Y256       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/C
-                         clock pessimism              0.000     4.749    
-                         clock uncertainty            0.035     4.784    
-    SLICE_X144Y256       FDRE (Hold_fdre_C_D)         0.098     4.882    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]
-  -------------------------------------------------------------------
-                         required time                         -4.882    
-                         arrival time                           5.208    
-  -------------------------------------------------------------------
-                         slack                                  0.326    
-
-Slack (MET) :             0.331ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Slow Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.632ns  (logic 0.986ns (37.469%)  route 1.646ns (62.531%))
-  Logic Levels:           1  (LUT2=1)
-  Clock Path Skew:        2.172ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    4.749ns
-    Source Clock Delay      (SCD):    2.576ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[18])
-                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[18]
-                         net (fo=2, routed)           1.336     4.862    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[18]
-    SLICE_X145Y256       LUT2 (Prop_lut2_I0_O)        0.036     4.898 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_14/O
-                         net (fo=2, routed)           0.310     5.208    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[18]
-    SLICE_X144Y256       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.451     4.749    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X144Y256       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/C
-                         clock pessimism              0.000     4.749    
-                         clock uncertainty            0.035     4.784    
-    SLICE_X144Y256       FDRE (Hold_fdre_C_D)         0.093     4.877    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]
-  -------------------------------------------------------------------
-                         required time                         -4.877    
-                         arrival time                           5.208    
-  -------------------------------------------------------------------
-                         slack                                  0.331    
-
-Slack (MET) :             0.335ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Slow Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.647ns  (logic 0.986ns (37.247%)  route 1.661ns (62.753%))
-  Logic Levels:           1  (LUT3=1)
-  Clock Path Skew:        2.169ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    4.746ns
-    Source Clock Delay      (SCD):    2.576ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[3])
-                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[3]
-                         net (fo=2, routed)           1.237     4.763    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[3]
-    SLICE_X144Y260       LUT3 (Prop_lut3_I1_O)        0.036     4.799 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_29/O
-                         net (fo=2, routed)           0.425     5.224    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[3]
-    SLICE_X143Y260       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.448     4.746    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X143Y260       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/C
-                         clock pessimism              0.000     4.746    
-                         clock uncertainty            0.035     4.781    
-    SLICE_X143Y260       FDRE (Hold_fdre_C_D)         0.108     4.889    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]
-  -------------------------------------------------------------------
-                         required time                         -4.889    
-                         arrival time                           5.224    
-  -------------------------------------------------------------------
-                         slack                                  0.335    
-
-Slack (MET) :             0.340ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Slow Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.654ns  (logic 0.986ns (37.158%)  route 1.668ns (62.842%))
-  Logic Levels:           1  (LUT2=1)
-  Clock Path Skew:        2.173ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    4.750ns
-    Source Clock Delay      (SCD):    2.576ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[20])
-                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[20]
-                         net (fo=2, routed)           1.272     4.798    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[20]
-    SLICE_X145Y254       LUT2 (Prop_lut2_I0_O)        0.036     4.834 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_12/O
-                         net (fo=2, routed)           0.396     5.230    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[20]
-    SLICE_X144Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.452     4.750    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X144Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]/C
-                         clock pessimism              0.000     4.750    
-                         clock uncertainty            0.035     4.785    
-    SLICE_X144Y255       FDRE (Hold_fdre_C_D)         0.105     4.890    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]
-  -------------------------------------------------------------------
-                         required time                         -4.890    
-                         arrival time                           5.230    
-  -------------------------------------------------------------------
-                         slack                                  0.340    
-
-Slack (MET) :             0.341ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Slow Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.647ns  (logic 0.986ns (37.244%)  route 1.661ns (62.756%))
-  Logic Levels:           1  (LUT2=1)
-  Clock Path Skew:        2.173ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    4.750ns
-    Source Clock Delay      (SCD):    2.576ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[24])
-                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[24]
-                         net (fo=2, routed)           1.351     4.878    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[24]
-    SLICE_X145Y255       LUT2 (Prop_lut2_I0_O)        0.036     4.914 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_8/O
-                         net (fo=2, routed)           0.310     5.224    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[24]
-    SLICE_X144Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.452     4.750    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X144Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]/C
-                         clock pessimism              0.000     4.750    
-                         clock uncertainty            0.035     4.785    
-    SLICE_X144Y255       FDRE (Hold_fdre_C_D)         0.098     4.883    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]
-  -------------------------------------------------------------------
-                         required time                         -4.883    
-                         arrival time                           5.224    
-  -------------------------------------------------------------------
-                         slack                                  0.341    
-
-
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  clk_sys_diff[0]
-  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-
-Setup :            0  Failing Endpoints,  Worst Slack        4.326ns,  Total Violation        0.000ns
-Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             4.326ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.616ns  (logic 0.204ns (33.118%)  route 0.412ns (66.882%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-    SLICE_X109Y240       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.412     0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
-    SLICE_X110Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X110Y240       FDCE (Setup_fdce_C_D)       -0.058     4.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                          4.942    
-                         arrival time                          -0.616    
-  -------------------------------------------------------------------
-                         slack                                  4.326    
-
-Slack (MET) :             4.348ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.561ns  (logic 0.204ns (36.331%)  route 0.357ns (63.669%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
-    SLICE_X109Y240       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
-                         net (fo=1, routed)           0.357     0.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
-    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X109Y239       FDCE (Setup_fdce_C_D)       -0.091     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         required time                          4.909    
-                         arrival time                          -0.561    
-  -------------------------------------------------------------------
-                         slack                                  4.348    
-
-Slack (MET) :             4.350ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.559ns  (logic 0.204ns (36.476%)  route 0.355ns (63.524%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X115Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
-    SLICE_X115Y255       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
-                         net (fo=1, routed)           0.355     0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
-    SLICE_X117Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X117Y255       FDCE (Setup_fdce_C_D)       -0.091     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                          4.909    
-                         arrival time                          -0.559    
-  -------------------------------------------------------------------
-                         slack                                  4.350    
-
-Slack (MET) :             4.355ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.636ns  (logic 0.259ns (40.698%)  route 0.377ns (59.302%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X108Y239                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-    SLICE_X108Y239       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.377     0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
-    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X109Y239       FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         required time                          4.991    
-                         arrival time                          -0.636    
-  -------------------------------------------------------------------
-                         slack                                  4.355    
-
-Slack (MET) :             4.454ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.485ns  (logic 0.204ns (42.052%)  route 0.281ns (57.948%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X115Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-    SLICE_X115Y255       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.281     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
-    SLICE_X116Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X116Y255       FDCE (Setup_fdce_C_D)       -0.061     4.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         required time                          4.939    
-                         arrival time                          -0.485    
-  -------------------------------------------------------------------
-                         slack                                  4.454    
-
-Slack (MET) :             4.462ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.529ns  (logic 0.223ns (42.183%)  route 0.306ns (57.817%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X115Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-    SLICE_X115Y255       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.306     0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
-    SLICE_X117Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X117Y255       FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                          4.991    
-                         arrival time                          -0.529    
-  -------------------------------------------------------------------
-                         slack                                  4.462    
-
-Slack (MET) :             4.489ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.502ns  (logic 0.223ns (44.390%)  route 0.279ns (55.610%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
-    SLICE_X109Y240       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
-                         net (fo=1, routed)           0.279     0.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
-    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X109Y239       FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                          4.991    
-                         arrival time                          -0.502    
-  -------------------------------------------------------------------
-                         slack                                  4.489    
-
-Slack (MET) :             4.518ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.503ns  (logic 0.223ns (44.291%)  route 0.280ns (55.709%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X115Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
-    SLICE_X115Y255       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
-                         net (fo=1, routed)           0.280     0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
-    SLICE_X116Y256       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X116Y256       FDCE (Setup_fdce_C_D)        0.021     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         required time                          5.021    
-                         arrival time                          -0.503    
-  -------------------------------------------------------------------
-                         slack                                  4.518    
-
-
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  clk_sys_diff[0]
-  To Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-
-Setup :           41  Failing Endpoints,  Worst Slack       -3.113ns,  Total Violation     -123.709ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.662ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (VIOLATED) :        -3.113ns  (required time - arrival time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[29]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[29]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
-  Data Path Delay:        0.687ns  (logic 0.223ns (32.461%)  route 0.464ns (67.539%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.172ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
-    Source Clock Delay      (SCD):    4.750ns = ( 39.750 - 35.000 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                     35.000    35.000 r  
-    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299    38.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.452    39.750    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
-    SLICE_X145Y250       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[29]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y250       FDRE (Prop_fdre_C_Q)         0.223    39.973 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[29]/Q
-                         net (fo=3, routed)           0.464    40.437    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[29]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[29]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     35.200    35.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000    37.777    
-                         clock uncertainty           -0.035    37.742    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[29])
-                                                     -0.419    37.323    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         37.323    
-                         arrival time                         -40.437    
-  -------------------------------------------------------------------
-                         slack                                 -3.113    
-
-Slack (VIOLATED) :        -3.096ns  (required time - arrival time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSSEL[2]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
-  Data Path Delay:        0.671ns  (logic 0.223ns (33.229%)  route 0.448ns (66.771%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.170ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
-    Source Clock Delay      (SCD):    4.748ns = ( 39.748 - 35.000 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                     35.000    35.000 r  
-    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299    38.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.450    39.748    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/clk
-    SLICE_X145Y259       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y259       FDRE (Prop_fdre_C_Q)         0.223    39.971 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[2]/Q
-                         net (fo=1, routed)           0.448    40.419    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txprbssel_in[2]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSSEL[2]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     35.200    35.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000    37.777    
-                         clock uncertainty           -0.035    37.742    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXPRBSSEL[2])
-                                                     -0.419    37.323    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         37.323    
-                         arrival time                         -40.419    
-  -------------------------------------------------------------------
-                         slack                                 -3.096    
-
-Slack (VIOLATED) :        -3.089ns  (required time - arrival time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[14]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[14]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
-  Data Path Delay:        0.663ns  (logic 0.223ns (33.657%)  route 0.440ns (66.343%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.172ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
-    Source Clock Delay      (SCD):    4.750ns = ( 39.750 - 35.000 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                     35.000    35.000 r  
-    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299    38.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.452    39.750    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
-    SLICE_X145Y254       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[14]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y254       FDRE (Prop_fdre_C_Q)         0.223    39.973 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[14]/Q
-                         net (fo=3, routed)           0.440    40.412    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[14]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[14]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     35.200    35.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000    37.777    
-                         clock uncertainty           -0.035    37.742    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[14])
-                                                     -0.419    37.323    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         37.323    
-                         arrival time                         -40.412    
-  -------------------------------------------------------------------
-                         slack                                 -3.089    
-
-Slack (VIOLATED) :        -3.064ns  (required time - arrival time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[7]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[7]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
-  Data Path Delay:        0.556ns  (logic 0.204ns (36.662%)  route 0.352ns (63.338%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
-    Source Clock Delay      (SCD):    4.749ns = ( 39.749 - 35.000 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                     35.000    35.000 r  
-    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299    38.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.451    39.749    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
-    SLICE_X145Y256       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[7]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y256       FDRE (Prop_fdre_C_Q)         0.204    39.953 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[7]/Q
-                         net (fo=3, routed)           0.352    40.305    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[7]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[7]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     35.200    35.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000    37.777    
-                         clock uncertainty           -0.035    37.742    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[7])
-                                                     -0.501    37.241    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         37.241    
-                         arrival time                         -40.305    
-  -------------------------------------------------------------------
-                         slack                                 -3.064    
-
-Slack (VIOLATED) :        -3.063ns  (required time - arrival time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[17]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[17]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
-  Data Path Delay:        0.554ns  (logic 0.204ns (36.825%)  route 0.350ns (63.175%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.172ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
-    Source Clock Delay      (SCD):    4.750ns = ( 39.750 - 35.000 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                     35.000    35.000 r  
-    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299    38.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.452    39.750    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
-    SLICE_X145Y253       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[17]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y253       FDRE (Prop_fdre_C_Q)         0.204    39.954 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[17]/Q
-                         net (fo=3, routed)           0.350    40.304    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[17]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[17]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     35.200    35.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000    37.777    
-                         clock uncertainty           -0.035    37.742    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[17])
-                                                     -0.502    37.240    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         37.240    
-                         arrival time                         -40.304    
-  -------------------------------------------------------------------
-                         slack                                 -3.063    
-
-Slack (VIOLATED) :        -3.059ns  (required time - arrival time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[15]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[15]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
-  Data Path Delay:        0.553ns  (logic 0.204ns (36.896%)  route 0.349ns (63.104%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.172ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
-    Source Clock Delay      (SCD):    4.750ns = ( 39.750 - 35.000 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                     35.000    35.000 r  
-    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299    38.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.452    39.750    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
-    SLICE_X145Y254       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[15]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y254       FDRE (Prop_fdre_C_Q)         0.204    39.954 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[15]/Q
-                         net (fo=3, routed)           0.349    40.303    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[15]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[15]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     35.200    35.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000    37.777    
-                         clock uncertainty           -0.035    37.742    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[15])
-                                                     -0.499    37.243    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         37.243    
-                         arrival time                         -40.303    
-  -------------------------------------------------------------------
-                         slack                                 -3.059    
-
-Slack (VIOLATED) :        -3.058ns  (required time - arrival time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[6]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[6]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
-  Data Path Delay:        0.553ns  (logic 0.204ns (36.896%)  route 0.349ns (63.104%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
-    Source Clock Delay      (SCD):    4.749ns = ( 39.749 - 35.000 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                     35.000    35.000 r  
-    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299    38.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.451    39.749    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
-    SLICE_X145Y256       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[6]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y256       FDRE (Prop_fdre_C_Q)         0.204    39.953 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[6]/Q
-                         net (fo=3, routed)           0.349    40.302    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[6]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[6]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     35.200    35.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000    37.777    
-                         clock uncertainty           -0.035    37.742    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[6])
-                                                     -0.499    37.243    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         37.243    
-                         arrival time                         -40.302    
-  -------------------------------------------------------------------
-                         slack                                 -3.058    
-
-Slack (VIOLATED) :        -3.055ns  (required time - arrival time)
-  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[1]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
-  Data Path Delay:        0.650ns  (logic 0.223ns (34.317%)  route 0.427ns (65.683%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.576ns = ( 37.776 - 35.200 ) 
-    Source Clock Delay      (SCD):    4.748ns = ( 39.748 - 35.000 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                     35.000    35.000 r  
-    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299    38.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.450    39.748    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
-    SLICE_X145Y258       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.223    39.971 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
-                         net (fo=1, routed)           0.427    40.397    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxprbssel_in[1]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[1]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     35.200    35.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449    37.776    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                         clock pessimism              0.000    37.776    
-                         clock uncertainty           -0.035    37.741    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXPRBSSEL[1])
-                                                     -0.399    37.342    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         37.342    
-                         arrival time                         -40.397    
-  -------------------------------------------------------------------
-                         slack                                 -3.055    
-
-Slack (VIOLATED) :        -3.040ns  (required time - arrival time)
-  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[0]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
-  Data Path Delay:        0.553ns  (logic 0.204ns (36.920%)  route 0.349ns (63.080%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.576ns = ( 37.776 - 35.200 ) 
-    Source Clock Delay      (SCD):    4.748ns = ( 39.748 - 35.000 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                     35.000    35.000 r  
-    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299    38.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.450    39.748    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
-    SLICE_X145Y258       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.204    39.952 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
-                         net (fo=1, routed)           0.349    40.300    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxprbssel_in[0]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[0]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     35.200    35.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449    37.776    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                         clock pessimism              0.000    37.776    
-                         clock uncertainty           -0.035    37.741    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXPRBSSEL[0])
-                                                     -0.481    37.260    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         37.260    
-                         arrival time                         -40.300    
-  -------------------------------------------------------------------
-                         slack                                 -3.040    
-
-Slack (VIOLATED) :        -3.012ns  (required time - arrival time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[27]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[27]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
-  Data Path Delay:        0.586ns  (logic 0.223ns (38.041%)  route 0.363ns (61.959%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
-    Source Clock Delay      (SCD):    4.749ns = ( 39.749 - 35.000 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                     35.000    35.000 r  
-    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299    38.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.451    39.749    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
-    SLICE_X143Y251       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[27]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X143Y251       FDRE (Prop_fdre_C_Q)         0.223    39.972 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[27]/Q
-                         net (fo=3, routed)           0.363    40.335    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[27]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[27]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     35.200    35.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000    37.777    
-                         clock uncertainty           -0.035    37.742    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[27])
-                                                     -0.419    37.323    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         37.323    
-                         arrival time                         -40.335    
-  -------------------------------------------------------------------
-                         slack                                 -3.012    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.662ns  (arrival time - required time)
-  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSCNTRESET
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.327ns  (logic 0.100ns (30.603%)  route 0.227ns (69.397%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.490ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.662ns
-    Source Clock Delay      (SCD):    2.152ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.655     2.152    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
-    SLICE_X145Y260       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y260       FDRE (Prop_fdre_C_Q)         0.100     2.252 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/Q
-                         net (fo=1, routed)           0.227     2.479    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxprbscntreset_in
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSCNTRESET
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.051     1.662    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                         clock pessimism              0.000     1.662    
-                         clock uncertainty            0.035     1.698    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXPRBSCNTRESET)
-                                                      0.119     1.817    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         -1.817    
-                         arrival time                           2.479    
-  -------------------------------------------------------------------
-                         slack                                  0.662    
-
-Slack (MET) :             0.663ns  (arrival time - required time)
-  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/Probe_out_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXSLIDE
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.327ns  (logic 0.100ns (30.603%)  route 0.227ns (69.397%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.662ns
-    Source Clock Delay      (SCD):    2.153ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.656     2.153    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/clk
-    SLICE_X145Y258       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/Probe_out_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/Probe_out_reg[0]/Q
-                         net (fo=1, routed)           0.227     2.480    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxslide_in
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXSLIDE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.051     1.662    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                         clock pessimism              0.000     1.662    
-                         clock uncertainty            0.035     1.698    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXSLIDE)
-                                                      0.119     1.817    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         -1.817    
-                         arrival time                           2.480    
-  -------------------------------------------------------------------
-                         slack                                  0.663    
-
-Slack (MET) :             0.665ns  (arrival time - required time)
-  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[2]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.329ns  (logic 0.100ns (30.417%)  route 0.229ns (69.583%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.662ns
-    Source Clock Delay      (SCD):    2.153ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.656     2.153    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
-    SLICE_X145Y258       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/Q
-                         net (fo=1, routed)           0.229     2.482    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxprbssel_in[2]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[2]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.051     1.662    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                         clock pessimism              0.000     1.662    
-                         clock uncertainty            0.035     1.698    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXPRBSSEL[2])
-                                                      0.119     1.817    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         -1.817    
-                         arrival time                           2.482    
-  -------------------------------------------------------------------
-                         slack                                  0.665    
-
-Slack (MET) :             0.691ns  (arrival time - required time)
-  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[0]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.319ns  (logic 0.091ns (28.567%)  route 0.228ns (71.433%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.662ns
-    Source Clock Delay      (SCD):    2.153ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.656     2.153    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
-    SLICE_X145Y258       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.091     2.244 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
-                         net (fo=1, routed)           0.228     2.472    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxprbssel_in[0]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[0]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.051     1.662    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                         clock pessimism              0.000     1.662    
-                         clock uncertainty            0.035     1.698    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXPRBSSEL[0])
-                                                      0.083     1.781    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         -1.781    
-                         arrival time                           2.472    
-  -------------------------------------------------------------------
-                         slack                                  0.691    
-
-Slack (MET) :             0.704ns  (arrival time - required time)
-  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[1]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.368ns  (logic 0.100ns (27.187%)  route 0.268ns (72.813%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.662ns
-    Source Clock Delay      (SCD):    2.153ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.656     2.153    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
-    SLICE_X145Y258       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
-                         net (fo=1, routed)           0.268     2.521    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxprbssel_in[1]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[1]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.051     1.662    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                         clock pessimism              0.000     1.662    
-                         clock uncertainty            0.035     1.698    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXPRBSSEL[1])
-                                                      0.119     1.817    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         -1.817    
-                         arrival time                           2.521    
-  -------------------------------------------------------------------
-                         slack                                  0.704    
-
-Slack (MET) :             0.706ns  (arrival time - required time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSSEL[1]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.329ns  (logic 0.100ns (30.358%)  route 0.229ns (69.642%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.490ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.663ns
-    Source Clock Delay      (SCD):    2.153ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.656     2.153    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/clk
-    SLICE_X145Y259       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y259       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[1]/Q
-                         net (fo=1, routed)           0.229     2.483    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txprbssel_in[1]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSSEL[1]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.052     1.663    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000     1.663    
-                         clock uncertainty            0.035     1.699    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXPRBSSEL[1])
-                                                      0.078     1.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         -1.777    
-                         arrival time                           2.483    
-  -------------------------------------------------------------------
-                         slack                                  0.706    
-
-Slack (MET) :             0.706ns  (arrival time - required time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSFORCEERR
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.329ns  (logic 0.100ns (30.417%)  route 0.229ns (69.583%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.663ns
-    Source Clock Delay      (SCD):    2.154ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.657     2.154    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
-    SLICE_X145Y254       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y254       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/Q
-                         net (fo=1, routed)           0.229     2.483    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txprbsforceerr_in
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSFORCEERR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.052     1.663    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000     1.663    
-                         clock uncertainty            0.035     1.699    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXPRBSFORCEERR)
-                                                      0.078     1.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         -1.777    
-                         arrival time                           2.483    
-  -------------------------------------------------------------------
-                         slack                                  0.706    
-
-Slack (MET) :             0.708ns  (arrival time - required time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[19]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[19]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.331ns  (logic 0.100ns (30.243%)  route 0.231ns (69.757%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.663ns
-    Source Clock Delay      (SCD):    2.154ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.657     2.154    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
-    SLICE_X145Y254       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[19]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y254       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[19]/Q
-                         net (fo=3, routed)           0.231     2.485    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[19]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[19]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.052     1.663    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000     1.663    
-                         clock uncertainty            0.035     1.699    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[19])
-                                                      0.078     1.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         -1.777    
-                         arrival time                           2.485    
-  -------------------------------------------------------------------
-                         slack                                  0.708    
-
-Slack (MET) :             0.708ns  (arrival time - required time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[11]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[11]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.331ns  (logic 0.100ns (30.237%)  route 0.231ns (69.763%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.663ns
-    Source Clock Delay      (SCD):    2.154ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.657     2.154    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
-    SLICE_X145Y256       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[11]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y256       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[11]/Q
-                         net (fo=3, routed)           0.231     2.485    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[11]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[11]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.052     1.663    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000     1.663    
-                         clock uncertainty            0.035     1.699    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[11])
-                                                      0.078     1.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         -1.777    
-                         arrival time                           2.485    
-  -------------------------------------------------------------------
-                         slack                                  0.708    
-
-Slack (MET) :             0.709ns  (arrival time - required time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[5]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[5]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.332ns  (logic 0.100ns (30.151%)  route 0.232ns (69.849%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.663ns
-    Source Clock Delay      (SCD):    2.154ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.657     2.154    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
-    SLICE_X145Y255       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[5]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y255       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[5]/Q
-                         net (fo=3, routed)           0.232     2.486    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[5]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[5]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.052     1.663    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000     1.663    
-                         clock uncertainty            0.035     1.699    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[5])
-                                                      0.078     1.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         -1.777    
-                         arrival time                           2.486    
-  -------------------------------------------------------------------
-                         slack                                  0.709    
-
-
-
-
-
----------------------------------------------------------------------------------------------------
-Path Group:  **async_default**
-From Clock:  clk_sys_diff[0]
-  To Clock:  clk_sys_diff[0]
-
-Setup :            0  Failing Endpoints,  Worst Slack        2.306ns,  Total Violation        0.000ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             2.306ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        2.160ns  (logic 0.223ns (10.326%)  route 1.937ns (89.674%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.251ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.937     6.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X113Y247       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X113Y247       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
-                         clock pessimism              0.251     9.410    
-                         clock uncertainty           -0.035     9.374    
-    SLICE_X113Y247       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
-  -------------------------------------------------------------------
-                         required time                          9.162    
-                         arrival time                          -6.856    
-  -------------------------------------------------------------------
-                         slack                                  2.306    
-
-Slack (MET) :             2.306ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        2.160ns  (logic 0.223ns (10.326%)  route 1.937ns (89.674%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.251ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.937     6.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X113Y247       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X113Y247       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
-                         clock pessimism              0.251     9.410    
-                         clock uncertainty           -0.035     9.374    
-    SLICE_X113Y247       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
-  -------------------------------------------------------------------
-                         required time                          9.162    
-                         arrival time                          -6.856    
-  -------------------------------------------------------------------
-                         slack                                  2.306    
-
-Slack (MET) :             2.394ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        2.072ns  (logic 0.223ns (10.763%)  route 1.849ns (89.237%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.251ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.849     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X112Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X112Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
-                         clock pessimism              0.251     9.410    
-                         clock uncertainty           -0.035     9.374    
-    SLICE_X112Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
-  -------------------------------------------------------------------
-                         required time                          9.162    
-                         arrival time                          -6.769    
-  -------------------------------------------------------------------
-                         slack                                  2.394    
-
-Slack (MET) :             2.394ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        2.072ns  (logic 0.223ns (10.763%)  route 1.849ns (89.237%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.251ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.849     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X112Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X112Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
-                         clock pessimism              0.251     9.410    
-                         clock uncertainty           -0.035     9.374    
-    SLICE_X112Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
-  -------------------------------------------------------------------
-                         required time                          9.162    
-                         arrival time                          -6.769    
-  -------------------------------------------------------------------
-                         slack                                  2.394    
-
-Slack (MET) :             2.396ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        2.070ns  (logic 0.223ns (10.774%)  route 1.847ns (89.226%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.251ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.847     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X113Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X113Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
-                         clock pessimism              0.251     9.410    
-                         clock uncertainty           -0.035     9.374    
-    SLICE_X113Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
-  -------------------------------------------------------------------
-                         required time                          9.162    
-                         arrival time                          -6.767    
-  -------------------------------------------------------------------
-                         slack                                  2.396    
-
-Slack (MET) :             2.396ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        2.070ns  (logic 0.223ns (10.774%)  route 1.847ns (89.226%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.251ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.847     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X113Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X113Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
-                         clock pessimism              0.251     9.410    
-                         clock uncertainty           -0.035     9.374    
-    SLICE_X113Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
-  -------------------------------------------------------------------
-                         required time                          9.162    
-                         arrival time                          -6.767    
-  -------------------------------------------------------------------
-                         slack                                  2.396    
-
-Slack (MET) :             2.396ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        2.070ns  (logic 0.223ns (10.774%)  route 1.847ns (89.226%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.251ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.847     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X113Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X113Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
-                         clock pessimism              0.251     9.410    
-                         clock uncertainty           -0.035     9.374    
-    SLICE_X113Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
-  -------------------------------------------------------------------
-                         required time                          9.162    
-                         arrival time                          -6.767    
-  -------------------------------------------------------------------
-                         slack                                  2.396    
-
-Slack (MET) :             2.396ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        2.070ns  (logic 0.223ns (10.774%)  route 1.847ns (89.226%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.251ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.847     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X113Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X113Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
-                         clock pessimism              0.251     9.410    
-                         clock uncertainty           -0.035     9.374    
-    SLICE_X113Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
-  -------------------------------------------------------------------
-                         required time                          9.162    
-                         arrival time                          -6.767    
-  -------------------------------------------------------------------
-                         slack                                  2.396    
-
-Slack (MET) :             2.396ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        2.070ns  (logic 0.223ns (10.774%)  route 1.847ns (89.226%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.251ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.847     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X113Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X113Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
-                         clock pessimism              0.251     9.410    
-                         clock uncertainty           -0.035     9.374    
-    SLICE_X113Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
-  -------------------------------------------------------------------
-                         required time                          9.162    
-                         arrival time                          -6.767    
-  -------------------------------------------------------------------
-                         slack                                  2.396    
-
-Slack (MET) :             2.579ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        1.886ns  (logic 0.223ns (11.825%)  route 1.663ns (88.175%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.157ns = ( 9.157 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.251ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.663     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X109Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.098     9.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X109Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
-                         clock pessimism              0.251     9.409    
-                         clock uncertainty           -0.035     9.373    
-    SLICE_X109Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
-  -------------------------------------------------------------------
-                         required time                          9.161    
-                         arrival time                          -6.582    
-  -------------------------------------------------------------------
-                         slack                                  2.579    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.136ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
-                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.380ns  (logic 0.100ns (26.325%)  route 0.280ns (73.675%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
-    Source Clock Delay      (SCD):    2.043ns
-    Clock Pessimism Removal (CPR):    0.164ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.546     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
-    SLICE_X119Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y247       FDRE (Prop_fdre_C_Q)         0.100     2.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
-                         net (fo=20, routed)          0.280     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
-    SLICE_X116Y252       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X116Y252       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
-                         clock pessimism             -0.164     2.339    
-    SLICE_X116Y252       FDPE (Remov_fdpe_C_PRE)     -0.052     2.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
-  -------------------------------------------------------------------
-                         required time                         -2.287    
-                         arrival time                           2.423    
-  -------------------------------------------------------------------
-                         slack                                  0.136    
-
-Slack (MET) :             0.136ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
-                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.380ns  (logic 0.100ns (26.325%)  route 0.280ns (73.675%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
-    Source Clock Delay      (SCD):    2.043ns
-    Clock Pessimism Removal (CPR):    0.164ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.546     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
-    SLICE_X119Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y247       FDRE (Prop_fdre_C_Q)         0.100     2.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
-                         net (fo=20, routed)          0.280     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
-    SLICE_X116Y252       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X116Y252       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
-                         clock pessimism             -0.164     2.339    
-    SLICE_X116Y252       FDPE (Remov_fdpe_C_PRE)     -0.052     2.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
-  -------------------------------------------------------------------
-                         required time                         -2.287    
-                         arrival time                           2.423    
-  -------------------------------------------------------------------
-                         slack                                  0.136    
-
-Slack (MET) :             0.270ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
-                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.252ns  (logic 0.100ns (39.744%)  route 0.152ns (60.256%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.400ns
-    Source Clock Delay      (SCD):    2.038ns
-    Clock Pessimism Removal (CPR):    0.329ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
-                         net (fo=10, routed)          0.152     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
-    SLICE_X106Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.746     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
-    SLICE_X106Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
-                         clock pessimism             -0.329     2.070    
-    SLICE_X106Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.020    
-                         arrival time                           2.290    
-  -------------------------------------------------------------------
-                         slack                                  0.270    
-
-Slack (MET) :             0.270ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
-                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.252ns  (logic 0.100ns (39.744%)  route 0.152ns (60.256%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.400ns
-    Source Clock Delay      (SCD):    2.038ns
-    Clock Pessimism Removal (CPR):    0.329ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
-                         net (fo=10, routed)          0.152     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
-    SLICE_X106Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.746     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
-    SLICE_X106Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
-                         clock pessimism             -0.329     2.070    
-    SLICE_X106Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
-  -------------------------------------------------------------------
-                         required time                         -2.020    
-                         arrival time                           2.290    
-  -------------------------------------------------------------------
-                         slack                                  0.270    
-
-Slack (MET) :             0.270ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
-                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.252ns  (logic 0.100ns (39.744%)  route 0.152ns (60.256%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.400ns
-    Source Clock Delay      (SCD):    2.038ns
-    Clock Pessimism Removal (CPR):    0.329ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
-                         net (fo=10, routed)          0.152     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
-    SLICE_X106Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.746     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
-    SLICE_X106Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
-                         clock pessimism             -0.329     2.070    
-    SLICE_X106Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
-  -------------------------------------------------------------------
-                         required time                         -2.020    
-                         arrival time                           2.290    
-  -------------------------------------------------------------------
-                         slack                                  0.270    
-
-Slack (MET) :             0.272ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
-                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.252ns  (logic 0.100ns (39.744%)  route 0.152ns (60.256%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.400ns
-    Source Clock Delay      (SCD):    2.038ns
-    Clock Pessimism Removal (CPR):    0.329ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
-                         net (fo=10, routed)          0.152     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
-    SLICE_X106Y240       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.746     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
-    SLICE_X106Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
-                         clock pessimism             -0.329     2.070    
-    SLICE_X106Y240       FDPE (Remov_fdpe_C_PRE)     -0.052     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.018    
-                         arrival time                           2.290    
-  -------------------------------------------------------------------
-                         slack                                  0.272    
-
-Slack (MET) :             0.278ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
-                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.261ns  (logic 0.100ns (38.376%)  route 0.161ns (61.624%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.401ns
-    Source Clock Delay      (SCD):    2.038ns
-    Clock Pessimism Removal (CPR):    0.329ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.161     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
-    SLICE_X108Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.747     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X108Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
-                         clock pessimism             -0.329     2.071    
-    SLICE_X108Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.021    
-                         arrival time                           2.299    
-  -------------------------------------------------------------------
-                         slack                                  0.278    
-
-Slack (MET) :             0.278ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
-                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.261ns  (logic 0.100ns (38.376%)  route 0.161ns (61.624%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.401ns
-    Source Clock Delay      (SCD):    2.038ns
-    Clock Pessimism Removal (CPR):    0.329ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.161     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
-    SLICE_X108Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.747     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X108Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
-                         clock pessimism             -0.329     2.071    
-    SLICE_X108Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         -2.021    
-                         arrival time                           2.299    
-  -------------------------------------------------------------------
-                         slack                                  0.278    
-
-Slack (MET) :             0.278ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
-                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.261ns  (logic 0.100ns (38.376%)  route 0.161ns (61.624%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.401ns
-    Source Clock Delay      (SCD):    2.038ns
-    Clock Pessimism Removal (CPR):    0.329ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.161     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
-    SLICE_X108Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.747     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
-    SLICE_X108Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
-                         clock pessimism             -0.329     2.071    
-    SLICE_X108Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.021    
-                         arrival time                           2.299    
-  -------------------------------------------------------------------
-                         slack                                  0.278    
-
-Slack (MET) :             0.278ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
-                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.261ns  (logic 0.100ns (38.376%)  route 0.161ns (61.624%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.401ns
-    Source Clock Delay      (SCD):    2.038ns
-    Clock Pessimism Removal (CPR):    0.329ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.161     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
-    SLICE_X108Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.747     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
-    SLICE_X108Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
-                         clock pessimism             -0.329     2.071    
-    SLICE_X108Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         -2.021    
-                         arrival time                           2.299    
-  -------------------------------------------------------------------
-                         slack                                  0.278    
-
-
-
-
-
----------------------------------------------------------------------------------------------------
-Path Group:  **async_default**
-From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-
-Setup :            0  Failing Endpoints,  Worst Slack       30.435ns,  Total Violation        0.000ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             30.435ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.379ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X117Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X117Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
-                         clock pessimism              0.579    37.340    
-                         clock uncertainty           -0.035    37.304    
-    SLICE_X117Y237       FDCE (Recov_fdce_C_CLR)     -0.212    37.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
-  -------------------------------------------------------------------
-                         required time                         37.092    
-                         arrival time                          -6.657    
-  -------------------------------------------------------------------
-                         slack                                 30.435    
-
-Slack (MET) :             30.435ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.379ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X117Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X117Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
-                         clock pessimism              0.579    37.340    
-                         clock uncertainty           -0.035    37.304    
-    SLICE_X117Y237       FDCE (Recov_fdce_C_CLR)     -0.212    37.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
-  -------------------------------------------------------------------
-                         required time                         37.092    
-                         arrival time                          -6.657    
-  -------------------------------------------------------------------
-                         slack                                 30.435    
-
-Slack (MET) :             30.435ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.379ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X117Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X117Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
-                         clock pessimism              0.579    37.340    
-                         clock uncertainty           -0.035    37.304    
-    SLICE_X117Y237       FDCE (Recov_fdce_C_CLR)     -0.212    37.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
-  -------------------------------------------------------------------
-                         required time                         37.092    
-                         arrival time                          -6.657    
-  -------------------------------------------------------------------
-                         slack                                 30.435    
-
-Slack (MET) :             30.435ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.379ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X117Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X117Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
-                         clock pessimism              0.579    37.340    
-                         clock uncertainty           -0.035    37.304    
-    SLICE_X117Y237       FDCE (Recov_fdce_C_CLR)     -0.212    37.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
-  -------------------------------------------------------------------
-                         required time                         37.092    
-                         arrival time                          -6.657    
-  -------------------------------------------------------------------
-                         slack                                 30.435    
-
-Slack (MET) :             30.460ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.379ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X116Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X116Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
-                         clock pessimism              0.579    37.340    
-                         clock uncertainty           -0.035    37.304    
-    SLICE_X116Y237       FDCE (Recov_fdce_C_CLR)     -0.187    37.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
-  -------------------------------------------------------------------
-                         required time                         37.117    
-                         arrival time                          -6.657    
-  -------------------------------------------------------------------
-                         slack                                 30.460    
-
-Slack (MET) :             30.460ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.379ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X116Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X116Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
-                         clock pessimism              0.579    37.340    
-                         clock uncertainty           -0.035    37.304    
-    SLICE_X116Y237       FDCE (Recov_fdce_C_CLR)     -0.187    37.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
-  -------------------------------------------------------------------
-                         required time                         37.117    
-                         arrival time                          -6.657    
-  -------------------------------------------------------------------
-                         slack                                 30.460    
-
-Slack (MET) :             30.493ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.379ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X116Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X116Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
-                         clock pessimism              0.579    37.340    
-                         clock uncertainty           -0.035    37.304    
-    SLICE_X116Y237       FDCE (Recov_fdce_C_CLR)     -0.154    37.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
-  -------------------------------------------------------------------
-                         required time                         37.150    
-                         arrival time                          -6.657    
-  -------------------------------------------------------------------
-                         slack                                 30.493    
-
-Slack (MET) :             30.493ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.379ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X116Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X116Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
-                         clock pessimism              0.579    37.340    
-                         clock uncertainty           -0.035    37.304    
-    SLICE_X116Y237       FDCE (Recov_fdce_C_CLR)     -0.154    37.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
-  -------------------------------------------------------------------
-                         required time                         37.150    
-                         arrival time                          -6.657    
-  -------------------------------------------------------------------
-                         slack                                 30.493    
-
-Slack (MET) :             30.493ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.379ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X116Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X116Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
-                         clock pessimism              0.579    37.340    
-                         clock uncertainty           -0.035    37.304    
-    SLICE_X116Y237       FDCE (Recov_fdce_C_CLR)     -0.154    37.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
-  -------------------------------------------------------------------
-                         required time                         37.150    
-                         arrival time                          -6.657    
-  -------------------------------------------------------------------
-                         slack                                 30.493    
-
-Slack (MET) :             30.493ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.379ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X116Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X116Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
-                         clock pessimism              0.579    37.340    
-                         clock uncertainty           -0.035    37.304    
-    SLICE_X116Y237       FDCE (Recov_fdce_C_CLR)     -0.154    37.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
-  -------------------------------------------------------------------
-                         required time                         37.150    
-                         arrival time                          -6.657    
-  -------------------------------------------------------------------
-                         slack                                 30.493    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.244ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.223ns  (logic 0.118ns (52.826%)  route 0.105ns (47.174%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.683ns
-    Source Clock Delay      (SCD):    2.188ns
-    Clock Pessimism Removal (CPR):    0.464ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.543     2.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X116Y239       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X116Y239       FDRE (Prop_fdre_C_Q)         0.118     2.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
-                         net (fo=20, routed)          0.105     2.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
-    SLICE_X114Y239       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X114Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
-                         clock pessimism             -0.464     2.219    
-    SLICE_X114Y239       FDPE (Remov_fdpe_C_PRE)     -0.052     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
-  -------------------------------------------------------------------
-                         required time                         -2.167    
-                         arrival time                           2.411    
-  -------------------------------------------------------------------
-                         slack                                  0.244    
-
-Slack (MET) :             0.244ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.223ns  (logic 0.118ns (52.826%)  route 0.105ns (47.174%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.683ns
-    Source Clock Delay      (SCD):    2.188ns
-    Clock Pessimism Removal (CPR):    0.464ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.543     2.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X116Y239       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X116Y239       FDRE (Prop_fdre_C_Q)         0.118     2.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
-                         net (fo=20, routed)          0.105     2.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
-    SLICE_X114Y239       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X114Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
-                         clock pessimism             -0.464     2.219    
-    SLICE_X114Y239       FDPE (Remov_fdpe_C_PRE)     -0.052     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
-  -------------------------------------------------------------------
-                         required time                         -2.167    
-                         arrival time                           2.411    
-  -------------------------------------------------------------------
-                         slack                                  0.244    
-
-Slack (MET) :             0.259ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.223ns  (logic 0.118ns (52.911%)  route 0.105ns (47.088%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.786ns
-    Source Clock Delay      (SCD):    2.270ns
-    Clock Pessimism Removal (CPR):    0.502ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.625     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X118Y253       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X118Y253       FDPE (Prop_fdpe_C_Q)         0.118     2.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
-                         net (fo=18, routed)          0.105     2.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
-    SLICE_X118Y254       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.850     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
-    SLICE_X118Y254       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
-                         clock pessimism             -0.502     2.284    
-    SLICE_X118Y254       FDCE (Remov_fdce_C_CLR)     -0.050     2.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.234    
-                         arrival time                           2.493    
-  -------------------------------------------------------------------
-                         slack                                  0.259    
-
-Slack (MET) :             0.261ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.223ns  (logic 0.118ns (52.911%)  route 0.105ns (47.088%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.786ns
-    Source Clock Delay      (SCD):    2.270ns
-    Clock Pessimism Removal (CPR):    0.502ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.625     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X118Y253       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X118Y253       FDPE (Prop_fdpe_C_Q)         0.118     2.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
-                         net (fo=18, routed)          0.105     2.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
-    SLICE_X118Y254       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.850     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
-    SLICE_X118Y254       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
-                         clock pessimism             -0.502     2.284    
-    SLICE_X118Y254       FDPE (Remov_fdpe_C_PRE)     -0.052     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.232    
-                         arrival time                           2.493    
-  -------------------------------------------------------------------
-                         slack                                  0.261    
-
-Slack (MET) :             0.273ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.237ns  (logic 0.100ns (42.169%)  route 0.137ns (57.831%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.682ns
-    Source Clock Delay      (SCD):    2.186ns
-    Clock Pessimism Removal (CPR):    0.482ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X111Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y239       FDPE (Prop_fdpe_C_Q)         0.100     2.286 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
-                         net (fo=12, routed)          0.137     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
-    SLICE_X110Y238       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
-    SLICE_X110Y238       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
-                         clock pessimism             -0.482     2.200    
-    SLICE_X110Y238       FDCE (Remov_fdce_C_CLR)     -0.050     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
-  -------------------------------------------------------------------
-                         required time                         -2.150    
-                         arrival time                           2.423    
-  -------------------------------------------------------------------
-                         slack                                  0.273    
-
-Slack (MET) :             0.273ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.237ns  (logic 0.100ns (42.169%)  route 0.137ns (57.831%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.682ns
-    Source Clock Delay      (SCD):    2.186ns
-    Clock Pessimism Removal (CPR):    0.482ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X111Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y239       FDPE (Prop_fdpe_C_Q)         0.100     2.286 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
-                         net (fo=12, routed)          0.137     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
-    SLICE_X110Y238       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
-    SLICE_X110Y238       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
-                         clock pessimism             -0.482     2.200    
-    SLICE_X110Y238       FDCE (Remov_fdce_C_CLR)     -0.050     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
-  -------------------------------------------------------------------
-                         required time                         -2.150    
-                         arrival time                           2.423    
-  -------------------------------------------------------------------
-                         slack                                  0.273    
-
-Slack (MET) :             0.273ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.237ns  (logic 0.100ns (42.169%)  route 0.137ns (57.831%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.682ns
-    Source Clock Delay      (SCD):    2.186ns
-    Clock Pessimism Removal (CPR):    0.482ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X111Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y239       FDPE (Prop_fdpe_C_Q)         0.100     2.286 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
-                         net (fo=12, routed)          0.137     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
-    SLICE_X110Y238       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
-    SLICE_X110Y238       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
-                         clock pessimism             -0.482     2.200    
-    SLICE_X110Y238       FDCE (Remov_fdce_C_CLR)     -0.050     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.150    
-                         arrival time                           2.423    
-  -------------------------------------------------------------------
-                         slack                                  0.273    
-
-Slack (MET) :             0.273ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.237ns  (logic 0.100ns (42.169%)  route 0.137ns (57.831%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.682ns
-    Source Clock Delay      (SCD):    2.186ns
-    Clock Pessimism Removal (CPR):    0.482ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X111Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y239       FDPE (Prop_fdpe_C_Q)         0.100     2.286 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
-                         net (fo=12, routed)          0.137     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
-    SLICE_X110Y238       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
-    SLICE_X110Y238       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
-                         clock pessimism             -0.482     2.200    
-    SLICE_X110Y238       FDCE (Remov_fdce_C_CLR)     -0.050     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
-  -------------------------------------------------------------------
-                         required time                         -2.150    
-                         arrival time                           2.423    
-  -------------------------------------------------------------------
-                         slack                                  0.273    
-
-Slack (MET) :             0.273ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.237ns  (logic 0.100ns (42.169%)  route 0.137ns (57.831%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.682ns
-    Source Clock Delay      (SCD):    2.186ns
-    Clock Pessimism Removal (CPR):    0.482ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X111Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y239       FDPE (Prop_fdpe_C_Q)         0.100     2.286 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
-                         net (fo=12, routed)          0.137     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
-    SLICE_X110Y238       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
-    SLICE_X110Y238       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
-                         clock pessimism             -0.482     2.200    
-    SLICE_X110Y238       FDCE (Remov_fdce_C_CLR)     -0.050     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
-  -------------------------------------------------------------------
-                         required time                         -2.150    
-                         arrival time                           2.423    
-  -------------------------------------------------------------------
-                         slack                                  0.273    
-
-Slack (MET) :             0.273ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.237ns  (logic 0.100ns (42.169%)  route 0.137ns (57.831%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.682ns
-    Source Clock Delay      (SCD):    2.186ns
-    Clock Pessimism Removal (CPR):    0.482ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X111Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y239       FDPE (Prop_fdpe_C_Q)         0.100     2.286 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
-                         net (fo=12, routed)          0.137     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
-    SLICE_X110Y238       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
-    SLICE_X110Y238       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
-                         clock pessimism             -0.482     2.200    
-    SLICE_X110Y238       FDCE (Remov_fdce_C_CLR)     -0.050     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
-  -------------------------------------------------------------------
-                         required time                         -2.150    
-                         arrival time                           2.423    
-  -------------------------------------------------------------------
-                         slack                                  0.273    
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  
-  To Clock:  clk_sys_diff[0]
-
-Max Delay             2 Endpoints
-Min Delay             2 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                            (internal pin)
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.216ns  (logic 0.000ns (0.000%)  route 1.216ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                         net (fo=3, routed)           1.216     1.216    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/GT0_QPLLLOCK_OUT
-    SLICE_X137Y241       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.149     4.208    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/sysclk_in
-    SLICE_X137Y241       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                            (internal pin)
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.833ns  (logic 0.000ns (0.000%)  route 0.833ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                         net (fo=3, routed)           0.833     0.833    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/GT0_QPLLLOCK_OUT
-    SLICE_X134Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.279     4.338    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/sysclk_in
-    SLICE_X134Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                            (internal pin)
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.440ns  (logic 0.000ns (0.000%)  route 0.440ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                         net (fo=3, routed)           0.440     0.440    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/GT0_QPLLLOCK_OUT
-    SLICE_X134Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.882     2.536    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/sysclk_in
-    SLICE_X134Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                            (internal pin)
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.643ns  (logic 0.000ns (0.000%)  route 0.643ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                         net (fo=3, routed)           0.643     0.643    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/GT0_QPLLLOCK_OUT
-    SLICE_X137Y241       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.782     2.436    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/sysclk_in
-    SLICE_X137Y241       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  clk_sys_diff[0]
-  To Clock:  clk_sys_diff[0]
-
-Max Delay           720 Endpoints
-Min Delay           720 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.871ns  (logic 1.221ns (42.529%)  route 1.650ns (57.471%))
-  Logic Levels:           3  (LUT3=2 LUT5=1)
-  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.269ns
-    Source Clock Delay      (SCD):    4.527ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
-    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
-                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
-                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
-    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
-                         net (fo=18, routed)          0.696     6.613    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
-    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.750 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
-                         net (fo=17, routed)          0.604     7.355    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
-    SLICE_X81Y259        LUT5 (Prop_lut5_I0_O)        0.043     7.398 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[14]_i_1/O
-                         net (fo=1, routed)           0.000     7.398    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[14]
-    SLICE_X81Y259        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.210     4.269    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
-    SLICE_X81Y259        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.838ns  (logic 1.221ns (43.023%)  route 1.617ns (56.977%))
-  Logic Levels:           3  (LUT3=2 LUT5=1)
-  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.269ns
-    Source Clock Delay      (SCD):    4.527ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
-    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
-                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
-                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
-    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
-                         net (fo=18, routed)          0.696     6.613    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
-    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.750 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
-                         net (fo=17, routed)          0.571     7.322    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
-    SLICE_X81Y259        LUT5 (Prop_lut5_I0_O)        0.043     7.365 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[15]_i_1/O
-                         net (fo=1, routed)           0.000     7.365    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[15]
-    SLICE_X81Y259        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.210     4.269    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
-    SLICE_X81Y259        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.836ns  (logic 1.221ns (43.054%)  route 1.615ns (56.946%))
-  Logic Levels:           3  (LUT3=2 LUT5=1)
-  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.269ns
-    Source Clock Delay      (SCD):    4.527ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
-    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
-                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
-                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
-    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
-                         net (fo=18, routed)          0.696     6.613    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
-    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.750 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
-                         net (fo=17, routed)          0.569     7.320    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
-    SLICE_X81Y259        LUT5 (Prop_lut5_I0_O)        0.043     7.363 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_2/O
-                         net (fo=1, routed)           0.000     7.363    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[16]
-    SLICE_X81Y259        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.210     4.269    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
-    SLICE_X81Y259        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[4]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.795ns  (logic 1.221ns (43.691%)  route 1.574ns (56.309%))
-  Logic Levels:           3  (LUT3=2 LUT5=1)
-  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.275ns
-    Source Clock Delay      (SCD):    4.527ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
-    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
-                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
-                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
-    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
-                         net (fo=18, routed)          0.757     6.674    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/SCNT_RESET
-    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.811 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3/O
-                         net (fo=17, routed)          0.467     7.278    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3_n_0
-    SLICE_X89Y250        LUT5 (Prop_lut5_I0_O)        0.043     7.321 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[4]_i_1/O
-                         net (fo=1, routed)           0.000     7.321    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/p_1_in[4]
-    SLICE_X89Y250        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[4]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.216     4.275    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
-    SLICE_X89Y250        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[4]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.793ns  (logic 1.221ns (43.721%)  route 1.572ns (56.279%))
-  Logic Levels:           3  (LUT3=2 LUT5=1)
-  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.275ns
-    Source Clock Delay      (SCD):    4.527ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
-    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
-                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
-                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
-    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
-                         net (fo=18, routed)          0.736     6.653    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/SCNT_RESET
-    SLICE_X87Y257        LUT3 (Prop_lut3_I2_O)        0.137     6.790 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3/O
-                         net (fo=17, routed)          0.487     7.276    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3_n_0
-    SLICE_X88Y254        LUT5 (Prop_lut5_I0_O)        0.043     7.319 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[8]_i_1/O
-                         net (fo=1, routed)           0.000     7.319    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_1_in[8]
-    SLICE_X88Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.216     4.275    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
-    SLICE_X88Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[3]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.792ns  (logic 1.221ns (43.738%)  route 1.571ns (56.262%))
-  Logic Levels:           3  (LUT3=2 LUT5=1)
-  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.275ns
-    Source Clock Delay      (SCD):    4.527ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
-    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
-                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
-                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
-    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
-                         net (fo=18, routed)          0.757     6.674    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/SCNT_RESET
-    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.811 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3/O
-                         net (fo=17, routed)          0.464     7.275    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3_n_0
-    SLICE_X89Y250        LUT5 (Prop_lut5_I0_O)        0.043     7.318 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[3]_i_1/O
-                         net (fo=1, routed)           0.000     7.318    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/p_1_in[3]
-    SLICE_X89Y250        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.216     4.275    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
-    SLICE_X89Y250        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[3]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.784ns  (logic 1.221ns (43.857%)  route 1.563ns (56.143%))
-  Logic Levels:           3  (LUT3=2 LUT5=1)
-  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.275ns
-    Source Clock Delay      (SCD):    4.527ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
-    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
-                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
-                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
-    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
-                         net (fo=18, routed)          0.757     6.674    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/SCNT_RESET
-    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.811 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3/O
-                         net (fo=17, routed)          0.457     7.268    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3_n_0
-    SLICE_X89Y251        LUT5 (Prop_lut5_I0_O)        0.043     7.311 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[6]_i_1/O
-                         net (fo=1, routed)           0.000     7.311    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/p_1_in[6]
-    SLICE_X89Y251        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.216     4.275    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
-    SLICE_X89Y251        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.783ns  (logic 1.221ns (43.873%)  route 1.562ns (56.127%))
-  Logic Levels:           3  (LUT3=2 LUT5=1)
-  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.275ns
-    Source Clock Delay      (SCD):    4.527ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
-    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
-                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
-                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
-    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
-                         net (fo=18, routed)          0.757     6.674    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/SCNT_RESET
-    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.811 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3/O
-                         net (fo=17, routed)          0.456     7.267    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3_n_0
-    SLICE_X89Y251        LUT5 (Prop_lut5_I0_O)        0.043     7.310 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[5]_i_1/O
-                         net (fo=1, routed)           0.000     7.310    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/p_1_in[5]
-    SLICE_X89Y251        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.216     4.275    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
-    SLICE_X89Y251        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.768ns  (logic 1.326ns (47.909%)  route 1.442ns (52.091%))
-  Logic Levels:           3  (LUT3=2 LUT5=1)
-  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.273ns
-    Source Clock Delay      (SCD):    4.527ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
-    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
-                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
-                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
-    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
-                         net (fo=18, routed)          0.696     6.613    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
-    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.148     6.761 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
-                         net (fo=17, routed)          0.396     7.157    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
-    SLICE_X84Y253        LUT5 (Prop_lut5_I0_O)        0.137     7.294 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[8]_i_1/O
-                         net (fo=1, routed)           0.000     7.294    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[8]
-    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.214     4.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.766ns  (logic 1.326ns (47.934%)  route 1.440ns (52.066%))
-  Logic Levels:           3  (LUT3=2 LUT5=1)
-  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.271ns
-    Source Clock Delay      (SCD):    4.527ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
-    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
-                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
-                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
-    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
-                         net (fo=18, routed)          0.696     6.613    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
-    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.148     6.761 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
-                         net (fo=17, routed)          0.395     7.156    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
-    SLICE_X82Y255        LUT5 (Prop_lut5_I0_O)        0.137     7.293 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[14]_i_1/O
-                         net (fo=1, routed)           0.000     7.293    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[14]
-    SLICE_X82Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.212     4.271    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X82Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.202ns  (logic 0.100ns (49.452%)  route 0.102ns (50.548%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.389ns
-    Source Clock Delay      (SCD):    2.028ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.531     2.028    ila_data_inout/U0/ila_core_inst/u_ila_regs/DESIGN_CLK_I
-    SLICE_X87Y245        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X87Y245        FDRE (Prop_fdre_C_Q)         0.100     2.128 r  ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
-                         net (fo=2, routed)           0.102     2.231    ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag
-    SLICE_X87Y245        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.735     2.389    ila_data_inout/U0/ila_core_inst/u_ila_regs/s_dclk_o
-    SLICE_X87Y245        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.204ns  (logic 0.091ns (44.611%)  route 0.113ns (55.389%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.396ns
-    Source Clock Delay      (SCD):    2.035ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.538     2.035    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
-    SLICE_X99Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X99Y247        FDRE (Prop_fdre_C_Q)         0.091     2.126 r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
-                         net (fo=2, routed)           0.113     2.239    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
-    SLICE_X99Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.742     2.396    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
-    SLICE_X99Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.203ns  (logic 0.100ns (49.250%)  route 0.103ns (50.750%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.396ns
-    Source Clock Delay      (SCD):    2.036ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.539     2.036    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
-    SLICE_X101Y249       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X101Y249       FDRE (Prop_fdre_C_Q)         0.100     2.136 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/Q
-                         net (fo=1, routed)           0.103     2.239    ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[1]
-    SLICE_X99Y249        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.742     2.396    ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
-    SLICE_X99Y249        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.205ns  (logic 0.100ns (48.743%)  route 0.105ns (51.257%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.498ns
-    Source Clock Delay      (SCD):    2.036ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.539     2.036    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
-    SLICE_X100Y249       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y249       FDRE (Prop_fdre_C_Q)         0.100     2.136 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/Q
-                         net (fo=1, routed)           0.105     2.242    ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[9]
-    SLICE_X100Y251       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.844     2.498    ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
-    SLICE_X100Y251       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.214ns  (logic 0.091ns (42.449%)  route 0.123ns (57.551%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.396ns
-    Source Clock Delay      (SCD):    2.035ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.538     2.035    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
-    SLICE_X97Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X97Y247        FDRE (Prop_fdre_C_Q)         0.091     2.126 r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
-                         net (fo=4, routed)           0.123     2.250    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
-    SLICE_X97Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.742     2.396    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
-    SLICE_X97Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.220ns  (logic 0.107ns (48.588%)  route 0.113ns (51.412%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.396ns
-    Source Clock Delay      (SCD):    2.035ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.538     2.035    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
-    SLICE_X98Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X98Y247        FDRE (Prop_fdre_C_Q)         0.107     2.142 r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
-                         net (fo=4, routed)           0.113     2.256    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
-    SLICE_X98Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.742     2.396    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
-    SLICE_X98Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.233ns  (logic 0.118ns (50.660%)  route 0.115ns (49.340%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.397ns
-    Source Clock Delay      (SCD):    2.033ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.536     2.033    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
-    SLICE_X98Y242        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X98Y242        FDRE (Prop_fdre_C_Q)         0.118     2.151 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/Q
-                         net (fo=2, routed)           0.115     2.266    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[6]
-    SLICE_X100Y243       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.743     2.397    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
-    SLICE_X100Y243       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.235ns  (logic 0.118ns (50.113%)  route 0.117ns (49.887%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.396ns
-    Source Clock Delay      (SCD):    2.035ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.538     2.035    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
-    SLICE_X98Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X98Y247        FDRE (Prop_fdre_C_Q)         0.118     2.153 r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
-                         net (fo=2, routed)           0.117     2.271    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
-    SLICE_X98Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.742     2.396    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
-    SLICE_X98Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.247ns  (logic 0.100ns (40.545%)  route 0.147ns (59.455%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.395ns
-    Source Clock Delay      (SCD):    2.034ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.537     2.034    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
-    SLICE_X96Y243        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X96Y243        FDRE (Prop_fdre_C_Q)         0.100     2.134 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/Q
-                         net (fo=2, routed)           0.147     2.281    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[7]
-    SLICE_X97Y243        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.741     2.395    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
-    SLICE_X97Y243        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.245ns  (logic 0.100ns (40.846%)  route 0.145ns (59.154%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.396ns
-    Source Clock Delay      (SCD):    2.036ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.539     2.036    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
-    SLICE_X101Y249       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X101Y249       FDRE (Prop_fdre_C_Q)         0.100     2.136 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/Q
-                         net (fo=1, routed)           0.145     2.281    ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[3]
-    SLICE_X99Y249        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.742     2.396    ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
-    SLICE_X99Y249        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  To Clock:  clk_sys_diff[0]
-
-Max Delay            84 Endpoints
-Min Delay            92 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.312ns  (logic 0.259ns (19.745%)  route 1.053ns (80.255%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.287ns
-    Source Clock Delay      (SCD):    4.389ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.237     4.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X114Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X114Y243       FDRE (Prop_fdre_C_Q)         0.259     4.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
-                         net (fo=29, routed)          1.053     5.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
-    SLICE_X108Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.228     4.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
-    SLICE_X108Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.164ns  (logic 0.704ns (60.506%)  route 0.460ns (39.494%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.156ns
-    Source Clock Delay      (SCD):    4.387ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.235     4.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y241       RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.704     5.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
-                         net (fo=1, routed)           0.460     5.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
-    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.097     4.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.097ns  (logic 0.713ns (65.011%)  route 0.384ns (34.989%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.156ns
-    Source Clock Delay      (SCD):    4.387ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.235     4.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y241       RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.713     5.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
-                         net (fo=1, routed)           0.384     5.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
-    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.097     4.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.066ns  (logic 0.696ns (65.298%)  route 0.370ns (34.702%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.157ns
-    Source Clock Delay      (SCD):    4.387ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.235     4.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y241       RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.696     5.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
-                         net (fo=1, routed)           0.370     5.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
-    SLICE_X112Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.098     4.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X112Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.060ns  (logic 0.709ns (66.880%)  route 0.351ns (33.120%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.156ns
-    Source Clock Delay      (SCD):    4.388ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.236     4.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
-    SLICE_X110Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y242       RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.709     5.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
-                         net (fo=1, routed)           0.351     5.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
-    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.097     4.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Data Path Delay:        1.031ns  (logic 0.259ns (25.120%)  route 0.772ns (74.880%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.152ns
-    Source Clock Delay      (SCD):    4.388ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.236     4.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X116Y239       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X116Y239       FDRE (Prop_fdre_C_Q)         0.259     4.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
-                         net (fo=20, routed)          0.772     5.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
-    SLICE_X107Y239       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.093     4.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X107Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Data Path Delay:        1.031ns  (logic 0.259ns (25.120%)  route 0.772ns (74.880%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.152ns
-    Source Clock Delay      (SCD):    4.388ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.236     4.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X116Y239       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X116Y239       FDRE (Prop_fdre_C_Q)         0.259     4.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
-                         net (fo=20, routed)          0.772     5.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
-    SLICE_X107Y239       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.093     4.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X107Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.017ns  (logic 0.702ns (69.035%)  route 0.315ns (30.965%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.157ns
-    Source Clock Delay      (SCD):    4.388ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.236     4.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
-    SLICE_X110Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y242       RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.702     5.090 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
-                         net (fo=1, routed)           0.315     5.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
-    SLICE_X112Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.098     4.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X112Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.010ns  (logic 0.702ns (69.505%)  route 0.308ns (30.495%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.156ns
-    Source Clock Delay      (SCD):    4.388ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.236     4.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X108Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X108Y242       RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.702     5.090 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
-                         net (fo=1, routed)           0.308     5.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
-    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.097     4.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.009ns  (logic 0.709ns (70.279%)  route 0.300ns (29.721%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.156ns
-    Source Clock Delay      (SCD):    4.388ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.236     4.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X108Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X108Y242       RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.709     5.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
-                         net (fo=1, routed)           0.300     5.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
-    SLICE_X109Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.097     4.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X109Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.164ns  (logic 0.100ns (61.071%)  route 0.064ns (38.929%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.404ns
-    Source Clock Delay      (SCD):    2.190ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.545     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X112Y248       FDRE (Prop_fdre_C_Q)         0.100     2.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/Q
-                         net (fo=2, routed)           0.064     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[17]
-    SLICE_X113Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.750     2.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
-    SLICE_X113Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.190ns  (logic 0.091ns (47.916%)  route 0.099ns (52.084%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.404ns
-    Source Clock Delay      (SCD):    2.190ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.545     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X112Y247       FDRE (Prop_fdre_C_Q)         0.091     2.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/Q
-                         net (fo=2, routed)           0.099     2.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[20]
-    SLICE_X113Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.750     2.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
-    SLICE_X113Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.200ns  (logic 0.091ns (45.470%)  route 0.109ns (54.530%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.403ns
-    Source Clock Delay      (SCD):    2.190ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.545     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X112Y249       FDRE (Prop_fdre_C_Q)         0.091     2.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/Q
-                         net (fo=2, routed)           0.109     2.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[8]
-    SLICE_X110Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.749     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
-    SLICE_X110Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.204ns  (logic 0.091ns (44.550%)  route 0.113ns (55.450%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.402ns
-    Source Clock Delay      (SCD):    2.188ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.543     2.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
-    SLICE_X119Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y238       FDRE (Prop_fdre_C_Q)         0.091     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
-                         net (fo=2, routed)           0.113     2.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
-    SLICE_X118Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.748     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
-    SLICE_X118Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.208ns  (logic 0.100ns (48.085%)  route 0.108ns (51.915%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.404ns
-    Source Clock Delay      (SCD):    2.190ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.545     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X112Y247       FDRE (Prop_fdre_C_Q)         0.100     2.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
-                         net (fo=2, routed)           0.108     2.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
-    SLICE_X113Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.750     2.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
-    SLICE_X113Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.211ns  (logic 0.107ns (50.669%)  route 0.104ns (49.331%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.403ns
-    Source Clock Delay      (SCD):    2.189ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.544     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X114Y244       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X114Y244       FDRE (Prop_fdre_C_Q)         0.107     2.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
-                         net (fo=2, routed)           0.104     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
-    SLICE_X115Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.749     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X115Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.212ns  (logic 0.107ns (50.532%)  route 0.105ns (49.468%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.403ns
-    Source Clock Delay      (SCD):    2.189ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.544     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X114Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X114Y246       FDRE (Prop_fdre_C_Q)         0.107     2.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/Q
-                         net (fo=2, routed)           0.105     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[0]
-    SLICE_X116Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.749     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X116Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.215ns  (logic 0.107ns (49.827%)  route 0.108ns (50.173%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.403ns
-    Source Clock Delay      (SCD):    2.189ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.544     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X114Y244       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X114Y244       FDRE (Prop_fdre_C_Q)         0.107     2.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/Q
-                         net (fo=2, routed)           0.108     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[16]
-    SLICE_X115Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.749     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X115Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.215ns  (logic 0.100ns (46.478%)  route 0.115ns (53.522%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.402ns
-    Source Clock Delay      (SCD):    2.189ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.544     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
-    SLICE_X117Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X117Y241       FDRE (Prop_fdre_C_Q)         0.100     2.289 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/Q
-                         net (fo=6, routed)           0.115     2.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp
-    SLICE_X113Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.748     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
-    SLICE_X113Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.216ns  (logic 0.100ns (46.320%)  route 0.116ns (53.680%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.403ns
-    Source Clock Delay      (SCD):    2.190ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.545     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X112Y249       FDRE (Prop_fdre_C_Q)         0.100     2.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/Q
-                         net (fo=2, routed)           0.116     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[5]
-    SLICE_X110Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.749     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
-    SLICE_X110Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  To Clock:  clk_sys_diff[0]
-
-Max Delay             4 Endpoints
-Min Delay             4 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.623ns  (logic 0.944ns (35.996%)  route 1.679ns (64.004%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.375ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.208ns
-    Source Clock Delay      (SCD):    2.833ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.621     2.833    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
-                                                      0.944     3.777 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXRESETDONE
-                         net (fo=2, routed)           1.679     5.456    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/gt0_txresetdone_out
-    SLICE_X139Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.149     4.208    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
-    SLICE_X139Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.569ns  (logic 1.009ns (39.281%)  route 1.560ns (60.719%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.338ns
-    Source Clock Delay      (SCD):    2.832ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620     2.832    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
-                                                      1.009     3.841 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXRESETDONE
-                         net (fo=2, routed)           1.560     5.401    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/gt0_rxresetdone_out
-    SLICE_X135Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.279     4.338    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
-    SLICE_X135Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.676ns  (logic 0.259ns (38.334%)  route 0.417ns (61.666%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.677ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.335ns
-    Source Clock Delay      (SCD):    2.658ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.446     2.658    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X132Y258       FDRE (Prop_fdre_C_Q)         0.259     2.917 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
-                         net (fo=2, routed)           0.417     3.334    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_in
-    SLICE_X131Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.276     4.335    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
-    SLICE_X131Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.458ns  (logic 0.259ns (56.555%)  route 0.199ns (43.445%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.709ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.207ns
-    Source Clock Delay      (SCD):    2.498ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.286     2.498    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X132Y240       FDRE (Prop_fdre_C_Q)         0.259     2.757 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
-                         net (fo=2, routed)           0.199     2.956    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_in
-    SLICE_X135Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.148     4.207    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
-    SLICE_X135Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.226ns  (logic 0.118ns (52.221%)  route 0.108ns (47.778%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.295ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.435ns
-    Source Clock Delay      (SCD):    1.140ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.573     1.140    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X132Y240       FDRE (Prop_fdre_C_Q)         0.118     1.258 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
-                         net (fo=2, routed)           0.108     1.366    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_in
-    SLICE_X135Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.781     2.435    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
-    SLICE_X135Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.356ns  (logic 0.118ns (33.180%)  route 0.238ns (66.820%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.313ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.533ns
-    Source Clock Delay      (SCD):    1.220ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.653     1.220    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X132Y258       FDRE (Prop_fdre_C_Q)         0.118     1.338 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
-                         net (fo=2, routed)           0.238     1.576    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_in
-    SLICE_X131Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.879     2.533    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
-    SLICE_X131Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        1.401ns  (logic 0.529ns (37.771%)  route 0.872ns (62.229%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.436ns
-    Source Clock Delay      (SCD):    1.393ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.826     1.393    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
-                                                      0.529     1.922 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXRESETDONE
-                         net (fo=2, routed)           0.872     2.794    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/gt0_txresetdone_out
-    SLICE_X139Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.782     2.436    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
-    SLICE_X139Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        1.409ns  (logic 0.603ns (42.805%)  route 0.806ns (57.195%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.143ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.536ns
-    Source Clock Delay      (SCD):    1.392ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.825     1.392    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
-                                                      0.603     1.995 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXRESETDONE
-                         net (fo=2, routed)           0.806     2.801    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/gt0_rxresetdone_out
-    SLICE_X135Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.882     2.536    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
-    SLICE_X135Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  clk_sys_diff[0]
-  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-
-Max Delay           100 Endpoints
-Min Delay           108 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.765ns
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.765ns
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.765ns
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.765ns
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.765ns
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.765ns
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.765ns
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.765ns
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.688ns  (logic 0.223ns (13.208%)  route 1.465ns (86.792%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.765ns
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.465     6.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
-    SLICE_X114Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X114Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.688ns  (logic 0.223ns (13.208%)  route 1.465ns (86.792%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.765ns
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.465     6.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
-    SLICE_X114Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X114Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[8]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[8]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.685ns
-    Source Clock Delay      (SCD):    2.041ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.544     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
-    SLICE_X117Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[8]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X117Y242       FDRE (Prop_fdre_C_Q)         0.091     2.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[8]/Q
-                         net (fo=1, routed)           0.106     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[8]
-    SLICE_X117Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[8]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.749     2.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
-    SLICE_X117Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[8]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.681ns
-    Source Clock Delay      (SCD):    2.038ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
-    SLICE_X118Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X118Y235       FDRE (Prop_fdre_C_Q)         0.107     2.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
-                         net (fo=1, routed)           0.093     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
-    SLICE_X118Y236       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.745     2.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
-    SLICE_X118Y236       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.685ns
-    Source Clock Delay      (SCD):    2.040ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.543     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
-    SLICE_X114Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X114Y242       FDRE (Prop_fdre_C_Q)         0.107     2.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
-                         net (fo=1, routed)           0.093     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
-    SLICE_X114Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.749     2.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
-    SLICE_X114Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.684ns
-    Source Clock Delay      (SCD):    2.040ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.543     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
-    SLICE_X114Y240       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X114Y240       FDRE (Prop_fdre_C_Q)         0.107     2.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
-                         net (fo=1, routed)           0.093     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
-    SLICE_X114Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.748     2.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
-    SLICE_X114Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.685ns
-    Source Clock Delay      (SCD):    2.041ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.544     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
-    SLICE_X118Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X118Y241       FDRE (Prop_fdre_C_Q)         0.107     2.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
-                         net (fo=1, routed)           0.093     2.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
-    SLICE_X118Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.749     2.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
-    SLICE_X118Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.687ns
-    Source Clock Delay      (SCD):    2.043ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.546     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
-    SLICE_X118Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X118Y247       FDRE (Prop_fdre_C_Q)         0.107     2.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
-                         net (fo=1, routed)           0.093     2.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
-    SLICE_X118Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.751     2.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
-    SLICE_X118Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.238ns  (logic 0.091ns (38.309%)  route 0.147ns (61.691%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.682ns
-    Source Clock Delay      (SCD):    2.038ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
-    SLICE_X119Y236       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y236       FDRE (Prop_fdre_C_Q)         0.091     2.129 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
-                         net (fo=1, routed)           0.147     2.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
-    SLICE_X119Y237       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
-    SLICE_X119Y237       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.238ns  (logic 0.091ns (38.309%)  route 0.147ns (61.691%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.685ns
-    Source Clock Delay      (SCD):    2.040ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.543     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
-    SLICE_X119Y239       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y239       FDRE (Prop_fdre_C_Q)         0.091     2.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
-                         net (fo=1, routed)           0.147     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
-    SLICE_X119Y240       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.749     2.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
-    SLICE_X119Y240       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.238ns  (logic 0.091ns (38.309%)  route 0.147ns (61.691%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.684ns
-    Source Clock Delay      (SCD):    2.041ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.544     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
-    SLICE_X117Y240       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X117Y240       FDRE (Prop_fdre_C_Q)         0.091     2.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
-                         net (fo=1, routed)           0.147     2.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
-    SLICE_X117Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.748     2.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
-    SLICE_X117Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.240ns  (logic 0.091ns (37.989%)  route 0.149ns (62.011%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.685ns
-    Source Clock Delay      (SCD):    2.040ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.543     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
-    SLICE_X115Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X115Y242       FDRE (Prop_fdre_C_Q)         0.091     2.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
-                         net (fo=1, routed)           0.149     2.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
-    SLICE_X115Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.749     2.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
-    SLICE_X115Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  clk_sys_diff[0]
-  To Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-
-Max Delay             4 Endpoints
-Min Delay             4 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.811ns  (logic 0.259ns (31.953%)  route 0.552ns (68.047%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.319ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.269ns
-    Source Clock Delay      (SCD):    4.588ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.290     4.588    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sysclk_in
-    SLICE_X136Y242       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X136Y242       FDRE (Prop_fdre_C_Q)         0.259     4.847 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
-                         net (fo=3, routed)           0.552     5.398    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_TX_FSM_RESET_DONE_OUT
-    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.142     2.269    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.561ns  (logic 0.223ns (39.763%)  route 0.338ns (60.237%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.344ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.403ns
-    Source Clock Delay      (SCD):    4.747ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.449     4.747    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sysclk_in
-    SLICE_X133Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X133Y256       FDRE (Prop_fdre_C_Q)         0.223     4.970 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_reg/Q
-                         net (fo=2, routed)           0.338     5.307    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_in
-    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.276     2.403    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.550ns  (logic 0.259ns (47.095%)  route 0.291ns (52.905%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.345ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.401ns
-    Source Clock Delay      (SCD):    4.746ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.448     4.746    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sysclk_in
-    SLICE_X130Y255       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X130Y255       FDRE (Prop_fdre_C_Q)         0.259     5.005 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/Q
-                         net (fo=3, routed)           0.291     5.296    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RX_FSM_RESET_DONE_OUT
-    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.274     2.401    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.569ns  (logic 0.259ns (45.484%)  route 0.310ns (54.516%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.314ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.273ns
-    Source Clock Delay      (SCD):    4.587ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.289     4.587    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sysclk_in
-    SLICE_X136Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X136Y240       FDRE (Prop_fdre_C_Q)         0.259     4.846 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_reg/Q
-                         net (fo=2, routed)           0.310     5.156    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_in
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.146     2.273    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.288ns  (logic 0.118ns (40.911%)  route 0.170ns (59.089%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.390ns
-    Source Clock Delay      (SCD):    2.073ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.576     2.073    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sysclk_in
-    SLICE_X136Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X136Y240       FDRE (Prop_fdre_C_Q)         0.118     2.191 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_reg/Q
-                         net (fo=2, routed)           0.170     2.362    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_in
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.779     1.390    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.272ns  (logic 0.118ns (43.390%)  route 0.154ns (56.610%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.664ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.487ns
-    Source Clock Delay      (SCD):    2.151ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.654     2.151    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sysclk_in
-    SLICE_X130Y255       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X130Y255       FDRE (Prop_fdre_C_Q)         0.118     2.269 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/Q
-                         net (fo=3, routed)           0.154     2.423    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RX_FSM_RESET_DONE_OUT
-    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.876     1.487    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.272ns  (logic 0.100ns (36.788%)  route 0.172ns (63.212%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.663ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.490ns
-    Source Clock Delay      (SCD):    2.153ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.656     2.153    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sysclk_in
-    SLICE_X133Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X133Y256       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_reg/Q
-                         net (fo=2, routed)           0.172     2.425    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_in
-    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.879     1.490    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.428ns  (logic 0.118ns (27.599%)  route 0.310ns (72.401%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.687ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.386ns
-    Source Clock Delay      (SCD):    2.073ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.576     2.073    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sysclk_in
-    SLICE_X136Y242       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X136Y242       FDRE (Prop_fdre_C_Q)         0.118     2.191 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
-                         net (fo=3, routed)           0.310     2.501    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_TX_FSM_RESET_DONE_OUT
-    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.775     1.386    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  
-  To Clock:  
-
-Max Delay             2 Endpoints
-Min Delay             2 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 clk_sys_diff[1]
-                            (input port)
-  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
-  Path Group:             (none)
-  Path Type:              Max at Slow Process Corner
-  Data Path Delay:        4.713ns  (logic 0.906ns (19.215%)  route 3.807ns (80.785%))
-  Logic Levels:           1  (IBUFDS=1)
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    AD11                                              0.000     0.000 f  clk_sys_diff[1] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[1]
-    AD12                 IBUFDS (Prop_ibufds_IB_O)    0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           3.807     4.713    trans_wiz_TxRx/U0/common0_i/lopt
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
-  -------------------------------------------------------------------    -------------------
-
-Slack:                    inf
-  Source:                 clk_trans_diff[1]
-                            (input port)
-  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
-  Path Group:             (none)
-  Path Type:              Max at Slow Process Corner
-  Data Path Delay:        2.355ns  (logic 2.355ns (99.979%)  route 0.000ns (0.000%))
-  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    G7                                                0.000     0.000 r  clk_trans_diff[1] (IN)
-                         net (fo=0)                   0.000     0.000    clk_trans_diff[1]
-    G7                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_trans_diff_IBUF[1]_inst/O
-                         net (fo=1, routed)           0.000     0.000    trans_wiz_TxRx/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_N_IN
-    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
-                                                      2.355     2.355 r  trans_wiz_TxRx/U0/gt_usrclk_source/ibufds_instq0_clk0/O
-                         net (fo=1, routed)           0.000     2.355    trans_wiz_TxRx/U0/common0_i/Q0_CLK0_GTREFCLK_OUT
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 clk_trans_diff[1]
-                            (input port)
-  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
-  Path Group:             (none)
-  Path Type:              Min at Fast Process Corner
-  Data Path Delay:        0.441ns  (logic 0.441ns (99.890%)  route 0.000ns (0.000%))
-  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    G7                                                0.000     0.000 r  clk_trans_diff[1] (IN)
-                         net (fo=0)                   0.000     0.000    clk_trans_diff[1]
-    G7                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_trans_diff_IBUF[1]_inst/O
-                         net (fo=1, routed)           0.000     0.000    trans_wiz_TxRx/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_N_IN
-    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
-                                                      0.441     0.441 r  trans_wiz_TxRx/U0/gt_usrclk_source/ibufds_instq0_clk0/O
-                         net (fo=1, routed)           0.000     0.441    trans_wiz_TxRx/U0/common0_i/Q0_CLK0_GTREFCLK_OUT
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
-  -------------------------------------------------------------------    -------------------
-
-Slack:                    inf
-  Source:                 clk_sys_diff[1]
-                            (input port)
-  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
-  Path Group:             (none)
-  Path Type:              Min at Fast Process Corner
-  Data Path Delay:        2.463ns  (logic 0.388ns (15.772%)  route 2.074ns (84.228%))
-  Logic Levels:           1  (IBUFDS=1)
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    AD11                                              0.000     0.000 f  clk_sys_diff[1] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[1]
-    AD12                 IBUFDS (Prop_ibufds_IB_O)    0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.074     2.463    trans_wiz_TxRx/U0/common0_i/lopt
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  clk_sys_diff[0]
-  To Clock:  
-
-Max Delay             1 Endpoint
-Min Delay             1 Endpoint
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 clk_sys_diff[0]
-                            (clock source 'clk_sys_diff[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
-  Path Group:             (none)
-  Path Type:              Max at Slow Process Corner
-  Data Path Delay:        4.713ns  (logic 0.906ns (19.215%)  route 3.807ns (80.785%))
-  Logic Levels:           1  (IBUFDS=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] fall edge)
-                                                      2.500     2.500 f  
-    AD12                                              0.000     2.500 f  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     2.500    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     3.406 f  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           3.807     7.213    trans_wiz_TxRx/U0/common0_i/lopt
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 f  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 clk_sys_diff[0]
-                            (clock source 'clk_sys_diff[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
-  Path Group:             (none)
-  Path Type:              Min at Fast Process Corner
-  Data Path Delay:        2.463ns  (logic 0.388ns (15.772%)  route 2.074ns (84.228%))
-  Logic Levels:           1  (IBUFDS=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.074     2.463    trans_wiz_TxRx/U0/common0_i/lopt
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  clk_trans_diff[0]
-  To Clock:  
-
-Max Delay             1 Endpoint
-Min Delay             1 Endpoint
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 clk_trans_diff[0]
-                            (clock source 'clk_trans_diff[0]'  {rise@0.000ns fall@4.000ns period=8.000ns})
-  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
-  Path Group:             (none)
-  Path Type:              Max at Slow Process Corner
-  Data Path Delay:        2.355ns  (logic 2.355ns (99.979%)  route 0.000ns (0.000%))
-  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_trans_diff[0] fall edge)
-                                                      4.000     4.000 f  
-    G8                                                0.000     4.000 f  clk_trans_diff[0] (IN)
-                         net (fo=0)                   0.000     4.000    clk_trans_diff[0]
-    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  clk_trans_diff_IBUF[0]_inst/O
-                         net (fo=1, routed)           0.000     4.000    trans_wiz_TxRx/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
-    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
-                                                      2.355     6.355 f  trans_wiz_TxRx/U0/gt_usrclk_source/ibufds_instq0_clk0/O
-                         net (fo=1, routed)           0.000     6.355    trans_wiz_TxRx/U0/common0_i/Q0_CLK0_GTREFCLK_OUT
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 f  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 clk_trans_diff[0]
-                            (clock source 'clk_trans_diff[0]'  {rise@0.000ns fall@4.000ns period=8.000ns})
-  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
-  Path Group:             (none)
-  Path Type:              Min at Fast Process Corner
-  Data Path Delay:        0.441ns  (logic 0.441ns (99.890%)  route 0.000ns (0.000%))
-  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_trans_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    G8                                                0.000     0.000 r  clk_trans_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_trans_diff[0]
-    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_trans_diff_IBUF[0]_inst/O
-                         net (fo=1, routed)           0.000     0.000    trans_wiz_TxRx/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
-    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
-                                                      0.441     0.441 r  trans_wiz_TxRx/U0/gt_usrclk_source/ibufds_instq0_clk0/O
-                         net (fo=1, routed)           0.000     0.441    trans_wiz_TxRx/U0/common0_i/Q0_CLK0_GTREFCLK_OUT
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  To Clock:  
-
-Max Delay             1 Endpoint
-Min Delay             1 Endpoint
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                            (clock source 'trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK'  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK
-  Path Group:             (none)
-  Path Type:              Max at Slow Process Corner
-  Data Path Delay:        2.833ns  (logic 0.093ns (3.282%)  route 2.740ns (96.718%))
-  Logic Levels:           1  (BUFG=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK fall edge)
-                                                      1.600     1.600 f  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     1.600 f  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     2.719    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.812 f  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.621     4.433    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                f  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                            (clock source 'trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK'  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK
-  Path Group:             (none)
-  Path Type:              Min at Fast Process Corner
-  Data Path Delay:        1.393ns  (logic 0.026ns (1.866%)  route 1.367ns (98.134%))
-  Logic Levels:           1  (BUFG=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.826     1.393    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  
-  To Clock:  clk_sys_diff[0]
-
-Max Delay            12 Endpoints
-Min Delay            12 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
-                            (internal pin)
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/pll_reset_asserted_reg/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.784ns  (logic 0.043ns (2.411%)  route 1.741ns (97.589%))
-  Logic Levels:           1  (LUT6=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 f  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
-                         net (fo=3, routed)           1.741     1.741    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_QPLLREFCLKLOST_OUT
-    SLICE_X138Y242       LUT6 (Prop_lut6_I4_O)        0.043     1.784 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/pll_reset_asserted_i_1/O
-                         net (fo=1, routed)           0.000     1.784    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/pll_reset_asserted_i_1_n_0
-    SLICE_X138Y242       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/pll_reset_asserted_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.150     4.209    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sysclk_in
-    SLICE_X138Y242       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/pll_reset_asserted_reg/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
-                            (internal pin)
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/QPLL_RESET_reg/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.755ns  (logic 0.043ns (2.450%)  route 1.712ns (97.550%))
-  Logic Levels:           1  (LUT6=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 f  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
-                         net (fo=3, routed)           1.712     1.712    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_QPLLREFCLKLOST_OUT
-    SLICE_X138Y242       LUT6 (Prop_lut6_I0_O)        0.043     1.755 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/QPLL_RESET_i_1/O
-                         net (fo=1, routed)           0.000     1.755    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/QPLL_RESET_i_1_n_0
-    SLICE_X138Y242       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/QPLL_RESET_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.150     4.209    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sysclk_in
-    SLICE_X138Y242       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/QPLL_RESET_reg/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                            (internal pin)
-  Destination:            vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.293ns  (logic 0.000ns (0.000%)  route 1.293ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                         net (fo=3, routed)           1.293     1.293    vio_qppl_lck_pd/inst/PROBE_IN_INST/D[0]
-    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.274     4.333    vio_qppl_lck_pd/inst/PROBE_IN_INST/clk
-    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
-                            (internal pin)
-  Destination:            vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.983ns  (logic 0.000ns (0.000%)  route 0.983ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
-                         net (fo=3, routed)           0.983     0.983    vio_qppl_lck_pd/inst/PROBE_IN_INST/D[1]
-    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.274     4.333    vio_qppl_lck_pd/inst/PROBE_IN_INST/clk
-    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[1]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/EYESCANDATAERROR
-                            (internal pin)
-  Destination:            vio_misc_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.935ns  (logic 0.000ns (0.000%)  route 0.935ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/EYESCANDATAERROR
-                         net (fo=1, routed)           0.935     0.935    vio_misc_settings/inst/PROBE_IN_INST/D[8]
-    SLICE_X119Y258       FDRE                                         r  vio_misc_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.228     4.287    vio_misc_settings/inst/PROBE_IN_INST/clk
-    SLICE_X119Y258       FDRE                                         r  vio_misc_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[5]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.772ns  (logic 0.000ns (0.000%)  route 0.772ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[5]
-                         net (fo=1, routed)           0.772     0.772    vio_rx_settings/inst/PROBE_IN_INST/D[9]
-    SLICE_X138Y259       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.279     4.338    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X138Y259       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[9]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[6]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[10]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.608ns  (logic 0.000ns (0.000%)  route 0.608ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[6]
-                         net (fo=1, routed)           0.608     0.608    vio_rx_settings/inst/PROBE_IN_INST/D[10]
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[10]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.280     4.339    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[10]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[4]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.525ns  (logic 0.000ns (0.000%)  route 0.525ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[4]
-                         net (fo=1, routed)           0.525     0.525    vio_rx_settings/inst/PROBE_IN_INST/D[8]
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.280     4.339    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[2]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.505ns  (logic 0.000ns (0.000%)  route 0.505ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[2]
-                         net (fo=1, routed)           0.505     0.505    vio_rx_settings/inst/PROBE_IN_INST/D[6]
-    SLICE_X141Y261       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.277     4.336    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X141Y261       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[6]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[3]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[7]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.495ns  (logic 0.000ns (0.000%)  route 0.495ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[3]
-                         net (fo=1, routed)           0.495     0.495    vio_rx_settings/inst/PROBE_IN_INST/D[7]
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[7]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.280     4.339    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[7]/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[0]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[4]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.230ns  (logic 0.000ns (0.000%)  route 0.230ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[0]
-                         net (fo=1, routed)           0.230     0.230    vio_rx_settings/inst/PROBE_IN_INST/D[4]
-    SLICE_X141Y261       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[4]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.881     2.535    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X141Y261       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[4]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[3]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[7]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.240ns  (logic 0.000ns (0.000%)  route 0.240ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[3]
-                         net (fo=1, routed)           0.240     0.240    vio_rx_settings/inst/PROBE_IN_INST/D[7]
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[7]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.882     2.536    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[7]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[1]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.247ns  (logic 0.000ns (0.000%)  route 0.247ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[1]
-                         net (fo=1, routed)           0.247     0.247    vio_rx_settings/inst/PROBE_IN_INST/D[5]
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.882     2.536    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[2]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.248ns  (logic 0.000ns (0.000%)  route 0.248ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[2]
-                         net (fo=1, routed)           0.248     0.248    vio_rx_settings/inst/PROBE_IN_INST/D[6]
-    SLICE_X141Y261       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.881     2.535    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X141Y261       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[6]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[4]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.260ns  (logic 0.000ns (0.000%)  route 0.260ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[4]
-                         net (fo=1, routed)           0.260     0.260    vio_rx_settings/inst/PROBE_IN_INST/D[8]
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.882     2.536    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[6]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[10]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.302ns  (logic 0.000ns (0.000%)  route 0.302ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[6]
-                         net (fo=1, routed)           0.302     0.302    vio_rx_settings/inst/PROBE_IN_INST/D[10]
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[10]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.882     2.536    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[10]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[5]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.402ns  (logic 0.000ns (0.000%)  route 0.402ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[5]
-                         net (fo=1, routed)           0.402     0.402    vio_rx_settings/inst/PROBE_IN_INST/D[9]
-    SLICE_X138Y259       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.882     2.536    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X138Y259       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[9]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/EYESCANDATAERROR
-                            (internal pin)
-  Destination:            vio_misc_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.525ns  (logic 0.000ns (0.000%)  route 0.525ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/EYESCANDATAERROR
-                         net (fo=1, routed)           0.525     0.525    vio_misc_settings/inst/PROBE_IN_INST/D[8]
-    SLICE_X119Y258       FDRE                                         r  vio_misc_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.849     2.503    vio_misc_settings/inst/PROBE_IN_INST/clk
-    SLICE_X119Y258       FDRE                                         r  vio_misc_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
-                            (internal pin)
-  Destination:            vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.534ns  (logic 0.000ns (0.000%)  route 0.534ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
-                         net (fo=3, routed)           0.534     0.534    vio_qppl_lck_pd/inst/PROBE_IN_INST/D[1]
-    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.877     2.531    vio_qppl_lck_pd/inst/PROBE_IN_INST/clk
-    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[1]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                            (internal pin)
-  Destination:            vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.708ns  (logic 0.000ns (0.000%)  route 0.708ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                         net (fo=3, routed)           0.708     0.708    vio_qppl_lck_pd/inst/PROBE_IN_INST/D[0]
-    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.877     2.531    vio_qppl_lck_pd/inst/PROBE_IN_INST/clk
-    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  
-  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-
-Max Delay           257 Endpoints
-Min Delay           257 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        6.071ns  (logic 0.129ns (2.125%)  route 5.942ns (97.875%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X116Y237       LUT4 (Prop_lut4_I1_O)        0.043     5.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.244     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X116Y237       LUT5 (Prop_lut5_I4_O)        0.043     5.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.644     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.098     3.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        6.071ns  (logic 0.129ns (2.125%)  route 5.942ns (97.875%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X116Y237       LUT4 (Prop_lut4_I1_O)        0.043     5.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.244     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X116Y237       LUT5 (Prop_lut5_I4_O)        0.043     5.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.644     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.098     3.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        6.071ns  (logic 0.129ns (2.125%)  route 5.942ns (97.875%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X116Y237       LUT4 (Prop_lut4_I1_O)        0.043     5.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.244     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X116Y237       LUT5 (Prop_lut5_I4_O)        0.043     5.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.644     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.098     3.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        6.071ns  (logic 0.129ns (2.125%)  route 5.942ns (97.875%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X116Y237       LUT4 (Prop_lut4_I1_O)        0.043     5.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.244     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X116Y237       LUT5 (Prop_lut5_I4_O)        0.043     5.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.644     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.098     3.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        6.071ns  (logic 0.129ns (2.125%)  route 5.942ns (97.875%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X116Y237       LUT4 (Prop_lut4_I1_O)        0.043     5.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.244     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X116Y237       LUT5 (Prop_lut5_I4_O)        0.043     5.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.644     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.098     3.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        6.071ns  (logic 0.129ns (2.125%)  route 5.942ns (97.875%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X116Y237       LUT4 (Prop_lut4_I1_O)        0.043     5.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.244     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X116Y237       LUT5 (Prop_lut5_I4_O)        0.043     5.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.644     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.098     3.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        5.614ns  (logic 0.094ns (1.674%)  route 5.520ns (98.326%))
-  Logic Levels:           2  (LUT4=1 LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X116Y237       LUT4 (Prop_lut4_I0_O)        0.051     5.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
-                         net (fo=4, routed)           0.467     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
-    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095     3.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        5.614ns  (logic 0.094ns (1.674%)  route 5.520ns (98.326%))
-  Logic Levels:           2  (LUT4=1 LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X116Y237       LUT4 (Prop_lut4_I0_O)        0.051     5.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
-                         net (fo=4, routed)           0.467     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
-    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095     3.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        5.614ns  (logic 0.094ns (1.674%)  route 5.520ns (98.326%))
-  Logic Levels:           2  (LUT4=1 LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X116Y237       LUT4 (Prop_lut4_I0_O)        0.051     5.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
-                         net (fo=4, routed)           0.467     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
-    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095     3.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        5.614ns  (logic 0.094ns (1.674%)  route 5.520ns (98.326%))
-  Logic Levels:           2  (LUT4=1 LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X116Y237       LUT4 (Prop_lut4_I0_O)        0.051     5.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
-                         net (fo=4, routed)           0.467     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
-    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095     3.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        1.984ns  (logic 0.028ns (1.412%)  route 1.956ns (98.588%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
-                         net (fo=35, routed)          1.956     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
-    SLICE_X104Y233       LUT5 (Prop_lut5_I1_O)        0.028     1.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[14]_i_1/O
-                         net (fo=1, routed)           0.000     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[14]_i_1_n_0
-    SLICE_X104Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.740     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X104Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        1.986ns  (logic 0.028ns (1.410%)  route 1.958ns (98.590%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
-                         net (fo=35, routed)          1.958     1.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
-    SLICE_X104Y233       LUT5 (Prop_lut5_I1_O)        0.028     1.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]_i_1/O
-                         net (fo=1, routed)           0.000     1.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]_i_1_n_0
-    SLICE_X104Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.740     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X104Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        2.034ns  (logic 0.028ns (1.377%)  route 2.006ns (98.623%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
-                         net (fo=35, routed)          2.006     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
-    SLICE_X105Y233       LUT5 (Prop_lut5_I1_O)        0.028     2.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[13]_i_1/O
-                         net (fo=1, routed)           0.000     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[13]_i_1_n_0
-    SLICE_X105Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.740     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X105Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        2.042ns  (logic 0.028ns (1.371%)  route 2.014ns (98.629%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
-                         net (fo=35, routed)          2.014     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
-    SLICE_X105Y233       LUT5 (Prop_lut5_I1_O)        0.028     2.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[18]_i_1/O
-                         net (fo=1, routed)           0.000     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[18]_i_1_n_0
-    SLICE_X105Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.740     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X105Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        2.079ns  (logic 0.028ns (1.347%)  route 2.051ns (98.653%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
-                         net (fo=4, routed)           2.051     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
-    SLICE_X106Y235       LUT5 (Prop_lut5_I2_O)        0.028     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
-                         net (fo=1, routed)           0.000     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
-    SLICE_X106Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.742     2.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X106Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        2.081ns  (logic 0.028ns (1.346%)  route 2.053ns (98.654%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
-                         net (fo=35, routed)          2.053     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
-    SLICE_X105Y233       LUT5 (Prop_lut5_I1_O)        0.028     2.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[17]_i_1/O
-                         net (fo=1, routed)           0.000     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[17]_i_1_n_0
-    SLICE_X105Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.740     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X105Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        2.085ns  (logic 0.000ns (0.000%)  route 2.085ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
-                         net (fo=4, routed)           2.085     2.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
-    SLICE_X117Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.744     2.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
-    SLICE_X117Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        2.090ns  (logic 0.000ns (0.000%)  route 2.090ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          2.090     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X113Y230       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.739     2.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X113Y230       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        2.090ns  (logic 0.000ns (0.000%)  route 2.090ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          2.090     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X113Y230       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.739     2.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X113Y230       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        2.090ns  (logic 0.000ns (0.000%)  route 2.090ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          2.090     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X113Y230       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.739     2.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X113Y230       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
-
-
-
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpx
deleted file mode 100644
index 3074afa..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpx and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.pb
deleted file mode 100644
index 3726971..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpt
deleted file mode 100644
index 7e13bd3..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpt
+++ /dev/null
@@ -1,14125 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:54:42 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed_1.rpt -pb KC705_top_timing_summary_routed_1.pb -rpx KC705_top_timing_summary_routed_1.rpx -warn_on_violation
-| Design       : KC705_top
-| Device       : 7k325t-ffg900
-| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-Timing Summary Report
-
-------------------------------------------------------------------------------------------------
-| Timer Settings
-| --------------
-------------------------------------------------------------------------------------------------
-
-  Enable Multi Corner Analysis               :  Yes
-  Enable Pessimism Removal                   :  Yes
-  Pessimism Removal Resolution               :  Nearest Common Node
-  Enable Input Delay Default Clock           :  No
-  Enable Preset / Clear Arcs                 :  No
-  Disable Flight Delays                      :  No
-  Ignore I/O Paths                           :  No
-  Timing Early Launch at Borrowing Latches   :  No
-  Borrow Time for Max Delay Exceptions       :  Yes
-  Merge Timing Exceptions                    :  Yes
-  Inter-SLR Compensation                     :  Conservative
-
-  Corner  Analyze    Analyze    
-  Name    Max Paths  Min Paths  
-  ------  ---------  ---------  
-  Slow    Yes        Yes        
-  Fast    Yes        Yes        
-
-
-------------------------------------------------------------------------------------------------
-| Report Methodology
-| ------------------
-------------------------------------------------------------------------------------------------
-
-Rule       Severity          Description                                     Violations  
----------  ----------------  ----------------------------------------------  ----------  
-TIMING-6   Critical Warning  No common primary clock between related clocks  2           
-TIMING-7   Critical Warning  No common node between related clocks           2           
-LUTAR-1    Warning           LUT drives async reset alert                    4           
-TIMING-16  Warning           Large setup violation                           145         
-XDCB-5     Warning           Runtime inefficient way to find pin objects     2           
-
-Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.
-
-
-
-check_timing report
-
-Table of Contents
------------------
-1. checking no_clock (0)
-2. checking constant_clock (0)
-3. checking pulse_width_clock (0)
-4. checking unconstrained_internal_endpoints (0)
-5. checking no_input_delay (0)
-6. checking no_output_delay (0)
-7. checking multiple_clock (0)
-8. checking generated_clocks (0)
-9. checking loops (0)
-10. checking partial_input_delay (0)
-11. checking partial_output_delay (0)
-12. checking latch_loops (0)
-
-1. checking no_clock (0)
-------------------------
- There are 0 register/latch pins with no clock.
-
-
-2. checking constant_clock (0)
-------------------------------
- There are 0 register/latch pins with constant_clock.
-
-
-3. checking pulse_width_clock (0)
----------------------------------
- There are 0 register/latch pins which need pulse_width check
-
-
-4. checking unconstrained_internal_endpoints (0)
-------------------------------------------------
- There are 0 pins that are not constrained for maximum delay.
-
- There are 0 pins that are not constrained for maximum delay due to constant clock.
-
-
-5. checking no_input_delay (0)
-------------------------------
- There are 0 input ports with no input delay specified.
-
- There are 0 input ports with no input delay but user has a false path constraint.
-
-
-6. checking no_output_delay (0)
--------------------------------
- There are 0 ports with no output delay specified.
-
- There are 0 ports with no output delay but user has a false path constraint
-
- There are 0 ports with no output delay but with a timing clock defined on it or propagating through it
-
-
-7. checking multiple_clock (0)
-------------------------------
- There are 0 register/latch pins with multiple clocks.
-
-
-8. checking generated_clocks (0)
---------------------------------
- There are 0 generated clocks that are not connected to a clock source.
-
-
-9. checking loops (0)
----------------------
- There are 0 combinational loops in the design.
-
-
-10. checking partial_input_delay (0)
-------------------------------------
- There are 0 input ports with partial input delay specified.
-
-
-11. checking partial_output_delay (0)
--------------------------------------
- There are 0 ports with partial output delay specified.
-
-
-12. checking latch_loops (0)
-----------------------------
- There are 0 combinational latch loops in the design through latch input
-
-
-
-------------------------------------------------------------------------------------------------
-| Design Timing Summary
-| ---------------------
-------------------------------------------------------------------------------------------------
-
-    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
-     -3.113     -294.925                    145                12380        0.055        0.000                      0                12364       -0.714       -0.714                       1                  7410  
-
-
-Timing constraints are not met.
-
-
-------------------------------------------------------------------------------------------------
-| Clock Summary
-| -------------
-------------------------------------------------------------------------------------------------
-
-Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
------                                                                                       ------------         ----------      --------------
-clk_sys_diff[0]                                                                             {0.000 2.500}        5.000           200.000         
-clk_trans_diff[0]                                                                           {0.000 4.000}        8.000           125.000         
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
-trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXOUTCLKFABRIC       {0.000 4.000}        8.000           125.000         
-trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK             {0.000 1.600}        3.200           312.500         
-trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLKFABRIC       {0.000 4.000}        8.000           125.000         
-
-
-------------------------------------------------------------------------------------------------
-| Intra Clock Table
-| -----------------
-------------------------------------------------------------------------------------------------
-
-Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
------                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
-clk_sys_diff[0]                                                                                   0.445        0.000                      0                10960        0.058        0.000                      0                10960       -0.714       -0.714                       1                  6836  
-clk_trans_diff[0]                                                                                                                                                                                                                             6.507        0.000                       0                     2  
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.334        0.000                      0                  958        0.055        0.000                      0                  958       15.732        0.000                       0                   507  
-trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK                   0.857        0.000                      0                  113        0.108        0.000                      0                  113        0.098        0.000                       0                    65  
-
-
-------------------------------------------------------------------------------------------------
-| Inter Clock Table
-| -----------------
-------------------------------------------------------------------------------------------------
-
-From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
-----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_sys_diff[0]                                                                                  32.300        0.000                      0                    8                                                                        
-trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK             clk_sys_diff[0]                                                                                  -2.268     -171.216                    104                  104        0.292        0.000                      0                  104  
-clk_sys_diff[0]                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.326        0.000                      0                    8                                                                        
-clk_sys_diff[0]                                                                             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK                  -3.113     -123.709                     41                   41        0.662        0.000                      0                   41  
-
-
-------------------------------------------------------------------------------------------------
-| Other Path Groups Table
-| -----------------------
-------------------------------------------------------------------------------------------------
-
-Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
-----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
-**async_default**                                                                           clk_sys_diff[0]                                                                             clk_sys_diff[0]                                                                                   2.306        0.000                      0                  152        0.136        0.000                      0                  152  
-**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.435        0.000                      0                  100        0.244        0.000                      0                  100  
-
-
-------------------------------------------------------------------------------------------------
-| User Ignored Path Table
-| -----------------------
-------------------------------------------------------------------------------------------------
-
-Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
-----------                                                                                  ----------                                                                                  --------                                                                                  
-(none)                                                                                                                                                                                  clk_sys_diff[0]                                                                             
-(none)                                                                                      clk_sys_diff[0]                                                                             clk_sys_diff[0]                                                                             
-(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_sys_diff[0]                                                                             
-(none)                                                                                      trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK             clk_sys_diff[0]                                                                             
-(none)                                                                                      clk_sys_diff[0]                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
-(none)                                                                                      clk_sys_diff[0]                                                                             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK             
-
-
-------------------------------------------------------------------------------------------------
-| Unconstrained Path Table
-| ------------------------
-------------------------------------------------------------------------------------------------
-
-Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
-----------                                                                                  ----------                                                                                  --------                                                                                  
-(none)                                                                                                                                                                                                                                                                              
-(none)                                                                                      clk_sys_diff[0]                                                                                                                                                                         
-(none)                                                                                      clk_trans_diff[0]                                                                                                                                                                       
-(none)                                                                                      trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK                                                                                                         
-(none)                                                                                                                                                                                  clk_sys_diff[0]                                                                             
-(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
-
-
-------------------------------------------------------------------------------------------------
-| Timing Details
-| --------------
-------------------------------------------------------------------------------------------------
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  clk_sys_diff[0]
-  To Clock:  clk_sys_diff[0]
-
-Setup :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
-PW    :            1  Failing Endpoint ,  Worst Slack       -0.714ns,  Total Violation       -0.714ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.445ns  (required time - arrival time)
-  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        4.179ns  (logic 0.638ns (15.265%)  route 3.541ns (84.735%))
-  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
-  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.685ns
-    Clock Pessimism Removal (CPR):    0.361ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
-    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
-                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
-    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
-                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
-    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
-                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
-    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
-                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
-    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
-                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
-                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
-    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
-                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
-    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
-                         net (fo=17, routed)          0.386     8.864    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
-    SLICE_X84Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X84Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]/C
-                         clock pessimism              0.361     9.635    
-                         clock uncertainty           -0.035     9.599    
-    SLICE_X84Y255        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]
-  -------------------------------------------------------------------
-                         required time                          9.309    
-                         arrival time                          -8.864    
-  -------------------------------------------------------------------
-                         slack                                  0.445    
-
-Slack (MET) :             0.445ns  (required time - arrival time)
-  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        4.179ns  (logic 0.638ns (15.265%)  route 3.541ns (84.735%))
-  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
-  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.685ns
-    Clock Pessimism Removal (CPR):    0.361ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
-    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
-                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
-    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
-                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
-    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
-                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
-    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
-                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
-    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
-                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
-                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
-    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
-                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
-    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
-                         net (fo=17, routed)          0.386     8.864    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
-    SLICE_X84Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X84Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]/C
-                         clock pessimism              0.361     9.635    
-                         clock uncertainty           -0.035     9.599    
-    SLICE_X84Y255        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]
-  -------------------------------------------------------------------
-                         required time                          9.309    
-                         arrival time                          -8.864    
-  -------------------------------------------------------------------
-                         slack                                  0.445    
-
-Slack (MET) :             0.449ns  (required time - arrival time)
-  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        4.197ns  (logic 0.638ns (15.203%)  route 3.559ns (84.797%))
-  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
-  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.271ns = ( 9.271 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.685ns
-    Clock Pessimism Removal (CPR):    0.361ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
-    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
-                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
-    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
-                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
-    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
-                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
-    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
-                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
-    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
-                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
-                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
-    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
-                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
-    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
-                         net (fo=17, routed)          0.404     8.881    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
-    SLICE_X82Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.212     9.271    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X82Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/C
-                         clock pessimism              0.361     9.633    
-                         clock uncertainty           -0.035     9.597    
-    SLICE_X82Y255        FDRE (Setup_fdre_C_CE)      -0.267     9.330    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]
-  -------------------------------------------------------------------
-                         required time                          9.330    
-                         arrival time                          -8.881    
-  -------------------------------------------------------------------
-                         slack                                  0.449    
-
-Slack (MET) :             0.500ns  (required time - arrival time)
-  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        4.125ns  (logic 0.638ns (15.469%)  route 3.487ns (84.532%))
-  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
-  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.685ns
-    Clock Pessimism Removal (CPR):    0.361ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
-    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
-                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
-    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
-                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
-    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
-                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
-    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
-                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
-    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
-                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
-                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
-    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
-                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
-    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
-                         net (fo=17, routed)          0.331     8.809    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
-    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]/C
-                         clock pessimism              0.361     9.635    
-                         clock uncertainty           -0.035     9.599    
-    SLICE_X84Y254        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]
-  -------------------------------------------------------------------
-                         required time                          9.309    
-                         arrival time                          -8.809    
-  -------------------------------------------------------------------
-                         slack                                  0.500    
-
-Slack (MET) :             0.500ns  (required time - arrival time)
-  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        4.125ns  (logic 0.638ns (15.469%)  route 3.487ns (84.532%))
-  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
-  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.685ns
-    Clock Pessimism Removal (CPR):    0.361ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
-    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
-                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
-    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
-                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
-    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
-                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
-    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
-                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
-    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
-                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
-                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
-    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
-                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
-    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
-                         net (fo=17, routed)          0.331     8.809    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
-    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]/C
-                         clock pessimism              0.361     9.635    
-                         clock uncertainty           -0.035     9.599    
-    SLICE_X84Y254        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]
-  -------------------------------------------------------------------
-                         required time                          9.309    
-                         arrival time                          -8.809    
-  -------------------------------------------------------------------
-                         slack                                  0.500    
-
-Slack (MET) :             0.500ns  (required time - arrival time)
-  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        4.125ns  (logic 0.638ns (15.469%)  route 3.487ns (84.532%))
-  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
-  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.685ns
-    Clock Pessimism Removal (CPR):    0.361ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
-    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
-                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
-    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
-                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
-    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
-                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
-    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
-                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
-    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
-                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
-                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
-    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
-                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
-    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
-                         net (fo=17, routed)          0.331     8.809    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
-    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]/C
-                         clock pessimism              0.361     9.635    
-                         clock uncertainty           -0.035     9.599    
-    SLICE_X84Y254        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]
-  -------------------------------------------------------------------
-                         required time                          9.309    
-                         arrival time                          -8.809    
-  -------------------------------------------------------------------
-                         slack                                  0.500    
-
-Slack (MET) :             0.500ns  (required time - arrival time)
-  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        4.125ns  (logic 0.638ns (15.469%)  route 3.487ns (84.532%))
-  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
-  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.685ns
-    Clock Pessimism Removal (CPR):    0.361ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
-    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
-                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
-    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
-                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
-    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
-                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
-    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
-                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
-    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
-                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
-                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
-    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
-                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
-    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
-                         net (fo=17, routed)          0.331     8.809    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
-    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X84Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]/C
-                         clock pessimism              0.361     9.635    
-                         clock uncertainty           -0.035     9.599    
-    SLICE_X84Y254        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]
-  -------------------------------------------------------------------
-                         required time                          9.309    
-                         arrival time                          -8.809    
-  -------------------------------------------------------------------
-                         slack                                  0.500    
-
-Slack (MET) :             0.513ns  (required time - arrival time)
-  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        4.112ns  (logic 0.638ns (15.516%)  route 3.474ns (84.484%))
-  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
-  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.685ns
-    Clock Pessimism Removal (CPR):    0.361ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
-    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
-                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
-    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
-                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
-    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
-                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
-    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
-                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
-    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
-                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
-                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
-    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
-                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
-    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
-                         net (fo=17, routed)          0.319     8.797    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
-    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]/C
-                         clock pessimism              0.361     9.635    
-                         clock uncertainty           -0.035     9.599    
-    SLICE_X84Y253        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]
-  -------------------------------------------------------------------
-                         required time                          9.309    
-                         arrival time                          -8.797    
-  -------------------------------------------------------------------
-                         slack                                  0.513    
-
-Slack (MET) :             0.513ns  (required time - arrival time)
-  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        4.112ns  (logic 0.638ns (15.516%)  route 3.474ns (84.484%))
-  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
-  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.685ns
-    Clock Pessimism Removal (CPR):    0.361ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
-    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
-                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
-    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
-                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
-    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
-                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
-    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
-                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
-    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
-                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
-                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
-    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
-                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
-    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
-                         net (fo=17, routed)          0.319     8.797    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
-    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]/C
-                         clock pessimism              0.361     9.635    
-                         clock uncertainty           -0.035     9.599    
-    SLICE_X84Y253        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]
-  -------------------------------------------------------------------
-                         required time                          9.309    
-                         arrival time                          -8.797    
-  -------------------------------------------------------------------
-                         slack                                  0.513    
-
-Slack (MET) :             0.513ns  (required time - arrival time)
-  Source:                 ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        4.112ns  (logic 0.638ns (15.516%)  route 3.474ns (84.484%))
-  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
-  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.685ns
-    Clock Pessimism Removal (CPR):    0.361ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.387     4.685    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
-    SLICE_X100Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y258       FDRE (Prop_fdre_C_Q)         0.223     4.908 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
-                         net (fo=64, routed)          1.031     5.939    ila_data_inout/U0/ila_core_inst/u_trig/current_state[1]
-    SLICE_X96Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.982 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
-                         net (fo=1, routed)           0.000     5.982    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
-    SLICE_X96Y279        MUXF7 (Prop_muxf7_I1_O)      0.108     6.090 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
-                         net (fo=1, routed)           0.000     6.090    ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
-    SLICE_X96Y279        MUXF8 (Prop_muxf8_I1_O)      0.043     6.133 r  ila_data_inout/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
-                         net (fo=48, routed)          1.258     7.391    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRB1
-    SLICE_X98Y253        RAMD64E (Prop_ramd64e_RADR1_O)
-                                                      0.126     7.517 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/O
-                         net (fo=1, routed)           0.344     7.861    ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_1
-    SLICE_X99Y253        LUT4 (Prop_lut4_I1_O)        0.043     7.904 r  ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
-                         net (fo=18, routed)          0.522     8.426    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
-    SLICE_X87Y253        LUT5 (Prop_lut5_I4_O)        0.052     8.478 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
-                         net (fo=17, routed)          0.319     8.797    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
-    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.214     9.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/C
-                         clock pessimism              0.361     9.635    
-                         clock uncertainty           -0.035     9.599    
-    SLICE_X84Y253        FDRE (Setup_fdre_C_CE)      -0.290     9.309    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]
-  -------------------------------------------------------------------
-                         required time                          9.309    
-                         arrival time                          -8.797    
-  -------------------------------------------------------------------
-                         slack                                  0.513    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.058ns  (arrival time - required time)
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[17]_srl15/CE
-                            (rising edge-triggered cell SRL16E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.264ns  (logic 0.107ns (40.540%)  route 0.157ns (59.460%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.487ns
-    Source Clock Delay      (SCD):    2.101ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.604     2.101    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/s_dclk_i
-    SLICE_X78Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X78Y255        FDRE (Prop_fdre_C_Q)         0.107     2.208 r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_reg/Q
-                         net (fo=34, routed)          0.157     2.365    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CNT_LOAD_EN
-    SLICE_X82Y256        SRL16E                                       r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[17]_srl15/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.833     2.487    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CFG_CLK
-    SLICE_X82Y256        SRL16E                                       r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[17]_srl15/CLK
-                         clock pessimism             -0.184     2.302    
-    SLICE_X82Y256        SRL16E (Hold_srl16e_CLK_CE)
-                                                      0.005     2.307    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[17]_srl15
-  -------------------------------------------------------------------
-                         required time                         -2.307    
-                         arrival time                           2.365    
-  -------------------------------------------------------------------
-                         slack                                  0.058    
-
-Slack (MET) :             0.062ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.430ns  (logic 0.242ns (56.302%)  route 0.188ns (43.698%))
-  Logic Levels:           3  (CARRY4=2 LUT3=1)
-  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.503ns
-    Source Clock Delay      (SCD):    2.041ns
-    Clock Pessimism Removal (CPR):    0.164ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.544     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
-    SLICE_X111Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y249       FDRE (Prop_fdre_C_Q)         0.100     2.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/Q
-                         net (fo=3, routed)           0.187     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]
-    SLICE_X111Y249       LUT3 (Prop_lut3_I2_O)        0.032     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_3/O
-                         net (fo=1, routed)           0.000     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_3_n_0
-    SLICE_X111Y249       CARRY4 (Prop_carry4_DI[2]_CO[3])
-                                                      0.069     2.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
-                         net (fo=1, routed)           0.001     2.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_0
-    SLICE_X111Y250       CARRY4 (Prop_carry4_CI_O[0])
-                                                      0.041     2.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[0]
-                         net (fo=1, routed)           0.000     2.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_7
-    SLICE_X111Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.849     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
-    SLICE_X111Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/C
-                         clock pessimism             -0.164     2.338    
-    SLICE_X111Y250       FDRE (Hold_fdre_C_D)         0.071     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]
-  -------------------------------------------------------------------
-                         required time                         -2.409    
-                         arrival time                           2.471    
-  -------------------------------------------------------------------
-                         slack                                  0.062    
-
-Slack (MET) :             0.069ns  (arrival time - required time)
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[16]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.264ns  (logic 0.107ns (40.540%)  route 0.157ns (59.460%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.487ns
-    Source Clock Delay      (SCD):    2.101ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.604     2.101    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/s_dclk_i
-    SLICE_X78Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X78Y255        FDRE (Prop_fdre_C_Q)         0.107     2.208 r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_reg/Q
-                         net (fo=34, routed)          0.157     2.365    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CNT_LOAD_EN
-    SLICE_X82Y256        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[16]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.833     2.487    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CFG_CLK
-    SLICE_X82Y256        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[16]/C
-                         clock pessimism             -0.184     2.302    
-    SLICE_X82Y256        FDRE (Hold_fdre_C_CE)       -0.006     2.296    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[16]
-  -------------------------------------------------------------------
-                         required time                         -2.296    
-                         arrival time                           2.365    
-  -------------------------------------------------------------------
-                         slack                                  0.069    
-
-Slack (MET) :             0.070ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[16]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.438ns  (logic 0.333ns (76.074%)  route 0.105ns (23.926%))
-  Logic Levels:           4  (CARRY4=4)
-  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.534ns
-    Source Clock Delay      (SCD):    2.072ns
-    Clock Pessimism Removal (CPR):    0.164ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.575     2.072    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sysclk_in
-    SLICE_X131Y247       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X131Y247       FDRE (Prop_fdre_C_Q)         0.100     2.172 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]/Q
-                         net (fo=3, routed)           0.104     2.276    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]
-    SLICE_X131Y247       CARRY4 (Prop_carry4_S[0]_CO[3])
-                                                      0.142     2.418 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]_i_1/CO[3]
-                         net (fo=1, routed)           0.000     2.418    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]_i_1_n_0
-    SLICE_X131Y248       CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.025     2.443 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[8]_i_1/CO[3]
-                         net (fo=1, routed)           0.000     2.443    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[8]_i_1_n_0
-    SLICE_X131Y249       CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.025     2.468 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[12]_i_1/CO[3]
-                         net (fo=1, routed)           0.001     2.469    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[12]_i_1_n_0
-    SLICE_X131Y250       CARRY4 (Prop_carry4_CI_O[0])
-                                                      0.041     2.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[16]_i_1/O[0]
-                         net (fo=1, routed)           0.000     2.510    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[16]_i_1_n_7
-    SLICE_X131Y250       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[16]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.880     2.534    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sysclk_in
-    SLICE_X131Y250       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[16]/C
-                         clock pessimism             -0.164     2.369    
-    SLICE_X131Y250       FDRE (Hold_fdre_C_D)         0.071     2.440    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[16]
-  -------------------------------------------------------------------
-                         required time                         -2.440    
-                         arrival time                           2.510    
-  -------------------------------------------------------------------
-                         slack                                  0.070    
-
-Slack (MET) :             0.070ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.438ns  (logic 0.271ns (61.864%)  route 0.167ns (38.136%))
-  Logic Levels:           3  (CARRY4=2 LUT3=1)
-  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
-    Source Clock Delay      (SCD):    2.042ns
-    Clock Pessimism Removal (CPR):    0.164ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.545     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X114Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X114Y247       FDRE (Prop_fdre_C_Q)         0.118     2.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/Q
-                         net (fo=1, routed)           0.166     2.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_1[11]
-    SLICE_X115Y249       LUT3 (Prop_lut3_I0_O)        0.028     2.355 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[11]_i_2/O
-                         net (fo=1, routed)           0.000     2.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[11]_i_2_n_0
-    SLICE_X115Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.084     2.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]_i_1/CO[3]
-                         net (fo=1, routed)           0.001     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]_i_1_n_0
-    SLICE_X115Y250       CARRY4 (Prop_carry4_CI_O[0])
-                                                      0.041     2.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]_i_1/O[0]
-                         net (fo=1, routed)           0.000     2.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]_i_1_n_7
-    SLICE_X115Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
-    SLICE_X115Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/C
-                         clock pessimism             -0.164     2.339    
-    SLICE_X115Y250       FDRE (Hold_fdre_C_D)         0.071     2.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]
-  -------------------------------------------------------------------
-                         required time                         -2.410    
-                         arrival time                           2.480    
-  -------------------------------------------------------------------
-                         slack                                  0.070    
-
-Slack (MET) :             0.073ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.441ns  (logic 0.253ns (57.392%)  route 0.188ns (42.608%))
-  Logic Levels:           3  (CARRY4=2 LUT3=1)
-  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.503ns
-    Source Clock Delay      (SCD):    2.041ns
-    Clock Pessimism Removal (CPR):    0.164ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.544     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
-    SLICE_X111Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y249       FDRE (Prop_fdre_C_Q)         0.100     2.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/Q
-                         net (fo=3, routed)           0.187     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]
-    SLICE_X111Y249       LUT3 (Prop_lut3_I2_O)        0.032     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_3/O
-                         net (fo=1, routed)           0.000     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_3_n_0
-    SLICE_X111Y249       CARRY4 (Prop_carry4_DI[2]_CO[3])
-                                                      0.069     2.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
-                         net (fo=1, routed)           0.001     2.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_0
-    SLICE_X111Y250       CARRY4 (Prop_carry4_CI_O[2])
-                                                      0.052     2.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[2]
-                         net (fo=1, routed)           0.000     2.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_5
-    SLICE_X111Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.849     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
-    SLICE_X111Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/C
-                         clock pessimism             -0.164     2.338    
-    SLICE_X111Y250       FDRE (Hold_fdre_C_D)         0.071     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]
-  -------------------------------------------------------------------
-                         required time                         -2.409    
-                         arrival time                           2.482    
-  -------------------------------------------------------------------
-                         slack                                  0.073    
-
-Slack (MET) :             0.076ns  (arrival time - required time)
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.252ns  (logic 0.146ns (57.988%)  route 0.106ns (42.012%))
-  Logic Levels:           1  (LUT6=1)
-  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.388ns
-    Source Clock Delay      (SCD):    2.107ns
-    Clock Pessimism Removal (CPR):    0.164ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.610     2.107    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/s_dclk_i
-    SLICE_X82Y250        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X82Y250        FDRE (Prop_fdre_C_Q)         0.118     2.225 r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[2]/Q
-                         net (fo=1, routed)           0.106     2.331    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg_n_0_[2]
-    SLICE_X83Y249        LUT6 (Prop_lut6_I0_O)        0.028     2.359 r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow[1]_i_1/O
-                         net (fo=1, routed)           0.000     2.359    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow[1]
-    SLICE_X83Y249        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.734     2.388    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/s_dclk_i
-    SLICE_X83Y249        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[1]/C
-                         clock pessimism             -0.164     2.223    
-    SLICE_X83Y249        FDRE (Hold_fdre_C_D)         0.060     2.283    ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[1]
-  -------------------------------------------------------------------
-                         required time                         -2.283    
-                         arrival time                           2.359    
-  -------------------------------------------------------------------
-                         slack                                  0.076    
-
-Slack (MET) :             0.077ns  (arrival time - required time)
-  Source:                 ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[8][45]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
-                            (rising edge-triggered cell RAMB36E1 clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.255ns  (logic 0.107ns (42.008%)  route 0.148ns (57.992%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.461ns
-    Source Clock Delay      (SCD):    2.071ns
-    Clock Pessimism Removal (CPR):    0.329ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.574     2.071    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
-    SLICE_X126Y249       FDRE                                         r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[8][45]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X126Y249       FDRE (Prop_fdre_C_Q)         0.107     2.178 r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[8][45]/Q
-                         net (fo=1, routed)           0.148     2.326    ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[9]
-    RAMB36_X4Y49         RAMB36E1                                     r  ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.808     2.461    ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
-    RAMB36_X4Y49         RAMB36E1                                     r  ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
-                         clock pessimism             -0.329     2.132    
-    RAMB36_X4Y49         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
-                                                      0.117     2.249    ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
-  -------------------------------------------------------------------
-                         required time                         -2.249    
-                         arrival time                           2.326    
-  -------------------------------------------------------------------
-                         slack                                  0.077    
-
-Slack (MET) :             0.078ns  (arrival time - required time)
-  Source:                 ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[8][47]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
-                            (rising edge-triggered cell RAMB36E1 clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.250ns  (logic 0.107ns (42.790%)  route 0.143ns (57.210%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.461ns
-    Source Clock Delay      (SCD):    2.071ns
-    Clock Pessimism Removal (CPR):    0.329ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.574     2.071    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
-    SLICE_X126Y249       FDRE                                         r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[8][47]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X126Y249       FDRE (Prop_fdre_C_Q)         0.107     2.178 r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[8][47]/Q
-                         net (fo=1, routed)           0.143     2.321    ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[11]
-    RAMB36_X4Y49         RAMB36E1                                     r  ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.808     2.461    ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
-    RAMB36_X4Y49         RAMB36E1                                     r  ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
-                         clock pessimism             -0.329     2.132    
-    RAMB36_X4Y49         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
-                                                      0.111     2.243    ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
-  -------------------------------------------------------------------
-                         required time                         -2.243    
-                         arrival time                           2.321    
-  -------------------------------------------------------------------
-                         slack                                  0.078    
-
-Slack (MET) :             0.081ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.449ns  (logic 0.261ns (58.152%)  route 0.188ns (41.848%))
-  Logic Levels:           3  (CARRY4=2 LUT3=1)
-  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.503ns
-    Source Clock Delay      (SCD):    2.041ns
-    Clock Pessimism Removal (CPR):    0.164ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.544     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
-    SLICE_X111Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y249       FDRE (Prop_fdre_C_Q)         0.100     2.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/Q
-                         net (fo=3, routed)           0.187     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]
-    SLICE_X111Y249       LUT3 (Prop_lut3_I2_O)        0.032     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_3/O
-                         net (fo=1, routed)           0.000     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_3_n_0
-    SLICE_X111Y249       CARRY4 (Prop_carry4_DI[2]_CO[3])
-                                                      0.069     2.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
-                         net (fo=1, routed)           0.001     2.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_0
-    SLICE_X111Y250       CARRY4 (Prop_carry4_CI_O[1])
-                                                      0.060     2.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[1]
-                         net (fo=1, routed)           0.000     2.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_6
-    SLICE_X111Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.849     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
-    SLICE_X111Y250       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]/C
-                         clock pessimism             -0.164     2.338    
-    SLICE_X111Y250       FDRE (Hold_fdre_C_D)         0.071     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]
-  -------------------------------------------------------------------
-                         required time                         -2.409    
-                         arrival time                           2.490    
-  -------------------------------------------------------------------
-                         slack                                  0.081    
-
-
-
-
-
-Pulse Width Checks
---------------------------------------------------------------------------------------
-Clock Name:         clk_sys_diff[0]
-Waveform(ns):       { 0.000 2.500 }
-Period(ns):         5.000
-Sources:            { clk_sys_diff[0] }
-
-Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
-Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         5.000       -0.714     GTXE2_CHANNEL_X0Y8  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/DRPCLK
-Min Period        n/a     RAMB36E1/CLKARDCLK           n/a            2.095         5.000       2.905      RAMB36_X5Y49        ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
-Min Period        n/a     RAMB36E1/CLKBWRCLK           n/a            2.095         5.000       2.905      RAMB36_X5Y49        ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
-Min Period        n/a     RAMB36E1/CLKARDCLK           n/a            2.095         5.000       2.905      RAMB36_X4Y49        ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
-Min Period        n/a     RAMB36E1/CLKBWRCLK           n/a            2.095         5.000       2.905      RAMB36_X4Y49        ila_data_inout/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
-Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK  n/a            1.493         5.000       3.507      GTXE2_COMMON_X0Y2   trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
-Min Period        n/a     BUFG/I                       n/a            1.408         5.000       3.591      BUFGCTRL_X0Y0       clk_sys_BUFG_inst/I
-Min Period        n/a     FDRE/C                       n/a            0.750         5.000       4.250      SLICE_X119Y242      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C
-Min Period        n/a     FDRE/C                       n/a            0.750         5.000       4.250      SLICE_X121Y251      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
-Min Period        n/a     FDRE/C                       n/a            0.750         5.000       4.250      SLICE_X121Y251      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]/C
-Low Pulse Width   Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-Low Pulse Width   Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-Low Pulse Width   Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-Low Pulse Width   Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-Low Pulse Width   Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-Low Pulse Width   Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-Low Pulse Width   Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-Low Pulse Width   Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-Low Pulse Width   Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-Low Pulse Width   Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-High Pulse Width  Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-High Pulse Width  Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-High Pulse Width  Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-High Pulse Width  Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-High Pulse Width  Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-High Pulse Width  Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-High Pulse Width  Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-High Pulse Width  Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-High Pulse Width  Slow    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-High Pulse Width  Fast    RAMD32/CLK                   n/a            0.768         2.500       1.732      SLICE_X120Y256      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  clk_trans_diff[0]
-  To Clock:  clk_trans_diff[0]
-
-Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-PW    :            0  Failing Endpoints,  Worst Slack        6.507ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Pulse Width Checks
---------------------------------------------------------------------------------------
-Clock Name:         clk_trans_diff[0]
-Waveform(ns):       { 0.000 4.000 }
-Period(ns):         8.000
-Sources:            { clk_trans_diff[0] }
-
-Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
-Min Period  n/a     GTXE2_COMMON/GTREFCLK0  n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y2  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
-Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y4   trans_wiz_TxRx/U0/gt_usrclk_source/ibufds_instq0_clk0/I
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-
-Setup :            0  Failing Endpoints,  Worst Slack       29.334ns,  Total Violation        0.000ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
-PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             29.334ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.671ns  (logic 0.973ns (26.506%)  route 2.698ns (73.494%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.381ns
-    Clock Pessimism Removal (CPR):    0.600ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
-                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
-    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
-                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
-    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
-                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.476     7.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X110Y233       LUT3 (Prop_lut3_I1_O)        0.132     8.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
-                         net (fo=1, routed)           0.000     8.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
-    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.091    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
-                         clock pessimism              0.600    37.357    
-                         clock uncertainty           -0.035    37.321    
-    SLICE_X110Y233       FDRE (Setup_fdre_C_D)        0.064    37.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
-  -------------------------------------------------------------------
-                         required time                         37.385    
-                         arrival time                          -8.051    
-  -------------------------------------------------------------------
-                         slack                                 29.334    
-
-Slack (MET) :             29.339ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.667ns  (logic 0.973ns (26.535%)  route 2.694ns (73.465%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.381ns
-    Clock Pessimism Removal (CPR):    0.600ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
-                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
-    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
-                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
-    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
-                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.472     7.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X110Y233       LUT3 (Prop_lut3_I1_O)        0.132     8.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
-                         net (fo=1, routed)           0.000     8.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
-    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.091    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
-                         clock pessimism              0.600    37.357    
-                         clock uncertainty           -0.035    37.321    
-    SLICE_X110Y233       FDRE (Setup_fdre_C_D)        0.065    37.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
-  -------------------------------------------------------------------
-                         required time                         37.386    
-                         arrival time                          -8.047    
-  -------------------------------------------------------------------
-                         slack                                 29.339    
-
-Slack (MET) :             29.340ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.667ns  (logic 0.973ns (26.535%)  route 2.694ns (73.465%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.381ns
-    Clock Pessimism Removal (CPR):    0.600ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
-                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
-    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
-                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
-    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
-                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.472     7.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X110Y233       LUT3 (Prop_lut3_I1_O)        0.132     8.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
-                         net (fo=1, routed)           0.000     8.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
-    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.091    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
-                         clock pessimism              0.600    37.357    
-                         clock uncertainty           -0.035    37.321    
-    SLICE_X110Y233       FDRE (Setup_fdre_C_D)        0.066    37.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
-  -------------------------------------------------------------------
-                         required time                         37.387    
-                         arrival time                          -8.047    
-  -------------------------------------------------------------------
-                         slack                                 29.340    
-
-Slack (MET) :             29.425ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.582ns  (logic 0.973ns (27.165%)  route 2.609ns (72.835%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.381ns
-    Clock Pessimism Removal (CPR):    0.600ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
-                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
-    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
-                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
-    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
-                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.387     7.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X110Y233       LUT3 (Prop_lut3_I1_O)        0.132     7.962 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
-                         net (fo=1, routed)           0.000     7.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
-    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.091    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
-                         clock pessimism              0.600    37.357    
-                         clock uncertainty           -0.035    37.321    
-    SLICE_X110Y233       FDRE (Setup_fdre_C_D)        0.066    37.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
-  -------------------------------------------------------------------
-                         required time                         37.387    
-                         arrival time                          -7.962    
-  -------------------------------------------------------------------
-                         slack                                 29.425    
-
-Slack (MET) :             29.464ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.543ns  (logic 0.973ns (27.465%)  route 2.570ns (72.535%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.381ns
-    Clock Pessimism Removal (CPR):    0.600ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
-                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
-    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
-                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
-    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
-                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.348     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X110Y234       LUT3 (Prop_lut3_I1_O)        0.132     7.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
-    SLICE_X110Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.092    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
-                         clock pessimism              0.600    37.358    
-                         clock uncertainty           -0.035    37.322    
-    SLICE_X110Y234       FDRE (Setup_fdre_C_D)        0.065    37.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
-  -------------------------------------------------------------------
-                         required time                         37.387    
-                         arrival time                          -7.923    
-  -------------------------------------------------------------------
-                         slack                                 29.464    
-
-Slack (MET) :             29.600ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.406ns  (logic 0.973ns (28.570%)  route 2.433ns (71.430%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.381ns
-    Clock Pessimism Removal (CPR):    0.600ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
-                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
-    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
-                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
-    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
-                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.211     7.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X110Y234       LUT3 (Prop_lut3_I1_O)        0.132     7.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
-                         net (fo=1, routed)           0.000     7.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
-    SLICE_X110Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.092    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
-                         clock pessimism              0.600    37.358    
-                         clock uncertainty           -0.035    37.322    
-    SLICE_X110Y234       FDRE (Setup_fdre_C_D)        0.064    37.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
-  -------------------------------------------------------------------
-                         required time                         37.386    
-                         arrival time                          -7.786    
-  -------------------------------------------------------------------
-                         slack                                 29.600    
-
-Slack (MET) :             29.640ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.357ns  (logic 0.973ns (28.980%)  route 2.384ns (71.020%))
-  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
-  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.381ns
-    Clock Pessimism Removal (CPR):    0.623ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
-                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
-    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
-                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
-    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
-                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.815     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X109Y234       LUT5 (Prop_lut5_I1_O)        0.050     7.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.163     7.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X109Y234       LUT6 (Prop_lut6_I2_O)        0.132     7.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
-                         net (fo=1, routed)           0.000     7.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
-    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.092    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
-                         clock pessimism              0.623    37.381    
-                         clock uncertainty           -0.035    37.345    
-    SLICE_X109Y234       FDRE (Setup_fdre_C_D)        0.033    37.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
-  -------------------------------------------------------------------
-                         required time                         37.378    
-                         arrival time                          -7.738    
-  -------------------------------------------------------------------
-                         slack                                 29.640    
-
-Slack (MET) :             29.777ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.230ns  (logic 0.877ns (27.150%)  route 2.353ns (72.850%))
-  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
-  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.381ns
-    Clock Pessimism Removal (CPR):    0.602ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.229     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X109Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y234       FDRE (Prop_fdre_C_Q)         0.204     4.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.947     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X107Y235       LUT4 (Prop_lut4_I2_O)        0.131     5.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
-                         net (fo=2, routed)           0.460     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
-    SLICE_X105Y234       LUT6 (Prop_lut6_I3_O)        0.136     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
-                         net (fo=1, routed)           0.000     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
-    SLICE_X105Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
-                                                      0.267     6.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X105Y235       CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.701     7.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X108Y234       LUT6 (Prop_lut6_I0_O)        0.043     7.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
-                         net (fo=1, routed)           0.244     7.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
-    SLICE_X108Y234       LUT6 (Prop_lut6_I0_O)        0.043     7.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.611    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
-    SLICE_X108Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.092    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X108Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
-                         clock pessimism              0.602    37.360    
-                         clock uncertainty           -0.035    37.324    
-    SLICE_X108Y234       FDRE (Setup_fdre_C_D)        0.064    37.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
-  -------------------------------------------------------------------
-                         required time                         37.388    
-                         arrival time                          -7.611    
-  -------------------------------------------------------------------
-                         slack                                 29.777    
-
-Slack (MET) :             29.815ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.166ns  (logic 0.388ns (12.255%)  route 2.778ns (87.745%))
-  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.895ns = ( 36.895 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.390ns
-    Clock Pessimism Removal (CPR):    0.499ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.238     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X114Y244       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X114Y244       FDRE (Prop_fdre_C_Q)         0.259     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
-                         net (fo=25, routed)          1.358     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
-    SLICE_X120Y252       LUT3 (Prop_lut3_I1_O)        0.043     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst_i_2/O
-                         net (fo=10, routed)          0.754     6.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
-    SLICE_X116Y254       LUT6 (Prop_lut6_I1_O)        0.043     6.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
-                         net (fo=1, routed)           0.164     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
-    SLICE_X116Y254       LUT4 (Prop_lut4_I3_O)        0.043     7.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
-                         net (fo=2, routed)           0.502     7.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
-    SLICE_X116Y254       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.229    36.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
-    SLICE_X116Y254       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
-                         clock pessimism              0.499    37.394    
-                         clock uncertainty           -0.035    37.358    
-    SLICE_X116Y254       FDPE (Setup_fdpe_C_D)        0.013    37.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
-  -------------------------------------------------------------------
-                         required time                         37.371    
-                         arrival time                          -7.556    
-  -------------------------------------------------------------------
-                         slack                                 29.815    
-
-Slack (MET) :             29.882ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.098ns  (logic 0.487ns (15.719%)  route 2.611ns (84.281%))
-  Logic Levels:           3  (LUT5=2 LUT6=1)
-  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.762ns = ( 36.762 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.390ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.238     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X114Y244       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X114Y244       FDRE (Prop_fdre_C_Q)         0.259     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
-                         net (fo=25, routed)          1.358     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
-    SLICE_X120Y252       LUT5 (Prop_lut5_I2_O)        0.051     6.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_6/O
-                         net (fo=1, routed)           0.792     6.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_6_n_0
-    SLICE_X118Y241       LUT6 (Prop_lut6_I0_O)        0.134     6.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4/O
-                         net (fo=1, routed)           0.461     7.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4_n_0
-    SLICE_X118Y237       LUT5 (Prop_lut5_I2_O)        0.043     7.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_1/O
-                         net (fo=1, routed)           0.000     7.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
-    SLICE_X118Y237       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.096    36.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
-    SLICE_X118Y237       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
-                         clock pessimism              0.579    37.341    
-                         clock uncertainty           -0.035    37.305    
-    SLICE_X118Y237       FDRE (Setup_fdre_C_D)        0.064    37.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
-  -------------------------------------------------------------------
-                         required time                         37.369    
-                         arrival time                          -7.488    
-  -------------------------------------------------------------------
-                         slack                                 29.882    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.055ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.200ns  (logic 0.100ns (49.965%)  route 0.100ns (50.035%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.683ns
-    Source Clock Delay      (SCD):    2.187ns
-    Clock Pessimism Removal (CPR):    0.482ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.542     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X109Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y241       FDCE (Prop_fdce_C_Q)         0.100     2.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
-                         net (fo=2, routed)           0.100     2.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
-    SLICE_X108Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X108Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
-                         clock pessimism             -0.482     2.201    
-    SLICE_X108Y242       RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.131     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
-  -------------------------------------------------------------------
-                         required time                         -2.332    
-                         arrival time                           2.387    
-  -------------------------------------------------------------------
-                         slack                                  0.055    
-
-Slack (MET) :             0.060ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.683ns
-    Source Clock Delay      (SCD):    2.187ns
-    Clock Pessimism Removal (CPR):    0.485ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.542     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X111Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y241       FDCE (Prop_fdce_C_Q)         0.100     2.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
-                         net (fo=2, routed)           0.103     2.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
-    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-                         clock pessimism             -0.485     2.198    
-    SLICE_X110Y241       RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.132     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
-  -------------------------------------------------------------------
-                         required time                         -2.330    
-                         arrival time                           2.390    
-  -------------------------------------------------------------------
-                         slack                                  0.060    
-
-Slack (MET) :             0.080ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.202ns  (logic 0.100ns (49.464%)  route 0.102ns (50.536%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.683ns
-    Source Clock Delay      (SCD):    2.187ns
-    Clock Pessimism Removal (CPR):    0.482ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.542     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X109Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y241       FDCE (Prop_fdce_C_Q)         0.100     2.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
-                         net (fo=2, routed)           0.102     2.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
-    SLICE_X108Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X108Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
-                         clock pessimism             -0.482     2.201    
-    SLICE_X108Y242       RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.108     2.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
-  -------------------------------------------------------------------
-                         required time                         -2.309    
-                         arrival time                           2.389    
-  -------------------------------------------------------------------
-                         slack                                  0.080    
-
-Slack (MET) :             0.098ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.243ns  (logic 0.100ns (41.233%)  route 0.143ns (58.767%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.683ns
-    Source Clock Delay      (SCD):    2.187ns
-    Clock Pessimism Removal (CPR):    0.482ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.542     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X109Y242       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y242       FDCE (Prop_fdce_C_Q)         0.100     2.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
-                         net (fo=2, routed)           0.143     2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
-    SLICE_X110Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
-    SLICE_X110Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
-                         clock pessimism             -0.482     2.201    
-    SLICE_X110Y242       RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.131     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
-  -------------------------------------------------------------------
-                         required time                         -2.332    
-                         arrival time                           2.429    
-  -------------------------------------------------------------------
-                         slack                                  0.098    
-
-Slack (MET) :             0.100ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.204ns  (logic 0.091ns (44.588%)  route 0.113ns (55.412%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.683ns
-    Source Clock Delay      (SCD):    2.187ns
-    Clock Pessimism Removal (CPR):    0.485ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.542     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X111Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y241       FDCE (Prop_fdce_C_Q)         0.091     2.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
-                         net (fo=2, routed)           0.113     2.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
-    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-                         clock pessimism             -0.485     2.198    
-    SLICE_X110Y241       RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.093     2.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
-  -------------------------------------------------------------------
-                         required time                         -2.291    
-                         arrival time                           2.391    
-  -------------------------------------------------------------------
-                         slack                                  0.100    
-
-Slack (MET) :             0.107ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.191ns  (logic 0.091ns (47.660%)  route 0.100ns (52.340%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.683ns
-    Source Clock Delay      (SCD):    2.187ns
-    Clock Pessimism Removal (CPR):    0.482ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.542     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X109Y242       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y242       FDCE (Prop_fdce_C_Q)         0.091     2.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
-                         net (fo=2, routed)           0.100     2.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
-    SLICE_X110Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
-    SLICE_X110Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
-                         clock pessimism             -0.482     2.201    
-    SLICE_X110Y242       RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.070     2.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
-  -------------------------------------------------------------------
-                         required time                         -2.271    
-                         arrival time                           2.377    
-  -------------------------------------------------------------------
-                         slack                                  0.107    
-
-Slack (MET) :             0.108ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.785ns
-    Source Clock Delay      (SCD):    2.270ns
-    Clock Pessimism Removal (CPR):    0.515ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.625     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X117Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X117Y255       FDCE (Prop_fdce_C_Q)         0.100     2.370 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
-                         net (fo=1, routed)           0.055     2.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
-    SLICE_X117Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.849     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
-    SLICE_X117Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
-                         clock pessimism             -0.515     2.270    
-    SLICE_X117Y255       FDCE (Hold_fdce_C_D)         0.047     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.317    
-                         arrival time                           2.424    
-  -------------------------------------------------------------------
-                         slack                                  0.108    
-
-Slack (MET) :             0.108ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.785ns
-    Source Clock Delay      (SCD):    2.270ns
-    Clock Pessimism Removal (CPR):    0.515ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.625     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X117Y253       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X117Y253       FDPE (Prop_fdpe_C_Q)         0.100     2.370 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
-                         net (fo=1, routed)           0.055     2.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
-    SLICE_X117Y253       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.849     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X117Y253       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
-                         clock pessimism             -0.515     2.270    
-    SLICE_X117Y253       FDPE (Hold_fdpe_C_D)         0.047     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
-  -------------------------------------------------------------------
-                         required time                         -2.317    
-                         arrival time                           2.424    
-  -------------------------------------------------------------------
-                         slack                                  0.108    
-
-Slack (MET) :             0.108ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.682ns
-    Source Clock Delay      (SCD):    2.186ns
-    Clock Pessimism Removal (CPR):    0.496ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
-    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y239       FDCE (Prop_fdce_C_Q)         0.100     2.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
-                         net (fo=1, routed)           0.055     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
-    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
-    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
-                         clock pessimism             -0.496     2.186    
-    SLICE_X109Y239       FDCE (Hold_fdce_C_D)         0.047     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         -2.233    
-                         arrival time                           2.340    
-  -------------------------------------------------------------------
-                         slack                                  0.108    
-
-Slack (MET) :             0.108ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.682ns
-    Source Clock Delay      (SCD):    2.186ns
-    Clock Pessimism Removal (CPR):    0.496ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
-    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y239       FDCE (Prop_fdce_C_Q)         0.100     2.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
-                         net (fo=1, routed)           0.055     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
-    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
-    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
-                         clock pessimism             -0.496     2.186    
-    SLICE_X109Y239       FDCE (Hold_fdce_C_D)         0.047     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         required time                         -2.233    
-                         arrival time                           2.340    
-  -------------------------------------------------------------------
-                         slack                                  0.108    
-
-
-
-
-
-Pulse Width Checks
---------------------------------------------------------------------------------------
-Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-Waveform(ns):       { 0.000 16.500 }
-Period(ns):         33.000
-Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }
-
-Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
-Min Period        n/a     BUFG/I      n/a            1.408         33.000      31.591     BUFGCTRL_X0Y1   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X118Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X116Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X118Y252  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X118Y251  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X118Y251  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X118Y251  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X118Y251  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[6]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X116Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X115Y243  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  To Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-
-Setup :            0  Failing Endpoints,  Worst Slack        0.857ns,  Total Violation        0.000ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
-PW    :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.857ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.103ns  (logic 0.388ns (18.449%)  route 1.715ns (81.551%))
-  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
-  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.401ns = ( 5.601 - 3.200 ) 
-    Source Clock Delay      (SCD):    2.659ns
-    Clock Pessimism Removal (CPR):    0.231ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
-                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
-    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
-                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
-    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
-                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
-    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
-                         net (fo=13, routed)          0.524     4.762    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
-    SLICE_X134Y261       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      3.200     3.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.274     5.601    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y261       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
-                         clock pessimism              0.231     5.832    
-                         clock uncertainty           -0.035     5.797    
-    SLICE_X134Y261       FDRE (Setup_fdre_C_CE)      -0.178     5.619    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
-  -------------------------------------------------------------------
-                         required time                          5.619    
-                         arrival time                          -4.762    
-  -------------------------------------------------------------------
-                         slack                                  0.857    
-
-Slack (MET) :             0.979ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.008ns  (logic 0.388ns (19.324%)  route 1.620ns (80.676%))
-  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
-  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.403ns = ( 5.603 - 3.200 ) 
-    Source Clock Delay      (SCD):    2.659ns
-    Clock Pessimism Removal (CPR):    0.256ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
-                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
-    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
-                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
-    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
-                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
-    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
-                         net (fo=13, routed)          0.429     4.667    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      3.200     3.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.276     5.603    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-                         clock pessimism              0.256     5.859    
-                         clock uncertainty           -0.035     5.824    
-    SLICE_X134Y259       FDRE (Setup_fdre_C_CE)      -0.178     5.646    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
-  -------------------------------------------------------------------
-                         required time                          5.646    
-                         arrival time                          -4.667    
-  -------------------------------------------------------------------
-                         slack                                  0.979    
-
-Slack (MET) :             0.979ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.008ns  (logic 0.388ns (19.324%)  route 1.620ns (80.676%))
-  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
-  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.403ns = ( 5.603 - 3.200 ) 
-    Source Clock Delay      (SCD):    2.659ns
-    Clock Pessimism Removal (CPR):    0.256ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
-                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
-    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
-                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
-    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
-                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
-    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
-                         net (fo=13, routed)          0.429     4.667    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      3.200     3.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.276     5.603    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
-                         clock pessimism              0.256     5.859    
-                         clock uncertainty           -0.035     5.824    
-    SLICE_X134Y259       FDRE (Setup_fdre_C_CE)      -0.178     5.646    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
-  -------------------------------------------------------------------
-                         required time                          5.646    
-                         arrival time                          -4.667    
-  -------------------------------------------------------------------
-                         slack                                  0.979    
-
-Slack (MET) :             0.979ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.008ns  (logic 0.388ns (19.324%)  route 1.620ns (80.676%))
-  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
-  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.403ns = ( 5.603 - 3.200 ) 
-    Source Clock Delay      (SCD):    2.659ns
-    Clock Pessimism Removal (CPR):    0.256ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
-                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
-    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
-                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
-    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
-                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
-    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
-                         net (fo=13, routed)          0.429     4.667    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      3.200     3.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.276     5.603    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
-                         clock pessimism              0.256     5.859    
-                         clock uncertainty           -0.035     5.824    
-    SLICE_X134Y259       FDRE (Setup_fdre_C_CE)      -0.178     5.646    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
-  -------------------------------------------------------------------
-                         required time                          5.646    
-                         arrival time                          -4.667    
-  -------------------------------------------------------------------
-                         slack                                  0.979    
-
-Slack (MET) :             0.979ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.008ns  (logic 0.388ns (19.324%)  route 1.620ns (80.676%))
-  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
-  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.403ns = ( 5.603 - 3.200 ) 
-    Source Clock Delay      (SCD):    2.659ns
-    Clock Pessimism Removal (CPR):    0.256ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
-                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
-    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
-                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
-    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
-                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
-    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
-                         net (fo=13, routed)          0.429     4.667    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      3.200     3.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.276     5.603    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
-                         clock pessimism              0.256     5.859    
-                         clock uncertainty           -0.035     5.824    
-    SLICE_X134Y259       FDRE (Setup_fdre_C_CE)      -0.178     5.646    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
-  -------------------------------------------------------------------
-                         required time                          5.646    
-                         arrival time                          -4.667    
-  -------------------------------------------------------------------
-                         slack                                  0.979    
-
-Slack (MET) :             0.980ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        1.981ns  (logic 0.388ns (19.588%)  route 1.593ns (80.412%))
-  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
-  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.402ns = ( 5.602 - 3.200 ) 
-    Source Clock Delay      (SCD):    2.659ns
-    Clock Pessimism Removal (CPR):    0.231ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
-                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
-    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
-                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
-    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
-                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
-    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
-                         net (fo=13, routed)          0.402     4.640    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
-    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      3.200     3.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.275     5.602    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
-                         clock pessimism              0.231     5.833    
-                         clock uncertainty           -0.035     5.798    
-    SLICE_X134Y260       FDRE (Setup_fdre_C_CE)      -0.178     5.620    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
-  -------------------------------------------------------------------
-                         required time                          5.620    
-                         arrival time                          -4.640    
-  -------------------------------------------------------------------
-                         slack                                  0.980    
-
-Slack (MET) :             0.980ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        1.981ns  (logic 0.388ns (19.588%)  route 1.593ns (80.412%))
-  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
-  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.402ns = ( 5.602 - 3.200 ) 
-    Source Clock Delay      (SCD):    2.659ns
-    Clock Pessimism Removal (CPR):    0.231ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
-                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
-    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
-                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
-    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
-                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
-    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
-                         net (fo=13, routed)          0.402     4.640    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
-    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      3.200     3.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.275     5.602    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
-                         clock pessimism              0.231     5.833    
-                         clock uncertainty           -0.035     5.798    
-    SLICE_X134Y260       FDRE (Setup_fdre_C_CE)      -0.178     5.620    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
-  -------------------------------------------------------------------
-                         required time                          5.620    
-                         arrival time                          -4.640    
-  -------------------------------------------------------------------
-                         slack                                  0.980    
-
-Slack (MET) :             0.980ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        1.981ns  (logic 0.388ns (19.588%)  route 1.593ns (80.412%))
-  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
-  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.402ns = ( 5.602 - 3.200 ) 
-    Source Clock Delay      (SCD):    2.659ns
-    Clock Pessimism Removal (CPR):    0.231ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
-                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
-    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
-                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
-    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
-                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
-    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
-                         net (fo=13, routed)          0.402     4.640    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
-    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      3.200     3.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.275     5.602    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
-                         clock pessimism              0.231     5.833    
-                         clock uncertainty           -0.035     5.798    
-    SLICE_X134Y260       FDRE (Setup_fdre_C_CE)      -0.178     5.620    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
-  -------------------------------------------------------------------
-                         required time                          5.620    
-                         arrival time                          -4.640    
-  -------------------------------------------------------------------
-                         slack                                  0.980    
-
-Slack (MET) :             0.980ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        1.981ns  (logic 0.388ns (19.588%)  route 1.593ns (80.412%))
-  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
-  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.402ns = ( 5.602 - 3.200 ) 
-    Source Clock Delay      (SCD):    2.659ns
-    Clock Pessimism Removal (CPR):    0.231ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.447     2.659    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y259       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.259     2.918 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
-                         net (fo=2, routed)           0.549     3.467    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
-    SLICE_X135Y259       LUT4 (Prop_lut4_I1_O)        0.043     3.510 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
-                         net (fo=1, routed)           0.439     3.949    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
-    SLICE_X135Y258       LUT5 (Prop_lut5_I0_O)        0.043     3.992 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
-                         net (fo=2, routed)           0.203     4.195    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
-    SLICE_X132Y258       LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
-                         net (fo=13, routed)          0.402     4.640    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
-    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      3.200     3.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.275     5.602    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X134Y260       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
-                         clock pessimism              0.231     5.833    
-                         clock uncertainty           -0.035     5.798    
-    SLICE_X134Y260       FDRE (Setup_fdre_C_CE)      -0.178     5.620    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
-  -------------------------------------------------------------------
-                         required time                          5.620    
-                         arrival time                          -4.640    
-  -------------------------------------------------------------------
-                         slack                                  0.980    
-
-Slack (MET) :             1.028ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            3.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@3.200ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        1.911ns  (logic 0.352ns (18.418%)  route 1.559ns (81.582%))
-  Logic Levels:           3  (LUT2=1 LUT4=2)
-  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.271ns = ( 5.471 - 3.200 ) 
-    Source Clock Delay      (SCD):    2.496ns
-    Clock Pessimism Removal (CPR):    0.201ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.284     2.496    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X131Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X131Y240       FDRE (Prop_fdre_C_Q)         0.223     2.719 f  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/Q
-                         net (fo=2, routed)           0.469     3.188    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]
-    SLICE_X130Y242       LUT4 (Prop_lut4_I1_O)        0.043     3.231 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_4/O
-                         net (fo=1, routed)           0.443     3.674    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_4_n_0
-    SLICE_X130Y241       LUT4 (Prop_lut4_I1_O)        0.043     3.717 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
-                         net (fo=2, routed)           0.195     3.912    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
-    SLICE_X130Y240       LUT2 (Prop_lut2_I0_O)        0.043     3.955 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
-                         net (fo=16, routed)          0.452     4.407    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
-    SLICE_X131Y243       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      3.200     3.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     4.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.144     5.471    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X131Y243       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
-                         clock pessimism              0.201     5.672    
-                         clock uncertainty           -0.035     5.637    
-    SLICE_X131Y243       FDRE (Setup_fdre_C_CE)      -0.201     5.436    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]
-  -------------------------------------------------------------------
-                         required time                          5.436    
-                         arrival time                          -4.407    
-  -------------------------------------------------------------------
-                         slack                                  1.028    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.108ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.487ns
-    Source Clock Delay      (SCD):    1.218ns
-    Clock Pessimism Removal (CPR):    0.269ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.651     1.218    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X131Y257       FDRE (Prop_fdre_C_Q)         0.100     1.318 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
-                         net (fo=1, routed)           0.055     1.373    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
-    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.876     1.487    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
-                         clock pessimism             -0.269     1.218    
-    SLICE_X131Y257       FDRE (Hold_fdre_C_D)         0.047     1.265    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
-  -------------------------------------------------------------------
-                         required time                         -1.265    
-                         arrival time                           1.373    
-  -------------------------------------------------------------------
-                         slack                                  0.108    
-
-Slack (MET) :             0.108ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.490ns
-    Source Clock Delay      (SCD):    1.220ns
-    Clock Pessimism Removal (CPR):    0.270ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.653     1.220    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X133Y258       FDRE (Prop_fdre_C_Q)         0.100     1.320 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
-                         net (fo=1, routed)           0.055     1.375    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
-    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.879     1.490    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
-                         clock pessimism             -0.270     1.220    
-    SLICE_X133Y258       FDRE (Hold_fdre_C_D)         0.047     1.267    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
-  -------------------------------------------------------------------
-                         required time                         -1.267    
-                         arrival time                           1.375    
-  -------------------------------------------------------------------
-                         slack                                  0.108    
-
-Slack (MET) :             0.131ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.390ns
-    Source Clock Delay      (SCD):    1.140ns
-    Clock Pessimism Removal (CPR):    0.250ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.573     1.140    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X132Y240       FDRE (Prop_fdre_C_Q)         0.118     1.258 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
-                         net (fo=1, routed)           0.055     1.313    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.779     1.390    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
-                         clock pessimism             -0.250     1.140    
-    SLICE_X132Y240       FDRE (Hold_fdre_C_D)         0.042     1.182    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
-  -------------------------------------------------------------------
-                         required time                         -1.182    
-                         arrival time                           1.313    
-  -------------------------------------------------------------------
-                         slack                                  0.131    
-
-Slack (MET) :             0.131ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.386ns
-    Source Clock Delay      (SCD):    1.137ns
-    Clock Pessimism Removal (CPR):    0.249ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.570     1.137    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X130Y239       FDRE (Prop_fdre_C_Q)         0.118     1.255 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
-                         net (fo=1, routed)           0.055     1.310    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
-    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.775     1.386    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
-                         clock pessimism             -0.249     1.137    
-    SLICE_X130Y239       FDRE (Hold_fdre_C_D)         0.042     1.179    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
-  -------------------------------------------------------------------
-                         required time                         -1.179    
-                         arrival time                           1.310    
-  -------------------------------------------------------------------
-                         slack                                  0.131    
-
-Slack (MET) :             0.163ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.390ns
-    Source Clock Delay      (SCD):    1.140ns
-    Clock Pessimism Removal (CPR):    0.239ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.573     1.140    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X132Y240       FDRE (Prop_fdre_C_Q)         0.118     1.258 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
-                         net (fo=1, routed)           0.096     1.354    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/data_out
-    SLICE_X133Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.779     1.390    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X133Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
-                         clock pessimism             -0.239     1.151    
-    SLICE_X133Y240       FDRE (Hold_fdre_C_D)         0.040     1.191    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg
-  -------------------------------------------------------------------
-                         required time                         -1.191    
-                         arrival time                           1.354    
-  -------------------------------------------------------------------
-                         slack                                  0.163    
-
-Slack (MET) :             0.163ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.386ns
-    Source Clock Delay      (SCD):    1.137ns
-    Clock Pessimism Removal (CPR):    0.238ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.570     1.137    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X130Y239       FDRE (Prop_fdre_C_Q)         0.118     1.255 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
-                         net (fo=1, routed)           0.096     1.351    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2
-    SLICE_X131Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.775     1.386    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X131Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
-                         clock pessimism             -0.238     1.148    
-    SLICE_X131Y239       FDRE (Hold_fdre_C_D)         0.040     1.188    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
-  -------------------------------------------------------------------
-                         required time                         -1.188    
-                         arrival time                           1.351    
-  -------------------------------------------------------------------
-                         slack                                  0.163    
-
-Slack (MET) :             0.191ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.487ns
-    Source Clock Delay      (SCD):    1.218ns
-    Clock Pessimism Removal (CPR):    0.269ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.651     1.218    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X131Y257       FDRE (Prop_fdre_C_Q)         0.091     1.309 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/Q
-                         net (fo=1, routed)           0.106     1.415    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync2
-    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.876     1.487    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
-                         clock pessimism             -0.269     1.218    
-    SLICE_X131Y257       FDRE (Hold_fdre_C_D)         0.006     1.224    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3
-  -------------------------------------------------------------------
-                         required time                         -1.224    
-                         arrival time                           1.415    
-  -------------------------------------------------------------------
-                         slack                                  0.191    
-
-Slack (MET) :             0.191ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.490ns
-    Source Clock Delay      (SCD):    1.220ns
-    Clock Pessimism Removal (CPR):    0.270ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.653     1.220    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X133Y258       FDRE (Prop_fdre_C_Q)         0.091     1.311 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
-                         net (fo=1, routed)           0.106     1.417    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync2
-    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.879     1.490    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
-                         clock pessimism             -0.270     1.220    
-    SLICE_X133Y258       FDRE (Hold_fdre_C_D)         0.006     1.226    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
-  -------------------------------------------------------------------
-                         required time                         -1.226    
-                         arrival time                           1.417    
-  -------------------------------------------------------------------
-                         slack                                  0.191    
-
-Slack (MET) :             0.205ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        0.292ns  (logic 0.146ns (50.030%)  route 0.146ns (49.970%))
-  Logic Levels:           1  (LUT4=1)
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.490ns
-    Source Clock Delay      (SCD):    1.220ns
-    Clock Pessimism Removal (CPR):    0.270ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.653     1.220    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X132Y258       FDRE (Prop_fdre_C_Q)         0.118     1.338 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
-                         net (fo=2, routed)           0.146     1.484    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg_n_0
-    SLICE_X132Y258       LUT4 (Prop_lut4_I0_O)        0.028     1.512 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_1/O
-                         net (fo=1, routed)           0.000     1.512    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_1_n_0
-    SLICE_X132Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.879     1.490    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
-                         clock pessimism             -0.270     1.220    
-    SLICE_X132Y258       FDRE (Hold_fdre_C_D)         0.087     1.307    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg
-  -------------------------------------------------------------------
-                         required time                         -1.307    
-                         arrival time                           1.512    
-  -------------------------------------------------------------------
-                         slack                                  0.205    
-
-Slack (MET) :             0.205ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
-  Logic Levels:           1  (LUT4=1)
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.390ns
-    Source Clock Delay      (SCD):    1.140ns
-    Clock Pessimism Removal (CPR):    0.250ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.573     1.140    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X132Y240       FDRE (Prop_fdre_C_Q)         0.118     1.258 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
-                         net (fo=2, routed)           0.146     1.404    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg_n_0
-    SLICE_X132Y240       LUT4 (Prop_lut4_I0_O)        0.028     1.432 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
-                         net (fo=1, routed)           0.000     1.432    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.779     1.390    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
-                         clock pessimism             -0.250     1.140    
-    SLICE_X132Y240       FDRE (Hold_fdre_C_D)         0.087     1.227    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg
-  -------------------------------------------------------------------
-                         required time                         -1.227    
-                         arrival time                           1.432    
-  -------------------------------------------------------------------
-                         slack                                  0.205    
-
-
-
-
-
-Pulse Width Checks
---------------------------------------------------------------------------------------
-Clock Name:         trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-Waveform(ns):       { 0.000 1.600 }
-Period(ns):         3.200
-Sources:            { trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK }
-
-Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
-Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y8  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK
-Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y8  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y8  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK
-Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y8  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         3.200       0.776      GTXE2_CHANNEL_X0Y8  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-Min Period        n/a     BUFG/I                   n/a            1.408         3.200       1.792      BUFGCTRL_X0Y16      trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/I
-Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
-Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
-Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
-Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
-Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
-Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
-Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
-Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
-Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
-Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
-Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
-Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X133Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
-Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X131Y257      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
-Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X131Y257      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
-High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
-High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
-High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
-High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
-High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
-High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X132Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
-High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X134Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
-High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X134Y258      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
-High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X134Y260      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
-High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X134Y260      trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  To Clock:  clk_sys_diff[0]
-
-Setup :            0  Failing Endpoints,  Worst Slack       32.300ns,  Total Violation        0.000ns
-Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             32.300ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.608ns  (logic 0.236ns (38.800%)  route 0.372ns (61.200%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X116Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-    SLICE_X116Y255       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.372     0.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
-    SLICE_X115Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X115Y255       FDCE (Setup_fdce_C_D)       -0.092    32.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                         32.908    
-                         arrival time                          -0.608    
-  -------------------------------------------------------------------
-                         slack                                 32.300    
-
-Slack (MET) :             32.316ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.623ns  (logic 0.236ns (37.886%)  route 0.387ns (62.114%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
-    SLICE_X110Y240       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
-                         net (fo=1, routed)           0.387     0.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
-    SLICE_X108Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X108Y240       FDCE (Setup_fdce_C_D)       -0.061    32.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         32.939    
-                         arrival time                          -0.623    
-  -------------------------------------------------------------------
-                         slack                                 32.316    
-
-Slack (MET) :             32.338ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.683ns  (logic 0.223ns (32.672%)  route 0.460ns (67.328%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y239                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
-    SLICE_X109Y239       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
-                         net (fo=1, routed)           0.460     0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
-    SLICE_X108Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X108Y239       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         required time                         33.021    
-                         arrival time                          -0.683    
-  -------------------------------------------------------------------
-                         slack                                 32.338    
-
-Slack (MET) :             32.384ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.637ns  (logic 0.259ns (40.632%)  route 0.378ns (59.368%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X116Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
-    SLICE_X116Y255       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
-                         net (fo=1, routed)           0.378     0.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
-    SLICE_X114Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X114Y255       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         required time                         33.021    
-                         arrival time                          -0.637    
-  -------------------------------------------------------------------
-                         slack                                 32.384    
-
-Slack (MET) :             32.453ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.569ns  (logic 0.259ns (45.486%)  route 0.310ns (54.514%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X116Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-    SLICE_X116Y255       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.310     0.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
-    SLICE_X114Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X114Y255       FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         required time                         33.022    
-                         arrival time                          -0.569    
-  -------------------------------------------------------------------
-                         slack                                 32.453    
-
-Slack (MET) :             32.455ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.535ns  (logic 0.259ns (48.420%)  route 0.276ns (51.580%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X116Y256                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
-    SLICE_X116Y256       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
-                         net (fo=1, routed)           0.276     0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
-    SLICE_X115Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X115Y255       FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         32.990    
-                         arrival time                          -0.535    
-  -------------------------------------------------------------------
-                         slack                                 32.455    
-
-Slack (MET) :             32.482ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.539ns  (logic 0.259ns (48.015%)  route 0.280ns (51.985%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-    SLICE_X110Y240       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.280     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
-    SLICE_X108Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X108Y240       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                         33.021    
-                         arrival time                          -0.539    
-  -------------------------------------------------------------------
-                         slack                                 32.482    
-
-Slack (MET) :             32.503ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.488ns  (logic 0.223ns (45.721%)  route 0.265ns (54.279%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-    SLICE_X111Y240       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.265     0.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
-    SLICE_X109Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X109Y240       FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         required time                         32.991    
-                         arrival time                          -0.488    
-  -------------------------------------------------------------------
-                         slack                                 32.503    
-
-
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  To Clock:  clk_sys_diff[0]
-
-Setup :          104  Failing Endpoints,  Worst Slack       -2.268ns,  Total Violation     -171.216ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (VIOLATED) :        -2.268ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
-  Data Path Delay:        3.978ns  (logic 1.061ns (26.673%)  route 2.917ns (73.327%))
-  Logic Levels:           1  (LUT3=1)
-  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.338ns = ( 49.338 - 45.000 ) 
-    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     44.800    44.800 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[12])
-                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[12]
-                         net (fo=2, routed)           2.917    51.558    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[12]
-    SLICE_X144Y259       LUT3 (Prop_lut3_I1_O)        0.052    51.610 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_20/O
-                         net (fo=2, routed)           0.000    51.610    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[12]
-    SLICE_X144Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                     45.000    45.000 r  
-    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173    47.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.279    49.338    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X144Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/C
-                         clock pessimism              0.000    49.338    
-                         clock uncertainty           -0.035    49.303    
-    SLICE_X144Y259       FDRE (Setup_fdre_C_D)        0.039    49.342    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]
-  -------------------------------------------------------------------
-                         required time                         49.342    
-                         arrival time                         -51.610    
-  -------------------------------------------------------------------
-                         slack                                 -2.268    
-
-Slack (VIOLATED) :        -2.266ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
-  Data Path Delay:        3.978ns  (logic 1.061ns (26.673%)  route 2.917ns (73.327%))
-  Logic Levels:           1  (LUT3=1)
-  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.338ns = ( 49.338 - 45.000 ) 
-    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     44.800    44.800 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[12])
-                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[12]
-                         net (fo=2, routed)           2.917    51.558    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[12]
-    SLICE_X144Y259       LUT3 (Prop_lut3_I1_O)        0.052    51.610 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_20/O
-                         net (fo=2, routed)           0.000    51.610    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[12]
-    SLICE_X144Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                     45.000    45.000 r  
-    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173    47.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.279    49.338    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X144Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/C
-                         clock pessimism              0.000    49.338    
-                         clock uncertainty           -0.035    49.303    
-    SLICE_X144Y259       FDRE (Setup_fdre_C_D)        0.041    49.344    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]
-  -------------------------------------------------------------------
-                         required time                         49.344    
-                         arrival time                         -51.610    
-  -------------------------------------------------------------------
-                         slack                                 -2.266    
-
-Slack (VIOLATED) :        -2.170ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
-                            (rising edge-triggered cell SRL16E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
-  Data Path Delay:        3.821ns  (logic 1.009ns (26.407%)  route 2.812ns (73.593%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.340ns = ( 49.340 - 45.000 ) 
-    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     44.800    44.800 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[28])
-                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[28]
-                         net (fo=2, routed)           2.812    51.453    ila_data_inout/U0/ila_core_inst/TRIGGER_I[28]
-    SLICE_X142Y252       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                     45.000    45.000 r  
-    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173    47.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.281    49.340    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
-    SLICE_X142Y252       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8/CLK
-                         clock pessimism              0.000    49.340    
-                         clock uncertainty           -0.035    49.305    
-    SLICE_X142Y252       SRL16E (Setup_srl16e_CLK_D)
-                                                     -0.022    49.283    ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8
-  -------------------------------------------------------------------
-                         required time                         49.283    
-                         arrival time                         -51.453    
-  -------------------------------------------------------------------
-                         slack                                 -2.170    
-
-Slack (VIOLATED) :        -2.132ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
-  Data Path Delay:        3.844ns  (logic 1.058ns (27.525%)  route 2.786ns (72.475%))
-  Logic Levels:           1  (LUT2=1)
-  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.340ns = ( 49.340 - 45.000 ) 
-    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     44.800    44.800 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[21])
-                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[21]
-                         net (fo=2, routed)           2.786    51.427    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[21]
-    SLICE_X143Y255       LUT2 (Prop_lut2_I0_O)        0.049    51.476 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_11/O
-                         net (fo=2, routed)           0.000    51.476    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[21]
-    SLICE_X143Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                     45.000    45.000 r  
-    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173    47.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.281    49.340    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X143Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/C
-                         clock pessimism              0.000    49.340    
-                         clock uncertainty           -0.035    49.305    
-    SLICE_X143Y255       FDRE (Setup_fdre_C_D)        0.039    49.344    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]
-  -------------------------------------------------------------------
-                         required time                         49.344    
-                         arrival time                         -51.476    
-  -------------------------------------------------------------------
-                         slack                                 -2.132    
-
-Slack (VIOLATED) :        -2.130ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
-  Data Path Delay:        3.844ns  (logic 1.058ns (27.525%)  route 2.786ns (72.475%))
-  Logic Levels:           1  (LUT2=1)
-  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.340ns = ( 49.340 - 45.000 ) 
-    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     44.800    44.800 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[21])
-                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[21]
-                         net (fo=2, routed)           2.786    51.427    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[21]
-    SLICE_X143Y255       LUT2 (Prop_lut2_I0_O)        0.049    51.476 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_11/O
-                         net (fo=2, routed)           0.000    51.476    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[21]
-    SLICE_X143Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                     45.000    45.000 r  
-    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173    47.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.281    49.340    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X143Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/C
-                         clock pessimism              0.000    49.340    
-                         clock uncertainty           -0.035    49.305    
-    SLICE_X143Y255       FDRE (Setup_fdre_C_D)        0.041    49.346    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]
-  -------------------------------------------------------------------
-                         required time                         49.346    
-                         arrival time                         -51.476    
-  -------------------------------------------------------------------
-                         slack                                 -2.130    
-
-Slack (VIOLATED) :        -2.105ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
-                            (rising edge-triggered cell SRL16E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
-  Data Path Delay:        3.752ns  (logic 1.009ns (26.892%)  route 2.743ns (73.108%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.340ns = ( 49.340 - 45.000 ) 
-    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     44.800    44.800 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[21])
-                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[21]
-                         net (fo=2, routed)           2.743    51.385    ila_data_inout/U0/ila_core_inst/TRIGGER_I[21]
-    SLICE_X138Y254       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                     45.000    45.000 r  
-    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173    47.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.281    49.340    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
-    SLICE_X138Y254       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
-                         clock pessimism              0.000    49.340    
-                         clock uncertainty           -0.035    49.305    
-    SLICE_X138Y254       SRL16E (Setup_srl16e_CLK_D)
-                                                     -0.026    49.279    ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][21]_srl8
-  -------------------------------------------------------------------
-                         required time                         49.279    
-                         arrival time                         -51.385    
-  -------------------------------------------------------------------
-                         slack                                 -2.105    
-
-Slack (VIOLATED) :        -2.042ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
-                            (rising edge-triggered cell SRL16E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
-  Data Path Delay:        3.693ns  (logic 1.009ns (27.324%)  route 2.684ns (72.676%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.340ns = ( 49.340 - 45.000 ) 
-    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     44.800    44.800 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[12])
-                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[12]
-                         net (fo=2, routed)           2.684    51.325    ila_data_inout/U0/ila_core_inst/TRIGGER_I[12]
-    SLICE_X142Y254       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                     45.000    45.000 r  
-    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173    47.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.281    49.340    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
-    SLICE_X142Y254       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
-                         clock pessimism              0.000    49.340    
-                         clock uncertainty           -0.035    49.305    
-    SLICE_X142Y254       SRL16E (Setup_srl16e_CLK_D)
-                                                     -0.022    49.283    ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8
-  -------------------------------------------------------------------
-                         required time                         49.283    
-                         arrival time                         -51.325    
-  -------------------------------------------------------------------
-                         slack                                 -2.042    
-
-Slack (VIOLATED) :        -2.040ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
-                            (rising edge-triggered cell SRL16E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
-  Data Path Delay:        3.680ns  (logic 1.009ns (27.422%)  route 2.671ns (72.578%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.338ns = ( 49.338 - 45.000 ) 
-    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     44.800    44.800 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[0])
-                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[0]
-                         net (fo=2, routed)           2.671    51.312    ila_data_inout/U0/ila_core_inst/TRIGGER_I[0]
-    SLICE_X138Y258       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                     45.000    45.000 r  
-    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173    47.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.279    49.338    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
-    SLICE_X138Y258       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
-                         clock pessimism              0.000    49.338    
-                         clock uncertainty           -0.035    49.303    
-    SLICE_X138Y258       SRL16E (Setup_srl16e_CLK_D)
-                                                     -0.031    49.272    ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8
-  -------------------------------------------------------------------
-                         required time                         49.272    
-                         arrival time                         -51.312    
-  -------------------------------------------------------------------
-                         slack                                 -2.040    
-
-Slack (VIOLATED) :        -2.015ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
-  Data Path Delay:        3.743ns  (logic 1.060ns (28.319%)  route 2.683ns (71.681%))
-  Logic Levels:           1  (LUT3=1)
-  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.338ns = ( 49.338 - 45.000 ) 
-    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     44.800    44.800 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[5])
-                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[5]
-                         net (fo=2, routed)           2.683    51.325    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[5]
-    SLICE_X142Y259       LUT3 (Prop_lut3_I1_O)        0.051    51.376 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_27/O
-                         net (fo=2, routed)           0.000    51.376    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[5]
-    SLICE_X142Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                     45.000    45.000 r  
-    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173    47.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.279    49.338    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X142Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/C
-                         clock pessimism              0.000    49.338    
-                         clock uncertainty           -0.035    49.303    
-    SLICE_X142Y259       FDRE (Setup_fdre_C_D)        0.057    49.360    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]
-  -------------------------------------------------------------------
-                         required time                         49.360    
-                         arrival time                         -51.376    
-  -------------------------------------------------------------------
-                         slack                                 -2.015    
-
-Slack (VIOLATED) :        -2.003ns  (required time - arrival time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (clk_sys_diff[0] rise@45.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@44.800ns)
-  Data Path Delay:        3.743ns  (logic 1.060ns (28.319%)  route 2.683ns (71.681%))
-  Logic Levels:           1  (LUT3=1)
-  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.338ns = ( 49.338 - 45.000 ) 
-    Source Clock Delay      (SCD):    2.832ns = ( 47.632 - 44.800 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     44.800    44.800 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    44.800 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119    45.919    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    46.012 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620    47.632    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[5])
-                                                      1.009    48.641 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[5]
-                         net (fo=2, routed)           2.683    51.325    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[5]
-    SLICE_X142Y259       LUT3 (Prop_lut3_I1_O)        0.051    51.376 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_27/O
-                         net (fo=2, routed)           0.000    51.376    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[5]
-    SLICE_X142Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                     45.000    45.000 r  
-    AD12                                              0.000    45.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    45.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    45.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173    47.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.279    49.338    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X142Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/C
-                         clock pessimism              0.000    49.338    
-                         clock uncertainty           -0.035    49.303    
-    SLICE_X142Y259       FDRE (Setup_fdre_C_D)        0.069    49.372    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]
-  -------------------------------------------------------------------
-                         required time                         49.372    
-                         arrival time                         -51.376    
-  -------------------------------------------------------------------
-                         slack                                 -2.003    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.292ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
-                            (rising edge-triggered cell SRL16E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Slow Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.655ns  (logic 0.950ns (35.786%)  route 1.705ns (64.214%))
-  Logic Levels:           0  
-  Clock Path Skew:        2.172ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    4.749ns
-    Source Clock Delay      (SCD):    2.576ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[16])
-                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[16]
-                         net (fo=2, routed)           1.705     5.231    ila_data_inout/U0/ila_core_inst/TRIGGER_I[16]
-    SLICE_X138Y254       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.451     4.749    ila_data_inout/U0/ila_core_inst/DESIGN_CLK_I
-    SLICE_X138Y254       SRL16E                                       r  ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
-                         clock pessimism              0.000     4.749    
-                         clock uncertainty            0.035     4.784    
-    SLICE_X138Y254       SRL16E (Hold_srl16e_CLK_D)
-                                                      0.155     4.939    ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][16]_srl8
-  -------------------------------------------------------------------
-                         required time                         -4.939    
-                         arrival time                           5.231    
-  -------------------------------------------------------------------
-                         slack                                  0.292    
-
-Slack (MET) :             0.305ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Slow Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.667ns  (logic 0.990ns (37.120%)  route 1.677ns (62.880%))
-  Logic Levels:           1  (LUT3=1)
-  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    4.747ns
-    Source Clock Delay      (SCD):    2.576ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[15])
-                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[15]
-                         net (fo=2, routed)           1.677     5.203    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[15]
-    SLICE_X141Y258       LUT3 (Prop_lut3_I1_O)        0.040     5.243 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_17/O
-                         net (fo=2, routed)           0.000     5.243    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[15]
-    SLICE_X141Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.449     4.747    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X141Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/C
-                         clock pessimism              0.000     4.747    
-                         clock uncertainty            0.035     4.782    
-    SLICE_X141Y258       FDRE (Hold_fdre_C_D)         0.156     4.938    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]
-  -------------------------------------------------------------------
-                         required time                         -4.938    
-                         arrival time                           5.243    
-  -------------------------------------------------------------------
-                         slack                                  0.305    
-
-Slack (MET) :             0.315ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Slow Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.667ns  (logic 0.990ns (37.120%)  route 1.677ns (62.880%))
-  Logic Levels:           1  (LUT3=1)
-  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    4.747ns
-    Source Clock Delay      (SCD):    2.576ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[15])
-                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[15]
-                         net (fo=2, routed)           1.677     5.203    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[15]
-    SLICE_X141Y258       LUT3 (Prop_lut3_I1_O)        0.040     5.243 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_17/O
-                         net (fo=2, routed)           0.000     5.243    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[15]
-    SLICE_X141Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.449     4.747    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X141Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/C
-                         clock pessimism              0.000     4.747    
-                         clock uncertainty            0.035     4.782    
-    SLICE_X141Y258       FDRE (Hold_fdre_C_D)         0.146     4.928    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]
-  -------------------------------------------------------------------
-                         required time                         -4.928    
-                         arrival time                           5.243    
-  -------------------------------------------------------------------
-                         slack                                  0.315    
-
-Slack (MET) :             0.317ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Slow Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.632ns  (logic 0.986ns (37.464%)  route 1.646ns (62.536%))
-  Logic Levels:           1  (LUT3=1)
-  Clock Path Skew:        2.171ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    4.748ns
-    Source Clock Delay      (SCD):    2.576ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
-                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[11]
-                         net (fo=2, routed)           1.269     4.795    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[11]
-    SLICE_X144Y258       LUT3 (Prop_lut3_I1_O)        0.036     4.831 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_21/O
-                         net (fo=2, routed)           0.377     5.208    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[11]
-    SLICE_X144Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.450     4.748    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X144Y259       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/C
-                         clock pessimism              0.000     4.748    
-                         clock uncertainty            0.035     4.783    
-    SLICE_X144Y259       FDRE (Hold_fdre_C_D)         0.108     4.891    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]
-  -------------------------------------------------------------------
-                         required time                         -4.891    
-                         arrival time                           5.208    
-  -------------------------------------------------------------------
-                         slack                                  0.317    
-
-Slack (MET) :             0.318ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Slow Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.631ns  (logic 0.986ns (37.471%)  route 1.645ns (62.529%))
-  Logic Levels:           1  (LUT3=1)
-  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    4.747ns
-    Source Clock Delay      (SCD):    2.576ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
-                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[11]
-                         net (fo=2, routed)           1.269     4.795    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[11]
-    SLICE_X144Y258       LUT3 (Prop_lut3_I1_O)        0.036     4.831 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_21/O
-                         net (fo=2, routed)           0.377     5.208    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[11]
-    SLICE_X143Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.449     4.747    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X143Y258       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/C
-                         clock pessimism              0.000     4.747    
-                         clock uncertainty            0.035     4.782    
-    SLICE_X143Y258       FDRE (Hold_fdre_C_D)         0.108     4.890    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]
-  -------------------------------------------------------------------
-                         required time                         -4.890    
-                         arrival time                           5.208    
-  -------------------------------------------------------------------
-                         slack                                  0.318    
-
-Slack (MET) :             0.326ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Slow Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.632ns  (logic 0.986ns (37.469%)  route 1.646ns (62.531%))
-  Logic Levels:           1  (LUT2=1)
-  Clock Path Skew:        2.172ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    4.749ns
-    Source Clock Delay      (SCD):    2.576ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[18])
-                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[18]
-                         net (fo=2, routed)           1.336     4.862    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[18]
-    SLICE_X145Y256       LUT2 (Prop_lut2_I0_O)        0.036     4.898 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_14/O
-                         net (fo=2, routed)           0.310     5.208    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[18]
-    SLICE_X144Y256       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.451     4.749    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X144Y256       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/C
-                         clock pessimism              0.000     4.749    
-                         clock uncertainty            0.035     4.784    
-    SLICE_X144Y256       FDRE (Hold_fdre_C_D)         0.098     4.882    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]
-  -------------------------------------------------------------------
-                         required time                         -4.882    
-                         arrival time                           5.208    
-  -------------------------------------------------------------------
-                         slack                                  0.326    
-
-Slack (MET) :             0.331ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Slow Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.632ns  (logic 0.986ns (37.469%)  route 1.646ns (62.531%))
-  Logic Levels:           1  (LUT2=1)
-  Clock Path Skew:        2.172ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    4.749ns
-    Source Clock Delay      (SCD):    2.576ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[18])
-                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[18]
-                         net (fo=2, routed)           1.336     4.862    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[18]
-    SLICE_X145Y256       LUT2 (Prop_lut2_I0_O)        0.036     4.898 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_14/O
-                         net (fo=2, routed)           0.310     5.208    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[18]
-    SLICE_X144Y256       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.451     4.749    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X144Y256       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/C
-                         clock pessimism              0.000     4.749    
-                         clock uncertainty            0.035     4.784    
-    SLICE_X144Y256       FDRE (Hold_fdre_C_D)         0.093     4.877    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]
-  -------------------------------------------------------------------
-                         required time                         -4.877    
-                         arrival time                           5.208    
-  -------------------------------------------------------------------
-                         slack                                  0.331    
-
-Slack (MET) :             0.335ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Slow Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.647ns  (logic 0.986ns (37.247%)  route 1.661ns (62.753%))
-  Logic Levels:           1  (LUT3=1)
-  Clock Path Skew:        2.169ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    4.746ns
-    Source Clock Delay      (SCD):    2.576ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[3])
-                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[3]
-                         net (fo=2, routed)           1.237     4.763    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[3]
-    SLICE_X144Y260       LUT3 (Prop_lut3_I1_O)        0.036     4.799 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_29/O
-                         net (fo=2, routed)           0.425     5.224    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[3]
-    SLICE_X143Y260       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.448     4.746    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X143Y260       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/C
-                         clock pessimism              0.000     4.746    
-                         clock uncertainty            0.035     4.781    
-    SLICE_X143Y260       FDRE (Hold_fdre_C_D)         0.108     4.889    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]
-  -------------------------------------------------------------------
-                         required time                         -4.889    
-                         arrival time                           5.224    
-  -------------------------------------------------------------------
-                         slack                                  0.335    
-
-Slack (MET) :             0.340ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Slow Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.654ns  (logic 0.986ns (37.158%)  route 1.668ns (62.842%))
-  Logic Levels:           1  (LUT2=1)
-  Clock Path Skew:        2.173ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    4.750ns
-    Source Clock Delay      (SCD):    2.576ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[20])
-                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[20]
-                         net (fo=2, routed)           1.272     4.798    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[20]
-    SLICE_X145Y254       LUT2 (Prop_lut2_I0_O)        0.036     4.834 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_12/O
-                         net (fo=2, routed)           0.396     5.230    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[20]
-    SLICE_X144Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.452     4.750    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X144Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]/C
-                         clock pessimism              0.000     4.750    
-                         clock uncertainty            0.035     4.785    
-    SLICE_X144Y255       FDRE (Hold_fdre_C_D)         0.105     4.890    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]
-  -------------------------------------------------------------------
-                         required time                         -4.890    
-                         arrival time                           5.230    
-  -------------------------------------------------------------------
-                         slack                                  0.340    
-
-Slack (MET) :             0.341ns  (arrival time - required time)
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_diff[0]
-  Path Type:              Hold (Min at Slow Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns)
-  Data Path Delay:        2.647ns  (logic 0.986ns (37.244%)  route 1.661ns (62.756%))
-  Logic Levels:           1  (LUT2=1)
-  Clock Path Skew:        2.173ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    4.750ns
-    Source Clock Delay      (SCD):    2.576ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449     2.576    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[24])
-                                                      0.950     3.526 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXDATA[24]
-                         net (fo=2, routed)           1.351     4.878    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[24]
-    SLICE_X145Y255       LUT2 (Prop_lut2_I0_O)        0.036     4.914 r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_8/O
-                         net (fo=2, routed)           0.310     5.224    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[24]
-    SLICE_X144Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.452     4.750    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
-    SLICE_X144Y255       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]/C
-                         clock pessimism              0.000     4.750    
-                         clock uncertainty            0.035     4.785    
-    SLICE_X144Y255       FDRE (Hold_fdre_C_D)         0.098     4.883    ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]
-  -------------------------------------------------------------------
-                         required time                         -4.883    
-                         arrival time                           5.224    
-  -------------------------------------------------------------------
-                         slack                                  0.341    
-
-
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  clk_sys_diff[0]
-  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-
-Setup :            0  Failing Endpoints,  Worst Slack        4.326ns,  Total Violation        0.000ns
-Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             4.326ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.616ns  (logic 0.204ns (33.118%)  route 0.412ns (66.882%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-    SLICE_X109Y240       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.412     0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
-    SLICE_X110Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X110Y240       FDCE (Setup_fdce_C_D)       -0.058     4.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                          4.942    
-                         arrival time                          -0.616    
-  -------------------------------------------------------------------
-                         slack                                  4.326    
-
-Slack (MET) :             4.348ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.561ns  (logic 0.204ns (36.331%)  route 0.357ns (63.669%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
-    SLICE_X109Y240       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
-                         net (fo=1, routed)           0.357     0.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
-    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X109Y239       FDCE (Setup_fdce_C_D)       -0.091     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         required time                          4.909    
-                         arrival time                          -0.561    
-  -------------------------------------------------------------------
-                         slack                                  4.348    
-
-Slack (MET) :             4.350ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.559ns  (logic 0.204ns (36.476%)  route 0.355ns (63.524%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X115Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
-    SLICE_X115Y255       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
-                         net (fo=1, routed)           0.355     0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
-    SLICE_X117Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X117Y255       FDCE (Setup_fdce_C_D)       -0.091     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                          4.909    
-                         arrival time                          -0.559    
-  -------------------------------------------------------------------
-                         slack                                  4.350    
-
-Slack (MET) :             4.355ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.636ns  (logic 0.259ns (40.698%)  route 0.377ns (59.302%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X108Y239                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-    SLICE_X108Y239       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.377     0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
-    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X109Y239       FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         required time                          4.991    
-                         arrival time                          -0.636    
-  -------------------------------------------------------------------
-                         slack                                  4.355    
-
-Slack (MET) :             4.454ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.485ns  (logic 0.204ns (42.052%)  route 0.281ns (57.948%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X115Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-    SLICE_X115Y255       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.281     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
-    SLICE_X116Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X116Y255       FDCE (Setup_fdce_C_D)       -0.061     4.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         required time                          4.939    
-                         arrival time                          -0.485    
-  -------------------------------------------------------------------
-                         slack                                  4.454    
-
-Slack (MET) :             4.462ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.529ns  (logic 0.223ns (42.183%)  route 0.306ns (57.817%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X115Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-    SLICE_X115Y255       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.306     0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
-    SLICE_X117Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X117Y255       FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                          4.991    
-                         arrival time                          -0.529    
-  -------------------------------------------------------------------
-                         slack                                  4.462    
-
-Slack (MET) :             4.489ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.502ns  (logic 0.223ns (44.390%)  route 0.279ns (55.610%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X109Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
-    SLICE_X109Y240       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
-                         net (fo=1, routed)           0.279     0.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
-    SLICE_X109Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X109Y239       FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                          4.991    
-                         arrival time                          -0.502    
-  -------------------------------------------------------------------
-                         slack                                  4.489    
-
-Slack (MET) :             4.518ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.503ns  (logic 0.223ns (44.291%)  route 0.280ns (55.709%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X115Y255                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
-    SLICE_X115Y255       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
-                         net (fo=1, routed)           0.280     0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
-    SLICE_X116Y256       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X116Y256       FDCE (Setup_fdce_C_D)        0.021     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         required time                          5.021    
-                         arrival time                          -0.503    
-  -------------------------------------------------------------------
-                         slack                                  4.518    
-
-
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  clk_sys_diff[0]
-  To Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-
-Setup :           41  Failing Endpoints,  Worst Slack       -3.113ns,  Total Violation     -123.709ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.662ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (VIOLATED) :        -3.113ns  (required time - arrival time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[29]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[29]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
-  Data Path Delay:        0.687ns  (logic 0.223ns (32.461%)  route 0.464ns (67.539%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.172ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
-    Source Clock Delay      (SCD):    4.750ns = ( 39.750 - 35.000 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                     35.000    35.000 r  
-    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299    38.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.452    39.750    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
-    SLICE_X145Y250       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[29]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y250       FDRE (Prop_fdre_C_Q)         0.223    39.973 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[29]/Q
-                         net (fo=3, routed)           0.464    40.437    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[29]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[29]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     35.200    35.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000    37.777    
-                         clock uncertainty           -0.035    37.742    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[29])
-                                                     -0.419    37.323    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         37.323    
-                         arrival time                         -40.437    
-  -------------------------------------------------------------------
-                         slack                                 -3.113    
-
-Slack (VIOLATED) :        -3.096ns  (required time - arrival time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSSEL[2]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
-  Data Path Delay:        0.671ns  (logic 0.223ns (33.229%)  route 0.448ns (66.771%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.170ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
-    Source Clock Delay      (SCD):    4.748ns = ( 39.748 - 35.000 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                     35.000    35.000 r  
-    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299    38.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.450    39.748    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/clk
-    SLICE_X145Y259       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y259       FDRE (Prop_fdre_C_Q)         0.223    39.971 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[2]/Q
-                         net (fo=1, routed)           0.448    40.419    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txprbssel_in[2]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSSEL[2]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     35.200    35.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000    37.777    
-                         clock uncertainty           -0.035    37.742    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXPRBSSEL[2])
-                                                     -0.419    37.323    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         37.323    
-                         arrival time                         -40.419    
-  -------------------------------------------------------------------
-                         slack                                 -3.096    
-
-Slack (VIOLATED) :        -3.089ns  (required time - arrival time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[14]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[14]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
-  Data Path Delay:        0.663ns  (logic 0.223ns (33.657%)  route 0.440ns (66.343%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.172ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
-    Source Clock Delay      (SCD):    4.750ns = ( 39.750 - 35.000 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                     35.000    35.000 r  
-    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299    38.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.452    39.750    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
-    SLICE_X145Y254       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[14]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y254       FDRE (Prop_fdre_C_Q)         0.223    39.973 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[14]/Q
-                         net (fo=3, routed)           0.440    40.412    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[14]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[14]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     35.200    35.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000    37.777    
-                         clock uncertainty           -0.035    37.742    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[14])
-                                                     -0.419    37.323    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         37.323    
-                         arrival time                         -40.412    
-  -------------------------------------------------------------------
-                         slack                                 -3.089    
-
-Slack (VIOLATED) :        -3.064ns  (required time - arrival time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[7]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[7]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
-  Data Path Delay:        0.556ns  (logic 0.204ns (36.662%)  route 0.352ns (63.338%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
-    Source Clock Delay      (SCD):    4.749ns = ( 39.749 - 35.000 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                     35.000    35.000 r  
-    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299    38.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.451    39.749    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
-    SLICE_X145Y256       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[7]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y256       FDRE (Prop_fdre_C_Q)         0.204    39.953 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[7]/Q
-                         net (fo=3, routed)           0.352    40.305    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[7]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[7]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     35.200    35.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000    37.777    
-                         clock uncertainty           -0.035    37.742    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[7])
-                                                     -0.501    37.241    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         37.241    
-                         arrival time                         -40.305    
-  -------------------------------------------------------------------
-                         slack                                 -3.064    
-
-Slack (VIOLATED) :        -3.063ns  (required time - arrival time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[17]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[17]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
-  Data Path Delay:        0.554ns  (logic 0.204ns (36.825%)  route 0.350ns (63.175%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.172ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
-    Source Clock Delay      (SCD):    4.750ns = ( 39.750 - 35.000 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                     35.000    35.000 r  
-    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299    38.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.452    39.750    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
-    SLICE_X145Y253       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[17]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y253       FDRE (Prop_fdre_C_Q)         0.204    39.954 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[17]/Q
-                         net (fo=3, routed)           0.350    40.304    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[17]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[17]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     35.200    35.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000    37.777    
-                         clock uncertainty           -0.035    37.742    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[17])
-                                                     -0.502    37.240    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         37.240    
-                         arrival time                         -40.304    
-  -------------------------------------------------------------------
-                         slack                                 -3.063    
-
-Slack (VIOLATED) :        -3.059ns  (required time - arrival time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[15]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[15]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
-  Data Path Delay:        0.553ns  (logic 0.204ns (36.896%)  route 0.349ns (63.104%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.172ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
-    Source Clock Delay      (SCD):    4.750ns = ( 39.750 - 35.000 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                     35.000    35.000 r  
-    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299    38.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.452    39.750    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
-    SLICE_X145Y254       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[15]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y254       FDRE (Prop_fdre_C_Q)         0.204    39.954 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[15]/Q
-                         net (fo=3, routed)           0.349    40.303    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[15]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[15]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     35.200    35.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000    37.777    
-                         clock uncertainty           -0.035    37.742    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[15])
-                                                     -0.499    37.243    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         37.243    
-                         arrival time                         -40.303    
-  -------------------------------------------------------------------
-                         slack                                 -3.059    
-
-Slack (VIOLATED) :        -3.058ns  (required time - arrival time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[6]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[6]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
-  Data Path Delay:        0.553ns  (logic 0.204ns (36.896%)  route 0.349ns (63.104%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
-    Source Clock Delay      (SCD):    4.749ns = ( 39.749 - 35.000 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                     35.000    35.000 r  
-    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299    38.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.451    39.749    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
-    SLICE_X145Y256       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[6]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y256       FDRE (Prop_fdre_C_Q)         0.204    39.953 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[6]/Q
-                         net (fo=3, routed)           0.349    40.302    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[6]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[6]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     35.200    35.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000    37.777    
-                         clock uncertainty           -0.035    37.742    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[6])
-                                                     -0.499    37.243    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         37.243    
-                         arrival time                         -40.302    
-  -------------------------------------------------------------------
-                         slack                                 -3.058    
-
-Slack (VIOLATED) :        -3.055ns  (required time - arrival time)
-  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[1]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
-  Data Path Delay:        0.650ns  (logic 0.223ns (34.317%)  route 0.427ns (65.683%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.576ns = ( 37.776 - 35.200 ) 
-    Source Clock Delay      (SCD):    4.748ns = ( 39.748 - 35.000 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                     35.000    35.000 r  
-    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299    38.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.450    39.748    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
-    SLICE_X145Y258       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.223    39.971 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
-                         net (fo=1, routed)           0.427    40.397    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxprbssel_in[1]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[1]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     35.200    35.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449    37.776    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                         clock pessimism              0.000    37.776    
-                         clock uncertainty           -0.035    37.741    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXPRBSSEL[1])
-                                                     -0.399    37.342    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         37.342    
-                         arrival time                         -40.397    
-  -------------------------------------------------------------------
-                         slack                                 -3.055    
-
-Slack (VIOLATED) :        -3.040ns  (required time - arrival time)
-  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[0]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
-  Data Path Delay:        0.553ns  (logic 0.204ns (36.920%)  route 0.349ns (63.080%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.576ns = ( 37.776 - 35.200 ) 
-    Source Clock Delay      (SCD):    4.748ns = ( 39.748 - 35.000 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                     35.000    35.000 r  
-    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299    38.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.450    39.748    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
-    SLICE_X145Y258       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.204    39.952 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
-                         net (fo=1, routed)           0.349    40.300    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxprbssel_in[0]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[0]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     35.200    35.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.449    37.776    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                         clock pessimism              0.000    37.776    
-                         clock uncertainty           -0.035    37.741    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXPRBSSEL[0])
-                                                     -0.481    37.260    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         37.260    
-                         arrival time                         -40.300    
-  -------------------------------------------------------------------
-                         slack                                 -3.040    
-
-Slack (VIOLATED) :        -3.012ns  (required time - arrival time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[27]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[27]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            0.200ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@35.200ns - clk_sys_diff[0] rise@35.000ns)
-  Data Path Delay:        0.586ns  (logic 0.223ns (38.041%)  route 0.363ns (61.959%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.577ns = ( 37.777 - 35.200 ) 
-    Source Clock Delay      (SCD):    4.749ns = ( 39.749 - 35.000 ) 
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                     35.000    35.000 r  
-    AD12                                              0.000    35.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000    35.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299    38.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.451    39.749    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
-    SLICE_X143Y251       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[27]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X143Y251       FDRE (Prop_fdre_C_Q)         0.223    39.972 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[27]/Q
-                         net (fo=3, routed)           0.363    40.335    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[27]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[27]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                     35.200    35.200 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    35.200 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044    36.244    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.327 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.450    37.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000    37.777    
-                         clock uncertainty           -0.035    37.742    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[27])
-                                                     -0.419    37.323    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         37.323    
-                         arrival time                         -40.335    
-  -------------------------------------------------------------------
-                         slack                                 -3.012    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.662ns  (arrival time - required time)
-  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSCNTRESET
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.327ns  (logic 0.100ns (30.603%)  route 0.227ns (69.397%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.490ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.662ns
-    Source Clock Delay      (SCD):    2.152ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.655     2.152    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
-    SLICE_X145Y260       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y260       FDRE (Prop_fdre_C_Q)         0.100     2.252 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/Q
-                         net (fo=1, routed)           0.227     2.479    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxprbscntreset_in
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSCNTRESET
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.051     1.662    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                         clock pessimism              0.000     1.662    
-                         clock uncertainty            0.035     1.698    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXPRBSCNTRESET)
-                                                      0.119     1.817    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         -1.817    
-                         arrival time                           2.479    
-  -------------------------------------------------------------------
-                         slack                                  0.662    
-
-Slack (MET) :             0.663ns  (arrival time - required time)
-  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/Probe_out_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXSLIDE
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.327ns  (logic 0.100ns (30.603%)  route 0.227ns (69.397%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.662ns
-    Source Clock Delay      (SCD):    2.153ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.656     2.153    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/clk
-    SLICE_X145Y258       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/Probe_out_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/Probe_out_reg[0]/Q
-                         net (fo=1, routed)           0.227     2.480    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxslide_in
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXSLIDE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.051     1.662    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                         clock pessimism              0.000     1.662    
-                         clock uncertainty            0.035     1.698    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXSLIDE)
-                                                      0.119     1.817    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         -1.817    
-                         arrival time                           2.480    
-  -------------------------------------------------------------------
-                         slack                                  0.663    
-
-Slack (MET) :             0.665ns  (arrival time - required time)
-  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[2]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.329ns  (logic 0.100ns (30.417%)  route 0.229ns (69.583%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.662ns
-    Source Clock Delay      (SCD):    2.153ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.656     2.153    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
-    SLICE_X145Y258       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/Q
-                         net (fo=1, routed)           0.229     2.482    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxprbssel_in[2]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[2]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.051     1.662    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                         clock pessimism              0.000     1.662    
-                         clock uncertainty            0.035     1.698    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXPRBSSEL[2])
-                                                      0.119     1.817    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         -1.817    
-                         arrival time                           2.482    
-  -------------------------------------------------------------------
-                         slack                                  0.665    
-
-Slack (MET) :             0.691ns  (arrival time - required time)
-  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[0]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.319ns  (logic 0.091ns (28.567%)  route 0.228ns (71.433%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.662ns
-    Source Clock Delay      (SCD):    2.153ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.656     2.153    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
-    SLICE_X145Y258       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.091     2.244 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
-                         net (fo=1, routed)           0.228     2.472    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxprbssel_in[0]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[0]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.051     1.662    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                         clock pessimism              0.000     1.662    
-                         clock uncertainty            0.035     1.698    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXPRBSSEL[0])
-                                                      0.083     1.781    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         -1.781    
-                         arrival time                           2.472    
-  -------------------------------------------------------------------
-                         slack                                  0.691    
-
-Slack (MET) :             0.704ns  (arrival time - required time)
-  Source:                 vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[1]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.368ns  (logic 0.100ns (27.187%)  route 0.268ns (72.813%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.662ns
-    Source Clock Delay      (SCD):    2.153ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.656     2.153    vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
-    SLICE_X145Y258       FDRE                                         r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
-                         net (fo=1, routed)           0.268     2.521    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxprbssel_in[1]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXPRBSSEL[1]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.051     1.662    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                         clock pessimism              0.000     1.662    
-                         clock uncertainty            0.035     1.698    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXPRBSSEL[1])
-                                                      0.119     1.817    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         -1.817    
-                         arrival time                           2.521    
-  -------------------------------------------------------------------
-                         slack                                  0.704    
-
-Slack (MET) :             0.706ns  (arrival time - required time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSSEL[1]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.329ns  (logic 0.100ns (30.358%)  route 0.229ns (69.642%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.490ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.663ns
-    Source Clock Delay      (SCD):    2.153ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.656     2.153    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/clk
-    SLICE_X145Y259       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y259       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[1]/Q
-                         net (fo=1, routed)           0.229     2.483    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txprbssel_in[1]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSSEL[1]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.052     1.663    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000     1.663    
-                         clock uncertainty            0.035     1.699    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXPRBSSEL[1])
-                                                      0.078     1.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         -1.777    
-                         arrival time                           2.483    
-  -------------------------------------------------------------------
-                         slack                                  0.706    
-
-Slack (MET) :             0.706ns  (arrival time - required time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSFORCEERR
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.329ns  (logic 0.100ns (30.417%)  route 0.229ns (69.583%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.663ns
-    Source Clock Delay      (SCD):    2.154ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.657     2.154    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
-    SLICE_X145Y254       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y254       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/Q
-                         net (fo=1, routed)           0.229     2.483    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txprbsforceerr_in
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXPRBSFORCEERR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.052     1.663    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000     1.663    
-                         clock uncertainty            0.035     1.699    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXPRBSFORCEERR)
-                                                      0.078     1.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         -1.777    
-                         arrival time                           2.483    
-  -------------------------------------------------------------------
-                         slack                                  0.706    
-
-Slack (MET) :             0.708ns  (arrival time - required time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[19]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[19]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.331ns  (logic 0.100ns (30.243%)  route 0.231ns (69.757%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.663ns
-    Source Clock Delay      (SCD):    2.154ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.657     2.154    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
-    SLICE_X145Y254       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[19]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y254       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[19]/Q
-                         net (fo=3, routed)           0.231     2.485    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[19]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[19]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.052     1.663    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000     1.663    
-                         clock uncertainty            0.035     1.699    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[19])
-                                                      0.078     1.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         -1.777    
-                         arrival time                           2.485    
-  -------------------------------------------------------------------
-                         slack                                  0.708    
-
-Slack (MET) :             0.708ns  (arrival time - required time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[11]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[11]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.331ns  (logic 0.100ns (30.237%)  route 0.231ns (69.763%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.663ns
-    Source Clock Delay      (SCD):    2.154ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.657     2.154    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
-    SLICE_X145Y256       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[11]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y256       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[11]/Q
-                         net (fo=3, routed)           0.231     2.485    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[11]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[11]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.052     1.663    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000     1.663    
-                         clock uncertainty            0.035     1.699    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[11])
-                                                      0.078     1.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         -1.777    
-                         arrival time                           2.485    
-  -------------------------------------------------------------------
-                         slack                                  0.708    
-
-Slack (MET) :             0.709ns  (arrival time - required time)
-  Source:                 vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[5]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[5]
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.332ns  (logic 0.100ns (30.151%)  route 0.232ns (69.849%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.663ns
-    Source Clock Delay      (SCD):    2.154ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.657     2.154    vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
-    SLICE_X145Y255       FDRE                                         r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[5]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X145Y255       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[5]/Q
-                         net (fo=3, routed)           0.232     2.486    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txdata_in[5]
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXDATA[5]
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.052     1.663    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                         clock pessimism              0.000     1.663    
-                         clock uncertainty            0.035     1.699    
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[5])
-                                                      0.078     1.777    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i
-  -------------------------------------------------------------------
-                         required time                         -1.777    
-                         arrival time                           2.486    
-  -------------------------------------------------------------------
-                         slack                                  0.709    
-
-
-
-
-
----------------------------------------------------------------------------------------------------
-Path Group:  **async_default**
-From Clock:  clk_sys_diff[0]
-  To Clock:  clk_sys_diff[0]
-
-Setup :            0  Failing Endpoints,  Worst Slack        2.306ns,  Total Violation        0.000ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             2.306ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        2.160ns  (logic 0.223ns (10.326%)  route 1.937ns (89.674%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.251ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.937     6.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X113Y247       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X113Y247       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
-                         clock pessimism              0.251     9.410    
-                         clock uncertainty           -0.035     9.374    
-    SLICE_X113Y247       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
-  -------------------------------------------------------------------
-                         required time                          9.162    
-                         arrival time                          -6.856    
-  -------------------------------------------------------------------
-                         slack                                  2.306    
-
-Slack (MET) :             2.306ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        2.160ns  (logic 0.223ns (10.326%)  route 1.937ns (89.674%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.251ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.937     6.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X113Y247       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X113Y247       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
-                         clock pessimism              0.251     9.410    
-                         clock uncertainty           -0.035     9.374    
-    SLICE_X113Y247       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
-  -------------------------------------------------------------------
-                         required time                          9.162    
-                         arrival time                          -6.856    
-  -------------------------------------------------------------------
-                         slack                                  2.306    
-
-Slack (MET) :             2.394ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        2.072ns  (logic 0.223ns (10.763%)  route 1.849ns (89.237%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.251ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.849     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X112Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X112Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
-                         clock pessimism              0.251     9.410    
-                         clock uncertainty           -0.035     9.374    
-    SLICE_X112Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
-  -------------------------------------------------------------------
-                         required time                          9.162    
-                         arrival time                          -6.769    
-  -------------------------------------------------------------------
-                         slack                                  2.394    
-
-Slack (MET) :             2.394ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        2.072ns  (logic 0.223ns (10.763%)  route 1.849ns (89.237%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.251ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.849     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X112Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X112Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
-                         clock pessimism              0.251     9.410    
-                         clock uncertainty           -0.035     9.374    
-    SLICE_X112Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
-  -------------------------------------------------------------------
-                         required time                          9.162    
-                         arrival time                          -6.769    
-  -------------------------------------------------------------------
-                         slack                                  2.394    
-
-Slack (MET) :             2.396ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        2.070ns  (logic 0.223ns (10.774%)  route 1.847ns (89.226%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.251ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.847     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X113Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X113Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
-                         clock pessimism              0.251     9.410    
-                         clock uncertainty           -0.035     9.374    
-    SLICE_X113Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
-  -------------------------------------------------------------------
-                         required time                          9.162    
-                         arrival time                          -6.767    
-  -------------------------------------------------------------------
-                         slack                                  2.396    
-
-Slack (MET) :             2.396ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        2.070ns  (logic 0.223ns (10.774%)  route 1.847ns (89.226%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.251ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.847     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X113Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X113Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
-                         clock pessimism              0.251     9.410    
-                         clock uncertainty           -0.035     9.374    
-    SLICE_X113Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
-  -------------------------------------------------------------------
-                         required time                          9.162    
-                         arrival time                          -6.767    
-  -------------------------------------------------------------------
-                         slack                                  2.396    
-
-Slack (MET) :             2.396ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        2.070ns  (logic 0.223ns (10.774%)  route 1.847ns (89.226%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.251ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.847     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X113Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X113Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
-                         clock pessimism              0.251     9.410    
-                         clock uncertainty           -0.035     9.374    
-    SLICE_X113Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
-  -------------------------------------------------------------------
-                         required time                          9.162    
-                         arrival time                          -6.767    
-  -------------------------------------------------------------------
-                         slack                                  2.396    
-
-Slack (MET) :             2.396ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        2.070ns  (logic 0.223ns (10.774%)  route 1.847ns (89.226%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.251ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.847     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X113Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X113Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
-                         clock pessimism              0.251     9.410    
-                         clock uncertainty           -0.035     9.374    
-    SLICE_X113Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
-  -------------------------------------------------------------------
-                         required time                          9.162    
-                         arrival time                          -6.767    
-  -------------------------------------------------------------------
-                         slack                                  2.396    
-
-Slack (MET) :             2.396ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        2.070ns  (logic 0.223ns (10.774%)  route 1.847ns (89.226%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.158ns = ( 9.158 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.251ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.847     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X113Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.099     9.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X113Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
-                         clock pessimism              0.251     9.410    
-                         clock uncertainty           -0.035     9.374    
-    SLICE_X113Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
-  -------------------------------------------------------------------
-                         required time                          9.162    
-                         arrival time                          -6.767    
-  -------------------------------------------------------------------
-                         slack                                  2.396    
-
-Slack (MET) :             2.579ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_diff[0] rise@5.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        1.886ns  (logic 0.223ns (11.825%)  route 1.663ns (88.175%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.157ns = ( 9.157 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.251ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.663     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X109Y246       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     7.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.098     9.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X109Y246       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
-                         clock pessimism              0.251     9.409    
-                         clock uncertainty           -0.035     9.373    
-    SLICE_X109Y246       FDCE (Recov_fdce_C_CLR)     -0.212     9.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
-  -------------------------------------------------------------------
-                         required time                          9.161    
-                         arrival time                          -6.582    
-  -------------------------------------------------------------------
-                         slack                                  2.579    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.136ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
-                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.380ns  (logic 0.100ns (26.325%)  route 0.280ns (73.675%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
-    Source Clock Delay      (SCD):    2.043ns
-    Clock Pessimism Removal (CPR):    0.164ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.546     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
-    SLICE_X119Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y247       FDRE (Prop_fdre_C_Q)         0.100     2.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
-                         net (fo=20, routed)          0.280     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
-    SLICE_X116Y252       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X116Y252       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
-                         clock pessimism             -0.164     2.339    
-    SLICE_X116Y252       FDPE (Remov_fdpe_C_PRE)     -0.052     2.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
-  -------------------------------------------------------------------
-                         required time                         -2.287    
-                         arrival time                           2.423    
-  -------------------------------------------------------------------
-                         slack                                  0.136    
-
-Slack (MET) :             0.136ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
-                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.380ns  (logic 0.100ns (26.325%)  route 0.280ns (73.675%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
-    Source Clock Delay      (SCD):    2.043ns
-    Clock Pessimism Removal (CPR):    0.164ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.546     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
-    SLICE_X119Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y247       FDRE (Prop_fdre_C_Q)         0.100     2.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
-                         net (fo=20, routed)          0.280     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
-    SLICE_X116Y252       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X116Y252       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
-                         clock pessimism             -0.164     2.339    
-    SLICE_X116Y252       FDPE (Remov_fdpe_C_PRE)     -0.052     2.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
-  -------------------------------------------------------------------
-                         required time                         -2.287    
-                         arrival time                           2.423    
-  -------------------------------------------------------------------
-                         slack                                  0.136    
-
-Slack (MET) :             0.270ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
-                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.252ns  (logic 0.100ns (39.744%)  route 0.152ns (60.256%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.400ns
-    Source Clock Delay      (SCD):    2.038ns
-    Clock Pessimism Removal (CPR):    0.329ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
-                         net (fo=10, routed)          0.152     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
-    SLICE_X106Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.746     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
-    SLICE_X106Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
-                         clock pessimism             -0.329     2.070    
-    SLICE_X106Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.020    
-                         arrival time                           2.290    
-  -------------------------------------------------------------------
-                         slack                                  0.270    
-
-Slack (MET) :             0.270ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
-                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.252ns  (logic 0.100ns (39.744%)  route 0.152ns (60.256%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.400ns
-    Source Clock Delay      (SCD):    2.038ns
-    Clock Pessimism Removal (CPR):    0.329ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
-                         net (fo=10, routed)          0.152     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
-    SLICE_X106Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.746     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
-    SLICE_X106Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
-                         clock pessimism             -0.329     2.070    
-    SLICE_X106Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
-  -------------------------------------------------------------------
-                         required time                         -2.020    
-                         arrival time                           2.290    
-  -------------------------------------------------------------------
-                         slack                                  0.270    
-
-Slack (MET) :             0.270ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
-                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.252ns  (logic 0.100ns (39.744%)  route 0.152ns (60.256%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.400ns
-    Source Clock Delay      (SCD):    2.038ns
-    Clock Pessimism Removal (CPR):    0.329ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
-                         net (fo=10, routed)          0.152     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
-    SLICE_X106Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.746     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
-    SLICE_X106Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
-                         clock pessimism             -0.329     2.070    
-    SLICE_X106Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
-  -------------------------------------------------------------------
-                         required time                         -2.020    
-                         arrival time                           2.290    
-  -------------------------------------------------------------------
-                         slack                                  0.270    
-
-Slack (MET) :             0.272ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
-                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.252ns  (logic 0.100ns (39.744%)  route 0.152ns (60.256%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.400ns
-    Source Clock Delay      (SCD):    2.038ns
-    Clock Pessimism Removal (CPR):    0.329ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
-                         net (fo=10, routed)          0.152     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
-    SLICE_X106Y240       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.746     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
-    SLICE_X106Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
-                         clock pessimism             -0.329     2.070    
-    SLICE_X106Y240       FDPE (Remov_fdpe_C_PRE)     -0.052     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.018    
-                         arrival time                           2.290    
-  -------------------------------------------------------------------
-                         slack                                  0.272    
-
-Slack (MET) :             0.278ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
-                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.261ns  (logic 0.100ns (38.376%)  route 0.161ns (61.624%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.401ns
-    Source Clock Delay      (SCD):    2.038ns
-    Clock Pessimism Removal (CPR):    0.329ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.161     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
-    SLICE_X108Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.747     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X108Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
-                         clock pessimism             -0.329     2.071    
-    SLICE_X108Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.021    
-                         arrival time                           2.299    
-  -------------------------------------------------------------------
-                         slack                                  0.278    
-
-Slack (MET) :             0.278ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
-                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.261ns  (logic 0.100ns (38.376%)  route 0.161ns (61.624%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.401ns
-    Source Clock Delay      (SCD):    2.038ns
-    Clock Pessimism Removal (CPR):    0.329ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.161     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
-    SLICE_X108Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.747     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X108Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
-                         clock pessimism             -0.329     2.071    
-    SLICE_X108Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         -2.021    
-                         arrival time                           2.299    
-  -------------------------------------------------------------------
-                         slack                                  0.278    
-
-Slack (MET) :             0.278ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
-                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.261ns  (logic 0.100ns (38.376%)  route 0.161ns (61.624%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.401ns
-    Source Clock Delay      (SCD):    2.038ns
-    Clock Pessimism Removal (CPR):    0.329ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.161     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
-    SLICE_X108Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.747     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
-    SLICE_X108Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
-                         clock pessimism             -0.329     2.071    
-    SLICE_X108Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.021    
-                         arrival time                           2.299    
-  -------------------------------------------------------------------
-                         slack                                  0.278    
-
-Slack (MET) :             0.278ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
-                            (removal check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_diff[0] rise@0.000ns - clk_sys_diff[0] rise@0.000ns)
-  Data Path Delay:        0.261ns  (logic 0.100ns (38.376%)  route 0.161ns (61.624%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.401ns
-    Source Clock Delay      (SCD):    2.038ns
-    Clock Pessimism Removal (CPR):    0.329ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X105Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X105Y240       FDPE (Prop_fdpe_C_Q)         0.100     2.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.161     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
-    SLICE_X108Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.747     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
-    SLICE_X108Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
-                         clock pessimism             -0.329     2.071    
-    SLICE_X108Y240       FDCE (Remov_fdce_C_CLR)     -0.050     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         -2.021    
-                         arrival time                           2.299    
-  -------------------------------------------------------------------
-                         slack                                  0.278    
-
-
-
-
-
----------------------------------------------------------------------------------------------------
-Path Group:  **async_default**
-From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-
-Setup :            0  Failing Endpoints,  Worst Slack       30.435ns,  Total Violation        0.000ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             30.435ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.379ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X117Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X117Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
-                         clock pessimism              0.579    37.340    
-                         clock uncertainty           -0.035    37.304    
-    SLICE_X117Y237       FDCE (Recov_fdce_C_CLR)     -0.212    37.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
-  -------------------------------------------------------------------
-                         required time                         37.092    
-                         arrival time                          -6.657    
-  -------------------------------------------------------------------
-                         slack                                 30.435    
-
-Slack (MET) :             30.435ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.379ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X117Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X117Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
-                         clock pessimism              0.579    37.340    
-                         clock uncertainty           -0.035    37.304    
-    SLICE_X117Y237       FDCE (Recov_fdce_C_CLR)     -0.212    37.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
-  -------------------------------------------------------------------
-                         required time                         37.092    
-                         arrival time                          -6.657    
-  -------------------------------------------------------------------
-                         slack                                 30.435    
-
-Slack (MET) :             30.435ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.379ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X117Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X117Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
-                         clock pessimism              0.579    37.340    
-                         clock uncertainty           -0.035    37.304    
-    SLICE_X117Y237       FDCE (Recov_fdce_C_CLR)     -0.212    37.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
-  -------------------------------------------------------------------
-                         required time                         37.092    
-                         arrival time                          -6.657    
-  -------------------------------------------------------------------
-                         slack                                 30.435    
-
-Slack (MET) :             30.435ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.379ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X117Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X117Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
-                         clock pessimism              0.579    37.340    
-                         clock uncertainty           -0.035    37.304    
-    SLICE_X117Y237       FDCE (Recov_fdce_C_CLR)     -0.212    37.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
-  -------------------------------------------------------------------
-                         required time                         37.092    
-                         arrival time                          -6.657    
-  -------------------------------------------------------------------
-                         slack                                 30.435    
-
-Slack (MET) :             30.460ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.379ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X116Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X116Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
-                         clock pessimism              0.579    37.340    
-                         clock uncertainty           -0.035    37.304    
-    SLICE_X116Y237       FDCE (Recov_fdce_C_CLR)     -0.187    37.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
-  -------------------------------------------------------------------
-                         required time                         37.117    
-                         arrival time                          -6.657    
-  -------------------------------------------------------------------
-                         slack                                 30.460    
-
-Slack (MET) :             30.460ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.379ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X116Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X116Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
-                         clock pessimism              0.579    37.340    
-                         clock uncertainty           -0.035    37.304    
-    SLICE_X116Y237       FDCE (Recov_fdce_C_CLR)     -0.187    37.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
-  -------------------------------------------------------------------
-                         required time                         37.117    
-                         arrival time                          -6.657    
-  -------------------------------------------------------------------
-                         slack                                 30.460    
-
-Slack (MET) :             30.493ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.379ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X116Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X116Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
-                         clock pessimism              0.579    37.340    
-                         clock uncertainty           -0.035    37.304    
-    SLICE_X116Y237       FDCE (Recov_fdce_C_CLR)     -0.154    37.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
-  -------------------------------------------------------------------
-                         required time                         37.150    
-                         arrival time                          -6.657    
-  -------------------------------------------------------------------
-                         slack                                 30.493    
-
-Slack (MET) :             30.493ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.379ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X116Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X116Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
-                         clock pessimism              0.579    37.340    
-                         clock uncertainty           -0.035    37.304    
-    SLICE_X116Y237       FDCE (Recov_fdce_C_CLR)     -0.154    37.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
-  -------------------------------------------------------------------
-                         required time                         37.150    
-                         arrival time                          -6.657    
-  -------------------------------------------------------------------
-                         slack                                 30.493    
-
-Slack (MET) :             30.493ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.379ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X116Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X116Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
-                         clock pessimism              0.579    37.340    
-                         clock uncertainty           -0.035    37.304    
-    SLICE_X116Y237       FDCE (Recov_fdce_C_CLR)     -0.154    37.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
-  -------------------------------------------------------------------
-                         required time                         37.150    
-                         arrival time                          -6.657    
-  -------------------------------------------------------------------
-                         slack                                 30.493    
-
-Slack (MET) :             30.493ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.278ns  (logic 0.483ns (21.199%)  route 1.795ns (78.801%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.761ns = ( 36.761 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.379ns
-    Clock Pessimism Removal (CPR):    0.579ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.227     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X110Y232       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y232       FDRE (Prop_fdre_C_Q)         0.259     4.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.475     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X110Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.448     5.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X110Y236       LUT4 (Prop_lut4_I3_O)        0.049     5.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X115Y236       LUT1 (Prop_lut1_I0_O)        0.132     6.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.421     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X116Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095    36.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X116Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
-                         clock pessimism              0.579    37.340    
-                         clock uncertainty           -0.035    37.304    
-    SLICE_X116Y237       FDCE (Recov_fdce_C_CLR)     -0.154    37.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
-  -------------------------------------------------------------------
-                         required time                         37.150    
-                         arrival time                          -6.657    
-  -------------------------------------------------------------------
-                         slack                                 30.493    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.244ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.223ns  (logic 0.118ns (52.826%)  route 0.105ns (47.174%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.683ns
-    Source Clock Delay      (SCD):    2.188ns
-    Clock Pessimism Removal (CPR):    0.464ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.543     2.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X116Y239       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X116Y239       FDRE (Prop_fdre_C_Q)         0.118     2.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
-                         net (fo=20, routed)          0.105     2.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
-    SLICE_X114Y239       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X114Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
-                         clock pessimism             -0.464     2.219    
-    SLICE_X114Y239       FDPE (Remov_fdpe_C_PRE)     -0.052     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
-  -------------------------------------------------------------------
-                         required time                         -2.167    
-                         arrival time                           2.411    
-  -------------------------------------------------------------------
-                         slack                                  0.244    
-
-Slack (MET) :             0.244ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.223ns  (logic 0.118ns (52.826%)  route 0.105ns (47.174%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.683ns
-    Source Clock Delay      (SCD):    2.188ns
-    Clock Pessimism Removal (CPR):    0.464ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.543     2.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X116Y239       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X116Y239       FDRE (Prop_fdre_C_Q)         0.118     2.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
-                         net (fo=20, routed)          0.105     2.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
-    SLICE_X114Y239       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.747     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X114Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
-                         clock pessimism             -0.464     2.219    
-    SLICE_X114Y239       FDPE (Remov_fdpe_C_PRE)     -0.052     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
-  -------------------------------------------------------------------
-                         required time                         -2.167    
-                         arrival time                           2.411    
-  -------------------------------------------------------------------
-                         slack                                  0.244    
-
-Slack (MET) :             0.259ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.223ns  (logic 0.118ns (52.911%)  route 0.105ns (47.088%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.786ns
-    Source Clock Delay      (SCD):    2.270ns
-    Clock Pessimism Removal (CPR):    0.502ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.625     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X118Y253       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X118Y253       FDPE (Prop_fdpe_C_Q)         0.118     2.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
-                         net (fo=18, routed)          0.105     2.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
-    SLICE_X118Y254       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.850     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
-    SLICE_X118Y254       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
-                         clock pessimism             -0.502     2.284    
-    SLICE_X118Y254       FDCE (Remov_fdce_C_CLR)     -0.050     2.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.234    
-                         arrival time                           2.493    
-  -------------------------------------------------------------------
-                         slack                                  0.259    
-
-Slack (MET) :             0.261ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.223ns  (logic 0.118ns (52.911%)  route 0.105ns (47.088%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.786ns
-    Source Clock Delay      (SCD):    2.270ns
-    Clock Pessimism Removal (CPR):    0.502ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.625     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X118Y253       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X118Y253       FDPE (Prop_fdpe_C_Q)         0.118     2.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
-                         net (fo=18, routed)          0.105     2.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
-    SLICE_X118Y254       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.850     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
-    SLICE_X118Y254       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
-                         clock pessimism             -0.502     2.284    
-    SLICE_X118Y254       FDPE (Remov_fdpe_C_PRE)     -0.052     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.232    
-                         arrival time                           2.493    
-  -------------------------------------------------------------------
-                         slack                                  0.261    
-
-Slack (MET) :             0.273ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.237ns  (logic 0.100ns (42.169%)  route 0.137ns (57.831%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.682ns
-    Source Clock Delay      (SCD):    2.186ns
-    Clock Pessimism Removal (CPR):    0.482ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X111Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y239       FDPE (Prop_fdpe_C_Q)         0.100     2.286 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
-                         net (fo=12, routed)          0.137     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
-    SLICE_X110Y238       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
-    SLICE_X110Y238       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
-                         clock pessimism             -0.482     2.200    
-    SLICE_X110Y238       FDCE (Remov_fdce_C_CLR)     -0.050     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
-  -------------------------------------------------------------------
-                         required time                         -2.150    
-                         arrival time                           2.423    
-  -------------------------------------------------------------------
-                         slack                                  0.273    
-
-Slack (MET) :             0.273ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.237ns  (logic 0.100ns (42.169%)  route 0.137ns (57.831%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.682ns
-    Source Clock Delay      (SCD):    2.186ns
-    Clock Pessimism Removal (CPR):    0.482ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X111Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y239       FDPE (Prop_fdpe_C_Q)         0.100     2.286 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
-                         net (fo=12, routed)          0.137     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
-    SLICE_X110Y238       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
-    SLICE_X110Y238       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
-                         clock pessimism             -0.482     2.200    
-    SLICE_X110Y238       FDCE (Remov_fdce_C_CLR)     -0.050     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
-  -------------------------------------------------------------------
-                         required time                         -2.150    
-                         arrival time                           2.423    
-  -------------------------------------------------------------------
-                         slack                                  0.273    
-
-Slack (MET) :             0.273ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.237ns  (logic 0.100ns (42.169%)  route 0.137ns (57.831%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.682ns
-    Source Clock Delay      (SCD):    2.186ns
-    Clock Pessimism Removal (CPR):    0.482ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X111Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y239       FDPE (Prop_fdpe_C_Q)         0.100     2.286 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
-                         net (fo=12, routed)          0.137     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
-    SLICE_X110Y238       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
-    SLICE_X110Y238       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
-                         clock pessimism             -0.482     2.200    
-    SLICE_X110Y238       FDCE (Remov_fdce_C_CLR)     -0.050     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.150    
-                         arrival time                           2.423    
-  -------------------------------------------------------------------
-                         slack                                  0.273    
-
-Slack (MET) :             0.273ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.237ns  (logic 0.100ns (42.169%)  route 0.137ns (57.831%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.682ns
-    Source Clock Delay      (SCD):    2.186ns
-    Clock Pessimism Removal (CPR):    0.482ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X111Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y239       FDPE (Prop_fdpe_C_Q)         0.100     2.286 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
-                         net (fo=12, routed)          0.137     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
-    SLICE_X110Y238       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
-    SLICE_X110Y238       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
-                         clock pessimism             -0.482     2.200    
-    SLICE_X110Y238       FDCE (Remov_fdce_C_CLR)     -0.050     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
-  -------------------------------------------------------------------
-                         required time                         -2.150    
-                         arrival time                           2.423    
-  -------------------------------------------------------------------
-                         slack                                  0.273    
-
-Slack (MET) :             0.273ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.237ns  (logic 0.100ns (42.169%)  route 0.137ns (57.831%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.682ns
-    Source Clock Delay      (SCD):    2.186ns
-    Clock Pessimism Removal (CPR):    0.482ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X111Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y239       FDPE (Prop_fdpe_C_Q)         0.100     2.286 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
-                         net (fo=12, routed)          0.137     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
-    SLICE_X110Y238       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
-    SLICE_X110Y238       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
-                         clock pessimism             -0.482     2.200    
-    SLICE_X110Y238       FDCE (Remov_fdce_C_CLR)     -0.050     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
-  -------------------------------------------------------------------
-                         required time                         -2.150    
-                         arrival time                           2.423    
-  -------------------------------------------------------------------
-                         slack                                  0.273    
-
-Slack (MET) :             0.273ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.237ns  (logic 0.100ns (42.169%)  route 0.137ns (57.831%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.682ns
-    Source Clock Delay      (SCD):    2.186ns
-    Clock Pessimism Removal (CPR):    0.482ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.541     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X111Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X111Y239       FDPE (Prop_fdpe_C_Q)         0.100     2.286 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
-                         net (fo=12, routed)          0.137     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
-    SLICE_X110Y238       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
-    SLICE_X110Y238       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
-                         clock pessimism             -0.482     2.200    
-    SLICE_X110Y238       FDCE (Remov_fdce_C_CLR)     -0.050     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
-  -------------------------------------------------------------------
-                         required time                         -2.150    
-                         arrival time                           2.423    
-  -------------------------------------------------------------------
-                         slack                                  0.273    
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  
-  To Clock:  clk_sys_diff[0]
-
-Max Delay             2 Endpoints
-Min Delay             2 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                            (internal pin)
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.216ns  (logic 0.000ns (0.000%)  route 1.216ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                         net (fo=3, routed)           1.216     1.216    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/GT0_QPLLLOCK_OUT
-    SLICE_X137Y241       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.149     4.208    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/sysclk_in
-    SLICE_X137Y241       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                            (internal pin)
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.833ns  (logic 0.000ns (0.000%)  route 0.833ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                         net (fo=3, routed)           0.833     0.833    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/GT0_QPLLLOCK_OUT
-    SLICE_X134Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.279     4.338    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/sysclk_in
-    SLICE_X134Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                            (internal pin)
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.440ns  (logic 0.000ns (0.000%)  route 0.440ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                         net (fo=3, routed)           0.440     0.440    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/GT0_QPLLLOCK_OUT
-    SLICE_X134Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.882     2.536    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/sysclk_in
-    SLICE_X134Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                            (internal pin)
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.643ns  (logic 0.000ns (0.000%)  route 0.643ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                         net (fo=3, routed)           0.643     0.643    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/GT0_QPLLLOCK_OUT
-    SLICE_X137Y241       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.782     2.436    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/sysclk_in
-    SLICE_X137Y241       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  clk_sys_diff[0]
-  To Clock:  clk_sys_diff[0]
-
-Max Delay           720 Endpoints
-Min Delay           720 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.871ns  (logic 1.221ns (42.529%)  route 1.650ns (57.471%))
-  Logic Levels:           3  (LUT3=2 LUT5=1)
-  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.269ns
-    Source Clock Delay      (SCD):    4.527ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
-    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
-                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
-                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
-    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
-                         net (fo=18, routed)          0.696     6.613    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
-    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.750 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
-                         net (fo=17, routed)          0.604     7.355    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
-    SLICE_X81Y259        LUT5 (Prop_lut5_I0_O)        0.043     7.398 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[14]_i_1/O
-                         net (fo=1, routed)           0.000     7.398    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[14]
-    SLICE_X81Y259        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.210     4.269    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
-    SLICE_X81Y259        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.838ns  (logic 1.221ns (43.023%)  route 1.617ns (56.977%))
-  Logic Levels:           3  (LUT3=2 LUT5=1)
-  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.269ns
-    Source Clock Delay      (SCD):    4.527ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
-    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
-                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
-                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
-    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
-                         net (fo=18, routed)          0.696     6.613    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
-    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.750 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
-                         net (fo=17, routed)          0.571     7.322    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
-    SLICE_X81Y259        LUT5 (Prop_lut5_I0_O)        0.043     7.365 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[15]_i_1/O
-                         net (fo=1, routed)           0.000     7.365    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[15]
-    SLICE_X81Y259        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.210     4.269    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
-    SLICE_X81Y259        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.836ns  (logic 1.221ns (43.054%)  route 1.615ns (56.946%))
-  Logic Levels:           3  (LUT3=2 LUT5=1)
-  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.269ns
-    Source Clock Delay      (SCD):    4.527ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
-    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
-                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
-                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
-    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
-                         net (fo=18, routed)          0.696     6.613    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
-    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.750 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
-                         net (fo=17, routed)          0.569     7.320    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
-    SLICE_X81Y259        LUT5 (Prop_lut5_I0_O)        0.043     7.363 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_2/O
-                         net (fo=1, routed)           0.000     7.363    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[16]
-    SLICE_X81Y259        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.210     4.269    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
-    SLICE_X81Y259        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[4]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.795ns  (logic 1.221ns (43.691%)  route 1.574ns (56.309%))
-  Logic Levels:           3  (LUT3=2 LUT5=1)
-  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.275ns
-    Source Clock Delay      (SCD):    4.527ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
-    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
-                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
-                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
-    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
-                         net (fo=18, routed)          0.757     6.674    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/SCNT_RESET
-    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.811 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3/O
-                         net (fo=17, routed)          0.467     7.278    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3_n_0
-    SLICE_X89Y250        LUT5 (Prop_lut5_I0_O)        0.043     7.321 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[4]_i_1/O
-                         net (fo=1, routed)           0.000     7.321    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/p_1_in[4]
-    SLICE_X89Y250        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[4]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.216     4.275    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
-    SLICE_X89Y250        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[4]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.793ns  (logic 1.221ns (43.721%)  route 1.572ns (56.279%))
-  Logic Levels:           3  (LUT3=2 LUT5=1)
-  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.275ns
-    Source Clock Delay      (SCD):    4.527ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
-    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
-                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
-                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
-    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
-                         net (fo=18, routed)          0.736     6.653    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/SCNT_RESET
-    SLICE_X87Y257        LUT3 (Prop_lut3_I2_O)        0.137     6.790 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3/O
-                         net (fo=17, routed)          0.487     7.276    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3_n_0
-    SLICE_X88Y254        LUT5 (Prop_lut5_I0_O)        0.043     7.319 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[8]_i_1/O
-                         net (fo=1, routed)           0.000     7.319    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_1_in[8]
-    SLICE_X88Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.216     4.275    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
-    SLICE_X88Y254        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[3]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.792ns  (logic 1.221ns (43.738%)  route 1.571ns (56.262%))
-  Logic Levels:           3  (LUT3=2 LUT5=1)
-  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.275ns
-    Source Clock Delay      (SCD):    4.527ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
-    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
-                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
-                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
-    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
-                         net (fo=18, routed)          0.757     6.674    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/SCNT_RESET
-    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.811 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3/O
-                         net (fo=17, routed)          0.464     7.275    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3_n_0
-    SLICE_X89Y250        LUT5 (Prop_lut5_I0_O)        0.043     7.318 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[3]_i_1/O
-                         net (fo=1, routed)           0.000     7.318    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/p_1_in[3]
-    SLICE_X89Y250        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.216     4.275    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
-    SLICE_X89Y250        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[3]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.784ns  (logic 1.221ns (43.857%)  route 1.563ns (56.143%))
-  Logic Levels:           3  (LUT3=2 LUT5=1)
-  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.275ns
-    Source Clock Delay      (SCD):    4.527ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
-    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
-                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
-                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
-    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
-                         net (fo=18, routed)          0.757     6.674    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/SCNT_RESET
-    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.811 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3/O
-                         net (fo=17, routed)          0.457     7.268    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3_n_0
-    SLICE_X89Y251        LUT5 (Prop_lut5_I0_O)        0.043     7.311 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[6]_i_1/O
-                         net (fo=1, routed)           0.000     7.311    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/p_1_in[6]
-    SLICE_X89Y251        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.216     4.275    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
-    SLICE_X89Y251        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.783ns  (logic 1.221ns (43.873%)  route 1.562ns (56.127%))
-  Logic Levels:           3  (LUT3=2 LUT5=1)
-  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.275ns
-    Source Clock Delay      (SCD):    4.527ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
-    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
-                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
-                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
-    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
-                         net (fo=18, routed)          0.757     6.674    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/SCNT_RESET
-    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.137     6.811 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3/O
-                         net (fo=17, routed)          0.456     7.267    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3_n_0
-    SLICE_X89Y251        LUT5 (Prop_lut5_I0_O)        0.043     7.310 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[5]_i_1/O
-                         net (fo=1, routed)           0.000     7.310    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/p_1_in[5]
-    SLICE_X89Y251        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.216     4.275    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
-    SLICE_X89Y251        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.768ns  (logic 1.326ns (47.909%)  route 1.442ns (52.091%))
-  Logic Levels:           3  (LUT3=2 LUT5=1)
-  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.273ns
-    Source Clock Delay      (SCD):    4.527ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
-    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
-                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
-                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
-    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
-                         net (fo=18, routed)          0.696     6.613    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
-    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.148     6.761 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
-                         net (fo=17, routed)          0.396     7.157    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
-    SLICE_X84Y253        LUT5 (Prop_lut5_I0_O)        0.137     7.294 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[8]_i_1/O
-                         net (fo=1, routed)           0.000     7.294    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[8]
-    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.214     4.273    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X84Y253        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-                            (rising edge-triggered cell SRLC32E clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.766ns  (logic 1.326ns (47.934%)  route 1.440ns (52.066%))
-  Logic Levels:           3  (LUT3=2 LUT5=1)
-  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.271ns
-    Source Clock Delay      (SCD):    4.527ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.229     4.527    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
-    SLICE_X102Y246       SRLC32E                                      r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X102Y246       SRLC32E (Prop_srlc32e_CLK_Q)
-                                                      0.987     5.514 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
-                         net (fo=1, routed)           0.349     5.863    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
-    SLICE_X103Y246       LUT3 (Prop_lut3_I2_O)        0.054     5.917 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
-                         net (fo=18, routed)          0.696     6.613    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
-    SLICE_X87Y253        LUT3 (Prop_lut3_I2_O)        0.148     6.761 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
-                         net (fo=17, routed)          0.395     7.156    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
-    SLICE_X82Y255        LUT5 (Prop_lut5_I0_O)        0.137     7.293 r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[14]_i_1/O
-                         net (fo=1, routed)           0.000     7.293    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[14]
-    SLICE_X82Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.212     4.271    ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
-    SLICE_X82Y255        FDRE                                         r  ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.202ns  (logic 0.100ns (49.452%)  route 0.102ns (50.548%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.389ns
-    Source Clock Delay      (SCD):    2.028ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.531     2.028    ila_data_inout/U0/ila_core_inst/u_ila_regs/DESIGN_CLK_I
-    SLICE_X87Y245        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X87Y245        FDRE (Prop_fdre_C_Q)         0.100     2.128 r  ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
-                         net (fo=2, routed)           0.102     2.231    ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag
-    SLICE_X87Y245        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.735     2.389    ila_data_inout/U0/ila_core_inst/u_ila_regs/s_dclk_o
-    SLICE_X87Y245        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.204ns  (logic 0.091ns (44.611%)  route 0.113ns (55.389%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.396ns
-    Source Clock Delay      (SCD):    2.035ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.538     2.035    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
-    SLICE_X99Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X99Y247        FDRE (Prop_fdre_C_Q)         0.091     2.126 r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
-                         net (fo=2, routed)           0.113     2.239    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
-    SLICE_X99Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.742     2.396    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
-    SLICE_X99Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.203ns  (logic 0.100ns (49.250%)  route 0.103ns (50.750%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.396ns
-    Source Clock Delay      (SCD):    2.036ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.539     2.036    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
-    SLICE_X101Y249       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X101Y249       FDRE (Prop_fdre_C_Q)         0.100     2.136 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/Q
-                         net (fo=1, routed)           0.103     2.239    ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[1]
-    SLICE_X99Y249        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.742     2.396    ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
-    SLICE_X99Y249        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.205ns  (logic 0.100ns (48.743%)  route 0.105ns (51.257%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.498ns
-    Source Clock Delay      (SCD):    2.036ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.539     2.036    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
-    SLICE_X100Y249       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X100Y249       FDRE (Prop_fdre_C_Q)         0.100     2.136 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/Q
-                         net (fo=1, routed)           0.105     2.242    ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[9]
-    SLICE_X100Y251       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.844     2.498    ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
-    SLICE_X100Y251       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.214ns  (logic 0.091ns (42.449%)  route 0.123ns (57.551%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.396ns
-    Source Clock Delay      (SCD):    2.035ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.538     2.035    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
-    SLICE_X97Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X97Y247        FDRE (Prop_fdre_C_Q)         0.091     2.126 r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
-                         net (fo=4, routed)           0.123     2.250    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
-    SLICE_X97Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.742     2.396    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
-    SLICE_X97Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.220ns  (logic 0.107ns (48.588%)  route 0.113ns (51.412%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.396ns
-    Source Clock Delay      (SCD):    2.035ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.538     2.035    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
-    SLICE_X98Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X98Y247        FDRE (Prop_fdre_C_Q)         0.107     2.142 r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
-                         net (fo=4, routed)           0.113     2.256    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
-    SLICE_X98Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.742     2.396    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
-    SLICE_X98Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.233ns  (logic 0.118ns (50.660%)  route 0.115ns (49.340%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.397ns
-    Source Clock Delay      (SCD):    2.033ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.536     2.033    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
-    SLICE_X98Y242        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X98Y242        FDRE (Prop_fdre_C_Q)         0.118     2.151 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/Q
-                         net (fo=2, routed)           0.115     2.266    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[6]
-    SLICE_X100Y243       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.743     2.397    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
-    SLICE_X100Y243       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.235ns  (logic 0.118ns (50.113%)  route 0.117ns (49.887%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.396ns
-    Source Clock Delay      (SCD):    2.035ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.538     2.035    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
-    SLICE_X98Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X98Y247        FDRE (Prop_fdre_C_Q)         0.118     2.153 r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
-                         net (fo=2, routed)           0.117     2.271    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
-    SLICE_X98Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.742     2.396    ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
-    SLICE_X98Y247        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.247ns  (logic 0.100ns (40.545%)  route 0.147ns (59.455%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.395ns
-    Source Clock Delay      (SCD):    2.034ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.537     2.034    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
-    SLICE_X96Y243        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X96Y243        FDRE (Prop_fdre_C_Q)         0.100     2.134 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/Q
-                         net (fo=2, routed)           0.147     2.281    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[7]
-    SLICE_X97Y243        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.741     2.395    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
-    SLICE_X97Y243        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C
-
-Slack:                    inf
-  Source:                 ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.245ns  (logic 0.100ns (40.846%)  route 0.145ns (59.154%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.396ns
-    Source Clock Delay      (SCD):    2.036ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.539     2.036    ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
-    SLICE_X101Y249       FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X101Y249       FDRE (Prop_fdre_C_Q)         0.100     2.136 r  ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/Q
-                         net (fo=1, routed)           0.145     2.281    ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[3]
-    SLICE_X99Y249        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.742     2.396    ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
-    SLICE_X99Y249        FDRE                                         r  ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  To Clock:  clk_sys_diff[0]
-
-Max Delay            84 Endpoints
-Min Delay            92 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.312ns  (logic 0.259ns (19.745%)  route 1.053ns (80.255%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.287ns
-    Source Clock Delay      (SCD):    4.389ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.237     4.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X114Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X114Y243       FDRE (Prop_fdre_C_Q)         0.259     4.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
-                         net (fo=29, routed)          1.053     5.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
-    SLICE_X108Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.228     4.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
-    SLICE_X108Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.164ns  (logic 0.704ns (60.506%)  route 0.460ns (39.494%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.156ns
-    Source Clock Delay      (SCD):    4.387ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.235     4.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y241       RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.704     5.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
-                         net (fo=1, routed)           0.460     5.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
-    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.097     4.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.097ns  (logic 0.713ns (65.011%)  route 0.384ns (34.989%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.156ns
-    Source Clock Delay      (SCD):    4.387ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.235     4.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y241       RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.713     5.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
-                         net (fo=1, routed)           0.384     5.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
-    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.097     4.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.066ns  (logic 0.696ns (65.298%)  route 0.370ns (34.702%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.157ns
-    Source Clock Delay      (SCD):    4.387ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.235     4.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X110Y241       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y241       RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.696     5.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
-                         net (fo=1, routed)           0.370     5.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
-    SLICE_X112Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.098     4.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X112Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.060ns  (logic 0.709ns (66.880%)  route 0.351ns (33.120%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.156ns
-    Source Clock Delay      (SCD):    4.388ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.236     4.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
-    SLICE_X110Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y242       RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.709     5.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
-                         net (fo=1, routed)           0.351     5.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
-    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.097     4.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Data Path Delay:        1.031ns  (logic 0.259ns (25.120%)  route 0.772ns (74.880%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.152ns
-    Source Clock Delay      (SCD):    4.388ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.236     4.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X116Y239       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X116Y239       FDRE (Prop_fdre_C_Q)         0.259     4.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
-                         net (fo=20, routed)          0.772     5.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
-    SLICE_X107Y239       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.093     4.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X107Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
-                            (recovery check against rising-edge clock clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Data Path Delay:        1.031ns  (logic 0.259ns (25.120%)  route 0.772ns (74.880%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.152ns
-    Source Clock Delay      (SCD):    4.388ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.236     4.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X116Y239       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X116Y239       FDRE (Prop_fdre_C_Q)         0.259     4.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
-                         net (fo=20, routed)          0.772     5.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
-    SLICE_X107Y239       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.093     4.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X107Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.017ns  (logic 0.702ns (69.035%)  route 0.315ns (30.965%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.157ns
-    Source Clock Delay      (SCD):    4.388ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.236     4.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
-    SLICE_X110Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X110Y242       RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.702     5.090 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
-                         net (fo=1, routed)           0.315     5.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
-    SLICE_X112Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.098     4.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X112Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.010ns  (logic 0.702ns (69.505%)  route 0.308ns (30.495%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.156ns
-    Source Clock Delay      (SCD):    4.388ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.236     4.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X108Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X108Y242       RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.702     5.090 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
-                         net (fo=1, routed)           0.308     5.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
-    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.097     4.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X111Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.009ns  (logic 0.709ns (70.279%)  route 0.300ns (29.721%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.156ns
-    Source Clock Delay      (SCD):    4.388ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.236     4.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X108Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X108Y242       RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.709     5.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
-                         net (fo=1, routed)           0.300     5.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
-    SLICE_X109Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.097     4.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X109Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.164ns  (logic 0.100ns (61.071%)  route 0.064ns (38.929%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.404ns
-    Source Clock Delay      (SCD):    2.190ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.545     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X112Y248       FDRE (Prop_fdre_C_Q)         0.100     2.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/Q
-                         net (fo=2, routed)           0.064     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[17]
-    SLICE_X113Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.750     2.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
-    SLICE_X113Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.190ns  (logic 0.091ns (47.916%)  route 0.099ns (52.084%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.404ns
-    Source Clock Delay      (SCD):    2.190ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.545     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X112Y247       FDRE (Prop_fdre_C_Q)         0.091     2.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/Q
-                         net (fo=2, routed)           0.099     2.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[20]
-    SLICE_X113Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.750     2.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
-    SLICE_X113Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.200ns  (logic 0.091ns (45.470%)  route 0.109ns (54.530%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.403ns
-    Source Clock Delay      (SCD):    2.190ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.545     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X112Y249       FDRE (Prop_fdre_C_Q)         0.091     2.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/Q
-                         net (fo=2, routed)           0.109     2.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[8]
-    SLICE_X110Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.749     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
-    SLICE_X110Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.204ns  (logic 0.091ns (44.550%)  route 0.113ns (55.450%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.402ns
-    Source Clock Delay      (SCD):    2.188ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.543     2.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
-    SLICE_X119Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y238       FDRE (Prop_fdre_C_Q)         0.091     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
-                         net (fo=2, routed)           0.113     2.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
-    SLICE_X118Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.748     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
-    SLICE_X118Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.208ns  (logic 0.100ns (48.085%)  route 0.108ns (51.915%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.404ns
-    Source Clock Delay      (SCD):    2.190ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.545     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X112Y247       FDRE (Prop_fdre_C_Q)         0.100     2.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
-                         net (fo=2, routed)           0.108     2.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
-    SLICE_X113Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.750     2.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
-    SLICE_X113Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.211ns  (logic 0.107ns (50.669%)  route 0.104ns (49.331%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.403ns
-    Source Clock Delay      (SCD):    2.189ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.544     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X114Y244       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X114Y244       FDRE (Prop_fdre_C_Q)         0.107     2.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
-                         net (fo=2, routed)           0.104     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
-    SLICE_X115Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.749     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X115Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.212ns  (logic 0.107ns (50.532%)  route 0.105ns (49.468%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.403ns
-    Source Clock Delay      (SCD):    2.189ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.544     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X114Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X114Y246       FDRE (Prop_fdre_C_Q)         0.107     2.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/Q
-                         net (fo=2, routed)           0.105     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[0]
-    SLICE_X116Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.749     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X116Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.215ns  (logic 0.107ns (49.827%)  route 0.108ns (50.173%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.403ns
-    Source Clock Delay      (SCD):    2.189ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.544     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X114Y244       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X114Y244       FDRE (Prop_fdre_C_Q)         0.107     2.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/Q
-                         net (fo=2, routed)           0.108     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[16]
-    SLICE_X115Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.749     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X115Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.215ns  (logic 0.100ns (46.478%)  route 0.115ns (53.522%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.402ns
-    Source Clock Delay      (SCD):    2.189ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.544     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
-    SLICE_X117Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X117Y241       FDRE (Prop_fdre_C_Q)         0.100     2.289 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/Q
-                         net (fo=6, routed)           0.115     2.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp
-    SLICE_X113Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.748     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
-    SLICE_X113Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.216ns  (logic 0.100ns (46.320%)  route 0.116ns (53.680%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.403ns
-    Source Clock Delay      (SCD):    2.190ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.545     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y249       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X112Y249       FDRE (Prop_fdre_C_Q)         0.100     2.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/Q
-                         net (fo=2, routed)           0.116     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[5]
-    SLICE_X110Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.749     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
-    SLICE_X110Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  To Clock:  clk_sys_diff[0]
-
-Max Delay             4 Endpoints
-Min Delay             4 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.623ns  (logic 0.944ns (35.996%)  route 1.679ns (64.004%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.375ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.208ns
-    Source Clock Delay      (SCD):    2.833ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.621     2.833    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
-                                                      0.944     3.777 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXRESETDONE
-                         net (fo=2, routed)           1.679     5.456    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/gt0_txresetdone_out
-    SLICE_X139Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.149     4.208    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
-    SLICE_X139Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.569ns  (logic 1.009ns (39.281%)  route 1.560ns (60.719%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.338ns
-    Source Clock Delay      (SCD):    2.832ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.620     2.832    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
-                                                      1.009     3.841 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXRESETDONE
-                         net (fo=2, routed)           1.560     5.401    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/gt0_rxresetdone_out
-    SLICE_X135Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.279     4.338    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
-    SLICE_X135Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.676ns  (logic 0.259ns (38.334%)  route 0.417ns (61.666%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.677ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.335ns
-    Source Clock Delay      (SCD):    2.658ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.446     2.658    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X132Y258       FDRE (Prop_fdre_C_Q)         0.259     2.917 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
-                         net (fo=2, routed)           0.417     3.334    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_in
-    SLICE_X131Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.276     4.335    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
-    SLICE_X131Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.458ns  (logic 0.259ns (56.555%)  route 0.199ns (43.445%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.709ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.207ns
-    Source Clock Delay      (SCD):    2.498ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     1.119    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.286     2.498    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X132Y240       FDRE (Prop_fdre_C_Q)         0.259     2.757 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
-                         net (fo=2, routed)           0.199     2.956    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_in
-    SLICE_X135Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.148     4.207    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
-    SLICE_X135Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.226ns  (logic 0.118ns (52.221%)  route 0.108ns (47.778%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.295ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.435ns
-    Source Clock Delay      (SCD):    1.140ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.573     1.140    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X132Y240       FDRE (Prop_fdre_C_Q)         0.118     1.258 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
-                         net (fo=2, routed)           0.108     1.366    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_in
-    SLICE_X135Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.781     2.435    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
-    SLICE_X135Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.356ns  (logic 0.118ns (33.180%)  route 0.238ns (66.820%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.313ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.533ns
-    Source Clock Delay      (SCD):    1.220ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.653     1.220    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X132Y258       FDRE (Prop_fdre_C_Q)         0.118     1.338 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
-                         net (fo=2, routed)           0.238     1.576    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_in
-    SLICE_X131Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.879     2.533    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
-    SLICE_X131Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        1.401ns  (logic 0.529ns (37.771%)  route 0.872ns (62.229%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.436ns
-    Source Clock Delay      (SCD):    1.393ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.826     1.393    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
-                                                      0.529     1.922 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXRESETDONE
-                         net (fo=2, routed)           0.872     2.794    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/gt0_txresetdone_out
-    SLICE_X139Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.782     2.436    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
-    SLICE_X139Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-                            (rising edge-triggered cell GTXE2_CHANNEL clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        1.409ns  (logic 0.603ns (42.805%)  route 0.806ns (57.195%))
-  Logic Levels:           0  
-  Clock Path Skew:        1.143ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.536ns
-    Source Clock Delay      (SCD):    1.392ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.825     1.392    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXUSRCLK2
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
-                                                      0.603     1.995 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXRESETDONE
-                         net (fo=2, routed)           0.806     2.801    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/gt0_rxresetdone_out
-    SLICE_X135Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.882     2.536    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
-    SLICE_X135Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  clk_sys_diff[0]
-  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-
-Max Delay           100 Endpoints
-Min Delay           108 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.765ns
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.765ns
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.765ns
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.765ns
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.765ns
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.765ns
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.765ns
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.162ns  (logic 0.223ns (10.316%)  route 1.939ns (89.684%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.765ns
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.939     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X112Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.688ns  (logic 0.223ns (13.208%)  route 1.465ns (86.792%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.765ns
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.465     6.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
-    SLICE_X114Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X114Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.688ns  (logic 0.223ns (13.208%)  route 1.465ns (86.792%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.765ns
-    Source Clock Delay      (SCD):    4.697ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.399     4.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X119Y251       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.223     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=209, routed)         1.465     6.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
-    SLICE_X114Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.099     3.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X114Y246       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[8]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[8]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.685ns
-    Source Clock Delay      (SCD):    2.041ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.544     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
-    SLICE_X117Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[8]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X117Y242       FDRE (Prop_fdre_C_Q)         0.091     2.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[8]/Q
-                         net (fo=1, routed)           0.106     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[8]
-    SLICE_X117Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[8]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.749     2.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
-    SLICE_X117Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[8]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.681ns
-    Source Clock Delay      (SCD):    2.038ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
-    SLICE_X118Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X118Y235       FDRE (Prop_fdre_C_Q)         0.107     2.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
-                         net (fo=1, routed)           0.093     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
-    SLICE_X118Y236       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.745     2.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
-    SLICE_X118Y236       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.685ns
-    Source Clock Delay      (SCD):    2.040ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.543     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
-    SLICE_X114Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X114Y242       FDRE (Prop_fdre_C_Q)         0.107     2.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
-                         net (fo=1, routed)           0.093     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
-    SLICE_X114Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.749     2.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
-    SLICE_X114Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.684ns
-    Source Clock Delay      (SCD):    2.040ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.543     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
-    SLICE_X114Y240       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X114Y240       FDRE (Prop_fdre_C_Q)         0.107     2.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
-                         net (fo=1, routed)           0.093     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
-    SLICE_X114Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.748     2.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
-    SLICE_X114Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.685ns
-    Source Clock Delay      (SCD):    2.041ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.544     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
-    SLICE_X118Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X118Y241       FDRE (Prop_fdre_C_Q)         0.107     2.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
-                         net (fo=1, routed)           0.093     2.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
-    SLICE_X118Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.749     2.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
-    SLICE_X118Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.687ns
-    Source Clock Delay      (SCD):    2.043ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.546     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
-    SLICE_X118Y247       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X118Y247       FDRE (Prop_fdre_C_Q)         0.107     2.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
-                         net (fo=1, routed)           0.093     2.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
-    SLICE_X118Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.751     2.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
-    SLICE_X118Y248       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.238ns  (logic 0.091ns (38.309%)  route 0.147ns (61.691%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.682ns
-    Source Clock Delay      (SCD):    2.038ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.541     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
-    SLICE_X119Y236       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y236       FDRE (Prop_fdre_C_Q)         0.091     2.129 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
-                         net (fo=1, routed)           0.147     2.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
-    SLICE_X119Y237       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.746     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
-    SLICE_X119Y237       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.238ns  (logic 0.091ns (38.309%)  route 0.147ns (61.691%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.685ns
-    Source Clock Delay      (SCD):    2.040ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.543     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
-    SLICE_X119Y239       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X119Y239       FDRE (Prop_fdre_C_Q)         0.091     2.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
-                         net (fo=1, routed)           0.147     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
-    SLICE_X119Y240       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.749     2.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
-    SLICE_X119Y240       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.238ns  (logic 0.091ns (38.309%)  route 0.147ns (61.691%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.684ns
-    Source Clock Delay      (SCD):    2.041ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.544     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
-    SLICE_X117Y240       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X117Y240       FDRE (Prop_fdre_C_Q)         0.091     2.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
-                         net (fo=1, routed)           0.147     2.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
-    SLICE_X117Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.748     2.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
-    SLICE_X117Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.240ns  (logic 0.091ns (37.989%)  route 0.149ns (62.011%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.685ns
-    Source Clock Delay      (SCD):    2.040ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.543     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
-    SLICE_X115Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X115Y242       FDRE (Prop_fdre_C_Q)         0.091     2.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
-                         net (fo=1, routed)           0.149     2.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
-    SLICE_X115Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.749     2.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
-    SLICE_X115Y243       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  clk_sys_diff[0]
-  To Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-
-Max Delay             4 Endpoints
-Min Delay             4 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.811ns  (logic 0.259ns (31.953%)  route 0.552ns (68.047%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.319ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.269ns
-    Source Clock Delay      (SCD):    4.588ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.290     4.588    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sysclk_in
-    SLICE_X136Y242       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X136Y242       FDRE (Prop_fdre_C_Q)         0.259     4.847 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
-                         net (fo=3, routed)           0.552     5.398    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_TX_FSM_RESET_DONE_OUT
-    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.142     2.269    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.561ns  (logic 0.223ns (39.763%)  route 0.338ns (60.237%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.344ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.403ns
-    Source Clock Delay      (SCD):    4.747ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.449     4.747    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sysclk_in
-    SLICE_X133Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X133Y256       FDRE (Prop_fdre_C_Q)         0.223     4.970 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_reg/Q
-                         net (fo=2, routed)           0.338     5.307    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_in
-    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.276     2.403    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.550ns  (logic 0.259ns (47.095%)  route 0.291ns (52.905%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.345ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.401ns
-    Source Clock Delay      (SCD):    4.746ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.448     4.746    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sysclk_in
-    SLICE_X130Y255       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X130Y255       FDRE (Prop_fdre_C_Q)         0.259     5.005 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/Q
-                         net (fo=3, routed)           0.291     5.296    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RX_FSM_RESET_DONE_OUT
-    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.274     2.401    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.569ns  (logic 0.259ns (45.484%)  route 0.310ns (54.516%))
-  Logic Levels:           0  
-  Clock Path Skew:        -2.314ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    2.273ns
-    Source Clock Delay      (SCD):    4.587ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.299     3.205    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.289     4.587    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sysclk_in
-    SLICE_X136Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X136Y240       FDRE (Prop_fdre_C_Q)         0.259     4.846 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_reg/Q
-                         net (fo=2, routed)           0.310     5.156    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_in
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.044     1.044    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.127 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.146     2.273    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.288ns  (logic 0.118ns (40.911%)  route 0.170ns (59.089%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.390ns
-    Source Clock Delay      (SCD):    2.073ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.576     2.073    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sysclk_in
-    SLICE_X136Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X136Y240       FDRE (Prop_fdre_C_Q)         0.118     2.191 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/run_phase_alignment_int_reg/Q
-                         net (fo=2, routed)           0.170     2.362    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_in
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.779     1.390    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X132Y240       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.272ns  (logic 0.118ns (43.390%)  route 0.154ns (56.610%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.664ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.487ns
-    Source Clock Delay      (SCD):    2.151ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.654     2.151    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sysclk_in
-    SLICE_X130Y255       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X130Y255       FDRE (Prop_fdre_C_Q)         0.118     2.269 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/Q
-                         net (fo=3, routed)           0.154     2.423    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RX_FSM_RESET_DONE_OUT
-    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.876     1.487    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X131Y257       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.272ns  (logic 0.100ns (36.788%)  route 0.172ns (63.212%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.663ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.490ns
-    Source Clock Delay      (SCD):    2.153ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.656     2.153    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sysclk_in
-    SLICE_X133Y256       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X133Y256       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_reg/Q
-                         net (fo=2, routed)           0.172     2.425    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_in
-    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.879     1.490    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK2_OUT
-    SLICE_X133Y258       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
-                            (rising edge-triggered cell FDRE clocked by trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.428ns  (logic 0.118ns (27.599%)  route 0.310ns (72.401%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.687ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    1.386ns
-    Source Clock Delay      (SCD):    2.073ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.083     1.471    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.576     2.073    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sysclk_in
-    SLICE_X136Y242       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X136Y242       FDRE (Prop_fdre_C_Q)         0.118     2.191 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
-                         net (fo=3, routed)           0.310     2.501    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_TX_FSM_RESET_DONE_OUT
-    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.581     0.581    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.775     1.386    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_RXUSRCLK2_OUT
-    SLICE_X130Y239       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  
-  To Clock:  
-
-Max Delay             2 Endpoints
-Min Delay             2 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 clk_sys_diff[1]
-                            (input port)
-  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
-  Path Group:             (none)
-  Path Type:              Max at Slow Process Corner
-  Data Path Delay:        4.713ns  (logic 0.906ns (19.215%)  route 3.807ns (80.785%))
-  Logic Levels:           1  (IBUFDS=1)
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    AD11                                              0.000     0.000 f  clk_sys_diff[1] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[1]
-    AD12                 IBUFDS (Prop_ibufds_IB_O)    0.906     0.906 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           3.807     4.713    trans_wiz_TxRx/U0/common0_i/lopt
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
-  -------------------------------------------------------------------    -------------------
-
-Slack:                    inf
-  Source:                 clk_trans_diff[1]
-                            (input port)
-  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
-  Path Group:             (none)
-  Path Type:              Max at Slow Process Corner
-  Data Path Delay:        2.355ns  (logic 2.355ns (99.979%)  route 0.000ns (0.000%))
-  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    G7                                                0.000     0.000 r  clk_trans_diff[1] (IN)
-                         net (fo=0)                   0.000     0.000    clk_trans_diff[1]
-    G7                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_trans_diff_IBUF[1]_inst/O
-                         net (fo=1, routed)           0.000     0.000    trans_wiz_TxRx/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_N_IN
-    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
-                                                      2.355     2.355 r  trans_wiz_TxRx/U0/gt_usrclk_source/ibufds_instq0_clk0/O
-                         net (fo=1, routed)           0.000     2.355    trans_wiz_TxRx/U0/common0_i/Q0_CLK0_GTREFCLK_OUT
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 clk_trans_diff[1]
-                            (input port)
-  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
-  Path Group:             (none)
-  Path Type:              Min at Fast Process Corner
-  Data Path Delay:        0.441ns  (logic 0.441ns (99.890%)  route 0.000ns (0.000%))
-  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    G7                                                0.000     0.000 r  clk_trans_diff[1] (IN)
-                         net (fo=0)                   0.000     0.000    clk_trans_diff[1]
-    G7                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_trans_diff_IBUF[1]_inst/O
-                         net (fo=1, routed)           0.000     0.000    trans_wiz_TxRx/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_N_IN
-    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
-                                                      0.441     0.441 r  trans_wiz_TxRx/U0/gt_usrclk_source/ibufds_instq0_clk0/O
-                         net (fo=1, routed)           0.000     0.441    trans_wiz_TxRx/U0/common0_i/Q0_CLK0_GTREFCLK_OUT
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
-  -------------------------------------------------------------------    -------------------
-
-Slack:                    inf
-  Source:                 clk_sys_diff[1]
-                            (input port)
-  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
-  Path Group:             (none)
-  Path Type:              Min at Fast Process Corner
-  Data Path Delay:        2.463ns  (logic 0.388ns (15.772%)  route 2.074ns (84.228%))
-  Logic Levels:           1  (IBUFDS=1)
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    AD11                                              0.000     0.000 f  clk_sys_diff[1] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[1]
-    AD12                 IBUFDS (Prop_ibufds_IB_O)    0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.074     2.463    trans_wiz_TxRx/U0/common0_i/lopt
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  clk_sys_diff[0]
-  To Clock:  
-
-Max Delay             1 Endpoint
-Min Delay             1 Endpoint
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 clk_sys_diff[0]
-                            (clock source 'clk_sys_diff[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
-  Path Group:             (none)
-  Path Type:              Max at Slow Process Corner
-  Data Path Delay:        4.713ns  (logic 0.906ns (19.215%)  route 3.807ns (80.785%))
-  Logic Levels:           1  (IBUFDS=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] fall edge)
-                                                      2.500     2.500 f  
-    AD12                                              0.000     2.500 f  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     2.500    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     3.406 f  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           3.807     7.213    trans_wiz_TxRx/U0/common0_i/lopt
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 f  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 clk_sys_diff[0]
-                            (clock source 'clk_sys_diff[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
-  Path Group:             (none)
-  Path Type:              Min at Fast Process Corner
-  Data Path Delay:        2.463ns  (logic 0.388ns (15.772%)  route 2.074ns (84.228%))
-  Logic Levels:           1  (IBUFDS=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.074     2.463    trans_wiz_TxRx/U0/common0_i/lopt
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  clk_trans_diff[0]
-  To Clock:  
-
-Max Delay             1 Endpoint
-Min Delay             1 Endpoint
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 clk_trans_diff[0]
-                            (clock source 'clk_trans_diff[0]'  {rise@0.000ns fall@4.000ns period=8.000ns})
-  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
-  Path Group:             (none)
-  Path Type:              Max at Slow Process Corner
-  Data Path Delay:        2.355ns  (logic 2.355ns (99.979%)  route 0.000ns (0.000%))
-  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_trans_diff[0] fall edge)
-                                                      4.000     4.000 f  
-    G8                                                0.000     4.000 f  clk_trans_diff[0] (IN)
-                         net (fo=0)                   0.000     4.000    clk_trans_diff[0]
-    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  clk_trans_diff_IBUF[0]_inst/O
-                         net (fo=1, routed)           0.000     4.000    trans_wiz_TxRx/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
-    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
-                                                      2.355     6.355 f  trans_wiz_TxRx/U0/gt_usrclk_source/ibufds_instq0_clk0/O
-                         net (fo=1, routed)           0.000     6.355    trans_wiz_TxRx/U0/common0_i/Q0_CLK0_GTREFCLK_OUT
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 f  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 clk_trans_diff[0]
-                            (clock source 'clk_trans_diff[0]'  {rise@0.000ns fall@4.000ns period=8.000ns})
-  Destination:            trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
-  Path Group:             (none)
-  Path Type:              Min at Fast Process Corner
-  Data Path Delay:        0.441ns  (logic 0.441ns (99.890%)  route 0.000ns (0.000%))
-  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_trans_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    G8                                                0.000     0.000 r  clk_trans_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_trans_diff[0]
-    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_trans_diff_IBUF[0]_inst/O
-                         net (fo=1, routed)           0.000     0.000    trans_wiz_TxRx/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
-    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
-                                                      0.441     0.441 r  trans_wiz_TxRx/U0/gt_usrclk_source/ibufds_instq0_clk0/O
-                         net (fo=1, routed)           0.000     0.441    trans_wiz_TxRx/U0/common0_i/Q0_CLK0_GTREFCLK_OUT
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/GTREFCLK0
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-  To Clock:  
-
-Max Delay             1 Endpoint
-Min Delay             1 Endpoint
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                            (clock source 'trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK'  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK
-  Path Group:             (none)
-  Path Type:              Max at Slow Process Corner
-  Data Path Delay:        2.833ns  (logic 0.093ns (3.282%)  route 2.740ns (96.718%))
-  Logic Levels:           1  (BUFG=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK fall edge)
-                                                      1.600     1.600 f  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     1.600 f  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           1.119     2.719    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.812 f  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          1.621     4.433    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                f  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                            (clock source 'trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK'  {rise@0.000ns fall@1.600ns period=3.200ns})
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK
-  Path Group:             (none)
-  Path Type:              Min at Fast Process Corner
-  Data Path Delay:        1.393ns  (logic 0.026ns (1.866%)  route 1.367ns (98.134%))
-  Logic Levels:           1  (BUFG=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK rise edge)
-                                                      0.000     0.000 r  
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK
-                         net (fo=1, routed)           0.541     0.541    trans_wiz_TxRx/U0/gt_usrclk_source/GT0_TXOUTCLK_IN
-    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  trans_wiz_TxRx/U0/gt_usrclk_source/txoutclk_bufg0_i/O
-                         net (fo=63, routed)          0.826     1.393    trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_RXUSRCLK2_OUT
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXUSRCLK
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  
-  To Clock:  clk_sys_diff[0]
-
-Max Delay            12 Endpoints
-Min Delay            12 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
-                            (internal pin)
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/pll_reset_asserted_reg/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.784ns  (logic 0.043ns (2.411%)  route 1.741ns (97.589%))
-  Logic Levels:           1  (LUT6=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 f  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
-                         net (fo=3, routed)           1.741     1.741    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_QPLLREFCLKLOST_OUT
-    SLICE_X138Y242       LUT6 (Prop_lut6_I4_O)        0.043     1.784 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/pll_reset_asserted_i_1/O
-                         net (fo=1, routed)           0.000     1.784    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/pll_reset_asserted_i_1_n_0
-    SLICE_X138Y242       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/pll_reset_asserted_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.150     4.209    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sysclk_in
-    SLICE_X138Y242       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/pll_reset_asserted_reg/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
-                            (internal pin)
-  Destination:            trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/QPLL_RESET_reg/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.755ns  (logic 0.043ns (2.450%)  route 1.712ns (97.550%))
-  Logic Levels:           1  (LUT6=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 f  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
-                         net (fo=3, routed)           1.712     1.712    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/GT0_QPLLREFCLKLOST_OUT
-    SLICE_X138Y242       LUT6 (Prop_lut6_I0_O)        0.043     1.755 r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/QPLL_RESET_i_1/O
-                         net (fo=1, routed)           0.000     1.755    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/QPLL_RESET_i_1_n_0
-    SLICE_X138Y242       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/QPLL_RESET_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.150     4.209    trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sysclk_in
-    SLICE_X138Y242       FDRE                                         r  trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/QPLL_RESET_reg/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                            (internal pin)
-  Destination:            vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.293ns  (logic 0.000ns (0.000%)  route 1.293ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                         net (fo=3, routed)           1.293     1.293    vio_qppl_lck_pd/inst/PROBE_IN_INST/D[0]
-    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.274     4.333    vio_qppl_lck_pd/inst/PROBE_IN_INST/clk
-    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
-                            (internal pin)
-  Destination:            vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.983ns  (logic 0.000ns (0.000%)  route 0.983ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
-                         net (fo=3, routed)           0.983     0.983    vio_qppl_lck_pd/inst/PROBE_IN_INST/D[1]
-    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.274     4.333    vio_qppl_lck_pd/inst/PROBE_IN_INST/clk
-    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[1]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/EYESCANDATAERROR
-                            (internal pin)
-  Destination:            vio_misc_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.935ns  (logic 0.000ns (0.000%)  route 0.935ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/EYESCANDATAERROR
-                         net (fo=1, routed)           0.935     0.935    vio_misc_settings/inst/PROBE_IN_INST/D[8]
-    SLICE_X119Y258       FDRE                                         r  vio_misc_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.228     4.287    vio_misc_settings/inst/PROBE_IN_INST/clk
-    SLICE_X119Y258       FDRE                                         r  vio_misc_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[5]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.772ns  (logic 0.000ns (0.000%)  route 0.772ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[5]
-                         net (fo=1, routed)           0.772     0.772    vio_rx_settings/inst/PROBE_IN_INST/D[9]
-    SLICE_X138Y259       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.279     4.338    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X138Y259       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[9]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[6]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[10]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.608ns  (logic 0.000ns (0.000%)  route 0.608ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[6]
-                         net (fo=1, routed)           0.608     0.608    vio_rx_settings/inst/PROBE_IN_INST/D[10]
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[10]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.280     4.339    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[10]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[4]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.525ns  (logic 0.000ns (0.000%)  route 0.525ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[4]
-                         net (fo=1, routed)           0.525     0.525    vio_rx_settings/inst/PROBE_IN_INST/D[8]
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.280     4.339    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[2]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.505ns  (logic 0.000ns (0.000%)  route 0.505ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[2]
-                         net (fo=1, routed)           0.505     0.505    vio_rx_settings/inst/PROBE_IN_INST/D[6]
-    SLICE_X141Y261       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.277     4.336    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X141Y261       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[6]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[3]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[7]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.495ns  (logic 0.000ns (0.000%)  route 0.495ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[3]
-                         net (fo=1, routed)           0.495     0.495    vio_rx_settings/inst/PROBE_IN_INST/D[7]
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[7]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           2.173     2.976    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        1.280     4.339    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[7]/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[0]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[4]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.230ns  (logic 0.000ns (0.000%)  route 0.230ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[0]
-                         net (fo=1, routed)           0.230     0.230    vio_rx_settings/inst/PROBE_IN_INST/D[4]
-    SLICE_X141Y261       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[4]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.881     2.535    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X141Y261       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[4]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[3]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[7]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.240ns  (logic 0.000ns (0.000%)  route 0.240ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[3]
-                         net (fo=1, routed)           0.240     0.240    vio_rx_settings/inst/PROBE_IN_INST/D[7]
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[7]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.882     2.536    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[7]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[1]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.247ns  (logic 0.000ns (0.000%)  route 0.247ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[1]
-                         net (fo=1, routed)           0.247     0.247    vio_rx_settings/inst/PROBE_IN_INST/D[5]
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.882     2.536    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[2]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.248ns  (logic 0.000ns (0.000%)  route 0.248ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[2]
-                         net (fo=1, routed)           0.248     0.248    vio_rx_settings/inst/PROBE_IN_INST/D[6]
-    SLICE_X141Y261       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.881     2.535    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X141Y261       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[6]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[4]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.260ns  (logic 0.000ns (0.000%)  route 0.260ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[4]
-                         net (fo=1, routed)           0.260     0.260    vio_rx_settings/inst/PROBE_IN_INST/D[8]
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.882     2.536    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[6]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[10]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.302ns  (logic 0.000ns (0.000%)  route 0.302ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[6]
-                         net (fo=1, routed)           0.302     0.302    vio_rx_settings/inst/PROBE_IN_INST/D[10]
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[10]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.882     2.536    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X138Y257       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[10]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[5]
-                            (internal pin)
-  Destination:            vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.402ns  (logic 0.000ns (0.000%)  route 0.402ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/RXMONITOROUT[5]
-                         net (fo=1, routed)           0.402     0.402    vio_rx_settings/inst/PROBE_IN_INST/D[9]
-    SLICE_X138Y259       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.882     2.536    vio_rx_settings/inst/PROBE_IN_INST/clk
-    SLICE_X138Y259       FDRE                                         r  vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[9]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/EYESCANDATAERROR
-                            (internal pin)
-  Destination:            vio_misc_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.525ns  (logic 0.000ns (0.000%)  route 0.525ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/EYESCANDATAERROR
-                         net (fo=1, routed)           0.525     0.525    vio_misc_settings/inst/PROBE_IN_INST/D[8]
-    SLICE_X119Y258       FDRE                                         r  vio_misc_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.849     2.503    vio_misc_settings/inst/PROBE_IN_INST/clk
-    SLICE_X119Y258       FDRE                                         r  vio_misc_settings/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
-                            (internal pin)
-  Destination:            vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.534ns  (logic 0.000ns (0.000%)  route 0.534ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLREFCLKLOST
-                         net (fo=3, routed)           0.534     0.534    vio_qppl_lck_pd/inst/PROBE_IN_INST/D[1]
-    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.877     2.531    vio_qppl_lck_pd/inst/PROBE_IN_INST/clk
-    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[1]/C
-
-Slack:                    inf
-  Source:                 trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                            (internal pin)
-  Destination:            vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.708ns  (logic 0.000ns (0.000%)  route 0.708ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    GTXE2_COMMON_X0Y2    GTXE2_COMMON                 0.000     0.000 r  trans_wiz_TxRx/U0/common0_i/gtxe2_common_i/QPLLLOCK
-                         net (fo=3, routed)           0.708     0.708    vio_qppl_lck_pd/inst/PROBE_IN_INST/D[0]
-    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clk/O
-                         net (fo=3, routed)           1.154     1.624    clk_sys
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_BUFG_inst/O
-                         net (fo=6835, routed)        0.877     2.531    vio_qppl_lck_pd/inst/PROBE_IN_INST/clk
-    SLICE_X124Y259       FDRE                                         r  vio_qppl_lck_pd/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  
-  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-
-Max Delay           257 Endpoints
-Min Delay           257 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        6.071ns  (logic 0.129ns (2.125%)  route 5.942ns (97.875%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X116Y237       LUT4 (Prop_lut4_I1_O)        0.043     5.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.244     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X116Y237       LUT5 (Prop_lut5_I4_O)        0.043     5.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.644     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.098     3.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        6.071ns  (logic 0.129ns (2.125%)  route 5.942ns (97.875%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X116Y237       LUT4 (Prop_lut4_I1_O)        0.043     5.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.244     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X116Y237       LUT5 (Prop_lut5_I4_O)        0.043     5.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.644     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.098     3.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        6.071ns  (logic 0.129ns (2.125%)  route 5.942ns (97.875%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X116Y237       LUT4 (Prop_lut4_I1_O)        0.043     5.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.244     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X116Y237       LUT5 (Prop_lut5_I4_O)        0.043     5.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.644     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.098     3.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        6.071ns  (logic 0.129ns (2.125%)  route 5.942ns (97.875%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X116Y237       LUT4 (Prop_lut4_I1_O)        0.043     5.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.244     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X116Y237       LUT5 (Prop_lut5_I4_O)        0.043     5.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.644     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.098     3.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        6.071ns  (logic 0.129ns (2.125%)  route 5.942ns (97.875%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X116Y237       LUT4 (Prop_lut4_I1_O)        0.043     5.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.244     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X116Y237       LUT5 (Prop_lut5_I4_O)        0.043     5.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.644     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.098     3.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        6.071ns  (logic 0.129ns (2.125%)  route 5.942ns (97.875%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X116Y237       LUT4 (Prop_lut4_I1_O)        0.043     5.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.244     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X116Y237       LUT5 (Prop_lut5_I4_O)        0.043     5.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.644     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.098     3.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X120Y241       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        5.614ns  (logic 0.094ns (1.674%)  route 5.520ns (98.326%))
-  Logic Levels:           2  (LUT4=1 LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X116Y237       LUT4 (Prop_lut4_I0_O)        0.051     5.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
-                         net (fo=4, routed)           0.467     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
-    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095     3.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        5.614ns  (logic 0.094ns (1.674%)  route 5.520ns (98.326%))
-  Logic Levels:           2  (LUT4=1 LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X116Y237       LUT4 (Prop_lut4_I0_O)        0.051     5.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
-                         net (fo=4, routed)           0.467     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
-    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095     3.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        5.614ns  (logic 0.094ns (1.674%)  route 5.520ns (98.326%))
-  Logic Levels:           2  (LUT4=1 LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X116Y237       LUT4 (Prop_lut4_I0_O)        0.051     5.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
-                         net (fo=4, routed)           0.467     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
-    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095     3.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        5.614ns  (logic 0.094ns (1.674%)  route 5.520ns (98.326%))
-  Logic Levels:           2  (LUT4=1 LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          4.486     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X110Y236       LUT5 (Prop_lut5_I4_O)        0.043     4.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.567     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X116Y237       LUT4 (Prop_lut4_I0_O)        0.051     5.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
-                         net (fo=4, routed)           0.467     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
-    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.583     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         1.095     3.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X116Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        1.984ns  (logic 0.028ns (1.412%)  route 1.956ns (98.588%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
-                         net (fo=35, routed)          1.956     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
-    SLICE_X104Y233       LUT5 (Prop_lut5_I1_O)        0.028     1.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[14]_i_1/O
-                         net (fo=1, routed)           0.000     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[14]_i_1_n_0
-    SLICE_X104Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.740     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X104Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        1.986ns  (logic 0.028ns (1.410%)  route 1.958ns (98.590%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
-                         net (fo=35, routed)          1.958     1.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
-    SLICE_X104Y233       LUT5 (Prop_lut5_I1_O)        0.028     1.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]_i_1/O
-                         net (fo=1, routed)           0.000     1.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]_i_1_n_0
-    SLICE_X104Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.740     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X104Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        2.034ns  (logic 0.028ns (1.377%)  route 2.006ns (98.623%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
-                         net (fo=35, routed)          2.006     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
-    SLICE_X105Y233       LUT5 (Prop_lut5_I1_O)        0.028     2.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[13]_i_1/O
-                         net (fo=1, routed)           0.000     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[13]_i_1_n_0
-    SLICE_X105Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.740     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X105Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        2.042ns  (logic 0.028ns (1.371%)  route 2.014ns (98.629%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
-                         net (fo=35, routed)          2.014     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
-    SLICE_X105Y233       LUT5 (Prop_lut5_I1_O)        0.028     2.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[18]_i_1/O
-                         net (fo=1, routed)           0.000     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[18]_i_1_n_0
-    SLICE_X105Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.740     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X105Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        2.079ns  (logic 0.028ns (1.347%)  route 2.051ns (98.653%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
-                         net (fo=4, routed)           2.051     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
-    SLICE_X106Y235       LUT5 (Prop_lut5_I2_O)        0.028     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
-                         net (fo=1, routed)           0.000     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
-    SLICE_X106Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.742     2.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X106Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        2.081ns  (logic 0.028ns (1.346%)  route 2.053ns (98.654%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
-                         net (fo=35, routed)          2.053     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
-    SLICE_X105Y233       LUT5 (Prop_lut5_I1_O)        0.028     2.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[17]_i_1/O
-                         net (fo=1, routed)           0.000     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[17]_i_1_n_0
-    SLICE_X105Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.740     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X105Y233       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        2.085ns  (logic 0.000ns (0.000%)  route 2.085ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
-                         net (fo=4, routed)           2.085     2.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
-    SLICE_X117Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.744     2.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
-    SLICE_X117Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        2.090ns  (logic 0.000ns (0.000%)  route 2.090ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          2.090     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X113Y230       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.739     2.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X113Y230       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        2.090ns  (logic 0.000ns (0.000%)  route 2.090ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          2.090     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X113Y230       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.739     2.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X113Y230       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        2.090ns  (logic 0.000ns (0.000%)  route 2.090ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          2.090     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X113Y230       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=506, routed)         0.739     2.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X113Y230       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
-
-
-
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpx
deleted file mode 100644
index aa59ab7..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpx and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_utilization_placed.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_utilization_placed.pb
deleted file mode 100644
index 34516c5..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_utilization_placed.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_utilization_placed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_utilization_placed.rpt
deleted file mode 100644
index 063a3f9..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_utilization_placed.rpt
+++ /dev/null
@@ -1,249 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:53:14 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_utilization -file KC705_top_utilization_placed.rpt -pb KC705_top_utilization_placed.pb
-| Design       : KC705_top
-| Device       : xc7k325tffg900-2
-| Speed File   : -2
-| Design State : Fully Placed
----------------------------------------------------------------------------------------------------------------------------------------------
-
-Utilization Design Information
-
-Table of Contents
------------------
-1. Slice Logic
-1.1 Summary of Registers by Type
-2. Slice Logic Distribution
-3. Memory
-4. DSP
-5. IO and GT Specific
-6. Clocking
-7. Specific Feature
-8. Primitives
-9. Black Boxes
-10. Instantiated Netlists
-
-1. Slice Logic
---------------
-
-+----------------------------+------+-------+------------+-----------+-------+
-|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
-+----------------------------+------+-------+------------+-----------+-------+
-| Slice LUTs                 | 4164 |     0 |          0 |    203800 |  2.04 |
-|   LUT as Logic             | 3693 |     0 |          0 |    203800 |  1.81 |
-|   LUT as Memory            |  471 |     0 |          0 |     64000 |  0.74 |
-|     LUT as Distributed RAM |  152 |     0 |            |           |       |
-|     LUT as Shift Register  |  319 |     0 |            |           |       |
-| Slice Registers            | 6647 |     0 |          0 |    407600 |  1.63 |
-|   Register as Flip Flop    | 6647 |     0 |          0 |    407600 |  1.63 |
-|   Register as Latch        |    0 |     0 |          0 |    407600 |  0.00 |
-| F7 Muxes                   |   91 |     0 |          0 |    101900 |  0.09 |
-| F8 Muxes                   |    3 |     0 |          0 |     50950 | <0.01 |
-+----------------------------+------+-------+------------+-----------+-------+
-* Warning! LUT value is adjusted to account for LUT combining.
-
-
-1.1 Summary of Registers by Type
---------------------------------
-
-+-------+--------------+-------------+--------------+
-| Total | Clock Enable | Synchronous | Asynchronous |
-+-------+--------------+-------------+--------------+
-| 0     |            _ |           - |            - |
-| 0     |            _ |           - |          Set |
-| 0     |            _ |           - |        Reset |
-| 0     |            _ |         Set |            - |
-| 0     |            _ |       Reset |            - |
-| 0     |          Yes |           - |            - |
-| 41    |          Yes |           - |          Set |
-| 231   |          Yes |           - |        Reset |
-| 30    |          Yes |         Set |            - |
-| 6345  |          Yes |       Reset |            - |
-+-------+--------------+-------------+--------------+
-
-
-2. Slice Logic Distribution
----------------------------
-
-+--------------------------------------------+------+-------+------------+-----------+-------+
-|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
-+--------------------------------------------+------+-------+------------+-----------+-------+
-| Slice                                      | 2130 |     0 |          0 |     50950 |  4.18 |
-|   SLICEL                                   | 1368 |     0 |            |           |       |
-|   SLICEM                                   |  762 |     0 |            |           |       |
-| LUT as Logic                               | 3693 |     0 |          0 |    203800 |  1.81 |
-|   using O5 output only                     |   17 |       |            |           |       |
-|   using O6 output only                     | 3049 |       |            |           |       |
-|   using O5 and O6                          |  627 |       |            |           |       |
-| LUT as Memory                              |  471 |     0 |          0 |     64000 |  0.74 |
-|   LUT as Distributed RAM                   |  152 |     0 |            |           |       |
-|     using O5 output only                   |    0 |       |            |           |       |
-|     using O6 output only                   |  128 |       |            |           |       |
-|     using O5 and O6                        |   24 |       |            |           |       |
-|   LUT as Shift Register                    |  319 |     0 |            |           |       |
-|     using O5 output only                   |    7 |       |            |           |       |
-|     using O6 output only                   |   60 |       |            |           |       |
-|     using O5 and O6                        |  252 |       |            |           |       |
-| Slice Registers                            | 6647 |     0 |          0 |    407600 |  1.63 |
-|   Register driven from within the Slice    | 3221 |       |            |           |       |
-|   Register driven from outside the Slice   | 3426 |       |            |           |       |
-|     LUT in front of the register is unused | 2915 |       |            |           |       |
-|     LUT in front of the register is used   |  511 |       |            |           |       |
-| Unique Control Sets                        |  290 |       |          0 |     50950 |  0.57 |
-+--------------------------------------------+------+-------+------------+-----------+-------+
-* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.
-
-
-3. Memory
----------
-
-+-------------------+------+-------+------------+-----------+-------+
-|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
-+-------------------+------+-------+------------+-----------+-------+
-| Block RAM Tile    |    2 |     0 |          0 |       445 |  0.45 |
-|   RAMB36/FIFO*    |    2 |     0 |          0 |       445 |  0.45 |
-|     RAMB36E1 only |    2 |       |            |           |       |
-|   RAMB18          |    0 |     0 |          0 |       890 |  0.00 |
-+-------------------+------+-------+------------+-----------+-------+
-* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
-
-
-4. DSP
-------
-
-+-----------+------+-------+------------+-----------+-------+
-| Site Type | Used | Fixed | Prohibited | Available | Util% |
-+-----------+------+-------+------------+-----------+-------+
-| DSPs      |    0 |     0 |          0 |       840 |  0.00 |
-+-----------+------+-------+------------+-----------+-------+
-
-
-5. IO and GT Specific
----------------------
-
-+-----------------------------+------+-------+------------+-----------+-------+
-|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
-+-----------------------------+------+-------+------------+-----------+-------+
-| Bonded IOB                  |    2 |     2 |          0 |       500 |  0.40 |
-|   IOB Master Pads           |    1 |       |            |           |       |
-|   IOB Slave Pads            |    1 |       |            |           |       |
-| Bonded IPADs                |    4 |     4 |          0 |        50 |  8.00 |
-| Bonded OPADs                |    2 |     2 |          0 |        32 |  6.25 |
-| PHY_CONTROL                 |    0 |     0 |          0 |        10 |  0.00 |
-| PHASER_REF                  |    0 |     0 |          0 |        10 |  0.00 |
-| OUT_FIFO                    |    0 |     0 |          0 |        40 |  0.00 |
-| IN_FIFO                     |    0 |     0 |          0 |        40 |  0.00 |
-| IDELAYCTRL                  |    0 |     0 |          0 |        10 |  0.00 |
-| IBUFDS                      |    1 |     1 |          0 |       480 |  0.21 |
-| GTXE2_COMMON                |    1 |     0 |          0 |         4 | 25.00 |
-| GTXE2_CHANNEL               |    1 |     1 |          0 |        16 |  6.25 |
-| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        40 |  0.00 |
-| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        40 |  0.00 |
-| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       500 |  0.00 |
-| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
-| IBUFDS_GTE2                 |    1 |     1 |          0 |         8 | 12.50 |
-| ILOGIC                      |    0 |     0 |          0 |       500 |  0.00 |
-| OLOGIC                      |    0 |     0 |          0 |       500 |  0.00 |
-+-----------------------------+------+-------+------------+-----------+-------+
-
-
-6. Clocking
------------
-
-+------------+------+-------+------------+-----------+-------+
-|  Site Type | Used | Fixed | Prohibited | Available | Util% |
-+------------+------+-------+------------+-----------+-------+
-| BUFGCTRL   |    3 |     0 |          0 |        32 |  9.38 |
-| BUFIO      |    0 |     0 |          0 |        40 |  0.00 |
-| MMCME2_ADV |    0 |     0 |          0 |        10 |  0.00 |
-| PLLE2_ADV  |    0 |     0 |          0 |        10 |  0.00 |
-| BUFMRCE    |    0 |     0 |          0 |        20 |  0.00 |
-| BUFHCE     |    0 |     0 |          0 |       168 |  0.00 |
-| BUFR       |    0 |     0 |          0 |        40 |  0.00 |
-+------------+------+-------+------------+-----------+-------+
-
-
-7. Specific Feature
--------------------
-
-+-------------+------+-------+------------+-----------+-------+
-|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
-+-------------+------+-------+------------+-----------+-------+
-| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
-| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
-| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
-| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
-| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
-| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
-| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
-| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
-| XADC        |    0 |     0 |          0 |         1 |  0.00 |
-+-------------+------+-------+------------+-----------+-------+
-
-
-8. Primitives
--------------
-
-+---------------+------+---------------------+
-|    Ref Name   | Used | Functional Category |
-+---------------+------+---------------------+
-| FDRE          | 6345 |        Flop & Latch |
-| LUT6          | 1943 |                 LUT |
-| LUT4          |  745 |                 LUT |
-| LUT3          |  627 |                 LUT |
-| LUT5          |  565 |                 LUT |
-| LUT2          |  339 |                 LUT |
-| SRL16E        |  292 |  Distributed Memory |
-| SRLC32E       |  277 |  Distributed Memory |
-| FDCE          |  231 |        Flop & Latch |
-| CARRY4        |  149 |          CarryLogic |
-| RAMD64E       |  128 |  Distributed Memory |
-| LUT1          |  101 |                 LUT |
-| MUXF7         |   91 |               MuxFx |
-| FDPE          |   41 |        Flop & Latch |
-| RAMD32        |   36 |  Distributed Memory |
-| FDSE          |   30 |        Flop & Latch |
-| RAMS32        |   12 |  Distributed Memory |
-| IBUF          |    4 |                  IO |
-| MUXF8         |    3 |               MuxFx |
-| BUFG          |    3 |               Clock |
-| SRLC16E       |    2 |  Distributed Memory |
-| RAMB36E1      |    2 |        Block Memory |
-| OBUF          |    2 |                  IO |
-| IBUFDS_GTE2   |    1 |                  IO |
-| IBUFDS        |    1 |                  IO |
-| GTXE2_COMMON  |    1 |                  IO |
-| GTXE2_CHANNEL |    1 |                  IO |
-| BSCANE2       |    1 |              Others |
-+---------------+------+---------------------+
-
-
-9. Black Boxes
---------------
-
-+----------+------+
-| Ref Name | Used |
-+----------+------+
-
-
-10. Instantiated Netlists
--------------------------
-
-+-------------+------+
-|   Ref Name  | Used |
-+-------------+------+
-| vio_misc    |    1 |
-| vio_TX      |    1 |
-| vio_TRANS   |    1 |
-| vio_RX      |    1 |
-| vio_QPLL    |    1 |
-| vio_DRP     |    1 |
-| trans_wiz   |    1 |
-| ila_data_in |    1 |
-| dbg_hub     |    1 |
-+-------------+------+
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/clockInfo.txt b/Projects/KC705_testing/KC705_testing.runs/impl_1/clockInfo.txt
deleted file mode 100644
index 99390b2..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/clockInfo.txt
+++ /dev/null
@@ -1,10 +0,0 @@
--------------------------------------
-| Tool Version : Vivado v.2024.1.2
-| Date         : Wed Dec 18 16:52:44 2024
-| Host         : fmasmitsxps15
-| Design       : design_1
-| Device       : xc7k325t-ffg900-2--
--------------------------------------
-
-For more information on clockInfo.txt clock routing debug file see https://support.xilinx.com/s/article/000035660?language=en_US
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/debug_nets.ltx b/Projects/KC705_testing/KC705_testing.runs/impl_1/debug_nets.ltx
deleted file mode 100644
index 14497d9..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/debug_nets.ltx
+++ /dev/null
@@ -1,1405 +0,0 @@
-{
-    "ltx_root": {
-        "version": 4,
-        "minor": 0,
-        "ltx_data": [
-            {
-                "name": "EDA_PROBESET",
-                "active": true,
-                "debug_cores": [
-                    {
-                        "type": "XSDB_V3",
-                        "name": "dbg_hub",
-                        "spec": "labtools_xsdbm_v3",
-                        "clk_input_freq_hz": "200000001"
-                    },
-                    {
-                        "type": "ILA_V3",
-                        "name": "ila_data_inout",
-                        "spec": "labtools_ila_v6",
-                        "ipName": "ila",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 0,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "8E512B2113985DB382B3E3CE68303656",
-                        "pins": [
-                            {
-                                "name": "probe0",
-                                "id": 0,
-                                "type": "DATA_TRIGGER",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 31,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "rx_data_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "rx_data_in[31]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[30]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[29]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[28]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[27]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[26]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[25]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[24]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[23]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[22]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[21]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[20]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[19]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[18]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[17]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[16]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[15]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[14]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[13]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[12]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[11]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[10]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[9]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[8]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[7]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[6]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[5]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[4]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[3]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[2]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[1]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe1",
-                                "id": 1,
-                                "type": "DATA_TRIGGER",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 31,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "tx_data_out_1",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "tx_data_out_1[31]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[30]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[29]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[28]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[27]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[26]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[25]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[24]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[23]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[22]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[21]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[20]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[19]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[18]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[17]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[16]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[15]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[14]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[13]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[12]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[11]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[10]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[9]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[8]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[7]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[6]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[5]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[4]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[3]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[2]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[1]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_DRP_settings",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 1,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "253C3EBD118B5BB98F970DDE366D7581",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 2,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 15,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "drp_dout",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "drp_dout[15]"
-                                            },
-                                            {
-                                                "name": "drp_dout[14]"
-                                            },
-                                            {
-                                                "name": "drp_dout[13]"
-                                            },
-                                            {
-                                                "name": "drp_dout[12]"
-                                            },
-                                            {
-                                                "name": "drp_dout[11]"
-                                            },
-                                            {
-                                                "name": "drp_dout[10]"
-                                            },
-                                            {
-                                                "name": "drp_dout[9]"
-                                            },
-                                            {
-                                                "name": "drp_dout[8]"
-                                            },
-                                            {
-                                                "name": "drp_dout[7]"
-                                            },
-                                            {
-                                                "name": "drp_dout[6]"
-                                            },
-                                            {
-                                                "name": "drp_dout[5]"
-                                            },
-                                            {
-                                                "name": "drp_dout[4]"
-                                            },
-                                            {
-                                                "name": "drp_dout[3]"
-                                            },
-                                            {
-                                                "name": "drp_dout[2]"
-                                            },
-                                            {
-                                                "name": "drp_dout[1]"
-                                            },
-                                            {
-                                                "name": "drp_dout[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 3,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "drp_rdy",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 4,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 8,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "gt0_drpaddr_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "gt0_drpaddr_in[8]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[7]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[6]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[5]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[4]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[3]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[2]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[1]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out1",
-                                "id": 5,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 15,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "gt0_drpdi_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "gt0_drpdi_in[15]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[14]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[13]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[12]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[11]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[10]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[9]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[8]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[7]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[6]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[5]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[4]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[3]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[2]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[1]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out2",
-                                "id": 6,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 2,
-                                "nets": [
-                                    {
-                                        "name": "gt0_drpwe_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out3",
-                                "id": 7,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 3,
-                                "nets": [
-                                    {
-                                        "name": "gt0_drpen_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_TRANS_settings",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 2,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "1F26AA8A764D51D99934CE1D7D7DABC2",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 8,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "trans_rx_done",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 9,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "trans_tx_done",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 10,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "SOFT_RESET_RX_IN",
-                                        "isBus": false,
-                                        "parentNetId": 110
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out1",
-                                "id": 11,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "SOFT_RESET_TX_IN",
-                                        "isBus": false,
-                                        "parentNetId": 111
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out2",
-                                "id": 12,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 2,
-                                "nets": [
-                                    {
-                                        "name": "DONT_RESET_ON_DATA_ERROR_IN",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out3",
-                                "id": 13,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 3,
-                                "nets": [
-                                    {
-                                        "name": "GT0_DATA_VALID_IN",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_misc_settings",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 3,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "EC4844A2195E5FD185F2FD9D1623EFA1",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 14,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 7,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "digital_monitor",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "digital_monitor[7]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[6]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[5]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[4]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[3]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[2]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[1]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 15,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "eye_data_err",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 16,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "gt0_eyescanreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out1",
-                                "id": 17,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "gt0_eyescantrigger_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_qppl_lck_pd",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 4,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "D6CACE0C2E8C53FDB1634558ECF232D0",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 18,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "qpll_lckd",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 19,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "qpll_ref_lost",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 20,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "GT0_QPLLPD_IN",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_rx_settings",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 5,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "76B6765AE87855B8A2FC4C9D834572E2",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 21,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "rx_prbs_err",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 22,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 2,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "rx_buf_stat",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "rx_buf_stat[2]"
-                                            },
-                                            {
-                                                "name": "rx_buf_stat[1]"
-                                            },
-                                            {
-                                                "name": "rx_buf_stat[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in2",
-                                "id": 23,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 6,
-                                "portIndex": 2,
-                                "nets": [
-                                    {
-                                        "name": "rx_monitor",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "rx_monitor[6]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[5]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[4]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[3]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[2]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[1]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in3",
-                                "id": 24,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 3,
-                                "nets": [
-                                    {
-                                        "name": "rx_rst_done",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 25,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxuserrdy_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out1",
-                                "id": 26,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 2,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxprbssel_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "gt0_rxprbssel_in[2]"
-                                            },
-                                            {
-                                                "name": "gt0_rxprbssel_in[1]"
-                                            },
-                                            {
-                                                "name": "gt0_rxprbssel_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out2",
-                                "id": 27,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 2,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxprbscntreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out3",
-                                "id": 28,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 3,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxbufreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out4",
-                                "id": 29,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 4,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxdfelpmreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out5",
-                                "id": 30,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 1,
-                                "portIndex": 5,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxmonitorsel_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "gt0_rxmonitorsel_in[1]"
-                                            },
-                                            {
-                                                "name": "gt0_rxmonitorsel_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out6",
-                                "id": 31,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 6,
-                                "nets": [
-                                    {
-                                        "name": "gt0_gtrxreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out7",
-                                "id": 32,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 7,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxpmareset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out8",
-                                "id": 33,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 8,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxslide_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_tx_settings",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 6,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "1B7E8E0CF80D5F0099B1DEF7283F4C9B",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 34,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 1,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "tx_buf_stat",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "tx_buf_stat[1]"
-                                            },
-                                            {
-                                                "name": "tx_buf_stat[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 35,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "tx_rst_done",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 36,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "gt0_gttxreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out1",
-                                "id": 37,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "gt0_txuserrdy_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out2",
-                                "id": 38,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 2,
-                                "nets": [
-                                    {
-                                        "name": "gt0_txprbsforceerr_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out3",
-                                "id": 39,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 2,
-                                "portIndex": 3,
-                                "nets": [
-                                    {
-                                        "name": "gt0_txprbssel_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "gt0_txprbssel_in[2]"
-                                            },
-                                            {
-                                                "name": "gt0_txprbssel_in[1]"
-                                            },
-                                            {
-                                                "name": "gt0_txprbssel_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out4",
-                                "id": 40,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 31,
-                                "portIndex": 4,
-                                "nets": [
-                                    {
-                                        "name": "tx_data_out",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "tx_data_out[31]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[30]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[29]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[28]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[27]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[26]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[25]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[24]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[23]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[22]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[21]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[20]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[19]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[18]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[17]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[16]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[15]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[14]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[13]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[12]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[11]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[10]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[9]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[8]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[7]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[6]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[5]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[4]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[3]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[2]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[1]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            }
-                        ]
-                    }
-                ],
-                "parent_nets": [
-                    {
-                        "id": 110,
-                        "name": "vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]",
-                        "state_reg": [
-                            {
-                                "name": "trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]",
-                                "states": [
-                                    {
-                                        "name": "release_pll_reset",
-                                        "val": "0011"
-                                    },
-                                    {
-                                        "name": "verify_recclk_stable",
-                                        "val": "0100"
-                                    },
-                                    {
-                                        "name": "wait_for_pll_lock",
-                                        "val": "0010"
-                                    },
-                                    {
-                                        "name": "fsm_done",
-                                        "val": "1010"
-                                    },
-                                    {
-                                        "name": "assert_all_resets",
-                                        "val": "0001"
-                                    },
-                                    {
-                                        "name": "init",
-                                        "val": "0000"
-                                    },
-                                    {
-                                        "name": "wait_reset_done",
-                                        "val": "0111"
-                                    },
-                                    {
-                                        "name": "monitor_data_valid",
-                                        "val": "1001"
-                                    },
-                                    {
-                                        "name": "wait_for_rxusrclk",
-                                        "val": "0110"
-                                    },
-                                    {
-                                        "name": "do_phase_alignment",
-                                        "val": "1000"
-                                    },
-                                    {
-                                        "name": "release_mmcm_reset",
-                                        "val": "0101"
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "id": 111,
-                        "name": "vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/probe_out1[0]",
-                        "state_reg": [
-                            {
-                                "name": "trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]",
-                                "states": [
-                                    {
-                                        "name": "wait_for_txoutclk",
-                                        "val": "0100"
-                                    },
-                                    {
-                                        "name": "release_pll_reset",
-                                        "val": "0011"
-                                    },
-                                    {
-                                        "name": "wait_for_pll_lock",
-                                        "val": "0010"
-                                    },
-                                    {
-                                        "name": "assert_all_resets",
-                                        "val": "0001"
-                                    },
-                                    {
-                                        "name": "init",
-                                        "val": "0000"
-                                    },
-                                    {
-                                        "name": "wait_reset_done",
-                                        "val": "0111"
-                                    },
-                                    {
-                                        "name": "reset_fsm_done",
-                                        "val": "1001"
-                                    },
-                                    {
-                                        "name": "wait_for_txusrclk",
-                                        "val": "0110"
-                                    },
-                                    {
-                                        "name": "do_phase_alignment",
-                                        "val": "1000"
-                                    },
-                                    {
-                                        "name": "release_mmcm_reset",
-                                        "val": "0101"
-                                    }
-                                ]
-                            }
-                        ]
-                    }
-                ]
-            }
-        ]
-    }
-}
\ No newline at end of file
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/gen_run.xml b/Projects/KC705_testing/KC705_testing.runs/impl_1/gen_run.xml
deleted file mode 100644
index e85b6a8..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/gen_run.xml
+++ /dev/null
@@ -1,188 +0,0 @@
-<?xml version="1.0" encoding="UTF-8"?>
-<GenRun Id="impl_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1734537088">
-  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
-  <File Type="ROUTE-DCP" Name="KC705_top_routed.dcp"/>
-  <File Type="ROUTE-STATUS" Name="KC705_top_route_status.rpt"/>
-  <File Type="ROUTE-PWR-RPX" Name="KC705_top_power_routed.rpx"/>
-  <File Type="ROUTE-PWR-SUM" Name="KC705_top_power_summary_routed.pb"/>
-  <File Type="ROUTE-PWR" Name="KC705_top_power_routed.rpt"/>
-  <File Type="ROUTE-DRC-PB" Name="KC705_top_drc_routed.pb"/>
-  <File Type="ROUTE-DRC" Name="KC705_top_drc_routed.rpt"/>
-  <File Type="PLACE-PRE-SIMILARITY" Name="KC705_top_incremental_reuse_pre_placed.rpt"/>
-  <File Type="PLACE-CTRL" Name="KC705_top_control_sets_placed.rpt"/>
-  <File Type="PLACE-UTIL-PB" Name="KC705_top_utilization_placed.pb"/>
-  <File Type="PLACE-UTIL" Name="KC705_top_utilization_placed.rpt"/>
-  <File Type="PLACE-IO" Name="KC705_top_io_placed.rpt"/>
-  <File Type="ROUTE-STATUS-PB" Name="KC705_top_route_status.pb"/>
-  <File Type="BG-BIT" Name="KC705_top.bit"/>
-  <File Type="PDI-FILE" Name="KC705_top.pdi"/>
-  <File Type="ROUTE-BLACKBOX-DCP" Name="KC705_top_routed_bb.dcp"/>
-  <File Type="BG-BGN" Name="KC705_top.bgn"/>
-  <File Type="RCFI_FILE" Name="KC705_top.rcfi"/>
-  <File Type="ROUTE-ERROR-DCP" Name="KC705_top_routed_error.dcp"/>
-  <File Type="BG-DRC" Name="KC705_top.drc"/>
-  <File Type="ROUTE-TIMINGSUMMARY" Name="KC705_top_timing_summary_routed.rpt"/>
-  <File Type="BG-BIN" Name="KC705_top.bin"/>
-  <File Type="CFI_FILE" Name="KC705_top.cfi"/>
-  <File Type="OPT-DRC" Name="KC705_top_drc_opted.rpt"/>
-  <File Type="RDI-RDI" Name="KC705_top.vdi"/>
-  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="KC705_top_timing_summary_postroute_physopted.pb"/>
-  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
-  <File Type="POSTROUTE-PHYSOPT-RQS" Name="KC705_top_postroute_physopted.rqs"/>
-  <File Type="ROUTE-TIMING-PB" Name="KC705_top_timing_summary_routed.pb"/>
-  <File Type="PA-TCL" Name="KC705_top.tcl"/>
-  <File Type="ROUTE-BUS-SKEW-PB" Name="KC705_top_bus_skew_routed.pb"/>
-  <File Type="BITSTR-MSK" Name="KC705_top.msk"/>
-  <File Type="RNPI_FILE" Name="KC705_top.rnpi"/>
-  <File Type="OPT-HWDEF" Name="KC705_top.hwdef"/>
-  <File Type="ROUTE-TIMING-RPX" Name="KC705_top_timing_summary_routed.rpx"/>
-  <File Type="REPORTS-TCL" Name="KC705_top_reports.tcl"/>
-  <File Type="ROUTE-BUS-SKEW-RPX" Name="KC705_top_bus_skew_routed.rpx"/>
-  <File Type="BITSTR-RBT" Name="KC705_top.rbt"/>
-  <File Type="NPI_FILE" Name="KC705_top.npi"/>
-  <File Type="BITSTR-NKY" Name="KC705_top.nky"/>
-  <File Type="RBD_FILE" Name="KC705_top.rbd"/>
-  <File Type="BITSTR-BMM" Name="KC705_top_bd.bmm"/>
-  <File Type="BITSTR-MMI" Name="KC705_top.mmi"/>
-  <File Type="BITSTR-SYSDEF" Name="KC705_top.sysdef"/>
-  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
-  <File Type="BITSTR-LTX" Name="KC705_top.ltx"/>
-  <File Type="ROUTE-SIMILARITY" Name="KC705_top_incremental_reuse_routed_1.rpt"/>
-  <File Type="ROUTE-CLK" Name="KC705_top_clock_utilization_routed.rpt"/>
-  <File Type="ROUTE-BUS-SKEW" Name="KC705_top_bus_skew_routed.rpt"/>
-  <File Type="OPT-DCP" Name="KC705_top_opt.dcp"/>
-  <File Type="PLACE-DCP" Name="KC705_top_placed.dcp"/>
-  <File Type="PWROPT-DCP" Name="KC705_top_pwropt.dcp"/>
-  <File Type="POSTPLACE-PWROPT-DCP" Name="KC705_top_postplace_pwropt.dcp"/>
-  <File Type="PHYSOPT-DCP" Name="KC705_top_physopt.dcp"/>
-  <File Type="POSTROUTE-PHYSOPT-DCP" Name="KC705_top_postroute_physopt.dcp"/>
-  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="KC705_top_postroute_physopt_bb.dcp"/>
-  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="KC705_top_timing_summary_postroute_physopted.rpt"/>
-  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="KC705_top_timing_summary_postroute_physopted.rpx"/>
-  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="KC705_top_bus_skew_postroute_physopted.rpt"/>
-  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="KC705_top_bus_skew_postroute_physopted.pb"/>
-  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="KC705_top_bus_skew_postroute_physopted.rpx"/>
-  <File Type="ROUTE-METHODOLOGY-DRC" Name="KC705_top_methodology_drc_routed.rpt"/>
-  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="KC705_top_methodology_drc_routed.pb"/>
-  <File Type="ROUTE-DRC-RPX" Name="KC705_top_drc_routed.rpx"/>
-  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="KC705_top_methodology_drc_routed.rpx"/>
-  <File Type="BOOT-PDI-FILE" Name="KC705_top_boot.pdi"/>
-  <File Type="PL-PDI-FILE" Name="KC705_top_pld.pdi"/>
-  <File Type="ROUTE-RQS" Name="KC705_top_routed.rqs"/>
-  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
-  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
-    <Filter Type="Srcs"/>
-    <File Path="$PPRDIR/../../sources/hdl/KC705_top.vhd">
-      <FileInfo SFType="VHDL2008">
-        <Attr Name="Library" Val="xil_defaultlib"/>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-      </FileInfo>
-    </File>
-    <Config>
-      <Option Name="DesignMode" Val="RTL"/>
-      <Option Name="TopModule" Val="KC705_top"/>
-    </Config>
-  </FileSet>
-  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
-    <Filter Type="Constrs"/>
-    <File Path="$PPRDIR/../../sources/constraints/KC705_physical.xdc">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-      </FileInfo>
-    </File>
-    <File Path="$PPRDIR/../../sources/constraints/KC705_clocking.xdc">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-      </FileInfo>
-    </File>
-    <Config>
-      <Option Name="TargetConstrsFile" Val="$PPRDIR/../../sources/constraints/KC705_clocking.xdc"/>
-      <Option Name="ConstrsType" Val="XDC"/>
-    </Config>
-  </FileSet>
-  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
-    <Filter Type="Utils"/>
-    <File Path="$PPRDIR/../../Hog/Tcl/integrated/pre-synthesis.tcl">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-        <Attr Name="UsedInSteps" Val="synth_1;SYNTH_DESIGN;TCL.PRE"/>
-      </FileInfo>
-    </File>
-    <File Path="$PPRDIR/../../Hog/Tcl/integrated/post-synthesis.tcl">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-        <Attr Name="UsedInSteps" Val="synth_1;SYNTH_DESIGN;TCL.POST"/>
-      </FileInfo>
-    </File>
-    <File Path="$PPRDIR/../../Hog/Tcl/integrated/pre-implementation.tcl">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-        <Attr Name="UsedInSteps" Val="impl_1;INIT_DESIGN;TCL.POST"/>
-      </FileInfo>
-    </File>
-    <File Path="$PPRDIR/../../Hog/Tcl/integrated/post-implementation.tcl">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-        <Attr Name="UsedInSteps" Val="impl_1;ROUTE_DESIGN;TCL.POST"/>
-      </FileInfo>
-    </File>
-    <File Path="$PPRDIR/../../Hog/Tcl/integrated/pre-bitstream.tcl">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-        <Attr Name="UsedInSteps" Val="impl_1;WRITE_BITSTREAM;TCL.PRE"/>
-      </FileInfo>
-    </File>
-    <File Path="$PPRDIR/../../Hog/Tcl/integrated/post-bitstream.tcl">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-        <Attr Name="UsedInSteps" Val="impl_1;WRITE_BITSTREAM;TCL.POST"/>
-      </FileInfo>
-    </File>
-    <File Path="$PSRCDIR/utils_1/imports/synth_1/KC705_top.dcp">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedInSteps" Val="synth_1"/>
-        <Attr Name="AutoDcp" Val="1"/>
-      </FileInfo>
-    </File>
-    <Config>
-      <Option Name="TopAutoSet" Val="TRUE"/>
-    </Config>
-  </FileSet>
-  <Strategy Version="1" Minor="2">
-    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
-    <Step Id="init_design" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/pre-implementation.tcl"/>
-    <Step Id="opt_design"/>
-    <Step Id="power_opt_design"/>
-    <Step Id="place_design"/>
-    <Step Id="post_place_power_opt_design"/>
-    <Step Id="phys_opt_design"/>
-    <Step Id="route_design" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/post-implementation.tcl"/>
-    <Step Id="post_route_phys_opt_design"/>
-    <Step Id="write_bitstream" PreStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/pre-bitstream.tcl" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/post-bitstream.tcl"/>
-  </Strategy>
-  <BlockFileSet Type="BlockSrcs" Name="vio_RX"/>
-  <BlockFileSet Type="BlockSrcs" Name="vio_misc"/>
-  <BlockFileSet Type="BlockSrcs" Name="vio_TX"/>
-  <BlockFileSet Type="BlockSrcs" Name="trans_wiz"/>
-  <BlockFileSet Type="BlockSrcs" Name="ila_data_in"/>
-  <BlockFileSet Type="BlockSrcs" Name="vio_TRANS"/>
-  <BlockFileSet Type="BlockSrcs" Name="vio_QPLL"/>
-  <BlockFileSet Type="BlockSrcs" Name="vio_DRP"/>
-</GenRun>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/htr.txt b/Projects/KC705_testing/KC705_testing.runs/impl_1/htr.txt
deleted file mode 100644
index 02f4559..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/htr.txt
+++ /dev/null
@@ -1,10 +0,0 @@
-#
-# Vivado(TM)
-# htr.txt: a Vivado-generated description of how-to-repeat the
-#          the basic steps of a run.  Note that runme.bat/sh needs
-#          to be invoked for Vivado to track run status.
-# Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-# Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-#
-
-vivado -log KC705_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/init_design.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/init_design.pb
deleted file mode 100644
index aba4a06..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/init_design.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/opt_design.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/opt_design.pb
deleted file mode 100644
index 07c6eae..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/opt_design.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/phys_opt_design.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/phys_opt_design.pb
deleted file mode 100644
index 283a036..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/phys_opt_design.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/place_design.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/place_design.pb
deleted file mode 100644
index 8de22b1..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/place_design.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/project.wdf b/Projects/KC705_testing/KC705_testing.runs/impl_1/project.wdf
deleted file mode 100644
index 2ad1ab4..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/project.wdf
+++ /dev/null
@@ -1,39 +0,0 @@
-version:1
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:32:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:39:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:39:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00
-70726f6a656374:69705f636f72655f636f6e7461696e65725c696c615f76365f325f31355c696c615f646174615f696e:636f72655f636f6e7461696e6572:66616c7365:00:00
-70726f6a656374:69705f636f72655f636f6e7461696e65725c677477697a6172645f76335f365f31365c7472616e735f77697a:636f72655f636f6e7461696e6572:66616c7365:00:00
-70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32355c76696f5f445250:636f72655f636f6e7461696e6572:66616c7365:00:00
-70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32355c76696f5f51504c4c:636f72655f636f6e7461696e6572:66616c7365:00:00
-70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32355c76696f5f5258:636f72655f636f6e7461696e6572:66616c7365:00:00
-70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32355c76696f5f5452414e53:636f72655f636f6e7461696e6572:66616c7365:00:00
-70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32355c76696f5f5458:636f72655f636f6e7461696e6572:66616c7365:00:00
-70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32355c76696f5f6d697363:636f72655f636f6e7461696e6572:66616c7365:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:3336:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:3335:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:3335:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:3335:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:3335:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:3335:00:00
-5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:6532336335326265333939663436613262313637316131636538643262313835:506172656e742050412070726f6a656374204944:00
-eof:424320948
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/route_design.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/route_design.pb
deleted file mode 100644
index c340155..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/route_design.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/route_report_utilization_0.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/route_report_utilization_0.pb
deleted file mode 100644
index 34516c5..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/route_report_utilization_0.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/route_report_utilization_0.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/route_report_utilization_0.rpt
deleted file mode 100644
index c01d8c2..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/route_report_utilization_0.rpt
+++ /dev/null
@@ -1,249 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:54:42 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
-| Design       : KC705_top
-| Device       : xc7k325tffg900-2
-| Speed File   : -2
-| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------
-
-Utilization Design Information
-
-Table of Contents
------------------
-1. Slice Logic
-1.1 Summary of Registers by Type
-2. Slice Logic Distribution
-3. Memory
-4. DSP
-5. IO and GT Specific
-6. Clocking
-7. Specific Feature
-8. Primitives
-9. Black Boxes
-10. Instantiated Netlists
-
-1. Slice Logic
---------------
-
-+----------------------------+------+-------+------------+-----------+-------+
-|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
-+----------------------------+------+-------+------------+-----------+-------+
-| Slice LUTs                 | 4164 |     0 |          0 |    203800 |  2.04 |
-|   LUT as Logic             | 3693 |     0 |          0 |    203800 |  1.81 |
-|   LUT as Memory            |  471 |     0 |          0 |     64000 |  0.74 |
-|     LUT as Distributed RAM |  152 |     0 |            |           |       |
-|     LUT as Shift Register  |  319 |     0 |            |           |       |
-| Slice Registers            | 6647 |     0 |          0 |    407600 |  1.63 |
-|   Register as Flip Flop    | 6647 |     0 |          0 |    407600 |  1.63 |
-|   Register as Latch        |    0 |     0 |          0 |    407600 |  0.00 |
-| F7 Muxes                   |   91 |     0 |          0 |    101900 |  0.09 |
-| F8 Muxes                   |    3 |     0 |          0 |     50950 | <0.01 |
-+----------------------------+------+-------+------------+-----------+-------+
-* Warning! LUT value is adjusted to account for LUT combining.
-
-
-1.1 Summary of Registers by Type
---------------------------------
-
-+-------+--------------+-------------+--------------+
-| Total | Clock Enable | Synchronous | Asynchronous |
-+-------+--------------+-------------+--------------+
-| 0     |            _ |           - |            - |
-| 0     |            _ |           - |          Set |
-| 0     |            _ |           - |        Reset |
-| 0     |            _ |         Set |            - |
-| 0     |            _ |       Reset |            - |
-| 0     |          Yes |           - |            - |
-| 41    |          Yes |           - |          Set |
-| 231   |          Yes |           - |        Reset |
-| 30    |          Yes |         Set |            - |
-| 6345  |          Yes |       Reset |            - |
-+-------+--------------+-------------+--------------+
-
-
-2. Slice Logic Distribution
----------------------------
-
-+--------------------------------------------+------+-------+------------+-----------+-------+
-|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
-+--------------------------------------------+------+-------+------------+-----------+-------+
-| Slice                                      | 2130 |     0 |          0 |     50950 |  4.18 |
-|   SLICEL                                   | 1368 |     0 |            |           |       |
-|   SLICEM                                   |  762 |     0 |            |           |       |
-| LUT as Logic                               | 3693 |     0 |          0 |    203800 |  1.81 |
-|   using O5 output only                     |   17 |       |            |           |       |
-|   using O6 output only                     | 3049 |       |            |           |       |
-|   using O5 and O6                          |  627 |       |            |           |       |
-| LUT as Memory                              |  471 |     0 |          0 |     64000 |  0.74 |
-|   LUT as Distributed RAM                   |  152 |     0 |            |           |       |
-|     using O5 output only                   |    0 |       |            |           |       |
-|     using O6 output only                   |  128 |       |            |           |       |
-|     using O5 and O6                        |   24 |       |            |           |       |
-|   LUT as Shift Register                    |  319 |     0 |            |           |       |
-|     using O5 output only                   |    7 |       |            |           |       |
-|     using O6 output only                   |   60 |       |            |           |       |
-|     using O5 and O6                        |  252 |       |            |           |       |
-| Slice Registers                            | 6647 |     0 |          0 |    407600 |  1.63 |
-|   Register driven from within the Slice    | 3221 |       |            |           |       |
-|   Register driven from outside the Slice   | 3426 |       |            |           |       |
-|     LUT in front of the register is unused | 2914 |       |            |           |       |
-|     LUT in front of the register is used   |  512 |       |            |           |       |
-| Unique Control Sets                        |  290 |       |          0 |     50950 |  0.57 |
-+--------------------------------------------+------+-------+------------+-----------+-------+
-* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.
-
-
-3. Memory
----------
-
-+-------------------+------+-------+------------+-----------+-------+
-|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
-+-------------------+------+-------+------------+-----------+-------+
-| Block RAM Tile    |    2 |     0 |          0 |       445 |  0.45 |
-|   RAMB36/FIFO*    |    2 |     0 |          0 |       445 |  0.45 |
-|     RAMB36E1 only |    2 |       |            |           |       |
-|   RAMB18          |    0 |     0 |          0 |       890 |  0.00 |
-+-------------------+------+-------+------------+-----------+-------+
-* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
-
-
-4. DSP
-------
-
-+-----------+------+-------+------------+-----------+-------+
-| Site Type | Used | Fixed | Prohibited | Available | Util% |
-+-----------+------+-------+------------+-----------+-------+
-| DSPs      |    0 |     0 |          0 |       840 |  0.00 |
-+-----------+------+-------+------------+-----------+-------+
-
-
-5. IO and GT Specific
----------------------
-
-+-----------------------------+------+-------+------------+-----------+-------+
-|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
-+-----------------------------+------+-------+------------+-----------+-------+
-| Bonded IOB                  |    2 |     2 |          0 |       500 |  0.40 |
-|   IOB Master Pads           |    1 |       |            |           |       |
-|   IOB Slave Pads            |    1 |       |            |           |       |
-| Bonded IPADs                |    4 |     4 |          0 |        50 |  8.00 |
-| Bonded OPADs                |    2 |     2 |          0 |        32 |  6.25 |
-| PHY_CONTROL                 |    0 |     0 |          0 |        10 |  0.00 |
-| PHASER_REF                  |    0 |     0 |          0 |        10 |  0.00 |
-| OUT_FIFO                    |    0 |     0 |          0 |        40 |  0.00 |
-| IN_FIFO                     |    0 |     0 |          0 |        40 |  0.00 |
-| IDELAYCTRL                  |    0 |     0 |          0 |        10 |  0.00 |
-| IBUFDS                      |    1 |     1 |          0 |       480 |  0.21 |
-| GTXE2_COMMON                |    1 |     0 |          0 |         4 | 25.00 |
-| GTXE2_CHANNEL               |    1 |     1 |          0 |        16 |  6.25 |
-| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        40 |  0.00 |
-| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        40 |  0.00 |
-| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       500 |  0.00 |
-| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
-| IBUFDS_GTE2                 |    1 |     1 |          0 |         8 | 12.50 |
-| ILOGIC                      |    0 |     0 |          0 |       500 |  0.00 |
-| OLOGIC                      |    0 |     0 |          0 |       500 |  0.00 |
-+-----------------------------+------+-------+------------+-----------+-------+
-
-
-6. Clocking
------------
-
-+------------+------+-------+------------+-----------+-------+
-|  Site Type | Used | Fixed | Prohibited | Available | Util% |
-+------------+------+-------+------------+-----------+-------+
-| BUFGCTRL   |    3 |     0 |          0 |        32 |  9.38 |
-| BUFIO      |    0 |     0 |          0 |        40 |  0.00 |
-| MMCME2_ADV |    0 |     0 |          0 |        10 |  0.00 |
-| PLLE2_ADV  |    0 |     0 |          0 |        10 |  0.00 |
-| BUFMRCE    |    0 |     0 |          0 |        20 |  0.00 |
-| BUFHCE     |    0 |     0 |          0 |       168 |  0.00 |
-| BUFR       |    0 |     0 |          0 |        40 |  0.00 |
-+------------+------+-------+------------+-----------+-------+
-
-
-7. Specific Feature
--------------------
-
-+-------------+------+-------+------------+-----------+-------+
-|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
-+-------------+------+-------+------------+-----------+-------+
-| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
-| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
-| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
-| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
-| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
-| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
-| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
-| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
-| XADC        |    0 |     0 |          0 |         1 |  0.00 |
-+-------------+------+-------+------------+-----------+-------+
-
-
-8. Primitives
--------------
-
-+---------------+------+---------------------+
-|    Ref Name   | Used | Functional Category |
-+---------------+------+---------------------+
-| FDRE          | 6345 |        Flop & Latch |
-| LUT6          | 1943 |                 LUT |
-| LUT4          |  745 |                 LUT |
-| LUT3          |  627 |                 LUT |
-| LUT5          |  565 |                 LUT |
-| LUT2          |  339 |                 LUT |
-| SRL16E        |  292 |  Distributed Memory |
-| SRLC32E       |  277 |  Distributed Memory |
-| FDCE          |  231 |        Flop & Latch |
-| CARRY4        |  149 |          CarryLogic |
-| RAMD64E       |  128 |  Distributed Memory |
-| LUT1          |  101 |                 LUT |
-| MUXF7         |   91 |               MuxFx |
-| FDPE          |   41 |        Flop & Latch |
-| RAMD32        |   36 |  Distributed Memory |
-| FDSE          |   30 |        Flop & Latch |
-| RAMS32        |   12 |  Distributed Memory |
-| IBUF          |    4 |                  IO |
-| MUXF8         |    3 |               MuxFx |
-| BUFG          |    3 |               Clock |
-| SRLC16E       |    2 |  Distributed Memory |
-| RAMB36E1      |    2 |        Block Memory |
-| OBUF          |    2 |                  IO |
-| IBUFDS_GTE2   |    1 |                  IO |
-| IBUFDS        |    1 |                  IO |
-| GTXE2_COMMON  |    1 |                  IO |
-| GTXE2_CHANNEL |    1 |                  IO |
-| BSCANE2       |    1 |              Others |
-+---------------+------+---------------------+
-
-
-9. Black Boxes
---------------
-
-+----------+------+
-| Ref Name | Used |
-+----------+------+
-
-
-10. Instantiated Netlists
--------------------------
-
-+-------------+------+
-|   Ref Name  | Used |
-+-------------+------+
-| vio_misc    |    1 |
-| vio_TX      |    1 |
-| vio_TRANS   |    1 |
-| vio_RX      |    1 |
-| vio_QPLL    |    1 |
-| vio_DRP     |    1 |
-| trans_wiz   |    1 |
-| ila_data_in |    1 |
-| dbg_hub     |    1 |
-+-------------+------+
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/rundef.js b/Projects/KC705_testing/KC705_testing.runs/impl_1/rundef.js
deleted file mode 100644
index 8559c6e..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/rundef.js
+++ /dev/null
@@ -1,45 +0,0 @@
-//
-// Vivado(TM)
-// rundef.js: a Vivado-generated Runs Script for WSH 5.1/5.6
-// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-//
-
-echo "This script was generated under a different operating system."
-echo "Please update the PATH variable below, before executing this script"
-exit
-
-var WshShell = new ActiveXObject( "WScript.Shell" );
-var ProcEnv = WshShell.Environment( "Process" );
-var PathVal = ProcEnv("PATH");
-if ( PathVal.length == 0 ) {
-  PathVal = "/tools/Xilinx/Vivado/2024.1/ids_lite/ISE/bin/lin64;/tools/Xilinx/Vivado/2024.1/bin;";
-} else {
-  PathVal = "/tools/Xilinx/Vivado/2024.1/ids_lite/ISE/bin/lin64;/tools/Xilinx/Vivado/2024.1/bin;" + PathVal;
-}
-
-ProcEnv("PATH") = PathVal;
-
-var RDScrFP = WScript.ScriptFullName;
-var RDScrN = WScript.ScriptName;
-var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 );
-var ISEJScriptLib = RDScrDir + "/ISEWrap.js";
-eval( EAInclude(ISEJScriptLib) );
-
-
-// pre-commands:
-ISETouchFile( "write_bitstream", "begin" );
-ISEStep( "vivado",
-         "-log KC705_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace" );
-
-
-
-
-
-function EAInclude( EAInclFilename ) {
-  var EAFso = new ActiveXObject( "Scripting.FileSystemObject" );
-  var EAInclFile = EAFso.OpenTextFile( EAInclFilename );
-  var EAIFContents = EAInclFile.ReadAll();
-  EAInclFile.Close();
-  return EAIFContents;
-}
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.bat b/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.bat
deleted file mode 100644
index 6733dc9..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.bat
+++ /dev/null
@@ -1,11 +0,0 @@
-@echo off
-
-rem  Vivado (TM)
-rem  runme.bat: a Vivado-generated Script
-rem  Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-rem  Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-
-
-set HD_SDIR=%~dp0
-cd /d "%HD_SDIR%"
-cscript /nologo /E:JScript "%HD_SDIR%\rundef.js" %*
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log b/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log
deleted file mode 100644
index 88c0a59..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log
+++ /dev/null
@@ -1,1298 +0,0 @@
-
-*** Running vivado
-    with args -log KC705_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-
-
-****** Vivado v2024.1.2 (64-bit)
-  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-  **** Start of session at: Wed Dec 18 16:51:31 2024
-    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-
-source KC705_top.tcl -notrace
-create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.500 ; gain = 0.023 ; free physical = 12084 ; free virtual = 18120
-Command: link_design -top KC705_top -part xc7k325tffg900-2
-Design is defaulting to srcset: sources_1
-Design is defaulting to constrset: constrs_1
-INFO: [Device 21-403] Loading part xc7k325tffg900-2
-INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in.dcp' for cell 'ila_data_inout'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.dcp' for cell 'trans_wiz_TxRx'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.dcp' for cell 'vio_DRP_settings'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.dcp' for cell 'vio_TRANS_settings'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.dcp' for cell 'vio_misc_settings'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.dcp' for cell 'vio_qppl_lck_pd'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/vio_RX.dcp' for cell 'vio_rx_settings'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.dcp' for cell 'vio_tx_settings'
-Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1883.289 ; gain = 0.000 ; free physical = 11577 ; free virtual = 17614
-INFO: [Netlist 29-17] Analyzing 486 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
-INFO: [Project 1-570] Preparing netlist for logic optimization
-INFO: [Chipscope 16-324] Core: ila_data_inout UUID: 8e512b21-1398-5db3-82b3-e3ce68303656 
-INFO: [Chipscope 16-324] Core: vio_DRP_settings UUID: 253c3ebd-118b-5bb9-8f97-0dde366d7581 
-INFO: [Chipscope 16-324] Core: vio_TRANS_settings UUID: 1f26aa8a-764d-51d9-9934-ce1d7d7dabc2 
-INFO: [Chipscope 16-324] Core: vio_misc_settings UUID: ec4844a2-195e-5fd1-85f2-fd9d1623efa1 
-INFO: [Chipscope 16-324] Core: vio_qppl_lck_pd UUID: d6cace0c-2e8c-53fd-b163-4558ecf232d0 
-INFO: [Chipscope 16-324] Core: vio_rx_settings UUID: 76b6765a-e878-55b8-a2fc-4c9d834572e2 
-INFO: [Chipscope 16-324] Core: vio_tx_settings UUID: 1b7e8e0c-f80d-5f00-99b1-def7283f4c9b 
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xdc] for cell 'trans_wiz_TxRx/U0'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xdc] for cell 'trans_wiz_TxRx/U0'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xdc] for cell 'vio_DRP_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xdc] for cell 'vio_DRP_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xdc] for cell 'vio_qppl_lck_pd'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xdc] for cell 'vio_qppl_lck_pd'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xdc] for cell 'vio_TRANS_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xdc] for cell 'vio_TRANS_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/vio_RX.xdc] for cell 'vio_rx_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/vio_RX.xdc] for cell 'vio_rx_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xdc] for cell 'vio_misc_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xdc] for cell 'vio_misc_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xdc] for cell 'vio_tx_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xdc] for cell 'vio_tx_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_data_inout/U0'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_data_inout/U0'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila.xdc] for cell 'ila_data_inout/U0'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila.xdc] for cell 'ila_data_inout/U0'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.785 ; gain = 0.000 ; free physical = 11464 ; free virtual = 17500
-INFO: [Project 1-111] Unisim Transformation Summary:
-  A total of 252 instances were transformed.
-  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 220 instances
-  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
-
-24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
-link_design completed successfully
-link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2115.785 ; gain = 680.270 ; free physical = 11464 ; free virtual = 17500
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-implementation.tcl
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
-INFO: [Hog:Msg-0] All done
-Command: opt_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Parsing TCL File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/tcl/v7ht.tcl] from IP /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci
-Sourcing Tcl File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/tcl/v7ht.tcl]
-
-****************************************************************************************
-*  WARNING: This script only supports the xc7vh290t, xc7vh580t and xc7vh870t devices.  *
-*           Your current part is xc7k325t.                                            *
-****************************************************************************************
-
-Finished Sourcing Tcl File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/tcl/v7ht.tcl]
-Running DRC as a precondition to command opt_design
-
-Starting DRC Task
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Project 1-461] DRC finished with 0 Errors
-INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
-
-Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2318.523 ; gain = 191.766 ; free physical = 11423 ; free virtual = 17460
-
-Starting Cache Timing Information Task
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-Ending Cache Timing Information Task | Checksum: 141b92a79
-
-Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2826.516 ; gain = 507.992 ; free physical = 10963 ; free virtual = 16999
-
-Starting Logic Optimization Task
-
-Phase 1 Initialization
-
-Phase 1.1 Core Generation And Design Setup
-
-Phase 1.1.1 Generate And Synthesize Debug Cores
-INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
-INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
-INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = a5001ff321e03c60.
-Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3172.016 ; gain = 0.000 ; free physical = 10614 ; free virtual = 16654
-Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3236.047 ; gain = 0.000 ; free physical = 10614 ; free virtual = 16653
-Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1344c893c
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16653
-Phase 1.1 Core Generation And Design Setup | Checksum: 1344c893c
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16653
-
-Phase 1.2 Setup Constraints And Sort Netlist
-Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1344c893c
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16653
-Phase 1 Initialization | Checksum: 1344c893c
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16653
-
-Phase 2 Timer Update And Timing Data Collection
-
-Phase 2.1 Timer Update
-Phase 2.1 Timer Update | Checksum: 1344c893c
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
-
-Phase 2.2 Timing Data Collection
-Phase 2.2 Timing Data Collection | Checksum: 1344c893c
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
-Phase 2 Timer Update And Timing Data Collection | Checksum: 1344c893c
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
-
-Phase 3 Retarget
-INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
-INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
-INFO: [Opt 31-49] Retargeted 0 cell(s).
-Phase 3 Retarget | Checksum: e1f77c15
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
-Retarget | Checksum: e1f77c15
-INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 16 cells
-INFO: [Opt 31-1021] In phase Retarget, 111 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 4 Constant propagation
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Phase 4 Constant propagation | Checksum: 91c1a278
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
-Constant propagation | Checksum: 91c1a278
-INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
-INFO: [Opt 31-1021] In phase Constant propagation, 94 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 5 Sweep
-Phase 5 Sweep | Checksum: d25aec03
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
-Sweep | Checksum: d25aec03
-INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 60 cells
-INFO: [Opt 31-1021] In phase Sweep, 3154 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 6 BUFG optimization
-INFO: [Opt 31-194] Inserted BUFG clk_sys_BUFG_inst to drive 6496 load(s) on clock net clk_sys_BUFG
-INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
-Phase 6 BUFG optimization | Checksum: c65ef9d6
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16654
-BUFG optimization | Checksum: c65ef9d6
-INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.
-
-Phase 7 Shift Register Optimization
-INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
-Phase 7 Shift Register Optimization | Checksum: c65ef9d6
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16654
-Shift Register Optimization | Checksum: c65ef9d6
-INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
-
-Phase 8 Post Processing Netlist
-Phase 8 Post Processing Netlist | Checksum: 153cb7779
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16654
-Post Processing Netlist | Checksum: 153cb7779
-INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
-INFO: [Opt 31-1021] In phase Post Processing Netlist, 102 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 9 Finalization
-
-Phase 9.1 Finalizing Design Cores and Updating Shapes
-Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 178f22350
-
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16653
-
-Phase 9.2 Verifying Netlist Connectivity
-
-Starting Connectivity Check Task
-
-Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3268.062 ; gain = 0.000 ; free physical = 10614 ; free virtual = 16653
-Phase 9.2 Verifying Netlist Connectivity | Checksum: 178f22350
-
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16653
-Phase 9 Finalization | Checksum: 178f22350
-
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16653
-Opt_design Change Summary
-=========================
-
-
--------------------------------------------------------------------------------------------------------------------------
-|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
--------------------------------------------------------------------------------------------------------------------------
-|  Retarget                     |               9  |              16  |                                            111  |
-|  Constant propagation         |               0  |              16  |                                             94  |
-|  Sweep                        |               0  |              60  |                                           3154  |
-|  BUFG optimization            |               1  |               0  |                                              0  |
-|  Shift Register Optimization  |               0  |               0  |                                              0  |
-|  Post Processing Netlist      |               0  |               0  |                                            102  |
--------------------------------------------------------------------------------------------------------------------------
-
-
-Ending Logic Optimization Task | Checksum: 178f22350
-
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16653
-
-Starting Power Optimization Task
-INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
-INFO: [Pwropt 34-9] Applying IDT optimizations ...
-INFO: [Pwropt 34-10] Applying ODC optimizations ...
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-Running Vector-less Activity Propagation...
-
-Finished Running Vector-less Activity Propagation
-
-
-Starting PowerOpt Patch Enables Task
-INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
-INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
-Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
-Ending PowerOpt Patch Enables Task | Checksum: 14b4ea580
-
-Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3505.969 ; gain = 0.000 ; free physical = 10487 ; free virtual = 16527
-Ending Power Optimization Task | Checksum: 14b4ea580
-
-Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3505.969 ; gain = 237.906 ; free physical = 10487 ; free virtual = 16527
-
-Starting Final Cleanup Task
-Ending Final Cleanup Task | Checksum: 14b4ea580
-
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3505.969 ; gain = 0.000 ; free physical = 10487 ; free virtual = 16527
-
-Starting Netlist Obfuscation Task
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3505.969 ; gain = 0.000 ; free physical = 10487 ; free virtual = 16527
-Ending Netlist Obfuscation Task | Checksum: 1d9cd760e
-
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3505.969 ; gain = 0.000 ; free physical = 10487 ; free virtual = 16527
-INFO: [Common 17-83] Releasing license: Implementation
-61 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
-opt_design completed successfully
-opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 3505.969 ; gain = 1390.184 ; free physical = 10487 ; free virtual = 16527
-INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
-Command: report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
-INFO: [IP_Flow 19-1839] IP Catalog is up to date.
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt.
-report_drc completed successfully
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10481 ; free virtual = 16521
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10481 ; free virtual = 16521
-Writing XDEF routing.
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10478 ; free virtual = 16518
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10474 ; free virtual = 16514
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10474 ; free virtual = 16514
-Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10473 ; free virtual = 16514
-Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10473 ; free virtual = 16514
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp' has been generated.
-INFO: [Chipscope 16-240] Debug cores have already been implemented
-Command: place_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-83] Releasing license: Implementation
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-Running DRC as a precondition to command place_design
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 20 CPUs
-
-Starting Placer Task
-
-Phase 1 Placer Initialization
-
-Phase 1.1 Placer Initialization Netlist Sorting
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10455 ; free virtual = 16497
-Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fa1f0f19
-
-Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10455 ; free virtual = 16497
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10455 ; free virtual = 16497
-
-Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
-Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f2a3efc7
-
-Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10451 ; free virtual = 16493
-
-Phase 1.3 Build Placer Netlist Model
-Phase 1.3 Build Placer Netlist Model | Checksum: 1d2cd94b5
-
-Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10448 ; free virtual = 16490
-
-Phase 1.4 Constrain Clocks/Macros
-Phase 1.4 Constrain Clocks/Macros | Checksum: 1d2cd94b5
-
-Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10448 ; free virtual = 16490
-Phase 1 Placer Initialization | Checksum: 1d2cd94b5
-
-Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10448 ; free virtual = 16490
-
-Phase 2 Global Placement
-
-Phase 2.1 Floorplanning
-Phase 2.1 Floorplanning | Checksum: 156640c52
-
-Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10436 ; free virtual = 16478
-
-Phase 2.2 Update Timing before SLR Path Opt
-Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c4844241
-
-Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10435 ; free virtual = 16478
-
-Phase 2.3 Post-Processing in Floorplanning
-Phase 2.3 Post-Processing in Floorplanning | Checksum: f85b89e4
-
-Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10435 ; free virtual = 16477
-
-Phase 2.4 Global Placement Core
-
-Phase 2.4.1 UpdateTiming Before Physical Synthesis
-Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: e584c669
-
-Time (s): cpu = 00:00:57 ; elapsed = 00:00:16 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10442 ; free virtual = 16484
-
-Phase 2.4.2 Physical Synthesis In Placer
-INFO: [Physopt 32-1035] Found 16 LUTNM shape to break, 266 LUT instances to create LUTNM shape
-INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 11, total 16, new lutff created 0
-INFO: [Physopt 32-1138] End 1 Pass. Optimized 133 nets or LUTs. Breaked 16 LUTs, combined 117 existing LUTs and moved 0 existing LUT
-INFO: [Physopt 32-65] No nets found for high-fanout optimization.
-INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
-INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
-INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
-INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10442 ; free virtual = 16484
-
-Summary of Physical Synthesis Optimizations
-============================================
-
-
------------------------------------------------------------------------------------------------------------------------------------------------------------
-|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
------------------------------------------------------------------------------------------------------------------------------------------------------------
-|  LUT Combining                                    |           16  |            117  |                   133  |           0  |           1  |  00:00:00  |
-|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Total                                            |           16  |            117  |                   133  |           0  |           9  |  00:00:00  |
------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-
-Phase 2.4.2 Physical Synthesis In Placer | Checksum: f90ceffe
-
-Time (s): cpu = 00:00:59 ; elapsed = 00:00:17 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10441 ; free virtual = 16483
-Phase 2.4 Global Placement Core | Checksum: 161be6f75
-
-Time (s): cpu = 00:01:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10441 ; free virtual = 16483
-Phase 2 Global Placement | Checksum: 161be6f75
-
-Time (s): cpu = 00:01:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10441 ; free virtual = 16483
-
-Phase 3 Detail Placement
-
-Phase 3.1 Commit Multi Column Macros
-Phase 3.1 Commit Multi Column Macros | Checksum: 148e9a8c4
-
-Time (s): cpu = 00:01:03 ; elapsed = 00:00:18 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10440 ; free virtual = 16482
-
-Phase 3.2 Commit Most Macros & LUTRAMs
-Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2adb921f6
-
-Time (s): cpu = 00:01:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10449 ; free virtual = 16491
-
-Phase 3.3 Area Swap Optimization
-Phase 3.3 Area Swap Optimization | Checksum: 253564cc5
-
-Time (s): cpu = 00:01:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10450 ; free virtual = 16492
-
-Phase 3.4 Pipeline Register Optimization
-Phase 3.4 Pipeline Register Optimization | Checksum: 234088507
-
-Time (s): cpu = 00:01:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10450 ; free virtual = 16492
-
-Phase 3.5 Fast Optimization
-Phase 3.5 Fast Optimization | Checksum: 2190ac897
-
-Time (s): cpu = 00:01:11 ; elapsed = 00:00:20 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10444 ; free virtual = 16486
-
-Phase 3.6 Small Shape Detail Placement
-Phase 3.6 Small Shape Detail Placement | Checksum: 22ffba5db
-
-Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10440 ; free virtual = 16482
-
-Phase 3.7 Re-assign LUT pins
-Phase 3.7 Re-assign LUT pins | Checksum: 21bbabc73
-
-Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10440 ; free virtual = 16482
-
-Phase 3.8 Pipeline Register Optimization
-Phase 3.8 Pipeline Register Optimization | Checksum: 1fa3a4e5b
-
-Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10440 ; free virtual = 16482
-
-Phase 3.9 Fast Optimization
-Phase 3.9 Fast Optimization | Checksum: 279ea59f9
-
-Time (s): cpu = 00:01:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10437 ; free virtual = 16480
-Phase 3 Detail Placement | Checksum: 279ea59f9
-
-Time (s): cpu = 00:01:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10437 ; free virtual = 16480
-
-Phase 4 Post Placement Optimization and Clean-Up
-
-Phase 4.1 Post Commit Optimization
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-
-Phase 4.1.1 Post Placement Optimization
-Post Placement Optimization Initialization | Checksum: 2c675c1e4
-
-Phase 4.1.1.1 BUFG Insertion
-
-Starting Physical Synthesis Task
-
-Phase 1 Physical Synthesis Initialization
-INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 20 CPUs
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.152 | TNS=-127.390 |
-Phase 1 Physical Synthesis Initialization | Checksum: 2bc1d0ad8
-
-Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10434 ; free virtual = 16476
-INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
-Ending Physical Synthesis Task | Checksum: 2b2a55f94
-
-Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10434 ; free virtual = 16476
-Phase 4.1.1.1 BUFG Insertion | Checksum: 2c675c1e4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10434 ; free virtual = 16476
-
-Phase 4.1.1.2 Post Placement Timing Optimization
-INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.072. For the most accurate timing information please run report_timing.
-Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22a8d3bb9
-
-Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
-
-Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
-Phase 4.1 Post Commit Optimization | Checksum: 22a8d3bb9
-
-Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
-
-Phase 4.2 Post Placement Cleanup
-Phase 4.2 Post Placement Cleanup | Checksum: 22a8d3bb9
-
-Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
-
-Phase 4.3 Placer Reporting
-
-Phase 4.3.1 Print Estimated Congestion
-INFO: [Place 30-612] Post-Placement Estimated Congestion 
- ____________________________________________________
-|           | Global Congestion | Short Congestion  |
-| Direction | Region Size       | Region Size       |
-|___________|___________________|___________________|
-|      North|                1x1|                1x1|
-|___________|___________________|___________________|
-|      South|                1x1|                1x1|
-|___________|___________________|___________________|
-|       East|                1x1|                1x1|
-|___________|___________________|___________________|
-|       West|                1x1|                1x1|
-|___________|___________________|___________________|
-
-Phase 4.3.1 Print Estimated Congestion | Checksum: 22a8d3bb9
-
-Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
-Phase 4.3 Placer Reporting | Checksum: 22a8d3bb9
-
-Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
-
-Phase 4.4 Final Placement Cleanup
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
-
-Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
-Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16931e1f9
-
-Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
-Ending Placer Task | Checksum: b3ed590b
-
-Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
-105 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
-place_design completed successfully
-place_design: Time (s): cpu = 00:01:37 ; elapsed = 00:00:34 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
-INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
-Running report generation with 3 threads.
-INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file KC705_top_control_sets_placed.rpt
-report_control_sets: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10425 ; free virtual = 16467
-INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_placed.rpt -pb KC705_top_utilization_placed.pb
-INFO: [Vivado 12-24828] Executing command : report_io -file KC705_top_io_placed.rpt
-report_io: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10421 ; free virtual = 16463
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10422 ; free virtual = 16466
-Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10410 ; free virtual = 16463
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10410 ; free virtual = 16463
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10409 ; free virtual = 16463
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10409 ; free virtual = 16463
-Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10408 ; free virtual = 16463
-Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10408 ; free virtual = 16463
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp' has been generated.
-Command: phys_opt_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-
-Starting Initial Update Timing Task
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10412 ; free virtual = 16457
-INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.53s |  WALL: 0.85s
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10412 ; free virtual = 16457
-
-Starting Physical Synthesis Task
-
-Phase 1 Physical Synthesis Initialization
-INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 20 CPUs
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-123.057 |
-Phase 1 Physical Synthesis Initialization | Checksum: 1736dc75d
-
-Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10407 ; free virtual = 16453
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-123.057 |
-
-Phase 2 DSP Register Optimization
-INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
-INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-Phase 2 DSP Register Optimization | Checksum: 1736dc75d
-
-Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10407 ; free virtual = 16453
-
-Phase 3 Critical Path Optimization
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-123.057 |
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txresetdone_out. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-663] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[7].  Re-placed instance vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[7]
-INFO: [Physopt 32-735] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[7]. Optimization improves timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-123.072 |
-INFO: [Physopt 32-702] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[17]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net clk_sys_diff[0]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-663] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[34].  Re-placed instance ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]
-INFO: [Physopt 32-735] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[34]. Optimization improves timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-123.045 |
-INFO: [Physopt 32-663] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54].  Re-placed instance ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]
-INFO: [Physopt 32-735] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimization improves timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-123.017 |
-INFO: [Physopt 32-663] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54].  Re-placed instance ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]
-INFO: [Physopt 32-735] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimization improves timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-123.005 |
-INFO: [Physopt 32-663] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[36].  Re-placed instance ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]
-INFO: [Physopt 32-735] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[36]. Optimization improves timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_TXOUTCLK_IN. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/probe_data[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxdata_out[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txresetdone_out. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[17]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net clk_sys_diff[0]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_TXOUTCLK_IN. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/probe_data[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxdata_out[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
-Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10401 ; free virtual = 16447
-Phase 3 Critical Path Optimization | Checksum: 1736dc75d
-
-Time (s): cpu = 00:00:54 ; elapsed = 00:00:05 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10401 ; free virtual = 16447
-
-Phase 4 Critical Path Optimization
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txresetdone_out. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[17]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net clk_sys_diff[0]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_TXOUTCLK_IN. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/probe_data[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxdata_out[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txresetdone_out. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[17]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net clk_sys_diff[0]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_TXOUTCLK_IN. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/probe_data[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxdata_out[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
-Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10400 ; free virtual = 16446
-Phase 4 Critical Path Optimization | Checksum: 1736dc75d
-
-Time (s): cpu = 00:01:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10400 ; free virtual = 16446
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10400 ; free virtual = 16446
-INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.056 | TNS=-122.981 |
-
-Summary of Physical Synthesis Optimizations
-============================================
-
-
--------------------------------------------------------------------------------------------------------------------------------------------------------------
-|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
-|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Critical Path  |          0.016  |          0.076  |            0  |              0  |                     5  |           0  |           2  |  00:00:05  |
-|  Total          |          0.016  |          0.076  |            0  |              0  |                     5  |           0  |           3  |  00:00:05  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10400 ; free virtual = 16446
-Ending Physical Synthesis Task | Checksum: 19654b753
-
-Time (s): cpu = 00:01:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10402 ; free virtual = 16448
-INFO: [Common 17-83] Releasing license: Implementation
-167 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
-phys_opt_design completed successfully
-phys_opt_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10402 ; free virtual = 16448
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10401 ; free virtual = 16448
-Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16447
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16447
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16447
-Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16447
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10388 ; free virtual = 16447
-Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10388 ; free virtual = 16447
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp' has been generated.
-Command: route_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Running DRC as a precondition to command route_design
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-
-
-Starting Routing Task
-INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 20 CPUs
-
-Phase 1 Build RT Design
-Checksum: PlaceDB: 2977a166 ConstDB: 0 ShapeSum: 64b334a8 RouteDB: 287b7a50
-Post Restoration Checksum: NetGraph: bf0e8092 | NumContArr: e83c463b | Constraints: c2a8fa9d | Timing: c2a8fa9d
-Phase 1 Build RT Design | Checksum: 32c9cbc07
-
-Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3705.059 ; gain = 164.008 ; free physical = 10065 ; free virtual = 16113
-
-Phase 2 Router Initialization
-
-Phase 2.1 Fix Topology Constraints
-Phase 2.1 Fix Topology Constraints | Checksum: 32c9cbc07
-
-Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3705.059 ; gain = 164.008 ; free physical = 10065 ; free virtual = 16114
-
-Phase 2.2 Pre Route Cleanup
-Phase 2.2 Pre Route Cleanup | Checksum: 32c9cbc07
-
-Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3705.059 ; gain = 164.008 ; free physical = 10065 ; free virtual = 16114
- Number of Nodes with overlaps = 0
-
-Phase 2.3 Update Timing
-Phase 2.3 Update Timing | Checksum: 22812aad4
-
-Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 3861.293 ; gain = 320.242 ; free physical = 9906 ; free virtual = 15955
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.063 | TNS=-123.382| WHS=-0.594 | THS=-579.945|
-
-
-Phase 2.4 Update Timing for Bus Skew
-
-Phase 2.4.1 Update Timing
-Phase 2.4.1 Update Timing | Checksum: 23a013ec2
-
-Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 3861.293 ; gain = 320.242 ; free physical = 9907 ; free virtual = 15955
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.063 | TNS=-149.412| WHS=-1.220 | THS=-123.999|
-
-Phase 2.4 Update Timing for Bus Skew | Checksum: 1f82a1e1c
-
-Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3861.293 ; gain = 320.242 ; free physical = 9907 ; free virtual = 15955
-
-Router Utilization Summary
-  Global Vertical Routing Utilization    = 0.00537703 %
-  Global Horizontal Routing Utilization  = 0.000671607 %
-  Routable Net Status*
-  *Does not include unroutable nets such as driverless and loadless.
-  Run report_route_status for detailed report.
-  Number of Failed Nets               = 9027
-    (Failed Nets is the sum of unrouted and partially routed nets)
-  Number of Unrouted Nets             = 9027
-  Number of Partially Routed Nets     = 0
-  Number of Node Overlaps             = 0
-
-Phase 2 Router Initialization | Checksum: 24328f109
-
-Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 3870.543 ; gain = 329.492 ; free physical = 9897 ; free virtual = 15946
-
-Phase 3 Global Routing
-Phase 3 Global Routing | Checksum: 24328f109
-
-Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 3870.543 ; gain = 329.492 ; free physical = 9897 ; free virtual = 15946
-
-Phase 4 Initial Routing
-
-Phase 4.1 Initial Net Routing Pass
-Phase 4.1 Initial Net Routing Pass | Checksum: 243d3b4be
-
-Time (s): cpu = 00:01:20 ; elapsed = 00:00:29 . Memory (MB): peak = 4273.543 ; gain = 732.492 ; free physical = 9502 ; free virtual = 15551
-Phase 4 Initial Routing | Checksum: 243d3b4be
-
-Time (s): cpu = 00:01:20 ; elapsed = 00:00:29 . Memory (MB): peak = 4273.543 ; gain = 732.492 ; free physical = 9502 ; free virtual = 15551
-INFO: [Route 35-580] Design has 104 pins with tight setup and hold constraints.
-
-The top 5 pins with tight setup and hold constraints:
-
-+=================================================================================+=================================================================================+===================================================================+
-| Launch Setup Clock                                                              | Launch Hold Clock                                                               | Pin                                                               |
-+=================================================================================+=================================================================================+===================================================================+
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D |
-+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------+
-
-File with complete list of pins: tight_setup_hold_pins.txt
-
-
-Phase 5 Rip-up And Reroute
-
-Phase 5.1 Global Iteration 0
- Number of Nodes with overlaps = 545
- Number of Nodes with overlaps = 20
- Number of Nodes with overlaps = 3
- Number of Nodes with overlaps = 1
- Number of Nodes with overlaps = 2
- Number of Nodes with overlaps = 1
- Number of Nodes with overlaps = 0
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.121 | TNS=-204.798| WHS=N/A    | THS=N/A    |
-
-Phase 5.1 Global Iteration 0 | Checksum: 25d123a6d
-
-Time (s): cpu = 00:03:11 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
-
-Phase 5.2 Global Iteration 1
- Number of Nodes with overlaps = 0
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.121 | TNS=-204.759| WHS=N/A    | THS=N/A    |
-
-Phase 5.2 Global Iteration 1 | Checksum: 36452752a
-
-Time (s): cpu = 00:03:11 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
-Phase 5 Rip-up And Reroute | Checksum: 36452752a
-
-Time (s): cpu = 00:03:11 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
-
-Phase 6 Delay and Skew Optimization
-
-Phase 6.1 Delay CleanUp
-
-Phase 6.1.1 Update Timing
-Phase 6.1.1 Update Timing | Checksum: 34fc49cde
-
-Time (s): cpu = 00:03:13 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.121 | TNS=-204.759| WHS=N/A    | THS=N/A    |
-
- Number of Nodes with overlaps = 0
-Phase 6.1 Delay CleanUp | Checksum: 2904b09d7
-
-Time (s): cpu = 00:03:15 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
-
-Phase 6.2 Clock Skew Optimization
-Phase 6.2 Clock Skew Optimization | Checksum: 2904b09d7
-
-Time (s): cpu = 00:03:15 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
-Phase 6 Delay and Skew Optimization | Checksum: 2904b09d7
-
-Time (s): cpu = 00:03:15 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
-
-Phase 7 Post Hold Fix
-
-Phase 7.1 Hold Fix Iter
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.117 | TNS=-215.134| WHS=-0.290 | THS=-21.011|
-
-Phase 7.1 Hold Fix Iter | Checksum: 249be8334
-
-Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
-
-Phase 7.2 Non Free Resource Hold Fix Iter
-Phase 7.2 Non Free Resource Hold Fix Iter | Checksum: 2c3002187
-
-Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
-WARNING: [Route 35-468] The router encountered 92 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D
-	ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_28/I1
-	ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_32/I1
-	ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_31/I1
-	.. and 82 more pins.
-
-Phase 7 Post Hold Fix | Checksum: 2c3002187
-
-Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
-
-Phase 8 Route finalize
-
-Router Utilization Summary
-  Global Vertical Routing Utilization    = 0.475094 %
-  Global Horizontal Routing Utilization  = 0.536128 %
-  Routable Net Status*
-  *Does not include unroutable nets such as driverless and loadless.
-  Run report_route_status for detailed report.
-  Number of Failed Nets               = 0
-    (Failed Nets is the sum of unrouted and partially routed nets)
-  Number of Unrouted Nets             = 0
-  Number of Partially Routed Nets     = 0
-  Number of Node Overlaps             = 0
-
-
---GLOBAL Congestion:
-Utilization threshold used for congestion level computation: 0.85
-Congestion Report
-North Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
-South Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
-East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
-West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
-
-------------------------------
-Reporting congestion hotspots
-------------------------------
-Direction: North
-----------------
-Congested clusters found at Level 0
-Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
-Direction: South
-----------------
-Congested clusters found at Level 0
-Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
-Direction: East
-----------------
-Congested clusters found at Level 0
-Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
-Direction: West
-----------------
-Congested clusters found at Level 0
-Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
-
-Phase 8 Route finalize | Checksum: 2c3002187
-
-Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
-
-Phase 9 Verifying routed nets
-
- Verification completed successfully
-Phase 9 Verifying routed nets | Checksum: 2c3002187
-
-Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
-
-Phase 10 Depositing Routes
-Phase 10 Depositing Routes | Checksum: 2fbf7758e
-
-Time (s): cpu = 00:04:14 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8884 ; free virtual = 14932
-
-Phase 11 Post Process Routing
-Phase 11 Post Process Routing | Checksum: 2fbf7758e
-
-Time (s): cpu = 00:04:14 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8884 ; free virtual = 14932
-
-Phase 12 Post Router Timing
-
-Phase 12.1 Update Timing
-Phase 12.1 Update Timing | Checksum: 2fbf7758e
-
-Time (s): cpu = 00:04:15 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8884 ; free virtual = 14932
-INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.117 | TNS=-295.439| WHS=0.056  | THS=0.000  |
-
-WARNING: [Route 35-328] Router estimated timing not met.
-Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
-Phase 12 Post Router Timing | Checksum: 2fbf7758e
-
-Time (s): cpu = 00:04:15 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8884 ; free virtual = 14932
-Total Elapsed time in route_design: 71.25 secs
-
-Phase 13 Post-Route Event Processing
-Phase 13 Post-Route Event Processing | Checksum: 1480e0618
-
-Time (s): cpu = 00:04:15 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8883 ; free virtual = 14932
-INFO: [Route 35-16] Router Completed Successfully
-Ending Routing Task | Checksum: 1480e0618
-
-Time (s): cpu = 00:04:15 ; elapsed = 00:01:12 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8883 ; free virtual = 14932
-
-Routing Is Done.
-INFO: [Common 17-83] Releasing license: Implementation
-184 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
-route_design completed successfully
-route_design: Time (s): cpu = 00:04:18 ; elapsed = 00:01:13 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8886 ; free virtual = 14935
-INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
-Command: report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
-INFO: [IP_Flow 19-1839] IP Catalog is up to date.
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt.
-report_drc completed successfully
-INFO: [Vivado 12-24828] Executing command : report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
-Command: report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [DRC 23-133] Running Methodology with 20 threads
-INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt.
-report_methodology completed successfully
-INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed.rpt -pb KC705_top_timing_summary_routed.pb -rpx KC705_top_timing_summary_routed.rpx -warn_on_violation 
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
-WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
-INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed_1.rpt -pb KC705_top_timing_summary_routed_1.pb -rpx KC705_top_timing_summary_routed_1.rpx -warn_on_violation 
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
-WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
-INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status, report_utilization" in parallel.
-Running report generation with 4 threads.
-INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file KC705_top_incremental_reuse_routed.rpt
-INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
-INFO: [Vivado 12-24828] Executing command : report_route_status -file KC705_top_route_status.rpt -pb KC705_top_route_status.pb
-INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file KC705_top_bus_skew_routed.rpt -pb KC705_top_bus_skew_routed.pb -rpx KC705_top_bus_skew_routed.rpx
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-INFO: [Vivado 12-24828] Executing command : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
-INFO: [Vivado 12-24828] Executing command : report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
-Command: report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
-Running Vector-less Activity Propagation...
-
-Finished Running Vector-less Activity Propagation
-208 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
-report_power completed successfully
-INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file KC705_top_clock_utilization_routed.rpt
-WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
-WARNING: [Device 21-2174] Failed to initialize Virtual grid.
-generate_parallel_reports: Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 5147.676 ; gain = 272.133 ; free physical = 8873 ; free virtual = 14932
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-implementation.tcl
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.2-2993113-dirty
-INFO: [Hog:Msg-0] Evaluating last git SHA in which KC705_testing was modified...
-CRITICAL WARNING: [Hog:Msg-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705 not clean, git commit hash be set to 0.
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Number of threads: 20
-CRITICAL WARNING: [Hog:Msg-0] List files and project properties not clean, git commit hash be set to 0.
-INFO: [Hog:Msg-0] The git SHA value 0000000 will be embedded in the binary file.
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.2-2993113-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty...
-INFO: [Hog:Msg-0] Evaluating differences with last commit...
-WARNING: [Hog:Msg-0] Found non committed changes:
- .../ip/2024.1.2/a/5/a5001ff321e03c60/stats.txt     |    4 +-
- .../KC705_testing.cache/wt/project.wpc             |    2 +-
- .../KC705_testing.cache/wt/synthesis.wdf           |    8 +-
- .../KC705_testing.cache/wt/webtalk_pa.xml          |    4 +-
- .../impl_1/.init_design.begin.rst                  |    2 +-
- .../impl_1/.opt_design.begin.rst                   |    2 +-
- .../impl_1/.phys_opt_design.begin.rst              |    2 +-
- .../impl_1/.place_design.begin.rst                 |    2 +-
- .../impl_1/.route_design.begin.rst                 |    2 +-
- .../impl_1/.route_design.end.rst                   |    0
- .../KC705_testing.runs/impl_1/.vivado.begin.rst    |   22 +-
- .../KC705_testing.runs/impl_1/.vivado.end.rst      |    0
- .../impl_1/.write_bitstream.begin.rst              |    5 -
- .../impl_1/.write_bitstream.end.rst                |    0
- .../KC705_testing.runs/impl_1/KC705_top.bit        |  Bin 11443718 -> 0 bytes
- .../KC705_testing.runs/impl_1/KC705_top.ltx        | 1405 --------------------
- .../KC705_testing.runs/impl_1/KC705_top.tcl        |   69 +-
- .../KC705_testing.runs/impl_1/KC705_top.vdi        |  469 +++----
- .../impl_1/KC705_top_2312.backup.vdi               | 1126 ----------------
- .../impl_1/KC705_top_bus_skew_routed.rpt           |    2 +-
- .../impl_1/KC705_top_bus_skew_routed.rpx           |  Bin 106871 -> 106871 bytes
- .../impl_1/KC705_top_clock_utilization_routed.rpt  |    2 +-
- .../impl_1/KC705_top_control_sets_placed.rpt       |  366 ++---
- .../impl_1/KC705_top_drc_opted.rpt                 |    2 +-
- .../impl_1/KC705_top_drc_routed.rpt                |    2 +-
- .../impl_1/KC705_top_io_placed.rpt                 |    2 +-
- .../impl_1/KC705_top_methodology_drc_routed.rpt    |    2 +-
- .../KC705_testing.runs/impl_1/KC705_top_opt.dcp    |  Bin 2379342 -> 2380217 bytes
- .../impl_1/KC705_top_physopt.dcp                   |  Bin 3162543 -> 3163908 bytes
- .../KC705_testing.runs/impl_1/KC705_top_placed.dcp |  Bin 3172972 -> 3174269 bytes
- .../impl_1/KC705_top_power_routed.rpt              |    2 +-
- .../impl_1/KC705_top_power_routed.rpx              |  Bin 5235253 -> 5235253 bytes
- .../KC705_testing.runs/impl_1/KC705_top_routed.dcp |  Bin 3720372 -> 0 bytes
- .../impl_1/KC705_top_timing_summary_routed.rpt     |    2 +-
- .../impl_1/KC705_top_timing_summary_routed.rpx     |  Bin 1298933 -> 1298933 bytes
- .../impl_1/KC705_top_timing_summary_routed_1.rpt   |    2 +-
- .../impl_1/KC705_top_timing_summary_routed_1.rpx   |  Bin 1298945 -> 1298945 bytes
- .../impl_1/KC705_top_utilization_placed.rpt        |    2 +-
- .../KC705_testing.runs/impl_1/clockInfo.txt        |    2 +-
- .../KC705_testing.runs/impl_1/debug_nets.ltx       | 1405 --------------------
- .../KC705_testing.runs/impl_1/gen_run.xml          |   14 +-
- .../KC705_testing.runs/impl_1/init_design.pb       |  Bin 10590 -> 9702 bytes
- .../KC705_testing.runs/impl_1/opt_design.pb        |  Bin 19407 -> 19440 bytes
- .../KC705_testing.runs/impl_1/phys_opt_design.pb   |  Bin 22246 -> 22279 bytes
- .../KC705_testing.runs/impl_1/place_design.pb      |  Bin 25137 -> 25188 bytes
- .../KC705_testing.runs/impl_1/route_design.pb      |  Bin 33299 -> 23720 bytes
- .../impl_1/route_report_utilization_0.rpt          |    2 +-
- .../KC705_testing.runs/impl_1/runme.log            |  465 +++----
- .../impl_1/tight_setup_hold_pins.txt               |    4 +-
- .../KC705_testing.runs/impl_1/vivado.jou           |    6 +-
- .../KC705_testing.runs/impl_1/vivado.pb            |  Bin 112 -> 0 bytes
- .../impl_1/vivado_2312.backup.jou                  |   24 -
- .../KC705_testing.runs/impl_1/write_bitstream.pb   |  Bin 11986 -> 0 bytes
- .../KC705_testing.runs/synth_1/.vivado.begin.rst   |    2 +-
- .../KC705_testing.runs/synth_1/KC705_top.dcp       |  Bin 21977 -> 21959 bytes
- .../KC705_testing.runs/synth_1/KC705_top.tcl       |    1 -
- .../KC705_testing.runs/synth_1/KC705_top.vds       |  356 +++--
- .../synth_1/KC705_top_utilization_synth.rpt        |    2 +-
- .../KC705_testing.runs/synth_1/gen_run.xml         |    2 +-
- .../KC705_testing.runs/synth_1/runme.log           |  352 +++--
- .../KC705_testing.runs/synth_1/vivado.jou          |    6 +-
- .../KC705_testing.runs/synth_1/vivado.pb           |  Bin 52998 -> 48914 bytes
- .../KC705_testing/KC705_testing.runs/versions.txt  |   16 +-
- .../utils_1/imports/synth_1/KC705_top.dcp          |  Bin 21967 -> 21977 bytes
- Projects/KC705_testing/KC705_testing.xpr           |   52 +-
- Top/KC705_testing/list/xil_defaultlib.src          |    3 +-
- vivado.log                                         |    2 +
- vivado_pid540.str                                  | 1077 ---------------
- 68 files changed, 906 insertions(+), 6397 deletions(-)
-INFO: [Hog:Msg-0] All done.
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8856 ; free virtual = 14922
-Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8842 ; free virtual = 14917
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8842 ; free virtual = 14917
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.2 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8841 ; free virtual = 14918
-Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8841 ; free virtual = 14918
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8840 ; free virtual = 14918
-Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8840 ; free virtual = 14918
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp' has been generated.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 16:54:55 2024...
-
-*** Running vivado
-    with args -log KC705_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-
-
-****** Vivado v2024.1.2 (64-bit)
-  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-  **** Start of session at: Wed Dec 18 16:55:08 2024
-    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-
-source KC705_top.tcl -notrace
-Command: open_checkpoint KC705_top_routed.dcp
-INFO: [Device 21-403] Loading part xc7k325tffg900-2
-INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
-Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1808.301 ; gain = 0.000 ; free physical = 11639 ; free virtual = 17704
-INFO: [Netlist 29-17] Analyzing 504 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
-INFO: [Project 1-570] Preparing netlist for logic optimization
-Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1897.895 ; gain = 0.000 ; free physical = 11543 ; free virtual = 17607
-INFO: [Timing 38-478] Restoring timing data from binary archive.
-INFO: [Timing 38-479] Binary timing data restore complete.
-INFO: [Project 1-856] Restoring constraints from binary archive.
-INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
-  general.maxThreads
-INFO: [Project 1-853] Binary constraint restore complete.
-INFO: [Designutils 20-5722] Start Reading Physical Databases.
-Reading placement.
-Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2566.559 ; gain = 0.000 ; free physical = 10965 ; free virtual = 17029
-Reading placer database...
-Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2566.559 ; gain = 0.000 ; free physical = 10965 ; free virtual = 17029
-Read PlaceDB: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2566.559 ; gain = 0.000 ; free physical = 10965 ; free virtual = 17029
-Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.559 ; gain = 0.000 ; free physical = 10965 ; free virtual = 17029
-Reading routing.
-Read RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2566.559 ; gain = 0.000 ; free physical = 10965 ; free virtual = 17029
-Read Physdb Files: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2566.559 ; gain = 0.000 ; free physical = 10965 ; free virtual = 17029
-Restored from archive | CPU: 0.580000 secs | Memory: 13.097710 MB |
-Finished XDEF File Restore: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2566.559 ; gain = 5.938 ; free physical = 10965 ; free virtual = 17029
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.559 ; gain = 0.000 ; free physical = 10965 ; free virtual = 17029
-INFO: [Project 1-111] Unisim Transformation Summary:
-  A total of 258 instances were transformed.
-  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 220 instances
-  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
-  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
-
-INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1.2 (64-bit) build 5164865
-WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
-open_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2583.434 ; gain = 1170.922 ; free physical = 10957 ; free virtual = 17021
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
-INFO: [Hog:Msg-0] All done.
-Command: write_bitstream -force KC705_top.bit
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Running DRC as a precondition to command write_bitstream
-INFO: [IP_Flow 19-234] Refreshing IP repositories
-INFO: [IP_Flow 19-1704] No user IP repositories specified
-INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
-INFO: [DRC 23-27] Running DRC with 20 threads
-WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:
-
- set_property CFGBVS value1 [current_design]
- #where value1 is either VCCO or GND
-
- set_property CONFIG_VOLTAGE value2 [current_design]
- #where value2 is the voltage provided to configuration bank 0
-
-Refer to the device configuration user guide for more information.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0], vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]... and (the first 15 of 23 listed).
-INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
-INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
-INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
-Loading data files...
-Loading site data...
-Loading route data...
-Processing options...
-Creating bitmap...
-Creating bitstream...
-Writing bitstream ./KC705_top.bit...
-INFO: [Vivado 12-1842] Bitgen Completed Successfully.
-INFO: [Common 17-83] Releasing license: Implementation
-25 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
-write_bitstream completed successfully
-write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3192.418 ; gain = 608.984 ; free physical = 10391 ; free virtual = 16467
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Hog describe set to: v0.0.2-2993113-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty...
-INFO: [Hog:Msg-0] Copying main binary file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit into /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty/KC705_testing-v0.0.2-2993113-dirty.bit...
-INFO: [Hog:Msg-0] Copying /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx file into /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty/KC705_testing-v0.0.2-2993113-dirty.ltx...
-INFO: [Hog:Msg-0] All done.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 16:56:00 2024...
-
-*** Running vivado
-    with args -log KC705_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-
-
-****** Vivado v2024.1.2 (64-bit)
-  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-  **** Start of session at: Wed Dec 18 17:28:19 2024
-    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-
-source KC705_top.tcl -notrace
-Command: open_checkpoint KC705_top_routed.dcp
-INFO: [Device 21-403] Loading part xc7k325tffg900-2
-INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
-Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1808.473 ; gain = 0.000 ; free physical = 11419 ; free virtual = 16834
-INFO: [Netlist 29-17] Analyzing 504 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
-INFO: [Project 1-570] Preparing netlist for logic optimization
-Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1898.066 ; gain = 0.000 ; free physical = 11315 ; free virtual = 16744
-INFO: [Timing 38-478] Restoring timing data from binary archive.
-INFO: [Timing 38-479] Binary timing data restore complete.
-INFO: [Project 1-856] Restoring constraints from binary archive.
-INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
-  general.maxThreads
-INFO: [Project 1-853] Binary constraint restore complete.
-INFO: [Designutils 20-5722] Start Reading Physical Databases.
-Reading placement.
-Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2566.730 ; gain = 0.000 ; free physical = 10712 ; free virtual = 16166
-Reading placer database...
-Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.730 ; gain = 0.000 ; free physical = 10712 ; free virtual = 16166
-Read PlaceDB: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2566.730 ; gain = 0.000 ; free physical = 10711 ; free virtual = 16165
-Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.730 ; gain = 0.000 ; free physical = 10711 ; free virtual = 16165
-Reading routing.
-Read RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2566.730 ; gain = 0.000 ; free physical = 10711 ; free virtual = 16165
-Read Physdb Files: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2566.730 ; gain = 0.000 ; free physical = 10711 ; free virtual = 16165
-Restored from archive | CPU: 0.610000 secs | Memory: 13.097984 MB |
-Finished XDEF File Restore: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2566.730 ; gain = 5.938 ; free physical = 10711 ; free virtual = 16165
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.730 ; gain = 0.000 ; free physical = 10711 ; free virtual = 16165
-INFO: [Project 1-111] Unisim Transformation Summary:
-  A total of 258 instances were transformed.
-  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 220 instances
-  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
-  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
-
-INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1.2 (64-bit) build 5164865
-WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
-open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2583.605 ; gain = 1170.953 ; free physical = 10703 ; free virtual = 16157
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 16
-INFO: [Hog:Msg-0] All done.
-Command: write_bitstream -force KC705_top.bit
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Running DRC as a precondition to command write_bitstream
-INFO: [IP_Flow 19-234] Refreshing IP repositories
-INFO: [IP_Flow 19-1704] No user IP repositories specified
-INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
-INFO: [DRC 23-27] Running DRC with 16 threads
-WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:
-
- set_property CFGBVS value1 [current_design]
- #where value1 is either VCCO or GND
-
- set_property CONFIG_VOLTAGE value2 [current_design]
- #where value2 is the voltage provided to configuration bank 0
-
-Refer to the device configuration user guide for more information.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0], vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]... and (the first 15 of 23 listed).
-INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
-INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
-INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
-Loading data files...
-Loading site data...
-Loading route data...
-Processing options...
-Creating bitmap...
-Creating bitstream...
-Writing bitstream ./KC705_top.bit...
-INFO: [Vivado 12-1842] Bitgen Completed Successfully.
-INFO: [Common 17-83] Releasing license: Implementation
-25 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
-write_bitstream completed successfully
-write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 3189.621 ; gain = 606.016 ; free physical = 10245 ; free virtual = 15716
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Hog describe set to: v0.0.2-2993113-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty...
-INFO: [Hog:Msg-0] Copying main binary file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit into /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty/KC705_testing-v0.0.2-2993113-dirty.bit...
-INFO: [Hog:Msg-0] Copying /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx file into /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty/KC705_testing-v0.0.2-2993113-dirty.ltx...
-INFO: [Hog:Msg-0] All done.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 17:29:17 2024...
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.sh b/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.sh
deleted file mode 100755
index afb6ebf..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.sh
+++ /dev/null
@@ -1,44 +0,0 @@
-#!/bin/sh
-
-# 
-# Vivado(TM)
-# runme.sh: a Vivado-generated Runs Script for UNIX
-# Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-# Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-# 
-
-if [ -z "$PATH" ]; then
-  PATH=/tools/Xilinx/Vivado/2024.1/ids_lite/ISE/bin/lin64:/tools/Xilinx/Vivado/2024.1/bin
-else
-  PATH=/tools/Xilinx/Vivado/2024.1/ids_lite/ISE/bin/lin64:/tools/Xilinx/Vivado/2024.1/bin:$PATH
-fi
-export PATH
-
-if [ -z "$LD_LIBRARY_PATH" ]; then
-  LD_LIBRARY_PATH=
-else
-  LD_LIBRARY_PATH=:$LD_LIBRARY_PATH
-fi
-export LD_LIBRARY_PATH
-
-HD_PWD='/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1'
-cd "$HD_PWD"
-
-HD_LOG=runme.log
-/bin/touch $HD_LOG
-
-ISEStep="./ISEWrap.sh"
-EAStep()
-{
-     $ISEStep $HD_LOG "$@" >> $HD_LOG 2>&1
-     if [ $? -ne 0 ]
-     then
-         exit
-     fi
-}
-
-# pre-commands:
-/bin/touch .write_bitstream.begin.rst
-EAStep vivado -log KC705_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/tight_setup_hold_pins.txt b/Projects/KC705_testing/KC705_testing.runs/impl_1/tight_setup_hold_pins.txt
deleted file mode 100644
index 97ac715..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/tight_setup_hold_pins.txt
+++ /dev/null
@@ -1,108 +0,0 @@
-+=================================================================================+=================================================================================+===================================================================================================================================================+
-| Launch Setup Clock                                                              | Launch Hold Clock                                                               | Pin                                                                                                                                               |
-+=================================================================================+=================================================================================+===================================================================================================================================================+
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D                                                                                  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D                                                                                  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[3]/D                                                                                          |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D                                                                                          |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | vio_tx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D                                                                                          |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D                                                                                  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | vio_tx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[2]/D                                                                                          |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D                                                                                  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D                                                                                  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D                                                                                  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D                                                                                          |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | vio_tx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D                                                                                          |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D                                                                                  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[2]/D                                                                                          |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D                                                                                  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D                                                                                  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | vio_rx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[11]/D                                                                                         |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D                                                                                  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]/D |
-+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou b/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
deleted file mode 100644
index 28b4055..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
+++ /dev/null
@@ -1,24 +0,0 @@
-#-----------------------------------------------------------
-# Vivado v2024.1.2 (64-bit)
-# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 18 17:28:19 2024
-# Process ID: 300001
-# Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1
-# Command line: vivado -log KC705_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-# Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
-# Journal file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
-# Running On        :fmasmitsxps15
-# Platform          :Ubuntu
-# Operating System  :Ubuntu 20.04.6 LTS
-# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.400 MHz
-# CPU Physical cores:10
-# CPU Logical cores :20
-# Host memory       :16599 MB
-# Swap memory       :4294 MB
-# Total Virtual     :20894 MB
-# Available Virtual :18514 MB
-#-----------------------------------------------------------
-source KC705_top.tcl -notrace
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.pb
deleted file mode 100644
index d80f8d5..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado_236962.backup.jou b/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado_236962.backup.jou
deleted file mode 100644
index 2a01891..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado_236962.backup.jou
+++ /dev/null
@@ -1,24 +0,0 @@
-#-----------------------------------------------------------
-# Vivado v2024.1.2 (64-bit)
-# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 18 16:51:31 2024
-# Process ID: 236962
-# Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1
-# Command line: vivado -log KC705_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-# Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
-# Journal file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
-# Running On        :fmasmitsxps15
-# Platform          :Ubuntu
-# Operating System  :Ubuntu 20.04.6 LTS
-# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.400 MHz
-# CPU Physical cores:10
-# CPU Logical cores :20
-# Host memory       :16599 MB
-# Swap memory       :4294 MB
-# Total Virtual     :20894 MB
-# Available Virtual :19401 MB
-#-----------------------------------------------------------
-source KC705_top.tcl -notrace
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado_292187.backup.jou b/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado_292187.backup.jou
deleted file mode 100644
index 7eab91a..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado_292187.backup.jou
+++ /dev/null
@@ -1,24 +0,0 @@
-#-----------------------------------------------------------
-# Vivado v2024.1.2 (64-bit)
-# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 18 16:55:08 2024
-# Process ID: 292187
-# Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1
-# Command line: vivado -log KC705_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-# Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
-# Journal file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
-# Running On        :fmasmitsxps15
-# Platform          :Ubuntu
-# Operating System  :Ubuntu 20.04.6 LTS
-# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.400 MHz
-# CPU Physical cores:10
-# CPU Logical cores :20
-# Host memory       :16599 MB
-# Swap memory       :4294 MB
-# Total Virtual     :20894 MB
-# Available Virtual :19411 MB
-#-----------------------------------------------------------
-source KC705_top.tcl -notrace
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/write_bitstream.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/write_bitstream.pb
deleted file mode 100644
index 3b6d662..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/write_bitstream.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/KC705_top_propImpl.xdc b/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/KC705_top_propImpl.xdc
deleted file mode 100644
index 8e87acc..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/KC705_top_propImpl.xdc
+++ /dev/null
@@ -1,17 +0,0 @@
-set_property SRC_FILE_INFO {cfile:/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc rfile:../../../../../sources/constraints/KC705_physical.xdc id:1} [current_design]
-set_property src_info {type:XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
-set_property PACKAGE_PIN AD12 [get_ports {clk_sys_diff[0]}]
-set_property src_info {type:XDC file:1 line:3 export:INPUT save:INPUT read:READ} [current_design]
-set_property PACKAGE_PIN AD11 [get_ports {clk_sys_diff[1]}]
-set_property src_info {type:XDC file:1 line:4 export:INPUT save:INPUT read:READ} [current_design]
-set_property PACKAGE_PIN G8   [get_ports {clk_trans_diff[0]}]
-set_property src_info {type:XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
-set_property PACKAGE_PIN G7   [get_ports {clk_trans_diff[1]}]
-set_property src_info {type:XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]
-set_property PACKAGE_PIN K2   [get_ports {data_out_diff[0]}]
-set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
-set_property PACKAGE_PIN K1   [get_ports {data_out_diff[1]}]
-set_property src_info {type:XDC file:1 line:8 export:INPUT save:INPUT read:READ} [current_design]
-set_property PACKAGE_PIN K6   [get_ports {data_in_diff[0]}]
-set_property src_info {type:XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
-set_property PACKAGE_PIN K5   [get_ports {data_in_diff[1]}]
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/.vivado.begin.rst b/Projects/KC705_testing/KC705_testing.runs/synth_1/.vivado.begin.rst
index 753b425..ea27923 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/.vivado.begin.rst
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/.vivado.begin.rst
@@ -1,5 +1,5 @@
 <?xml version="1.0"?>
 <ProcessHandle Version="1" Minor="0">
-    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="236347" HostCore="20" HostMemory="16210284">
+    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="302946" HostCore="20" HostMemory="16210284">
     </Process>
 </ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/.vivado.end.rst b/Projects/KC705_testing/KC705_testing.runs/synth_1/.vivado.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp
deleted file mode 100644
index a5976aa..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.tcl b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.tcl
index 3038237..af10044 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.tcl
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.tcl
@@ -56,6 +56,7 @@ if {$::dispatch::connected} {
 }
 
 OPTRACE "synth_1" START { ROLLUP_AUTO }
+set_param chipscope.maxJobs 5
 set_msg_config  -string {{.*The IP file '.*' has been moved from its original location, as a result the outputs for this IP will now be generated in '.*'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands..*}}  -suppress  -regexp
 set_msg_config  -string {{.*File '.*.xci' referenced by design '.*' could not be found..*}}  -suppress  -regexp
 OPTRACE "Creating in-memory project" START { }
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds
index 4d21b1b..e8ff29e 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds
@@ -3,8 +3,8 @@
 # SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
 # IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
 # SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 18 16:50:35 2024
-# Process ID: 236391
+# Start of session at: Wed Dec 18 17:35:36 2024
+# Process ID: 302990
 # Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1
 # Command line: vivado -log KC705_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source KC705_top.tcl
 # Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds
@@ -19,15 +19,15 @@
 # Host memory       :16599 MB
 # Swap memory       :4294 MB
 # Total Virtual     :20894 MB
-# Available Virtual :19407 MB
+# Available Virtual :14928 MB
 #-----------------------------------------------------------
 source KC705_top.tcl -notrace
-create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1414.504 ; gain = 0.023 ; free physical = 12093 ; free virtual = 18124
+create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1412.672 ; gain = 0.023 ; free physical = 10147 ; free virtual = 15743
 source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-synthesis.tcl
 INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
 CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
 INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty...
+INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-06D0215-dirty...
 INFO: [Hog:Msg-0] Opening project KC705_testing...
 Scanning sources...
 Finished scanning sources
@@ -36,422 +36,13 @@ INFO: [IP_Flow 19-1704] No user IP repositories specified
 INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
 INFO: [Hog:Msg-0] Checking KC705_testing list files...
 INFO: [Hog:Msg-0] Retrieved Vivado project files...
-CRITICAL WARNING: [Hog:MsgAndLog-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.srcs/sources_1/ip/vio_RX/vio_RX.xci was found in project but not in list files or .hog/extra.files
+INFO: [Hog:Msg-0] Design List Files matches project. Nothing to do.
 INFO: [Hog:Msg-0] Simulation List Files matches project. Nothing to do.
 INFO: [Hog:Msg-0] Constraint List Files matches project. Nothing to do.
 INFO: [Hog:Msg-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top//KC705_testing/hog.conf matches project. Nothing to do
-WARNING: [Hog:Msg-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top//KC705_testing/sim.conf not found. Skipping properties check
-CRITICAL WARNING: [Hog:Msg-0] Number of errors: 1 (Design List files = 1, hog.conf = 0).
+INFO: [Hog:Msg-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top//KC705_testing/sim.conf matches project. Nothing to do
+INFO: [Hog:Msg-0] Design List files and hog.conf match project. All ok!
 INFO: [Hog:Msg-0] Simulation list files match project. All ok!
 INFO: [Hog:Msg-0] Simulation config files match project. All ok!
 INFO: [Hog:Msg-0] All done.
-CRITICAL WARNING: [Hog:Msg-0] Project list or hog.conf mismatch, will use current SHA (2993113) and version will be set to 0.
 INFO: [Hog:Msg-0] Evaluating non committed changes...
-WARNING: [Hog:Msg-0] Found non committed changes:...
- .../KC705_testing.cache/wt/project.wpc             |     2 +-
- .../impl_1/.Vivado_Implementation.queue.rst        |     0
- .../impl_1/.init_design.begin.rst                  |     5 -
- .../KC705_testing.runs/impl_1/.init_design.end.rst |     0
- .../impl_1/.opt_design.begin.rst                   |     5 -
- .../KC705_testing.runs/impl_1/.opt_design.end.rst  |     0
- .../impl_1/.phys_opt_design.begin.rst              |     5 -
- .../impl_1/.phys_opt_design.end.rst                |     0
- .../impl_1/.place_design.begin.rst                 |     5 -
- .../impl_1/.place_design.end.rst                   |     0
- .../impl_1/.route_design.begin.rst                 |     5 -
- .../impl_1/.route_design.end.rst                   |     0
- .../KC705_testing.runs/impl_1/.vivado.begin.rst    |    25 -
- .../KC705_testing.runs/impl_1/.vivado.end.rst      |     0
- .../impl_1/.write_bitstream.begin.rst              |     5 -
- .../impl_1/.write_bitstream.end.rst                |     0
- .../KC705_testing.runs/impl_1/ISEWrap.js           |   270 -
- .../KC705_testing.runs/impl_1/ISEWrap.sh           |    85 -
- .../KC705_testing.runs/impl_1/KC705_top.bit        |   Bin 11443718 -> 0 bytes
- .../KC705_testing.runs/impl_1/KC705_top.ltx        |  1405 --
- .../KC705_testing.runs/impl_1/KC705_top.tcl        |   391 -
- .../KC705_testing.runs/impl_1/KC705_top.vdi        |  1183 --
- .../impl_1/KC705_top_2312.backup.vdi               |  1126 --
- .../impl_1/KC705_top_bus_skew_routed.pb            |     2 -
- .../impl_1/KC705_top_bus_skew_routed.rpt           |   429 -
- .../impl_1/KC705_top_bus_skew_routed.rpx           |   Bin 106871 -> 0 bytes
- .../impl_1/KC705_top_clock_utilization_routed.rpt  |   285 -
- .../impl_1/KC705_top_control_sets_placed.rpt       |   368 -
- .../impl_1/KC705_top_drc_opted.pb                  |   Bin 37 -> 0 bytes
- .../impl_1/KC705_top_drc_opted.rpt                 |    49 -
- .../impl_1/KC705_top_drc_opted.rpx                 |   Bin 1630 -> 0 bytes
- .../impl_1/KC705_top_drc_routed.pb                 |   Bin 75 -> 0 bytes
- .../impl_1/KC705_top_drc_routed.rpt                |    86 -
- .../impl_1/KC705_top_drc_routed.rpx                |   Bin 10681 -> 0 bytes
- .../impl_1/KC705_top_io_placed.rpt                 |   942 --
- .../impl_1/KC705_top_methodology_drc_routed.pb     |   Bin 53 -> 0 bytes
- .../impl_1/KC705_top_methodology_drc_routed.rpt    |   824 --
- .../impl_1/KC705_top_methodology_drc_routed.rpx    |   Bin 208201 -> 0 bytes
- .../KC705_testing.runs/impl_1/KC705_top_opt.dcp    |   Bin 2379342 -> 0 bytes
- .../impl_1/KC705_top_physopt.dcp                   |   Bin 3162543 -> 0 bytes
- .../KC705_testing.runs/impl_1/KC705_top_placed.dcp |   Bin 3172972 -> 0 bytes
- .../impl_1/KC705_top_power_routed.rpt              |   184 -
- .../impl_1/KC705_top_power_routed.rpx              |   Bin 5235253 -> 0 bytes
- .../impl_1/KC705_top_power_summary_routed.pb       |   Bin 855 -> 0 bytes
- .../impl_1/KC705_top_route_status.pb               |   Bin 44 -> 0 bytes
- .../impl_1/KC705_top_route_status.rpt              |    12 -
- .../KC705_testing.runs/impl_1/KC705_top_routed.dcp |   Bin 3720372 -> 0 bytes
- .../impl_1/KC705_top_timing_summary_routed.pb      |   Bin 110 -> 0 bytes
- .../impl_1/KC705_top_timing_summary_routed.rpt     | 14125 -------------------
- .../impl_1/KC705_top_timing_summary_routed.rpx     |   Bin 1298933 -> 0 bytes
- .../impl_1/KC705_top_timing_summary_routed_1.pb    |   Bin 110 -> 0 bytes
- .../impl_1/KC705_top_timing_summary_routed_1.rpt   | 14125 -------------------
- .../impl_1/KC705_top_timing_summary_routed_1.rpx   |   Bin 1298945 -> 0 bytes
- .../impl_1/KC705_top_utilization_placed.pb         |   Bin 291 -> 0 bytes
- .../impl_1/KC705_top_utilization_placed.rpt        |   249 -
- .../KC705_testing.runs/impl_1/clockInfo.txt        |    10 -
- .../KC705_testing.runs/impl_1/debug_nets.ltx       |  1405 --
- .../KC705_testing.runs/impl_1/gen_run.xml          |   202 -
- .../KC705_testing.runs/impl_1/htr.txt              |    10 -
- .../KC705_testing.runs/impl_1/init_design.pb       |   Bin 10590 -> 0 bytes
- .../KC705_testing.runs/impl_1/opt_design.pb        |   Bin 19407 -> 0 bytes
- .../KC705_testing.runs/impl_1/phys_opt_design.pb   |   Bin 22246 -> 0 bytes
- .../KC705_testing.runs/impl_1/place_design.pb      |   Bin 25137 -> 0 bytes
- .../KC705_testing.runs/impl_1/project.wdf          |    39 -
- .../KC705_testing.runs/impl_1/route_design.pb      |   Bin 33299 -> 0 bytes
- .../impl_1/route_report_utilization_0.pb           |   Bin 291 -> 0 bytes
- .../impl_1/route_report_utilization_0.rpt          |   249 -
- .../KC705_testing.runs/impl_1/rundef.js            |    45 -
- .../KC705_testing.runs/impl_1/runme.bat            |    11 -
- .../KC705_testing.runs/impl_1/runme.log            |  1173 --
- .../KC705_testing.runs/impl_1/runme.sh             |    44 -
- .../impl_1/tight_setup_hold_pins.txt               |   108 -
- .../KC705_testing.runs/impl_1/vivado.jou           |    24 -
- .../KC705_testing.runs/impl_1/vivado.pb            |   Bin 112 -> 0 bytes
- .../impl_1/vivado_2312.backup.jou                  |    24 -
- .../KC705_testing.runs/impl_1/write_bitstream.pb   |   Bin 11986 -> 0 bytes
- .../synth_1/.Xil/KC705_top_propImpl.xdc            |    17 -
- .../KC705_testing.runs/synth_1/.vivado.begin.rst   |     2 +-
- .../KC705_testing.runs/synth_1/.vivado.end.rst     |     0
- .../KC705_testing.runs/synth_1/KC705_top.dcp       |   Bin 21977 -> 0 bytes
- .../KC705_testing.runs/synth_1/KC705_top.tcl       |     1 -
- .../KC705_testing.runs/synth_1/KC705_top.vds       |   442 +-
- .../synth_1/KC705_top_utilization_synth.pb         |   Bin 291 -> 0 bytes
- .../synth_1/KC705_top_utilization_synth.rpt        |   187 -
- .../synth_1/__synthesis_is_complete__              |     0
- .../KC705_testing.runs/synth_1/gen_run.xml         |     2 +-
- .../synth_1/incr_synth_reason.pb                   |     1 -
- .../KC705_testing.runs/synth_1/runme.log           |   438 +-
- .../KC705_testing.runs/synth_1/vivado.jou          |     6 +-
- .../KC705_testing.runs/synth_1/vivado.pb           |   Bin 52998 -> 2586 bytes
- .../utils_1/imports/synth_1/KC705_top.dcp          |   Bin 21967 -> 21977 bytes
- Projects/KC705_testing/KC705_testing.xpr           |    87 +-
- vivado.log                                         |     2 +
- vivado_pid540.str                                  |  1077 --
- 94 files changed, 61 insertions(+), 41742 deletions(-)
-CRITICAL WARNING: [Hog:Msg-0] Repository is not clean, will use current SHA (2993113) and create a dirty bitfile...
-INFO: [Hog:Msg-0] Git describe for 0000000 is: v0.0.2-2993113-dirty
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
-INFO: [Hog:WriteGenerics-0] Passing parameters/generics to project's top module...
-INFO: [Hog:WriteGenerics-0] Setting parameters/generics...
-INFO: [Hog:Msg-0] Opening version file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/versions.txt...
- ------------------------- PRE SYNTHESIS -------------------------
- 18/12/2024 at 16:50:48
- Firmware date and time: 18122024, 00164819
- Global SHA: 2993113, VER: 0.0.0
- Constraints SHA: 2993113, VER: 0.0.2
- Top SHA: ab3d196, VER: 0.0.0
- Hog SHA: 219f277, VER: 8.15.4
- --- Libraries ---
- xil_defaultlib SHA: 2993113, VER: 0.0.2
- ips SHA: 2993113, VER: 0.0.2
- -----------------------------------------------------------------
-INFO: [Hog:CheckYmlRef-0] .gitlab-ci.yml not found in /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705. Skipping this step
-INFO: [Hog:Msg-0] All done.
-Command: read_checkpoint -auto_incremental -incremental /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp
-INFO: [Vivado 12-5825] Read reference checkpoint from /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp for incremental synthesis
-INFO: [Vivado 12-7989] Please ensure there are no constraint changes
-Command: synth_design -top KC705_top -part xc7k325tffg900-2
-Starting synth_design
-Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
-INFO: [Device 21-403] Loading part xc7k325tffg900-2
-INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
-INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
-INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
-INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
-INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
-INFO: [Synth 8-7075] Helper process launched with PID 236560
----------------------------------------------------------------------------------
-Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2284.809 ; gain = 402.711 ; free physical = 10905 ; free virtual = 16940
----------------------------------------------------------------------------------
-INFO: [Synth 8-638] synthesizing module 'KC705_top' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:45]
-	Parameter GLOBAL_DATE bound to: 32'b00011000000100100010000000100100 
-	Parameter GLOBAL_TIME bound to: 32'b00000000000101100100100000011001 
-	Parameter GLOBAL_VER bound to: 32'b00000000000000000000000000000000 
-	Parameter GLOBAL_SHA bound to: 32'b00000010100110010011000100010011 
-	Parameter TOP_VER bound to: 32'b00000000000000000000000000000000 
-	Parameter TOP_SHA bound to: 32'b00001010101100111101000110010110 
-	Parameter CON_VER bound to: 32'b00000000000000000000000000000010 
-	Parameter CON_SHA bound to: 32'b00000010100110010011000100010011 
-	Parameter HOG_VER bound to: 32'b00001000000011110000000000000100 
-	Parameter HOG_SHA bound to: 32'b00000010000110011111001001110111 
-	Parameter IPS_VER bound to: 32'b00000000000000000000000000000010 
-	Parameter IPS_SHA bound to: 32'b00000010100110010011000100010011 
-	Parameter XIL_DEFAULTLIB_VER bound to: 32'b00000000000000000000000000000010 
-	Parameter XIL_DEFAULTLIB_SHA bound to: 32'b00000010100110010011000100010011 
-INFO: [Synth 8-113] binding component instance 'IBUFDS_sys_clk' to cell 'IBUFDS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:286]
-INFO: [Synth 8-3491] module 'trans_wiz' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/trans_wiz_stub.vhdl:6' bound to instance 'trans_wiz_TxRx' of component 'trans_wiz' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:300]
-INFO: [Synth 8-638] synthesizing module 'trans_wiz' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/trans_wiz_stub.vhdl:68]
-INFO: [Synth 8-3491] module 'vio_DRP' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_DRP_stub.vhdl:6' bound to instance 'vio_DRP_settings' of component 'vio_DRP' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:383]
-INFO: [Synth 8-638] synthesizing module 'vio_DRP' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_DRP_stub.vhdl:19]
-INFO: [Synth 8-3491] module 'vio_QPLL' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_QPLL_stub.vhdl:6' bound to instance 'vio_qppl_lck_pd' of component 'vio_QPLL' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:394]
-INFO: [Synth 8-638] synthesizing module 'vio_QPLL' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_QPLL_stub.vhdl:16]
-INFO: [Synth 8-3491] module 'vio_TRANS' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_TRANS_stub.vhdl:6' bound to instance 'vio_TRANS_settings' of component 'vio_TRANS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:402]
-INFO: [Synth 8-638] synthesizing module 'vio_TRANS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_TRANS_stub.vhdl:19]
-INFO: [Synth 8-3491] module 'vio_RX' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_RX_stub.vhdl:6' bound to instance 'vio_rx_settings' of component 'vio_RX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:413]
-INFO: [Synth 8-638] synthesizing module 'vio_RX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_RX_stub.vhdl:26]
-INFO: [Synth 8-3491] module 'vio_TX' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_TX_stub.vhdl:6' bound to instance 'vio_tx_settings' of component 'vio_TX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:431]
-INFO: [Synth 8-638] synthesizing module 'vio_TX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_TX_stub.vhdl:20]
-INFO: [Synth 8-3491] module 'vio_misc' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_misc_stub.vhdl:6' bound to instance 'vio_misc_settings' of component 'vio_misc' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:443]
-INFO: [Synth 8-638] synthesizing module 'vio_misc' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_misc_stub.vhdl:17]
-INFO: [Synth 8-3491] module 'ila_data_in' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/ila_data_in_stub.vhdl:6' bound to instance 'ila_data_inout' of component 'ila_data_in' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:452]
-INFO: [Synth 8-638] synthesizing module 'ila_data_in' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/ila_data_in_stub.vhdl:15]
-INFO: [Synth 8-256] done synthesizing module 'KC705_top' (0#1) [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:45]
----------------------------------------------------------------------------------
-Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2375.777 ; gain = 493.680 ; free physical = 10807 ; free virtual = 16843
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Handling Custom Attributes
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2378.746 ; gain = 496.648 ; free physical = 10803 ; free virtual = 16839
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2378.746 ; gain = 496.648 ; free physical = 10803 ; free virtual = 16839
----------------------------------------------------------------------------------
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2386.746 ; gain = 0.000 ; free physical = 10799 ; free virtual = 16835
-INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-570] Preparing netlist for logic optimization
-
-Processing XDC Constraints
-Initializing timing engine
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz/trans_wiz_in_context.xdc] for cell 'trans_wiz_TxRx'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz/trans_wiz_in_context.xdc] for cell 'trans_wiz_TxRx'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP/vio_DRP_in_context.xdc] for cell 'vio_DRP_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP/vio_DRP_in_context.xdc] for cell 'vio_DRP_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL/vio_QPLL_in_context.xdc] for cell 'vio_qppl_lck_pd'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL/vio_QPLL_in_context.xdc] for cell 'vio_qppl_lck_pd'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS/vio_TRANS_in_context.xdc] for cell 'vio_TRANS_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS/vio_TRANS_in_context.xdc] for cell 'vio_TRANS_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/vio_RX/vio_RX_in_context.xdc] for cell 'vio_rx_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/vio_RX/vio_RX_in_context.xdc] for cell 'vio_rx_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc/vio_misc_in_context.xdc] for cell 'vio_misc_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc/vio_misc_in_context.xdc] for cell 'vio_misc_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX/vio_TX_in_context.xdc] for cell 'vio_tx_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX/vio_TX_in_context.xdc] for cell 'vio_tx_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in/ila_data_in_in_context.xdc] for cell 'ila_data_inout'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in/ila_data_in_in_context.xdc] for cell 'ila_data_inout'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
-INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/KC705_top_propImpl.xdc].
-Resolution: To avoid this warning, move constraints listed in [.Xil/KC705_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
-Completed Processing XDC Constraints
-
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.848 ; gain = 0.000 ; free physical = 10791 ; free virtual = 16827
-INFO: [Project 1-111] Unisim Transformation Summary:
-No Unisim elements were transformed.
-
-Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.848 ; gain = 0.000 ; free physical = 10791 ; free virtual = 16827
-WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila_data_inout' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
-WARNING: [Timing 38-316] Clock period '16.667' specified during out-of-context synthesis of instance 'trans_wiz_TxRx' at clock pin 'sysclk_in' is different from the actual clock period '5.000', this can lead to different synthesis results.
-WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_DRP_settings' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
-WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_TRANS_settings' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
-WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_misc_settings' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
-WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_qppl_lck_pd' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
-WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_rx_settings' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
-WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_tx_settings' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
-INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
-INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
----------------------------------------------------------------------------------
-Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10791 ; free virtual = 16827
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Loading Part and Timing Information
----------------------------------------------------------------------------------
-Loading part: xc7k325tffg900-2
----------------------------------------------------------------------------------
-Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10791 ; free virtual = 16827
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Applying 'set_property' XDC Constraints
----------------------------------------------------------------------------------
-Applied set_property KEEP_HIERARCHY = SOFT for trans_wiz_TxRx. (constraint file  auto generated constraint).
-Applied set_property KEEP_HIERARCHY = SOFT for vio_DRP_settings. (constraint file  auto generated constraint).
-Applied set_property KEEP_HIERARCHY = SOFT for vio_qppl_lck_pd. (constraint file  auto generated constraint).
-Applied set_property KEEP_HIERARCHY = SOFT for vio_TRANS_settings. (constraint file  auto generated constraint).
-Applied set_property KEEP_HIERARCHY = SOFT for vio_rx_settings. (constraint file  auto generated constraint).
-Applied set_property KEEP_HIERARCHY = SOFT for vio_misc_settings. (constraint file  auto generated constraint).
-Applied set_property KEEP_HIERARCHY = SOFT for vio_tx_settings. (constraint file  auto generated constraint).
-Applied set_property KEEP_HIERARCHY = SOFT for ila_data_inout. (constraint file  auto generated constraint).
----------------------------------------------------------------------------------
-Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10791 ; free virtual = 16827
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10788 ; free virtual = 16824
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start RTL Component Statistics 
----------------------------------------------------------------------------------
-Detailed RTL Component Info : 
----------------------------------------------------------------------------------
-Finished RTL Component Statistics 
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Part Resource Summary
----------------------------------------------------------------------------------
-Part Resources:
-DSPs: 840 (col length:140)
-BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
----------------------------------------------------------------------------------
-Finished Part Resource Summary
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Cross Boundary and Area Optimization
----------------------------------------------------------------------------------
-WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
----------------------------------------------------------------------------------
-Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10785 ; free virtual = 16826
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Applying XDC Timing Constraints
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Timing Optimization
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Technology Mapping
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start IO Insertion
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Flattening Before IO Insertion
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Flattening Before IO Insertion
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Final Netlist Cleanup
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Final Netlist Cleanup
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Renaming Generated Instances
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Rebuilding User Hierarchy
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Renaming Generated Ports
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Handling Custom Attributes
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Renaming Generated Nets
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Writing Synthesis Report
----------------------------------------------------------------------------------
-
-Report BlackBoxes: 
-+------+--------------+----------+
-|      |BlackBox name |Instances |
-+------+--------------+----------+
-|1     |trans_wiz     |         1|
-|2     |vio_DRP       |         1|
-|3     |vio_QPLL      |         1|
-|4     |vio_TRANS     |         1|
-|5     |vio_RX        |         1|
-|6     |vio_TX        |         1|
-|7     |vio_misc      |         1|
-|8     |ila_data_in   |         1|
-+------+--------------+----------+
-
-Report Cell Usage: 
-+------+-----------------+------+
-|      |Cell             |Count |
-+------+-----------------+------+
-|1     |ila_data_in_bbox |     1|
-|2     |trans_wiz_bbox   |     1|
-|3     |vio_DRP_bbox     |     1|
-|4     |vio_QPLL_bbox    |     1|
-|5     |vio_RX_bbox      |     1|
-|6     |vio_TRANS_bbox   |     1|
-|7     |vio_TX_bbox      |     1|
-|8     |vio_misc_bbox    |     1|
-|9     |IBUF             |     4|
-|10    |IBUFDS           |     1|
-|11    |OBUF             |     2|
-+------+-----------------+------+
----------------------------------------------------------------------------------
-Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
----------------------------------------------------------------------------------
-Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
-Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2594.848 ; gain = 496.648 ; free physical = 10787 ; free virtual = 16828
-Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
-INFO: [Project 1-571] Translating synthesized netlist
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.848 ; gain = 0.000 ; free physical = 10787 ; free virtual = 16828
-INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-570] Preparing netlist for logic optimization
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.848 ; gain = 0.000 ; free physical = 11084 ; free virtual = 17125
-INFO: [Project 1-111] Unisim Transformation Summary:
-No Unisim elements were transformed.
-
-Synth Design complete | Checksum: 87392fd
-INFO: [Common 17-83] Releasing license: Synthesis
-65 Infos, 11 Warnings, 6 Critical Warnings and 0 Errors encountered.
-synth_design completed successfully
-synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2594.848 ; gain = 1082.281 ; free physical = 11084 ; free virtual = 17125
-INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2034.212; main = 1687.796; forked = 401.116
-INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3583.992; main = 2562.832; forked = 1021.160
-Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.848 ; gain = 0.000 ; free physical = 11084 ; free virtual = 17125
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp' has been generated.
-INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_synth.rpt -pb KC705_top_utilization_synth.pb
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-synthesis.tcl
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.2-2993113-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty...
-INFO: [Hog:Msg-0] All done.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 16:51:17 2024...
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top_utilization_synth.pb b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top_utilization_synth.pb
deleted file mode 100644
index cda212e..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top_utilization_synth.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top_utilization_synth.rpt b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top_utilization_synth.rpt
deleted file mode 100644
index a610bc7..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top_utilization_synth.rpt
+++ /dev/null
@@ -1,187 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:51:16 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_utilization -file KC705_top_utilization_synth.rpt -pb KC705_top_utilization_synth.pb
-| Design       : KC705_top
-| Device       : xc7k325tffg900-2
-| Speed File   : -2
-| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------
-
-Utilization Design Information
-
-Table of Contents
------------------
-1. Slice Logic
-1.1 Summary of Registers by Type
-2. Memory
-3. DSP
-4. IO and GT Specific
-5. Clocking
-6. Specific Feature
-7. Primitives
-8. Black Boxes
-9. Instantiated Netlists
-
-1. Slice Logic
---------------
-
-+-------------------------+------+-------+------------+-----------+-------+
-|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
-+-------------------------+------+-------+------------+-----------+-------+
-| Slice LUTs*             |    0 |     0 |          0 |    203800 |  0.00 |
-|   LUT as Logic          |    0 |     0 |          0 |    203800 |  0.00 |
-|   LUT as Memory         |    0 |     0 |          0 |     64000 |  0.00 |
-| Slice Registers         |    0 |     0 |          0 |    407600 |  0.00 |
-|   Register as Flip Flop |    0 |     0 |          0 |    407600 |  0.00 |
-|   Register as Latch     |    0 |     0 |          0 |    407600 |  0.00 |
-| F7 Muxes                |    0 |     0 |          0 |    101900 |  0.00 |
-| F8 Muxes                |    0 |     0 |          0 |     50950 |  0.00 |
-+-------------------------+------+-------+------------+-----------+-------+
-* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
-Warning! LUT value is adjusted to account for LUT combining.
-Warning! For any ECO changes, please run place_design if there are unplaced instances
-
-
-1.1 Summary of Registers by Type
---------------------------------
-
-+-------+--------------+-------------+--------------+
-| Total | Clock Enable | Synchronous | Asynchronous |
-+-------+--------------+-------------+--------------+
-| 0     |            _ |           - |            - |
-| 0     |            _ |           - |          Set |
-| 0     |            _ |           - |        Reset |
-| 0     |            _ |         Set |            - |
-| 0     |            _ |       Reset |            - |
-| 0     |          Yes |           - |            - |
-| 0     |          Yes |           - |          Set |
-| 0     |          Yes |           - |        Reset |
-| 0     |          Yes |         Set |            - |
-| 0     |          Yes |       Reset |            - |
-+-------+--------------+-------------+--------------+
-
-
-2. Memory
----------
-
-+----------------+------+-------+------------+-----------+-------+
-|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
-+----------------+------+-------+------------+-----------+-------+
-| Block RAM Tile |    0 |     0 |          0 |       445 |  0.00 |
-|   RAMB36/FIFO* |    0 |     0 |          0 |       445 |  0.00 |
-|   RAMB18       |    0 |     0 |          0 |       890 |  0.00 |
-+----------------+------+-------+------------+-----------+-------+
-* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
-
-
-3. DSP
-------
-
-+-----------+------+-------+------------+-----------+-------+
-| Site Type | Used | Fixed | Prohibited | Available | Util% |
-+-----------+------+-------+------------+-----------+-------+
-| DSPs      |    0 |     0 |          0 |       840 |  0.00 |
-+-----------+------+-------+------------+-----------+-------+
-
-
-4. IO and GT Specific
----------------------
-
-+-----------------------------+------+-------+------------+-----------+-------+
-|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
-+-----------------------------+------+-------+------------+-----------+-------+
-| Bonded IOB                  |    8 |     0 |          0 |       500 |  1.60 |
-| Bonded IPADs                |    0 |     0 |          0 |        50 |  0.00 |
-| Bonded OPADs                |    0 |     0 |          0 |        32 |  0.00 |
-| PHY_CONTROL                 |    0 |     0 |          0 |        10 |  0.00 |
-| PHASER_REF                  |    0 |     0 |          0 |        10 |  0.00 |
-| OUT_FIFO                    |    0 |     0 |          0 |        40 |  0.00 |
-| IN_FIFO                     |    0 |     0 |          0 |        40 |  0.00 |
-| IDELAYCTRL                  |    0 |     0 |          0 |        10 |  0.00 |
-| IBUFDS                      |    1 |     0 |          0 |       480 |  0.21 |
-| GTXE2_COMMON                |    0 |     0 |          0 |         4 |  0.00 |
-| GTXE2_CHANNEL               |    0 |     0 |          0 |        16 |  0.00 |
-| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        40 |  0.00 |
-| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        40 |  0.00 |
-| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       500 |  0.00 |
-| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
-| IBUFDS_GTE2                 |    0 |     0 |          0 |         8 |  0.00 |
-| ILOGIC                      |    0 |     0 |          0 |       500 |  0.00 |
-| OLOGIC                      |    0 |     0 |          0 |       500 |  0.00 |
-+-----------------------------+------+-------+------------+-----------+-------+
-
-
-5. Clocking
------------
-
-+------------+------+-------+------------+-----------+-------+
-|  Site Type | Used | Fixed | Prohibited | Available | Util% |
-+------------+------+-------+------------+-----------+-------+
-| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
-| BUFIO      |    0 |     0 |          0 |        40 |  0.00 |
-| MMCME2_ADV |    0 |     0 |          0 |        10 |  0.00 |
-| PLLE2_ADV  |    0 |     0 |          0 |        10 |  0.00 |
-| BUFMRCE    |    0 |     0 |          0 |        20 |  0.00 |
-| BUFHCE     |    0 |     0 |          0 |       168 |  0.00 |
-| BUFR       |    0 |     0 |          0 |        40 |  0.00 |
-+------------+------+-------+------------+-----------+-------+
-
-
-6. Specific Feature
--------------------
-
-+-------------+------+-------+------------+-----------+-------+
-|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
-+-------------+------+-------+------------+-----------+-------+
-| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
-| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
-| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
-| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
-| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
-| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
-| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
-| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
-| XADC        |    0 |     0 |          0 |         1 |  0.00 |
-+-------------+------+-------+------------+-----------+-------+
-
-
-7. Primitives
--------------
-
-+----------+------+---------------------+
-| Ref Name | Used | Functional Category |
-+----------+------+---------------------+
-| IBUF     |    4 |                  IO |
-| OBUF     |    2 |                  IO |
-| IBUFDS   |    1 |                  IO |
-+----------+------+---------------------+
-
-
-8. Black Boxes
---------------
-
-+-------------+------+
-|   Ref Name  | Used |
-+-------------+------+
-| vio_misc    |    1 |
-| vio_TX      |    1 |
-| vio_TRANS   |    1 |
-| vio_RX      |    1 |
-| vio_QPLL    |    1 |
-| vio_DRP     |    1 |
-| trans_wiz   |    1 |
-| ila_data_in |    1 |
-+-------------+------+
-
-
-9. Instantiated Netlists
-------------------------
-
-+----------+------+
-| Ref Name | Used |
-+----------+------+
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/__synthesis_is_complete__ b/Projects/KC705_testing/KC705_testing.runs/synth_1/__synthesis_is_complete__
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/gen_run.xml b/Projects/KC705_testing/KC705_testing.runs/synth_1/gen_run.xml
index 33923d7..62fc15b 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/gen_run.xml
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/gen_run.xml
@@ -1,11 +1,14 @@
 <?xml version="1.0" encoding="UTF-8"?>
-<GenRun Id="synth_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1734537032" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/KC705_top.dcp">
+<GenRun Id="synth_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1734539733" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/KC705_top.dcp">
+  <File Type="VDS-TIMING-PB" Name="KC705_top_timing_summary_synth.pb"/>
+  <File Type="VDS-TIMINGSUMMARY" Name="KC705_top_timing_summary_synth.rpt"/>
+  <File Type="RDS-DCP" Name="KC705_top.dcp"/>
+  <File Type="RDS-UTIL-PB" Name="KC705_top_utilization_synth.pb"/>
+  <File Type="RDS-UTIL" Name="KC705_top_utilization_synth.rpt"/>
+  <File Type="RDS-PROPCONSTRS" Name="KC705_top_drc_synth.rpt"/>
   <File Type="RDS-RDS" Name="KC705_top.vds"/>
   <File Type="REPORTS-TCL" Name="KC705_top_reports.tcl"/>
   <File Type="PA-TCL" Name="KC705_top.tcl"/>
-  <File Type="RDS-DCP" Name="KC705_top.dcp"/>
-  <File Type="RDS-UTIL" Name="KC705_top_utilization_synth.rpt"/>
-  <File Type="RDS-UTIL-PB" Name="KC705_top_utilization_synth.pb"/>
   <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
     <Filter Type="Srcs"/>
     <File Path="$PPRDIR/../../sources/hdl/KC705_top.vhd">
@@ -103,14 +106,14 @@
   </FileSet>
   <Strategy Version="1" Minor="2">
     <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
-    <Step Id="synth_design" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/post-synthesis.tcl" PreStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/pre-synthesis.tcl"/>
+    <Step Id="synth_design" PreStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/pre-synthesis.tcl" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/post-synthesis.tcl"/>
   </Strategy>
-  <BlockFileSet Type="BlockSrcs" Name="vio_RX"/>
-  <BlockFileSet Type="BlockSrcs" Name="vio_misc"/>
   <BlockFileSet Type="BlockSrcs" Name="vio_TX"/>
-  <BlockFileSet Type="BlockSrcs" Name="trans_wiz"/>
-  <BlockFileSet Type="BlockSrcs" Name="ila_data_in"/>
+  <BlockFileSet Type="BlockSrcs" Name="vio_misc"/>
+  <BlockFileSet Type="BlockSrcs" Name="vio_RX"/>
   <BlockFileSet Type="BlockSrcs" Name="vio_TRANS"/>
   <BlockFileSet Type="BlockSrcs" Name="vio_QPLL"/>
   <BlockFileSet Type="BlockSrcs" Name="vio_DRP"/>
+  <BlockFileSet Type="BlockSrcs" Name="ila_data_in"/>
+  <BlockFileSet Type="BlockSrcs" Name="trans_wiz"/>
 </GenRun>
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/incr_synth_reason.pb b/Projects/KC705_testing/KC705_testing.runs/synth_1/incr_synth_reason.pb
deleted file mode 100644
index 4cb4ed4..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/incr_synth_reason.pb
+++ /dev/null
@@ -1 +0,0 @@
-Â6No compile time benefit to using incremental synthesis
\ No newline at end of file
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log b/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log
index a0b7b47..2d25785 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log
@@ -7,17 +7,17 @@
   **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
   **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
   **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-  **** Start of session at: Wed Dec 18 16:50:35 2024
+  **** Start of session at: Wed Dec 18 17:35:36 2024
     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
     ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 
 source KC705_top.tcl -notrace
-create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1414.504 ; gain = 0.023 ; free physical = 12093 ; free virtual = 18124
+create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1412.672 ; gain = 0.023 ; free physical = 10147 ; free virtual = 15743
 source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-synthesis.tcl
 INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
 CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
 INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty...
+INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-06D0215-dirty...
 INFO: [Hog:Msg-0] Opening project KC705_testing...
 Scanning sources...
 Finished scanning sources
@@ -26,422 +26,13 @@ INFO: [IP_Flow 19-1704] No user IP repositories specified
 INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
 INFO: [Hog:Msg-0] Checking KC705_testing list files...
 INFO: [Hog:Msg-0] Retrieved Vivado project files...
-CRITICAL WARNING: [Hog:MsgAndLog-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.srcs/sources_1/ip/vio_RX/vio_RX.xci was found in project but not in list files or .hog/extra.files
+INFO: [Hog:Msg-0] Design List Files matches project. Nothing to do.
 INFO: [Hog:Msg-0] Simulation List Files matches project. Nothing to do.
 INFO: [Hog:Msg-0] Constraint List Files matches project. Nothing to do.
 INFO: [Hog:Msg-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top//KC705_testing/hog.conf matches project. Nothing to do
-WARNING: [Hog:Msg-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top//KC705_testing/sim.conf not found. Skipping properties check
-CRITICAL WARNING: [Hog:Msg-0] Number of errors: 1 (Design List files = 1, hog.conf = 0).
+INFO: [Hog:Msg-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top//KC705_testing/sim.conf matches project. Nothing to do
+INFO: [Hog:Msg-0] Design List files and hog.conf match project. All ok!
 INFO: [Hog:Msg-0] Simulation list files match project. All ok!
 INFO: [Hog:Msg-0] Simulation config files match project. All ok!
 INFO: [Hog:Msg-0] All done.
-CRITICAL WARNING: [Hog:Msg-0] Project list or hog.conf mismatch, will use current SHA (2993113) and version will be set to 0.
 INFO: [Hog:Msg-0] Evaluating non committed changes...
-WARNING: [Hog:Msg-0] Found non committed changes:...
- .../KC705_testing.cache/wt/project.wpc             |     2 +-
- .../impl_1/.Vivado_Implementation.queue.rst        |     0
- .../impl_1/.init_design.begin.rst                  |     5 -
- .../KC705_testing.runs/impl_1/.init_design.end.rst |     0
- .../impl_1/.opt_design.begin.rst                   |     5 -
- .../KC705_testing.runs/impl_1/.opt_design.end.rst  |     0
- .../impl_1/.phys_opt_design.begin.rst              |     5 -
- .../impl_1/.phys_opt_design.end.rst                |     0
- .../impl_1/.place_design.begin.rst                 |     5 -
- .../impl_1/.place_design.end.rst                   |     0
- .../impl_1/.route_design.begin.rst                 |     5 -
- .../impl_1/.route_design.end.rst                   |     0
- .../KC705_testing.runs/impl_1/.vivado.begin.rst    |    25 -
- .../KC705_testing.runs/impl_1/.vivado.end.rst      |     0
- .../impl_1/.write_bitstream.begin.rst              |     5 -
- .../impl_1/.write_bitstream.end.rst                |     0
- .../KC705_testing.runs/impl_1/ISEWrap.js           |   270 -
- .../KC705_testing.runs/impl_1/ISEWrap.sh           |    85 -
- .../KC705_testing.runs/impl_1/KC705_top.bit        |   Bin 11443718 -> 0 bytes
- .../KC705_testing.runs/impl_1/KC705_top.ltx        |  1405 --
- .../KC705_testing.runs/impl_1/KC705_top.tcl        |   391 -
- .../KC705_testing.runs/impl_1/KC705_top.vdi        |  1183 --
- .../impl_1/KC705_top_2312.backup.vdi               |  1126 --
- .../impl_1/KC705_top_bus_skew_routed.pb            |     2 -
- .../impl_1/KC705_top_bus_skew_routed.rpt           |   429 -
- .../impl_1/KC705_top_bus_skew_routed.rpx           |   Bin 106871 -> 0 bytes
- .../impl_1/KC705_top_clock_utilization_routed.rpt  |   285 -
- .../impl_1/KC705_top_control_sets_placed.rpt       |   368 -
- .../impl_1/KC705_top_drc_opted.pb                  |   Bin 37 -> 0 bytes
- .../impl_1/KC705_top_drc_opted.rpt                 |    49 -
- .../impl_1/KC705_top_drc_opted.rpx                 |   Bin 1630 -> 0 bytes
- .../impl_1/KC705_top_drc_routed.pb                 |   Bin 75 -> 0 bytes
- .../impl_1/KC705_top_drc_routed.rpt                |    86 -
- .../impl_1/KC705_top_drc_routed.rpx                |   Bin 10681 -> 0 bytes
- .../impl_1/KC705_top_io_placed.rpt                 |   942 --
- .../impl_1/KC705_top_methodology_drc_routed.pb     |   Bin 53 -> 0 bytes
- .../impl_1/KC705_top_methodology_drc_routed.rpt    |   824 --
- .../impl_1/KC705_top_methodology_drc_routed.rpx    |   Bin 208201 -> 0 bytes
- .../KC705_testing.runs/impl_1/KC705_top_opt.dcp    |   Bin 2379342 -> 0 bytes
- .../impl_1/KC705_top_physopt.dcp                   |   Bin 3162543 -> 0 bytes
- .../KC705_testing.runs/impl_1/KC705_top_placed.dcp |   Bin 3172972 -> 0 bytes
- .../impl_1/KC705_top_power_routed.rpt              |   184 -
- .../impl_1/KC705_top_power_routed.rpx              |   Bin 5235253 -> 0 bytes
- .../impl_1/KC705_top_power_summary_routed.pb       |   Bin 855 -> 0 bytes
- .../impl_1/KC705_top_route_status.pb               |   Bin 44 -> 0 bytes
- .../impl_1/KC705_top_route_status.rpt              |    12 -
- .../KC705_testing.runs/impl_1/KC705_top_routed.dcp |   Bin 3720372 -> 0 bytes
- .../impl_1/KC705_top_timing_summary_routed.pb      |   Bin 110 -> 0 bytes
- .../impl_1/KC705_top_timing_summary_routed.rpt     | 14125 -------------------
- .../impl_1/KC705_top_timing_summary_routed.rpx     |   Bin 1298933 -> 0 bytes
- .../impl_1/KC705_top_timing_summary_routed_1.pb    |   Bin 110 -> 0 bytes
- .../impl_1/KC705_top_timing_summary_routed_1.rpt   | 14125 -------------------
- .../impl_1/KC705_top_timing_summary_routed_1.rpx   |   Bin 1298945 -> 0 bytes
- .../impl_1/KC705_top_utilization_placed.pb         |   Bin 291 -> 0 bytes
- .../impl_1/KC705_top_utilization_placed.rpt        |   249 -
- .../KC705_testing.runs/impl_1/clockInfo.txt        |    10 -
- .../KC705_testing.runs/impl_1/debug_nets.ltx       |  1405 --
- .../KC705_testing.runs/impl_1/gen_run.xml          |   202 -
- .../KC705_testing.runs/impl_1/htr.txt              |    10 -
- .../KC705_testing.runs/impl_1/init_design.pb       |   Bin 10590 -> 0 bytes
- .../KC705_testing.runs/impl_1/opt_design.pb        |   Bin 19407 -> 0 bytes
- .../KC705_testing.runs/impl_1/phys_opt_design.pb   |   Bin 22246 -> 0 bytes
- .../KC705_testing.runs/impl_1/place_design.pb      |   Bin 25137 -> 0 bytes
- .../KC705_testing.runs/impl_1/project.wdf          |    39 -
- .../KC705_testing.runs/impl_1/route_design.pb      |   Bin 33299 -> 0 bytes
- .../impl_1/route_report_utilization_0.pb           |   Bin 291 -> 0 bytes
- .../impl_1/route_report_utilization_0.rpt          |   249 -
- .../KC705_testing.runs/impl_1/rundef.js            |    45 -
- .../KC705_testing.runs/impl_1/runme.bat            |    11 -
- .../KC705_testing.runs/impl_1/runme.log            |  1173 --
- .../KC705_testing.runs/impl_1/runme.sh             |    44 -
- .../impl_1/tight_setup_hold_pins.txt               |   108 -
- .../KC705_testing.runs/impl_1/vivado.jou           |    24 -
- .../KC705_testing.runs/impl_1/vivado.pb            |   Bin 112 -> 0 bytes
- .../impl_1/vivado_2312.backup.jou                  |    24 -
- .../KC705_testing.runs/impl_1/write_bitstream.pb   |   Bin 11986 -> 0 bytes
- .../synth_1/.Xil/KC705_top_propImpl.xdc            |    17 -
- .../KC705_testing.runs/synth_1/.vivado.begin.rst   |     2 +-
- .../KC705_testing.runs/synth_1/.vivado.end.rst     |     0
- .../KC705_testing.runs/synth_1/KC705_top.dcp       |   Bin 21977 -> 0 bytes
- .../KC705_testing.runs/synth_1/KC705_top.tcl       |     1 -
- .../KC705_testing.runs/synth_1/KC705_top.vds       |   442 +-
- .../synth_1/KC705_top_utilization_synth.pb         |   Bin 291 -> 0 bytes
- .../synth_1/KC705_top_utilization_synth.rpt        |   187 -
- .../synth_1/__synthesis_is_complete__              |     0
- .../KC705_testing.runs/synth_1/gen_run.xml         |     2 +-
- .../synth_1/incr_synth_reason.pb                   |     1 -
- .../KC705_testing.runs/synth_1/runme.log           |   438 +-
- .../KC705_testing.runs/synth_1/vivado.jou          |     6 +-
- .../KC705_testing.runs/synth_1/vivado.pb           |   Bin 52998 -> 2586 bytes
- .../utils_1/imports/synth_1/KC705_top.dcp          |   Bin 21967 -> 21977 bytes
- Projects/KC705_testing/KC705_testing.xpr           |    87 +-
- vivado.log                                         |     2 +
- vivado_pid540.str                                  |  1077 --
- 94 files changed, 61 insertions(+), 41742 deletions(-)
-CRITICAL WARNING: [Hog:Msg-0] Repository is not clean, will use current SHA (2993113) and create a dirty bitfile...
-INFO: [Hog:Msg-0] Git describe for 0000000 is: v0.0.2-2993113-dirty
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
-INFO: [Hog:WriteGenerics-0] Passing parameters/generics to project's top module...
-INFO: [Hog:WriteGenerics-0] Setting parameters/generics...
-INFO: [Hog:Msg-0] Opening version file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/versions.txt...
- ------------------------- PRE SYNTHESIS -------------------------
- 18/12/2024 at 16:50:48
- Firmware date and time: 18122024, 00164819
- Global SHA: 2993113, VER: 0.0.0
- Constraints SHA: 2993113, VER: 0.0.2
- Top SHA: ab3d196, VER: 0.0.0
- Hog SHA: 219f277, VER: 8.15.4
- --- Libraries ---
- xil_defaultlib SHA: 2993113, VER: 0.0.2
- ips SHA: 2993113, VER: 0.0.2
- -----------------------------------------------------------------
-INFO: [Hog:CheckYmlRef-0] .gitlab-ci.yml not found in /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705. Skipping this step
-INFO: [Hog:Msg-0] All done.
-Command: read_checkpoint -auto_incremental -incremental /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp
-INFO: [Vivado 12-5825] Read reference checkpoint from /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp for incremental synthesis
-INFO: [Vivado 12-7989] Please ensure there are no constraint changes
-Command: synth_design -top KC705_top -part xc7k325tffg900-2
-Starting synth_design
-Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
-INFO: [Device 21-403] Loading part xc7k325tffg900-2
-INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
-INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
-INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
-INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
-INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
-INFO: [Synth 8-7075] Helper process launched with PID 236560
----------------------------------------------------------------------------------
-Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2284.809 ; gain = 402.711 ; free physical = 10905 ; free virtual = 16940
----------------------------------------------------------------------------------
-INFO: [Synth 8-638] synthesizing module 'KC705_top' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:45]
-	Parameter GLOBAL_DATE bound to: 32'b00011000000100100010000000100100 
-	Parameter GLOBAL_TIME bound to: 32'b00000000000101100100100000011001 
-	Parameter GLOBAL_VER bound to: 32'b00000000000000000000000000000000 
-	Parameter GLOBAL_SHA bound to: 32'b00000010100110010011000100010011 
-	Parameter TOP_VER bound to: 32'b00000000000000000000000000000000 
-	Parameter TOP_SHA bound to: 32'b00001010101100111101000110010110 
-	Parameter CON_VER bound to: 32'b00000000000000000000000000000010 
-	Parameter CON_SHA bound to: 32'b00000010100110010011000100010011 
-	Parameter HOG_VER bound to: 32'b00001000000011110000000000000100 
-	Parameter HOG_SHA bound to: 32'b00000010000110011111001001110111 
-	Parameter IPS_VER bound to: 32'b00000000000000000000000000000010 
-	Parameter IPS_SHA bound to: 32'b00000010100110010011000100010011 
-	Parameter XIL_DEFAULTLIB_VER bound to: 32'b00000000000000000000000000000010 
-	Parameter XIL_DEFAULTLIB_SHA bound to: 32'b00000010100110010011000100010011 
-INFO: [Synth 8-113] binding component instance 'IBUFDS_sys_clk' to cell 'IBUFDS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:286]
-INFO: [Synth 8-3491] module 'trans_wiz' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/trans_wiz_stub.vhdl:6' bound to instance 'trans_wiz_TxRx' of component 'trans_wiz' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:300]
-INFO: [Synth 8-638] synthesizing module 'trans_wiz' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/trans_wiz_stub.vhdl:68]
-INFO: [Synth 8-3491] module 'vio_DRP' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_DRP_stub.vhdl:6' bound to instance 'vio_DRP_settings' of component 'vio_DRP' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:383]
-INFO: [Synth 8-638] synthesizing module 'vio_DRP' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_DRP_stub.vhdl:19]
-INFO: [Synth 8-3491] module 'vio_QPLL' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_QPLL_stub.vhdl:6' bound to instance 'vio_qppl_lck_pd' of component 'vio_QPLL' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:394]
-INFO: [Synth 8-638] synthesizing module 'vio_QPLL' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_QPLL_stub.vhdl:16]
-INFO: [Synth 8-3491] module 'vio_TRANS' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_TRANS_stub.vhdl:6' bound to instance 'vio_TRANS_settings' of component 'vio_TRANS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:402]
-INFO: [Synth 8-638] synthesizing module 'vio_TRANS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_TRANS_stub.vhdl:19]
-INFO: [Synth 8-3491] module 'vio_RX' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_RX_stub.vhdl:6' bound to instance 'vio_rx_settings' of component 'vio_RX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:413]
-INFO: [Synth 8-638] synthesizing module 'vio_RX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_RX_stub.vhdl:26]
-INFO: [Synth 8-3491] module 'vio_TX' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_TX_stub.vhdl:6' bound to instance 'vio_tx_settings' of component 'vio_TX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:431]
-INFO: [Synth 8-638] synthesizing module 'vio_TX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_TX_stub.vhdl:20]
-INFO: [Synth 8-3491] module 'vio_misc' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_misc_stub.vhdl:6' bound to instance 'vio_misc_settings' of component 'vio_misc' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:443]
-INFO: [Synth 8-638] synthesizing module 'vio_misc' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_misc_stub.vhdl:17]
-INFO: [Synth 8-3491] module 'ila_data_in' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/ila_data_in_stub.vhdl:6' bound to instance 'ila_data_inout' of component 'ila_data_in' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:452]
-INFO: [Synth 8-638] synthesizing module 'ila_data_in' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/ila_data_in_stub.vhdl:15]
-INFO: [Synth 8-256] done synthesizing module 'KC705_top' (0#1) [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:45]
----------------------------------------------------------------------------------
-Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2375.777 ; gain = 493.680 ; free physical = 10807 ; free virtual = 16843
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Handling Custom Attributes
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2378.746 ; gain = 496.648 ; free physical = 10803 ; free virtual = 16839
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2378.746 ; gain = 496.648 ; free physical = 10803 ; free virtual = 16839
----------------------------------------------------------------------------------
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2386.746 ; gain = 0.000 ; free physical = 10799 ; free virtual = 16835
-INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-570] Preparing netlist for logic optimization
-
-Processing XDC Constraints
-Initializing timing engine
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz/trans_wiz_in_context.xdc] for cell 'trans_wiz_TxRx'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz/trans_wiz_in_context.xdc] for cell 'trans_wiz_TxRx'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP/vio_DRP_in_context.xdc] for cell 'vio_DRP_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP/vio_DRP_in_context.xdc] for cell 'vio_DRP_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL/vio_QPLL_in_context.xdc] for cell 'vio_qppl_lck_pd'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL/vio_QPLL_in_context.xdc] for cell 'vio_qppl_lck_pd'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS/vio_TRANS_in_context.xdc] for cell 'vio_TRANS_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS/vio_TRANS_in_context.xdc] for cell 'vio_TRANS_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/vio_RX/vio_RX_in_context.xdc] for cell 'vio_rx_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/vio_RX/vio_RX_in_context.xdc] for cell 'vio_rx_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc/vio_misc_in_context.xdc] for cell 'vio_misc_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc/vio_misc_in_context.xdc] for cell 'vio_misc_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX/vio_TX_in_context.xdc] for cell 'vio_tx_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX/vio_TX_in_context.xdc] for cell 'vio_tx_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in/ila_data_in_in_context.xdc] for cell 'ila_data_inout'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in/ila_data_in_in_context.xdc] for cell 'ila_data_inout'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
-INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/KC705_top_propImpl.xdc].
-Resolution: To avoid this warning, move constraints listed in [.Xil/KC705_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
-Completed Processing XDC Constraints
-
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.848 ; gain = 0.000 ; free physical = 10791 ; free virtual = 16827
-INFO: [Project 1-111] Unisim Transformation Summary:
-No Unisim elements were transformed.
-
-Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.848 ; gain = 0.000 ; free physical = 10791 ; free virtual = 16827
-WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila_data_inout' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
-WARNING: [Timing 38-316] Clock period '16.667' specified during out-of-context synthesis of instance 'trans_wiz_TxRx' at clock pin 'sysclk_in' is different from the actual clock period '5.000', this can lead to different synthesis results.
-WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_DRP_settings' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
-WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_TRANS_settings' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
-WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_misc_settings' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
-WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_qppl_lck_pd' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
-WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_rx_settings' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
-WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_tx_settings' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
-INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
-INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
----------------------------------------------------------------------------------
-Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10791 ; free virtual = 16827
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Loading Part and Timing Information
----------------------------------------------------------------------------------
-Loading part: xc7k325tffg900-2
----------------------------------------------------------------------------------
-Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10791 ; free virtual = 16827
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Applying 'set_property' XDC Constraints
----------------------------------------------------------------------------------
-Applied set_property KEEP_HIERARCHY = SOFT for trans_wiz_TxRx. (constraint file  auto generated constraint).
-Applied set_property KEEP_HIERARCHY = SOFT for vio_DRP_settings. (constraint file  auto generated constraint).
-Applied set_property KEEP_HIERARCHY = SOFT for vio_qppl_lck_pd. (constraint file  auto generated constraint).
-Applied set_property KEEP_HIERARCHY = SOFT for vio_TRANS_settings. (constraint file  auto generated constraint).
-Applied set_property KEEP_HIERARCHY = SOFT for vio_rx_settings. (constraint file  auto generated constraint).
-Applied set_property KEEP_HIERARCHY = SOFT for vio_misc_settings. (constraint file  auto generated constraint).
-Applied set_property KEEP_HIERARCHY = SOFT for vio_tx_settings. (constraint file  auto generated constraint).
-Applied set_property KEEP_HIERARCHY = SOFT for ila_data_inout. (constraint file  auto generated constraint).
----------------------------------------------------------------------------------
-Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10791 ; free virtual = 16827
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10788 ; free virtual = 16824
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start RTL Component Statistics 
----------------------------------------------------------------------------------
-Detailed RTL Component Info : 
----------------------------------------------------------------------------------
-Finished RTL Component Statistics 
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Part Resource Summary
----------------------------------------------------------------------------------
-Part Resources:
-DSPs: 840 (col length:140)
-BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
----------------------------------------------------------------------------------
-Finished Part Resource Summary
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Cross Boundary and Area Optimization
----------------------------------------------------------------------------------
-WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
----------------------------------------------------------------------------------
-Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10785 ; free virtual = 16826
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Applying XDC Timing Constraints
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Timing Optimization
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Technology Mapping
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start IO Insertion
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Flattening Before IO Insertion
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Flattening Before IO Insertion
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Final Netlist Cleanup
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Final Netlist Cleanup
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Renaming Generated Instances
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Rebuilding User Hierarchy
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Renaming Generated Ports
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Handling Custom Attributes
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Renaming Generated Nets
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Writing Synthesis Report
----------------------------------------------------------------------------------
-
-Report BlackBoxes: 
-+------+--------------+----------+
-|      |BlackBox name |Instances |
-+------+--------------+----------+
-|1     |trans_wiz     |         1|
-|2     |vio_DRP       |         1|
-|3     |vio_QPLL      |         1|
-|4     |vio_TRANS     |         1|
-|5     |vio_RX        |         1|
-|6     |vio_TX        |         1|
-|7     |vio_misc      |         1|
-|8     |ila_data_in   |         1|
-+------+--------------+----------+
-
-Report Cell Usage: 
-+------+-----------------+------+
-|      |Cell             |Count |
-+------+-----------------+------+
-|1     |ila_data_in_bbox |     1|
-|2     |trans_wiz_bbox   |     1|
-|3     |vio_DRP_bbox     |     1|
-|4     |vio_QPLL_bbox    |     1|
-|5     |vio_RX_bbox      |     1|
-|6     |vio_TRANS_bbox   |     1|
-|7     |vio_TX_bbox      |     1|
-|8     |vio_misc_bbox    |     1|
-|9     |IBUF             |     4|
-|10    |IBUFDS           |     1|
-|11    |OBUF             |     2|
-+------+-----------------+------+
----------------------------------------------------------------------------------
-Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
----------------------------------------------------------------------------------
-Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
-Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2594.848 ; gain = 496.648 ; free physical = 10787 ; free virtual = 16828
-Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
-INFO: [Project 1-571] Translating synthesized netlist
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.848 ; gain = 0.000 ; free physical = 10787 ; free virtual = 16828
-INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-570] Preparing netlist for logic optimization
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.848 ; gain = 0.000 ; free physical = 11084 ; free virtual = 17125
-INFO: [Project 1-111] Unisim Transformation Summary:
-No Unisim elements were transformed.
-
-Synth Design complete | Checksum: 87392fd
-INFO: [Common 17-83] Releasing license: Synthesis
-65 Infos, 11 Warnings, 6 Critical Warnings and 0 Errors encountered.
-synth_design completed successfully
-synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2594.848 ; gain = 1082.281 ; free physical = 11084 ; free virtual = 17125
-INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2034.212; main = 1687.796; forked = 401.116
-INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3583.992; main = 2562.832; forked = 1021.160
-Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.848 ; gain = 0.000 ; free physical = 11084 ; free virtual = 17125
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp' has been generated.
-INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_synth.rpt -pb KC705_top_utilization_synth.pb
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-synthesis.tcl
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.2-2993113-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty...
-INFO: [Hog:Msg-0] All done.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 16:51:17 2024...
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.jou b/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.jou
index 3476069..c455d8e 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.jou
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.jou
@@ -3,8 +3,8 @@
 # SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
 # IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
 # SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 18 16:50:35 2024
-# Process ID: 236391
+# Start of session at: Wed Dec 18 17:35:36 2024
+# Process ID: 302990
 # Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1
 # Command line: vivado -log KC705_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source KC705_top.tcl
 # Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds
@@ -19,6 +19,6 @@
 # Host memory       :16599 MB
 # Swap memory       :4294 MB
 # Total Virtual     :20894 MB
-# Available Virtual :19407 MB
+# Available Virtual :14928 MB
 #-----------------------------------------------------------
 source KC705_top.tcl -notrace
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.pb b/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.pb
index 1dc5053..ef5875a 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.pb and b/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.pb differ
diff --git a/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp b/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp
index a4d0446..a5976aa 100755
Binary files a/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp and b/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp differ
diff --git a/Projects/KC705_testing/KC705_testing.xpr b/Projects/KC705_testing/KC705_testing.xpr
index 416a71b..7e58376 100644
--- a/Projects/KC705_testing/KC705_testing.xpr
+++ b/Projects/KC705_testing/KC705_testing.xpr
@@ -544,7 +544,7 @@
       <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
       <RQSFiles/>
     </Run>
-    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" LaunchOptions="-jobs 20 " AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
+    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" LaunchOptions="-jobs 20 " AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
       <Strategy Version="1" Minor="2">
         <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
         <Step Id="init_design" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/pre-implementation.tcl"/>
@@ -557,127 +557,126 @@
         <Step Id="post_route_phys_opt_design"/>
         <Step Id="write_bitstream" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/post-bitstream.tcl" PreStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/pre-bitstream.tcl"/>
       </Strategy>
-      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
       <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024" CtrlBit="true">
-        <ReportConfig DisplayName="Timing Summary - Design Initialization" Name="impl_1_init_report_timing_summary_0" Spec="report_timing_summary" RunStep="init_design" ReportFile="KC705_top_timing_summary_init.rpt" Version="1" Minor="0" IsDisabled="true">
+        <ReportConfig DisplayName="Timing Summary - Design Initialization" Name="impl_1_init_report_timing_summary_0" Spec="report_timing_summary" RunStep="init_design" ReportFile="KC705_top_timing_summary_init_1.rpt" Version="1" Minor="0" IsDisabled="true">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
           <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="DRC - Opt Design" Name="impl_1_opt_report_drc_0" Spec="report_drc" RunStep="opt_design" ReportFile="KC705_top_drc_opted.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="DRC - Opt Design" Name="impl_1_opt_report_drc_0" Spec="report_drc" RunStep="opt_design" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_drc_opted.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_drc_opted.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Timing Summary - Opt Design" Name="impl_1_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="opt_design" ReportFile="KC705_top_timing_summary_opted.rpt" Version="1" Minor="0" IsDisabled="true">
+        <ReportConfig DisplayName="Timing Summary - Opt Design" Name="impl_1_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="opt_design" ReportFile="KC705_top_timing_summary_opted_1.rpt" Version="1" Minor="0" IsDisabled="true">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
           <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Timing Summary - Power Opt Design" Name="impl_1_power_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="power_opt_design" ReportFile="KC705_top_timing_summary_pwropted.rpt" Version="1" Minor="0" IsDisabled="true">
+        <ReportConfig DisplayName="Timing Summary - Power Opt Design" Name="impl_1_power_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="power_opt_design" ReportFile="KC705_top_timing_summary_pwropted_1.rpt" Version="1" Minor="0" IsDisabled="true">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
           <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="IO - Place Design" Name="impl_1_place_report_io_0" Spec="report_io" RunStep="place_design" ReportFile="KC705_top_io_placed.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="IO - Place Design" Name="impl_1_place_report_io_0" Spec="report_io" RunStep="place_design" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
         </ReportConfig>
-        <ReportConfig DisplayName="Utilization - Place Design" Name="impl_1_place_report_utilization_0" Spec="report_utilization" RunStep="place_design" ReportFile="KC705_top_utilization_placed.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="Utilization - Place Design" Name="impl_1_place_report_utilization_0" Spec="report_utilization" RunStep="place_design" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_utilization_placed.pb"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Control Sets - Place Design" Name="impl_1_place_report_control_sets_0" Spec="report_control_sets" RunStep="place_design" ReportFile="KC705_top_control_sets_placed.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="Control Sets - Place Design" Name="impl_1_place_report_control_sets_0" Spec="report_control_sets" RunStep="place_design" Version="1" Minor="0">
           <ReportConfigOption Name="verbose" Type="" Value="true"/>
         </ReportConfig>
-        <ReportConfig DisplayName="Incremental Reuse - Place Design" Name="impl_1_place_report_incremental_reuse_0" Spec="report_incremental_reuse" RunStep="place_design" ReportFile="KC705_top_incremental_reuse_pre_placed.rpt.rpt" Version="1" Minor="0" IsDisabled="true">
+        <ReportConfig DisplayName="Incremental Reuse - Place Design" Name="impl_1_place_report_incremental_reuse_0" Spec="report_incremental_reuse" RunStep="place_design" ReportFile="KC705_top_incremental_reuse_pre_placed.rpt_1.rpt" Version="1" Minor="0" IsDisabled="true">
           <ReportConfigOption Name="dummy_option" Type="string"/>
         </ReportConfig>
-        <ReportConfig DisplayName="Incremental Reuse - Place Design" Name="impl_1_place_report_incremental_reuse_1" Spec="report_incremental_reuse" RunStep="place_design" ReportFile="KC705_top_incremental_reuse_placed.rpt" Version="1" Minor="0" IsDisabled="true">
+        <ReportConfig DisplayName="Incremental Reuse - Place Design" Name="impl_1_place_report_incremental_reuse_1" Spec="report_incremental_reuse" RunStep="place_design" ReportFile="KC705_top_incremental_reuse_placed_1.rpt" Version="1" Minor="0" IsDisabled="true">
           <ReportConfigOption Name="dummy_option" Type="string"/>
         </ReportConfig>
-        <ReportConfig DisplayName="Timing Summary - Place Design" Name="impl_1_place_report_timing_summary_0" Spec="report_timing_summary" RunStep="place_design" ReportFile="KC705_top_timing_summary_placed.rpt" Version="1" Minor="0" IsDisabled="true">
+        <ReportConfig DisplayName="Timing Summary - Place Design" Name="impl_1_place_report_timing_summary_0" Spec="report_timing_summary" RunStep="place_design" ReportFile="KC705_top_timing_summary_placed_1.rpt" Version="1" Minor="0" IsDisabled="true">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
           <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Timing Summary - Post-Place Power Opt Design" Name="impl_1_post_place_power_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="post_place_power_opt_design" ReportFile="KC705_top_timing_summary_postplace_pwropted.rpt" Version="1" Minor="0" IsDisabled="true">
+        <ReportConfig DisplayName="Timing Summary - Post-Place Power Opt Design" Name="impl_1_post_place_power_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="post_place_power_opt_design" ReportFile="KC705_top_timing_summary_postplace_pwropted_1.rpt" Version="1" Minor="0" IsDisabled="true">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
           <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Timing Summary - Post-Place Phys Opt Design" Name="impl_1_phys_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="phys_opt_design" ReportFile="KC705_top_timing_summary_physopted.rpt" Version="1" Minor="0" IsDisabled="true">
+        <ReportConfig DisplayName="Timing Summary - Post-Place Phys Opt Design" Name="impl_1_phys_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="phys_opt_design" ReportFile="KC705_top_timing_summary_physopted_1.rpt" Version="1" Minor="0" IsDisabled="true">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
           <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="DRC - Route Design" Name="impl_1_route_report_drc_0" Spec="report_drc" RunStep="route_design" ReportFile="KC705_top_drc_routed.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="DRC - Route Design" Name="impl_1_route_report_drc_0" Spec="report_drc" RunStep="route_design" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_drc_routed.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_drc_routed.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Methodology - Route Design" Name="impl_1_route_report_methodology_0" Spec="report_methodology" RunStep="route_design" ReportFile="KC705_top_methodology_drc_routed.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="Methodology - Route Design" Name="impl_1_route_report_methodology_0" Spec="report_methodology" RunStep="route_design" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_methodology_drc_routed.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_methodology_drc_routed.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Power - Route Design" Name="impl_1_route_report_power_0" Spec="report_power" RunStep="route_design" ReportFile="KC705_top_power_routed.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="Power - Route Design" Name="impl_1_route_report_power_0" Spec="report_power" RunStep="route_design" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_power_summary_routed.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_power_routed.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Route Status - Route Design" Name="impl_1_route_report_route_status_0" Spec="report_route_status" RunStep="route_design" ReportFile="KC705_top_route_status.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="Route Status - Route Design" Name="impl_1_route_report_route_status_0" Spec="report_route_status" RunStep="route_design" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_route_status.pb"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Timing Summary - Route Design" Name="impl_1_route_report_timing_summary_0" Spec="report_timing_summary" RunStep="route_design" ReportFile="KC705_top_timing_summary_routed.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="Timing Summary - Route Design" Name="impl_1_route_report_timing_summary_0" Spec="report_timing_summary" RunStep="route_design" Version="1" Minor="0">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_timing_summary_routed.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_timing_summary_routed.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Incremental Reuse - Route Design" Name="impl_1_route_report_incremental_reuse_0" Spec="report_incremental_reuse" RunStep="route_design" ReportFile="KC705_top_incremental_reuse_routed_1.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="Incremental Reuse - Route Design" Name="impl_1_route_report_incremental_reuse_0" Spec="report_incremental_reuse" RunStep="route_design" ReportFile="KC705_top_incremental_reuse_routed.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
         </ReportConfig>
-        <ReportConfig DisplayName="Clock Utilization - Route Design" Name="impl_1_route_report_clock_utilization_0" Spec="report_clock_utilization" RunStep="route_design" ReportFile="KC705_top_clock_utilization_routed.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="Clock Utilization - Route Design" Name="impl_1_route_report_clock_utilization_0" Spec="report_clock_utilization" RunStep="route_design" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
         </ReportConfig>
-        <ReportConfig DisplayName="Bus Skew - Route Design" Name="impl_1_route_report_bus_skew_0" Spec="report_bus_skew" RunStep="route_design" ReportFile="KC705_top_bus_skew_routed.rpt" Version="1" Minor="1">
+        <ReportConfig DisplayName="Bus Skew - Route Design" Name="impl_1_route_report_bus_skew_0" Spec="report_bus_skew" RunStep="route_design" Version="1" Minor="1">
           <ReportConfigOption Name="warn_on_violation" Type="" Value="true"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_bus_skew_routed.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_bus_skew_routed.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
         <ReportConfig DisplayName="implementation_log" Name="impl_1_route_implementation_log_0" Spec="" RunStep="route_design" ReportFile="KC705_top.vdi">
           <ReportConfigOption Name="dummy_option" Type="string"/>
         </ReportConfig>
-        <ReportConfig DisplayName="impl_1_route_report_timing_summary" Name="impl_1_route_report_timing_summary" Spec="report_timing_summary" RunStep="route_design" ReportFile="KC705_top_timing_summary_routed_1.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="impl_1_route_report_timing_summary" Name="impl_1_route_report_timing_summary" Spec="report_timing_summary" RunStep="route_design" Version="1" Minor="0">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_timing_summary_routed_1.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_timing_summary_routed_1.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="impl_1_route_report_utilization" Name="impl_1_route_report_utilization" Spec="report_utilization" RunStep="route_design" ReportFile="route_report_utilization_0.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="impl_1_route_report_utilization" Name="impl_1_route_report_utilization" Spec="report_utilization" RunStep="route_design" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="route_report_utilization_0.pb"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Timing Summary - Post-Route Phys Opt Design" Name="impl_1_post_route_phys_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="post_route_phys_opt_design" ReportFile="KC705_top_timing_summary_postroute_physopted.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="Timing Summary - Post-Route Phys Opt Design" Name="impl_1_post_route_phys_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="post_route_phys_opt_design" ReportFile="KC705_top_timing_summary_postroute_physopted_1.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
           <ReportConfigOption Name="warn_on_violation" Type="" Value="true"/>
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
           <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Bus Skew - Post-Route Phys Opt Design" Name="impl_1_post_route_phys_opt_report_bus_skew_0" Spec="report_bus_skew" RunStep="post_route_phys_opt_design" ReportFile="KC705_top_bus_skew_postroute_physopted.rpt" Version="1" Minor="1">
+        <ReportConfig DisplayName="Bus Skew - Post-Route Phys Opt Design" Name="impl_1_post_route_phys_opt_report_bus_skew_0" Spec="report_bus_skew" RunStep="post_route_phys_opt_design" ReportFile="KC705_top_bus_skew_postroute_physopted_1.rpt" Version="1" Minor="1">
           <ReportConfigOption Name="warn_on_violation" Type="" Value="true"/>
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
           <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="implementation_log" Name="impl_1_bitstream_implementation_log_0" Spec="" RunStep="write_bitstream" ReportFile="KC705_top.vdi">
+        <ReportConfig DisplayName="implementation_log" Name="impl_1_bitstream_implementation_log_0" Spec="" RunStep="write_bitstream">
           <ReportConfigOption Name="dummy_option" Type="string"/>
         </ReportConfig>
       </ReportStrategy>
