

================================================================
== Vivado HLS Report for 'preprocessor_cam52'
================================================================
* Date:           Mon Jul 20 13:08:28 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        binarycam
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  514|    1|  514|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  512|  512|         2|          1|          1|   512|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     50|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    192|    -|
|Register         |        -|      -|      20|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      20|    242|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_246_p2                       |     +    |      0|  0|  13|           2|          11|
    |and_ln30_fu_212_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln30_fu_206_p2               |   icmp   |      0|  0|  13|          11|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4                   |    or    |      0|  0|   2|           1|           1|
    |or_ln37_fu_235_p2                 |    or    |      0|  0|  10|          10|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  50|          31|          21|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |  15|          3|    1|          3|
    |fatherSearch_blk_n         |   9|          2|    1|          2|
    |fatherSearch_out2_blk_n    |   9|          2|    1|          2|
    |fatherSearch_out_blk_n     |   9|          2|    1|          2|
    |i_0_i_i_i_i_reg_195        |   9|          2|   11|         22|
    |in1_V_V_blk_n              |   9|          2|    1|          2|
    |in1_V_V_din                |  15|          3|   24|         72|
    |in2_V_V_blk_n              |   9|          2|    1|          2|
    |in2_V_V_din                |  15|          3|   24|         72|
    |nodo_V_blk_n               |   9|          2|    1|          2|
    |nodo_V_out1_blk_n          |   9|          2|    1|          2|
    |nodo_V_out_blk_n           |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |relationship_V_blk_n       |   9|          2|    1|          2|
    |relationship_V_out3_blk_n  |   9|          2|    1|          2|
    |relationship_V_out_blk_n   |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 192|         41|   74|        199|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |and_ln30_reg_252         |   1|   0|    1|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_i_i_i_i_reg_195      |  11|   0|   11|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_reg_256              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  20|   0|   20|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |  preprocessor_cam52 | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |  preprocessor_cam52 | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |  preprocessor_cam52 | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |  preprocessor_cam52 | return value |
|ap_done                     | out |    1| ap_ctrl_hs |  preprocessor_cam52 | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |  preprocessor_cam52 | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |  preprocessor_cam52 | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |  preprocessor_cam52 | return value |
|start_out                   | out |    1| ap_ctrl_hs |  preprocessor_cam52 | return value |
|start_write                 | out |    1| ap_ctrl_hs |  preprocessor_cam52 | return value |
|tree_V_address0             | out |   10|  ap_memory |        tree_V       |     array    |
|tree_V_ce0                  | out |    1|  ap_memory |        tree_V       |     array    |
|tree_V_q0                   |  in |   24|  ap_memory |        tree_V       |     array    |
|tree_V_address1             | out |   10|  ap_memory |        tree_V       |     array    |
|tree_V_ce1                  | out |    1|  ap_memory |        tree_V       |     array    |
|tree_V_q1                   |  in |   24|  ap_memory |        tree_V       |     array    |
|nodo_V_dout                 |  in |   11|   ap_fifo  |        nodo_V       |    pointer   |
|nodo_V_empty_n              |  in |    1|   ap_fifo  |        nodo_V       |    pointer   |
|nodo_V_read                 | out |    1|   ap_fifo  |        nodo_V       |    pointer   |
|fatherSearch_dout           |  in |    1|   ap_fifo  |     fatherSearch    |    pointer   |
|fatherSearch_empty_n        |  in |    1|   ap_fifo  |     fatherSearch    |    pointer   |
|fatherSearch_read           | out |    1|   ap_fifo  |     fatherSearch    |    pointer   |
|relationship_V_dout         |  in |    2|   ap_fifo  |    relationship_V   |    pointer   |
|relationship_V_empty_n      |  in |    1|   ap_fifo  |    relationship_V   |    pointer   |
|relationship_V_read         | out |    1|   ap_fifo  |    relationship_V   |    pointer   |
|nodo_V_out_din              | out |   11|   ap_fifo  |      nodo_V_out     |    pointer   |
|nodo_V_out_full_n           |  in |    1|   ap_fifo  |      nodo_V_out     |    pointer   |
|nodo_V_out_write            | out |    1|   ap_fifo  |      nodo_V_out     |    pointer   |
|nodo_V_out1_din             | out |   11|   ap_fifo  |     nodo_V_out1     |    pointer   |
|nodo_V_out1_full_n          |  in |    1|   ap_fifo  |     nodo_V_out1     |    pointer   |
|nodo_V_out1_write           | out |    1|   ap_fifo  |     nodo_V_out1     |    pointer   |
|fatherSearch_out_din        | out |    1|   ap_fifo  |   fatherSearch_out  |    pointer   |
|fatherSearch_out_full_n     |  in |    1|   ap_fifo  |   fatherSearch_out  |    pointer   |
|fatherSearch_out_write      | out |    1|   ap_fifo  |   fatherSearch_out  |    pointer   |
|fatherSearch_out2_din       | out |    1|   ap_fifo  |  fatherSearch_out2  |    pointer   |
|fatherSearch_out2_full_n    |  in |    1|   ap_fifo  |  fatherSearch_out2  |    pointer   |
|fatherSearch_out2_write     | out |    1|   ap_fifo  |  fatherSearch_out2  |    pointer   |
|relationship_V_out_din      | out |    2|   ap_fifo  |  relationship_V_out |    pointer   |
|relationship_V_out_full_n   |  in |    1|   ap_fifo  |  relationship_V_out |    pointer   |
|relationship_V_out_write    | out |    1|   ap_fifo  |  relationship_V_out |    pointer   |
|relationship_V_out3_din     | out |    2|   ap_fifo  | relationship_V_out3 |    pointer   |
|relationship_V_out3_full_n  |  in |    1|   ap_fifo  | relationship_V_out3 |    pointer   |
|relationship_V_out3_write   | out |    1|   ap_fifo  | relationship_V_out3 |    pointer   |
|in1_V_V_din                 | out |   24|   ap_fifo  |       in1_V_V       |    pointer   |
|in1_V_V_full_n              |  in |    1|   ap_fifo  |       in1_V_V       |    pointer   |
|in1_V_V_write               | out |    1|   ap_fifo  |       in1_V_V       |    pointer   |
|in2_V_V_din                 | out |   24|   ap_fifo  |       in2_V_V       |    pointer   |
|in2_V_V_full_n              |  in |    1|   ap_fifo  |       in2_V_V       |    pointer   |
|in2_V_V_write               | out |    1|   ap_fifo  |       in2_V_V       |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

