Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/franz/Documents/TESIS/Robocol_HW_SW/soc_system.qsys --block-symbol-file --output-directory=/home/franz/Documents/TESIS/Robocol_HW_SW/soc_system --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading Robocol_HW_SW/soc_system.qsys
Progress: Reading input file
Progress: Adding avalon_pwm_0 [avalon_pwm 1.0]
Progress: Parameterizing module avalon_pwm_0
Progress: Adding button_pio [altera_avalon_pio 19.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding custom_count_0 [custom_count 1.0]
Progress: Parameterizing module custom_count_0
Progress: Adding custom_leds_0 [custom_leds 1.0]
Progress: Parameterizing module custom_leds_0
Progress: Adding custom_prescaller_0 [custom_prescaller 1.0]
Progress: Parameterizing module custom_prescaller_0
Progress: Adding dipsw_pio [altera_avalon_pio 19.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding fpga_only_master [altera_jtag_avalon_master 19.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 19.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 19.1]
Progress: Parameterizing module hps_only_master
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 19.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 19.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/franz/Documents/TESIS/Robocol_HW_SW/soc_system.qsys --synthesis=VERILOG --output-directory=/home/franz/Documents/TESIS/Robocol_HW_SW/soc_system/synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading Robocol_HW_SW/soc_system.qsys
Progress: Reading input file
Progress: Adding avalon_pwm_0 [avalon_pwm 1.0]
Progress: Parameterizing module avalon_pwm_0
Progress: Adding button_pio [altera_avalon_pio 19.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding custom_count_0 [custom_count 1.0]
Progress: Parameterizing module custom_count_0
Progress: Adding custom_leds_0 [custom_leds 1.0]
Progress: Parameterizing module custom_leds_0
Progress: Adding custom_prescaller_0 [custom_prescaller 1.0]
Progress: Parameterizing module custom_prescaller_0
Progress: Adding dipsw_pio [altera_avalon_pio 19.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding fpga_only_master [altera_jtag_avalon_master 19.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 19.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 19.1]
Progress: Parameterizing module hps_only_master
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 19.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 19.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: avalon_pwm_0: "soc_system" instantiated avalon_pwm "avalon_pwm_0"
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8734_6599549576532825552.dir/0003_button_pio_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8734_6599549576532825552.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: custom_count_0: "soc_system" instantiated custom_count "custom_count_0"
Info: custom_leds_0: "soc_system" instantiated custom_leds "custom_leds_0"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt8734_6599549576532825552.dir/0006_dipsw_pio_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8734_6599549576532825552.dir/0006_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: fpga_only_master: "soc_system" instantiated altera_jtag_avalon_master "fpga_only_master"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: intr_capturer_0: "soc_system" instantiated intr_capturer "intr_capturer_0"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8734_6599549576532825552.dir/0008_jtag_uart_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8734_6599549576532825552.dir/0008_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt8734_6599549576532825552.dir/0009_onchip_memory2_0_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8734_6599549576532825552.dir/0009_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "fpga_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "fpga_only_master" instantiated timing_adapter "timing_adt"
Info: fifo: "fpga_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "fpga_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "fpga_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "fpga_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "fpga_only_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "fpga_only_master" instantiated channel_adapter "p2b_adapter"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: fpga_only_master_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "fpga_only_master_master_translator"
Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: fpga_only_master_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "fpga_only_master_master_agent"
Info: onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: fpga_only_master_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "fpga_only_master_master_limiter"
Info: Reusing file /home/franz/Documents/TESIS/Robocol_HW_SW/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/franz/Documents/TESIS/Robocol_HW_SW/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: onchip_memory2_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info: Reusing file /home/franz/Documents/TESIS/Robocol_HW_SW/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/franz/Documents/TESIS/Robocol_HW_SW/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file /home/franz/Documents/TESIS/Robocol_HW_SW/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/franz/Documents/TESIS/Robocol_HW_SW/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/franz/Documents/TESIS/Robocol_HW_SW/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/franz/Documents/TESIS/Robocol_HW_SW/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/franz/Documents/TESIS/Robocol_HW_SW/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file /home/franz/Documents/TESIS/Robocol_HW_SW/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"
Info: Reusing file /home/franz/Documents/TESIS/Robocol_HW_SW/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/franz/Documents/TESIS/Robocol_HW_SW/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file /home/franz/Documents/TESIS/Robocol_HW_SW/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file /home/franz/Documents/TESIS/Robocol_HW_SW/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/franz/Documents/TESIS/Robocol_HW_SW/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/franz/Documents/TESIS/Robocol_HW_SW/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/franz/Documents/TESIS/Robocol_HW_SW/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 65 modules, 131 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
