

================================================================
== Vivado HLS Report for 'image_filter_AXIvideo2Mat'
================================================================
* Date:           Wed Jun 08 01:42:49 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        gray2scale
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    3|  2077923|    3|  2077923|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+
        |                       |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |       Loop Name       | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_wait_for_start  |    0|        0|         1|          1|          1|         0|    yes   |
        |- loop_height          |    0|  2077920| 4 ~ 1924 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width          |    0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        | + loop_wait_for_eol   |    0|        0|         1|          1|          1|         0|    yes   |
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     39|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    224|
|Register         |        -|      -|     236|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     236|    263|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_314_p2          |     +    |      0|  0|  11|          11|           1|
    |j_V_fu_325_p2          |     +    |      0|  0|  11|          11|           1|
    |ap_sig_bdd_117         |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_118         |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_142         |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_161         |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_209         |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_224         |    and   |      0|  0|   1|           1|           1|
    |exitcond8_i_fu_309_p2  |   icmp   |      0|  0|   4|          11|          11|
    |exitcond9_i_fu_320_p2  |   icmp   |      0|  0|   4|          11|          11|
    |ap_sig_bdd_131         |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_73          |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_fu_334_p2    |    or    |      0|  0|   1|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  39|          53|          33|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |   2|          8|    1|          8|
    |axi_data_V1_i_reg_165         |  32|          2|   32|         64|
    |axi_data_V_1_i_phi_fu_200_p4  |  32|          2|   32|         64|
    |axi_data_V_1_i_reg_197        |  32|          2|   32|         64|
    |axi_data_V_3_i_reg_268        |  32|          2|   32|         64|
    |axi_last_V1_i_reg_155         |   1|          2|    1|          2|
    |axi_last_V_2_i_reg_231        |   1|          3|    1|          3|
    |axi_last_V_3_i_reg_256        |   1|          2|    1|          2|
    |eol_2_i_reg_280               |   1|          2|    1|          2|
    |eol_i_phi_fu_223_p4           |   1|          2|    1|          2|
    |eol_i_reg_219                 |   1|          2|    1|          2|
    |eol_phi_fu_189_p4             |   1|          2|    1|          2|
    |eol_reg_186                   |   1|          2|    1|          2|
    |p_2_i_reg_208                 |  11|          2|   11|         22|
    |p_Val2_s_phi_fu_248_p4        |  32|          3|   32|         96|
    |p_Val2_s_reg_244              |  32|          3|   32|         96|
    |p_i_reg_175                   |  11|          2|   11|         22|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 224|         43|  223|        517|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   7|   0|    7|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1   |   1|   0|    1|          0|
    |axi_data_V1_i_reg_165   |  32|   0|   32|          0|
    |axi_data_V_1_i_reg_197  |  32|   0|   32|          0|
    |axi_data_V_3_i_reg_268  |  32|   0|   32|          0|
    |axi_last_V1_i_reg_155   |   1|   0|    1|          0|
    |axi_last_V_2_i_reg_231  |   1|   0|    1|          0|
    |axi_last_V_3_i_reg_256  |   1|   0|    1|          0|
    |eol_2_i_reg_280         |   1|   0|    1|          0|
    |eol_i_reg_219           |   1|   0|    1|          0|
    |eol_reg_186             |   1|   0|    1|          0|
    |exitcond9_i_reg_408     |   1|   0|    1|          0|
    |i_V_reg_403             |  11|   0|   11|          0|
    |p_2_i_reg_208           |  11|   0|   11|          0|
    |p_Val2_s_reg_244        |  32|   0|   32|          0|
    |p_i_reg_175             |  11|   0|   11|          0|
    |sof_1_i_fu_100          |   1|   0|    1|          0|
    |tmp_10_reg_426          |   8|   0|    8|          0|
    |tmp_11_reg_431          |   8|   0|    8|          0|
    |tmp_data_V_reg_379      |  32|   0|   32|          0|
    |tmp_last_V_reg_387      |   1|   0|    1|          0|
    |tmp_reg_421             |   8|   0|    8|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 236|   0|  236|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | image_filter_AXIvideo2Mat | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | image_filter_AXIvideo2Mat | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | image_filter_AXIvideo2Mat | return value |
|ap_done                     | out |    1| ap_ctrl_hs | image_filter_AXIvideo2Mat | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs | image_filter_AXIvideo2Mat | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | image_filter_AXIvideo2Mat | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | image_filter_AXIvideo2Mat | return value |
|INPUT_STREAM_TDATA          |  in |   32|    axis    |  AXI_video_strm_V_data_V  |    pointer   |
|INPUT_STREAM_TVALID         |  in |    1|    axis    |  AXI_video_strm_V_data_V  |    pointer   |
|INPUT_STREAM_TREADY         | out |    1|    axis    |  AXI_video_strm_V_dest_V  |    pointer   |
|INPUT_STREAM_TDEST          |  in |    1|    axis    |  AXI_video_strm_V_dest_V  |    pointer   |
|INPUT_STREAM_TKEEP          |  in |    4|    axis    |  AXI_video_strm_V_keep_V  |    pointer   |
|INPUT_STREAM_TSTRB          |  in |    4|    axis    |  AXI_video_strm_V_strb_V  |    pointer   |
|INPUT_STREAM_TUSER          |  in |    1|    axis    |  AXI_video_strm_V_user_V  |    pointer   |
|INPUT_STREAM_TLAST          |  in |    1|    axis    |  AXI_video_strm_V_last_V  |    pointer   |
|INPUT_STREAM_TID            |  in |    1|    axis    |   AXI_video_strm_V_id_V   |    pointer   |
|rows                        |  in |   11|  ap_stable |            rows           |    scalar    |
|cols                        |  in |   11|  ap_stable |            cols           |    scalar    |
|img_data_stream_0_V_din     | out |    8|   ap_fifo  |    img_data_stream_0_V    |    pointer   |
|img_data_stream_0_V_full_n  |  in |    1|   ap_fifo  |    img_data_stream_0_V    |    pointer   |
|img_data_stream_0_V_write   | out |    1|   ap_fifo  |    img_data_stream_0_V    |    pointer   |
|img_data_stream_1_V_din     | out |    8|   ap_fifo  |    img_data_stream_1_V    |    pointer   |
|img_data_stream_1_V_full_n  |  in |    1|   ap_fifo  |    img_data_stream_1_V    |    pointer   |
|img_data_stream_1_V_write   | out |    1|   ap_fifo  |    img_data_stream_1_V    |    pointer   |
|img_data_stream_2_V_din     | out |    8|   ap_fifo  |    img_data_stream_2_V    |    pointer   |
|img_data_stream_2_V_full_n  |  in |    1|   ap_fifo  |    img_data_stream_2_V    |    pointer   |
|img_data_stream_2_V_write   | out |    1|   ap_fifo  |    img_data_stream_2_V    |    pointer   |
+----------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 3
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 1, States = { 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_user_V)
	2  / (!tmp_user_V)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond8_i)
5 --> 
	7  / (exitcond9_i)
	6  / (!exitcond9_i)
6 --> 
	5  / true
7 --> 
	8  / (eol_2_i)
	7  / (!eol_2_i)
8 --> 
	4  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_9 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecIFCore(i11 %cols, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [24 x i8]* @p_str1808)

ST_1: stg_10 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecIFCore(i11 %rows, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [24 x i8]* @p_str1808)

ST_1: stg_11 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: cols_read [1/1] 0.00ns
entry:5  %cols_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %cols)

ST_1: rows_read [1/1] 0.00ns
entry:6  %rows_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %rows)

ST_1: stg_16 [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i11 %cols, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_17 [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(i11 %rows, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_18 [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_19 [1/1] 0.00ns
entry:10  br label %._crit_edge188.i


 <State 2>: 0.00ns
ST_2: stg_20 [1/1] 0.00ns
._crit_edge188.i:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1839) nounwind

ST_2: tmp_i [1/1] 0.00ns
._crit_edge188.i:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1839)

ST_2: stg_22 [1/1] 0.00ns
._crit_edge188.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_2: stg_23 [1/1] 0.00ns
._crit_edge188.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_2: empty [1/1] 0.00ns
._crit_edge188.i:4  %empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_2: tmp_data_V [1/1] 0.00ns
._crit_edge188.i:5  %tmp_data_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 0

ST_2: tmp_user_V [1/1] 0.00ns
._crit_edge188.i:6  %tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 3

ST_2: tmp_last_V [1/1] 0.00ns
._crit_edge188.i:7  %tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 4

ST_2: empty_68 [1/1] 0.00ns
._crit_edge188.i:8  %empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1839, i32 %tmp_i)

ST_2: stg_29 [1/1] 0.00ns
._crit_edge188.i:9  br i1 %tmp_user_V, label %.preheader187.i.preheader, label %._crit_edge188.i


 <State 3>: 1.57ns
ST_3: sof_1_i [1/1] 0.00ns
.preheader187.i.preheader:0  %sof_1_i = alloca i1

ST_3: stg_31 [1/1] 1.57ns
.preheader187.i.preheader:1  store i1 true, i1* %sof_1_i

ST_3: stg_32 [1/1] 1.57ns
.preheader187.i.preheader:2  br label %.preheader187.i


 <State 4>: 3.48ns
ST_4: axi_last_V1_i [1/1] 0.00ns
.preheader187.i:0  %axi_last_V1_i = phi i1 [ %axi_last_V_3_i, %5 ], [ %tmp_last_V, %.preheader187.i.preheader ]

ST_4: axi_data_V1_i [1/1] 0.00ns
.preheader187.i:1  %axi_data_V1_i = phi i32 [ %axi_data_V_3_i, %5 ], [ %tmp_data_V, %.preheader187.i.preheader ]

ST_4: p_i [1/1] 0.00ns
.preheader187.i:2  %p_i = phi i11 [ %i_V, %5 ], [ 0, %.preheader187.i.preheader ]

ST_4: exitcond8_i [1/1] 2.11ns
.preheader187.i:3  %exitcond8_i = icmp eq i11 %p_i, %rows_read

ST_4: stg_37 [1/1] 0.00ns
.preheader187.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)

ST_4: i_V [1/1] 1.84ns
.preheader187.i:5  %i_V = add i11 %p_i, 1

ST_4: stg_39 [1/1] 0.00ns
.preheader187.i:6  br i1 %exitcond8_i, label %"AXIvideo2Mat<32, 1080, 1920, 32>.exit", label %0

ST_4: stg_40 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1815) nounwind

ST_4: tmp_110_i [1/1] 0.00ns
:1  %tmp_110_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1815)

ST_4: stg_42 [1/1] 1.57ns
:2  br label %1

ST_4: stg_43 [1/1] 0.00ns
AXIvideo2Mat<32, 1080, 1920, 32>.exit:0  ret void


 <State 5>: 3.68ns
ST_5: eol [1/1] 0.00ns
:0  %eol = phi i1 [ %axi_last_V1_i, %0 ], [ %axi_last_V_2_i, %._crit_edge189.i ]

ST_5: axi_data_V_1_i [1/1] 0.00ns
:1  %axi_data_V_1_i = phi i32 [ %axi_data_V1_i, %0 ], [ %p_Val2_s, %._crit_edge189.i ]

ST_5: p_2_i [1/1] 0.00ns
:2  %p_2_i = phi i11 [ 0, %0 ], [ %j_V, %._crit_edge189.i ]

ST_5: eol_i [1/1] 0.00ns
:3  %eol_i = phi i1 [ false, %0 ], [ %axi_last_V_2_i, %._crit_edge189.i ]

ST_5: exitcond9_i [1/1] 2.11ns
:4  %exitcond9_i = icmp eq i11 %p_2_i, %cols_read

ST_5: stg_49 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)

ST_5: j_V [1/1] 1.84ns
:6  %j_V = add i11 %p_2_i, 1

ST_5: stg_51 [1/1] 1.57ns
:7  br i1 %exitcond9_i, label %.preheader.i, label %2

ST_5: sof_1_i_load [1/1] 0.00ns
:0  %sof_1_i_load = load i1* %sof_1_i

ST_5: brmerge_i [1/1] 1.37ns
:4  %brmerge_i = or i1 %sof_1_i_load, %eol_i

ST_5: stg_54 [1/1] 1.57ns
:5  br i1 %brmerge_i, label %._crit_edge189.i, label %3

ST_5: empty_69 [1/1] 0.00ns
:0  %empty_69 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_5: tmp_data_V_1 [1/1] 0.00ns
:1  %tmp_data_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_69, 0

ST_5: tmp_last_V_1 [1/1] 0.00ns
:2  %tmp_last_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_69, 4

ST_5: stg_58 [1/1] 1.57ns
:3  br label %._crit_edge189.i

ST_5: axi_last_V_2_i [1/1] 0.00ns
._crit_edge189.i:0  %axi_last_V_2_i = phi i1 [ %tmp_last_V_1, %3 ], [ %eol, %2 ]

ST_5: p_Val2_s [1/1] 0.00ns
._crit_edge189.i:1  %p_Val2_s = phi i32 [ %tmp_data_V_1, %3 ], [ %axi_data_V_1_i, %2 ]

ST_5: tmp [1/1] 0.00ns
._crit_edge189.i:2  %tmp = trunc i32 %p_Val2_s to i8

ST_5: tmp_10 [1/1] 0.00ns
._crit_edge189.i:3  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 8, i32 15)

ST_5: tmp_11 [1/1] 0.00ns
._crit_edge189.i:4  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 16, i32 23)

ST_5: stg_64 [1/1] 1.57ns
._crit_edge189.i:12  store i1 false, i1* %sof_1_i


 <State 6>: 4.38ns
ST_6: stg_65 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1816) nounwind

ST_6: tmp_111_i [1/1] 0.00ns
:2  %tmp_111_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1816)

ST_6: stg_67 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: tmp_116_i [1/1] 0.00ns
._crit_edge189.i:5  %tmp_116_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1841)

ST_6: stg_69 [1/1] 0.00ns
._crit_edge189.i:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: stg_70 [1/1] 4.38ns
._crit_edge189.i:7  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V, i8 %tmp)

ST_6: stg_71 [1/1] 4.38ns
._crit_edge189.i:8  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V, i8 %tmp_10)

ST_6: stg_72 [1/1] 4.38ns
._crit_edge189.i:9  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V, i8 %tmp_11)

ST_6: empty_70 [1/1] 0.00ns
._crit_edge189.i:10  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1841, i32 %tmp_116_i)

ST_6: empty_71 [1/1] 0.00ns
._crit_edge189.i:11  %empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1816, i32 %tmp_111_i)

ST_6: stg_75 [1/1] 0.00ns
._crit_edge189.i:13  br label %1


 <State 7>: 0.00ns
ST_7: axi_last_V_3_i [1/1] 0.00ns
.preheader.i:0  %axi_last_V_3_i = phi i1 [ %tmp_last_V_2, %4 ], [ %eol, %1 ]

ST_7: axi_data_V_3_i [1/1] 0.00ns
.preheader.i:1  %axi_data_V_3_i = phi i32 [ %tmp_data_V_2, %4 ], [ %axi_data_V_1_i, %1 ]

ST_7: eol_2_i [1/1] 0.00ns
.preheader.i:2  %eol_2_i = phi i1 [ %tmp_last_V_2, %4 ], [ %eol_i, %1 ]

ST_7: stg_79 [1/1] 0.00ns
.preheader.i:3  br i1 %eol_2_i, label %5, label %4

ST_7: stg_80 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1840) nounwind

ST_7: tmp_112_i [1/1] 0.00ns
:1  %tmp_112_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1840)

ST_7: stg_82 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: stg_83 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: empty_72 [1/1] 0.00ns
:4  %empty_72 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_7: tmp_data_V_2 [1/1] 0.00ns
:5  %tmp_data_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_72, 0

ST_7: tmp_last_V_2 [1/1] 0.00ns
:6  %tmp_last_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_72, 4

ST_7: empty_73 [1/1] 0.00ns
:7  %empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1840, i32 %tmp_112_i)

ST_7: stg_88 [1/1] 0.00ns
:8  br label %.preheader.i


 <State 8>: 0.00ns
ST_8: empty_74 [1/1] 0.00ns
:0  %empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1815, i32 %tmp_110_i)

ST_8: stg_90 [1/1] 0.00ns
:1  br label %.preheader187.i



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1081afd0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1081bd50; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x107eb000; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x10812720; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x107e9080; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x10809a80; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x107ed880; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1081a1c0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1080b340; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ img_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x1080b8e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x1081a520; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x10819c20; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_9          (specifcore       ) [ 000000000]
stg_10         (specifcore       ) [ 000000000]
stg_11         (specinterface    ) [ 000000000]
stg_12         (specinterface    ) [ 000000000]
stg_13         (specinterface    ) [ 000000000]
cols_read      (read             ) [ 001111111]
rows_read      (read             ) [ 001111111]
stg_16         (specinterface    ) [ 000000000]
stg_17         (specinterface    ) [ 000000000]
stg_18         (specinterface    ) [ 000000000]
stg_19         (br               ) [ 000000000]
stg_20         (specloopname     ) [ 000000000]
tmp_i          (specregionbegin  ) [ 000000000]
stg_22         (specpipeline     ) [ 000000000]
stg_23         (speclooptripcount) [ 000000000]
empty          (read             ) [ 000000000]
tmp_data_V     (extractvalue     ) [ 000111111]
tmp_user_V     (extractvalue     ) [ 001000000]
tmp_last_V     (extractvalue     ) [ 000111111]
empty_68       (specregionend    ) [ 000000000]
stg_29         (br               ) [ 000000000]
sof_1_i        (alloca           ) [ 000111111]
stg_31         (store            ) [ 000000000]
stg_32         (br               ) [ 000111111]
axi_last_V1_i  (phi              ) [ 000011100]
axi_data_V1_i  (phi              ) [ 000011100]
p_i            (phi              ) [ 000010000]
exitcond8_i    (icmp             ) [ 000011111]
stg_37         (speclooptripcount) [ 000000000]
i_V            (add              ) [ 000111111]
stg_39         (br               ) [ 000000000]
stg_40         (specloopname     ) [ 000000000]
tmp_110_i      (specregionbegin  ) [ 000001111]
stg_42         (br               ) [ 000011111]
stg_43         (ret              ) [ 000000000]
eol            (phi              ) [ 000001010]
axi_data_V_1_i (phi              ) [ 000001010]
p_2_i          (phi              ) [ 000001000]
eol_i          (phi              ) [ 000001010]
exitcond9_i    (icmp             ) [ 000011111]
stg_49         (speclooptripcount) [ 000000000]
j_V            (add              ) [ 000011111]
stg_51         (br               ) [ 000011111]
sof_1_i_load   (load             ) [ 000000000]
brmerge_i      (or               ) [ 000011111]
stg_54         (br               ) [ 000000000]
empty_69       (read             ) [ 000000000]
tmp_data_V_1   (extractvalue     ) [ 000000000]
tmp_last_V_1   (extractvalue     ) [ 000000000]
stg_58         (br               ) [ 000000000]
axi_last_V_2_i (phi              ) [ 000011111]
p_Val2_s       (phi              ) [ 000011111]
tmp            (trunc            ) [ 000001100]
tmp_10         (partselect       ) [ 000001100]
tmp_11         (partselect       ) [ 000001100]
stg_64         (store            ) [ 000000000]
stg_65         (specloopname     ) [ 000000000]
tmp_111_i      (specregionbegin  ) [ 000000000]
stg_67         (specpipeline     ) [ 000000000]
tmp_116_i      (specregionbegin  ) [ 000000000]
stg_69         (specprotocol     ) [ 000000000]
stg_70         (write            ) [ 000000000]
stg_71         (write            ) [ 000000000]
stg_72         (write            ) [ 000000000]
empty_70       (specregionend    ) [ 000000000]
empty_71       (specregionend    ) [ 000000000]
stg_75         (br               ) [ 000011111]
axi_last_V_3_i (phi              ) [ 000110011]
axi_data_V_3_i (phi              ) [ 000110011]
eol_2_i        (phi              ) [ 000000010]
stg_79         (br               ) [ 000000000]
stg_80         (specloopname     ) [ 000000000]
tmp_112_i      (specregionbegin  ) [ 000000000]
stg_82         (specpipeline     ) [ 000000000]
stg_83         (speclooptripcount) [ 000000000]
empty_72       (read             ) [ 000000000]
tmp_data_V_2   (extractvalue     ) [ 000011111]
tmp_last_V_2   (extractvalue     ) [ 000011111]
empty_73       (specregionend    ) [ 000000000]
stg_88         (br               ) [ 000011111]
empty_74       (specregionend    ) [ 000000000]
stg_90         (br               ) [ 000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rows">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cols">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_data_stream_0_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="img_data_stream_1_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="img_data_stream_2_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_stable_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1839"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1815"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1816"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1841"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1840"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="sof_1_i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof_1_i/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="cols_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="0" index="1" bw="11" slack="0"/>
<pin id="107" dir="1" index="2" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="rows_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="0" index="1" bw="11" slack="0"/>
<pin id="113" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="44" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="0" index="3" bw="4" slack="0"/>
<pin id="121" dir="0" index="4" bw="1" slack="0"/>
<pin id="122" dir="0" index="5" bw="1" slack="0"/>
<pin id="123" dir="0" index="6" bw="1" slack="0"/>
<pin id="124" dir="0" index="7" bw="1" slack="0"/>
<pin id="125" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_69/5 empty_72/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="stg_70_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="1"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_70/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="stg_71_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="1"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_71/6 "/>
</bind>
</comp>

<comp id="148" class="1004" name="stg_72_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="1"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_72/6 "/>
</bind>
</comp>

<comp id="155" class="1005" name="axi_last_V1_i_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V1_i (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="axi_last_V1_i_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="2"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V1_i/4 "/>
</bind>
</comp>

<comp id="165" class="1005" name="axi_data_V1_i_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V1_i (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="axi_data_V1_i_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="32" slack="2"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V1_i/4 "/>
</bind>
</comp>

<comp id="175" class="1005" name="p_i_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="11" slack="1"/>
<pin id="177" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_i (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_i_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i/4 "/>
</bind>
</comp>

<comp id="186" class="1005" name="eol_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="eol_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/5 "/>
</bind>
</comp>

<comp id="197" class="1005" name="axi_data_V_1_i_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_1_i (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="axi_data_V_1_i_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_1_i/5 "/>
</bind>
</comp>

<comp id="208" class="1005" name="p_2_i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="1"/>
<pin id="210" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_2_i (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_2_i_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="11" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_2_i/5 "/>
</bind>
</comp>

<comp id="219" class="1005" name="eol_i_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol_i (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="eol_i_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_i/5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="axi_last_V_2_i_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V_2_i (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="axi_last_V_2_i_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_2_i/5 "/>
</bind>
</comp>

<comp id="244" class="1005" name="p_Val2_s_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_Val2_s_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="256" class="1005" name="axi_last_V_3_i_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_3_i (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="axi_last_V_3_i_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="1" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_3_i/7 "/>
</bind>
</comp>

<comp id="268" class="1005" name="axi_data_V_3_i_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_3_i (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="axi_data_V_3_i_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="32" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_3_i/7 "/>
</bind>
</comp>

<comp id="280" class="1005" name="eol_2_i_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol_2_i (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="eol_2_i_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="1" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_2_i/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="44" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_1/5 tmp_data_V_2/7 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="44" slack="0"/>
<pin id="297" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_1/5 tmp_last_V_2/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_user_V_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="44" slack="0"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="stg_31_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_31/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="exitcond8_i_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="0"/>
<pin id="311" dir="0" index="1" bw="11" slack="3"/>
<pin id="312" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8_i/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="i_V_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="exitcond9_i_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="0" index="1" bw="11" slack="4"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9_i/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="j_V_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sof_1_i_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="2"/>
<pin id="333" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_1_i_load/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="brmerge_i_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_10_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="0" index="3" bw="5" slack="0"/>
<pin id="349" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_11_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="0" index="3" bw="6" slack="0"/>
<pin id="359" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="stg_64_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="2"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_64/5 "/>
</bind>
</comp>

<comp id="369" class="1005" name="cols_read_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="4"/>
<pin id="371" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="374" class="1005" name="rows_read_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="11" slack="3"/>
<pin id="376" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_data_V_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="2"/>
<pin id="381" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="387" class="1005" name="tmp_last_V_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="2"/>
<pin id="389" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="392" class="1005" name="sof_1_i_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof_1_i "/>
</bind>
</comp>

<comp id="399" class="1005" name="exitcond8_i_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond8_i "/>
</bind>
</comp>

<comp id="403" class="1005" name="i_V_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="11" slack="0"/>
<pin id="405" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="408" class="1005" name="exitcond9_i_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond9_i "/>
</bind>
</comp>

<comp id="412" class="1005" name="j_V_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="11" slack="0"/>
<pin id="414" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="417" class="1005" name="brmerge_i_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge_i "/>
</bind>
</comp>

<comp id="421" class="1005" name="tmp_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="1"/>
<pin id="423" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="426" class="1005" name="tmp_10_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="1"/>
<pin id="428" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="431" class="1005" name="tmp_11_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="1"/>
<pin id="433" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="436" class="1005" name="tmp_data_V_2_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="441" class="1005" name="tmp_last_V_2_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="56" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="126"><net_src comp="60" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="116" pin=5"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="116" pin=6"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="116" pin=7"/></net>

<net id="139"><net_src comp="96" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="96" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="96" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="164"><net_src comp="158" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="174"><net_src comp="168" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="178"><net_src comp="66" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="195"><net_src comp="155" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="206"><net_src comp="165" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="211"><net_src comp="66" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="76" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="242"><net_src comp="189" pin="4"/><net_sink comp="236" pin=2"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="247"><net_src comp="244" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="254"><net_src comp="200" pin="4"/><net_sink comp="248" pin=2"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="259"><net_src comp="256" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="266"><net_src comp="186" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="267"><net_src comp="260" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="271"><net_src comp="268" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="278"><net_src comp="197" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="279"><net_src comp="272" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="289"><net_src comp="219" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="293"><net_src comp="116" pin="8"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="298"><net_src comp="116" pin="8"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="303"><net_src comp="116" pin="8"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="64" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="179" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="179" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="72" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="212" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="212" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="72" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="338"><net_src comp="331" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="223" pin="4"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="248" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="80" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="248" pin="4"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="82" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="84" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="360"><net_src comp="80" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="248" pin="4"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="86" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="88" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="368"><net_src comp="76" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="104" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="377"><net_src comp="110" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="382"><net_src comp="290" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="390"><net_src comp="295" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="395"><net_src comp="100" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="402"><net_src comp="309" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="314" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="411"><net_src comp="320" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="325" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="420"><net_src comp="334" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="340" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="429"><net_src comp="344" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="434"><net_src comp="354" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="439"><net_src comp="290" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="444"><net_src comp="295" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="283" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AXI_video_strm_V_data_V | {}
	Port: AXI_video_strm_V_keep_V | {}
	Port: AXI_video_strm_V_strb_V | {}
	Port: AXI_video_strm_V_user_V | {}
	Port: AXI_video_strm_V_last_V | {}
	Port: AXI_video_strm_V_id_V | {}
	Port: AXI_video_strm_V_dest_V | {}
	Port: img_data_stream_0_V | {6 }
	Port: img_data_stream_1_V | {6 }
	Port: img_data_stream_2_V | {6 }
  - Chain level:
	State 1
	State 2
		empty_68 : 1
		stg_29 : 1
	State 3
		stg_31 : 1
	State 4
		exitcond8_i : 1
		i_V : 1
		stg_39 : 2
	State 5
		exitcond9_i : 1
		j_V : 1
		stg_51 : 2
		brmerge_i : 1
		stg_54 : 1
		axi_last_V_2_i : 2
		p_Val2_s : 2
		tmp : 3
		tmp_10 : 3
		tmp_11 : 3
	State 6
		empty_70 : 1
		empty_71 : 1
	State 7
		stg_79 : 1
		empty_73 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |       i_V_fu_314      |    0    |    11   |
|          |       j_V_fu_325      |    0    |    11   |
|----------|-----------------------|---------|---------|
|   icmp   |   exitcond8_i_fu_309  |    0    |    4    |
|          |   exitcond9_i_fu_320  |    0    |    4    |
|----------|-----------------------|---------|---------|
|    or    |    brmerge_i_fu_334   |    0    |    1    |
|----------|-----------------------|---------|---------|
|          | cols_read_read_fu_104 |    0    |    0    |
|   read   | rows_read_read_fu_110 |    0    |    0    |
|          |    grp_read_fu_116    |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  stg_70_write_fu_134  |    0    |    0    |
|   write  |  stg_71_write_fu_141  |    0    |    0    |
|          |  stg_72_write_fu_148  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       grp_fu_290      |    0    |    0    |
|extractvalue|       grp_fu_295      |    0    |    0    |
|          |   tmp_user_V_fu_300   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |       tmp_fu_340      |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|     tmp_10_fu_344     |    0    |    0    |
|          |     tmp_11_fu_354     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    31   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| axi_data_V1_i_reg_165|   32   |
|axi_data_V_1_i_reg_197|   32   |
|axi_data_V_3_i_reg_268|   32   |
| axi_last_V1_i_reg_155|    1   |
|axi_last_V_2_i_reg_231|    1   |
|axi_last_V_3_i_reg_256|    1   |
|   brmerge_i_reg_417  |    1   |
|   cols_read_reg_369  |   11   |
|    eol_2_i_reg_280   |    1   |
|     eol_i_reg_219    |    1   |
|      eol_reg_186     |    1   |
|  exitcond8_i_reg_399 |    1   |
|  exitcond9_i_reg_408 |    1   |
|      i_V_reg_403     |   11   |
|      j_V_reg_412     |   11   |
|     p_2_i_reg_208    |   11   |
|   p_Val2_s_reg_244   |   32   |
|      p_i_reg_175     |   11   |
|   rows_read_reg_374  |   11   |
|    sof_1_i_reg_392   |    1   |
|    tmp_10_reg_426    |    8   |
|    tmp_11_reg_431    |    8   |
| tmp_data_V_2_reg_436 |   32   |
|  tmp_data_V_reg_379  |   32   |
| tmp_last_V_2_reg_441 |    1   |
|  tmp_last_V_reg_387  |    1   |
|      tmp_reg_421     |    8   |
+----------------------+--------+
|         Total        |   294  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| eol_i_reg_219 |  p0  |   2  |   1  |    2   ||    1    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |    2   ||  1.571  ||    1    |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   31   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    1   |
|  Register |    -   |   294  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   294  |   32   |
+-----------+--------+--------+--------+
