<h4><strong>Step 1:</strong></h4><div class="answer"> <p>Consider the circuit diagram as shown in Figure 1.</p> <p> <img src="images/3657-14-35P-i1.png" alt="Picture 3" /></p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>Sketch the waveforms for the outputs of the three logic gates as shown below:</p> <p> <img src="images/3657-14-35P-i2.png" alt="Picture 4" /> </p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>In each cycle of the timing diagram the output rises and falls. </p> <p>The propagating delay of 3 ns and 7 ns for high to low and low to high put transition.</p> <p>The time period is equal to</p> <p> <img src="images/3657-14-35P-i3.png" /> </p> <p>The frequency of the Oscillations of the ring is given as</p> <p> <img src="images/3657-14-35P-i4.png" /> </p> <p>Therefore, the frequency of oscillations is <img src="images/3657-14-35P-i5.png" />.</p> </div><h4><strong>Step 4:</strong></h4><div class="answer"> <p>The propagations delay for high to low the output transition is </p> <p> <img src="images/3657-14-35P-i6.png" /> </p> <p>The propagation delay for low to high the output transition is </p> <p> <img src="images/3657-14-35P-i7.png" /> </p> <p>Therefore, the total propagation delay for high to low and low to high is <img src="images/3657-14-35P-i8.png" /> and <img src="images/3657-14-35P-i9.png" /> respectively.</p></div>