<profile>

<section name = "Vivado HLS Report for 'dct_1d2'" level="0">
<item name = "Date">Wed May 26 17:19:06 2021
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">dct.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 6.60, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">209, 209, 209, 209, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- DCT_Outer_Loop">208, 208, 26, -, -, 8, no</column>
<column name=" + DCT_Inner_Loop">24, 24, 3, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 111</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">0, -, 15, 15</column>
<column name="Multiplexer">-, -, -, 60</column>
<column name="Register">-, -, 102, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="dct_mac_muladd_15cud_U1">dct_mac_muladd_15cud, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dct_coeff_table_U">dct_1d2_dct_coeffbkb, 0, 15, 15, 64, 15, 1, 960</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="k_1_fu_159_p2">+, 0, 0, 13, 4, 1</column>
<column name="n_1_fu_197_p2">+, 0, 0, 13, 4, 1</column>
<column name="tmp_12_fu_231_p2">+, 0, 0, 36, 13, 29</column>
<column name="tmp_16_fu_169_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp_19_fu_207_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp_20_fu_217_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp_11_fu_191_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="tmp_fu_153_p2">icmp, 0, 0, 2, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="k_reg_95">9, 2, 4, 8</column>
<column name="n_reg_106">9, 2, 4, 8</column>
<column name="tmp1_reg_117">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="dct_coeff_table_load_reg_308">15, 0, 15, 0</column>
<column name="dst_addr_reg_280">6, 0, 6, 0</column>
<column name="k_1_reg_275">4, 0, 4, 0</column>
<column name="k_reg_95">4, 0, 4, 0</column>
<column name="n_1_reg_293">4, 0, 4, 0</column>
<column name="n_reg_106">4, 0, 4, 0</column>
<column name="src_load_reg_313">16, 0, 16, 0</column>
<column name="tmp1_reg_117">32, 0, 32, 0</column>
<column name="tmp_24_cast_reg_262">4, 0, 8, 4</column>
<column name="tmp_26_cast_reg_267">4, 0, 8, 4</column>
<column name="tmp_29_cast_reg_285">4, 0, 8, 4</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct_1d2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct_1d2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct_1d2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct_1d2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct_1d2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct_1d2, return value</column>
<column name="src_address0">out, 6, ap_memory, src, array</column>
<column name="src_ce0">out, 1, ap_memory, src, array</column>
<column name="src_q0">in, 16, ap_memory, src, array</column>
<column name="tmp_6">in, 4, ap_none, tmp_6, scalar</column>
<column name="dst_address0">out, 6, ap_memory, dst, array</column>
<column name="dst_ce0">out, 1, ap_memory, dst, array</column>
<column name="dst_we0">out, 1, ap_memory, dst, array</column>
<column name="dst_d0">out, 16, ap_memory, dst, array</column>
<column name="tmp_61">in, 4, ap_none, tmp_61, scalar</column>
</table>
</item>
</section>
</profile>
