BASIC-GATES âš™ï¸
Simulation and Layout Implementation of All Basic Logic Gates in 180nm Technology

Overview ğŸ“‹
Welcome to the BASIC-GATES repository! This project contains the design, simulation, and layout files for essential logic gatesâ€”AND, OR, NAND, NOR, and Inverter (NOT)â€”implemented using the 180nm CMOS process technology.

Use this repo to explore transistor-level digital designs with corresponding schematics, layouts, simulations, and verifications.

Repository Structure ğŸ“
FILES/ â€” Contains images for simulation results, layout vs schematic (LVS) checks, symbols, and schematics for all gates.

LAYOUT/ â€” Layout files and LVS verification for each gate.

SIMULATIONS/ â€” Simulation screenshots, schematic views, and gate symbols.

Gates Included ğŸ› ï¸
AND Gate

OR Gate

NAND Gate

NOR Gate

Inverter (NOT) Gate

Each gate includes:

Schematic capture

Symbolic representation

Layout design

Simulation results

Layout vs Schematic (LVS) verification

Technology ğŸ’¡
Designed and verified using 180nm CMOS technology, suitable for digital design learning and prototyping.

How to Use ğŸ‘©ğŸ’»ğŸ‘¨ğŸ’»
Open schematics to study transistor-level gate design.

Examine layouts for physical circuit implementation.

View simulation images to confirm logical behavior.

Check LVS images to ensure schematic and layout match.

Goals ğŸ¯
Provide a hands-on practical example for digital VLSI gate design, motivating students and engineers to learn process-oriented design and verification.

Contributing & Feedback ğŸ“¬
Contributions and improvements are welcome! Feel free to open issues or pull requests for feedback, corrections, or new designs.
