verbose.log
project/*
target/*
simWorkspace/
tmp/
*.bin*
eda/Xilinx/sim/vivado*.str
eda/Xilinx/sim/.Xil
eda/Xilinx/sim/xsim.dir
eda/Xilinx/sim/*.wcfg
eda/Xilinx/syn/.Xil
eda/Xilinx/syn/xsim.dir
eda/Xilinx/syn/*.wcfg
eda/Xilinx/syn/*.txt
eda/Xilinx/syn/usage*
eda/Xilinx/syn/output/*
!eda/Xilinx/syn/output/logs/
eda/Xilinx/syn/output/logs/*
!eda/Xilinx/syn/output/logs/.keep
*log
*jou
*pb
*wdb
.vscode
.metals
