
*** Running vivado
    with args -log design_1_slv_intr_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_slv_intr_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_slv_intr_0_0.tcl -notrace
Command: synth_design -top design_1_slv_intr_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 421.039 ; gain = 100.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_slv_intr_0_0' [c:/Users/labview/project_99/project_99.srcs/sources_1/bd/design_1/ip/design_1_slv_intr_0_0/synth/design_1_slv_intr_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'slv_intr_v1_0' [c:/Users/labview/project_99/project_99.srcs/sources_1/bd/design_1/ipshared/b1b6/hdl/slv_intr_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_INTR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_INTR_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'slv_intr_v1_0_S00_AXI' [c:/Users/labview/project_99/project_99.srcs/sources_1/bd/design_1/ipshared/b1b6/hdl/slv_intr_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/labview/project_99/project_99.srcs/sources_1/bd/design_1/ipshared/b1b6/hdl/slv_intr_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [c:/Users/labview/project_99/project_99.srcs/sources_1/bd/design_1/ipshared/b1b6/hdl/slv_intr_v1_0_S00_AXI.v:372]
INFO: [Synth 8-256] done synthesizing module 'slv_intr_v1_0_S00_AXI' (1#1) [c:/Users/labview/project_99/project_99.srcs/sources_1/bd/design_1/ipshared/b1b6/hdl/slv_intr_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'slv_intr_v1_0_S_AXI_INTR' [c:/Users/labview/project_99/project_99.srcs/sources_1/bd/design_1/ipshared/b1b6/hdl/slv_intr_v1_0_S_AXI_INTR.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element intr_all_ff_reg was removed.  [c:/Users/labview/project_99/project_99.srcs/sources_1/bd/design_1/ipshared/b1b6/hdl/slv_intr_v1_0_S_AXI_INTR.v:516]
INFO: [Synth 8-256] done synthesizing module 'slv_intr_v1_0_S_AXI_INTR' (2#1) [c:/Users/labview/project_99/project_99.srcs/sources_1/bd/design_1/ipshared/b1b6/hdl/slv_intr_v1_0_S_AXI_INTR.v:4]
INFO: [Synth 8-256] done synthesizing module 'slv_intr_v1_0' (3#1) [c:/Users/labview/project_99/project_99.srcs/sources_1/bd/design_1/ipshared/b1b6/hdl/slv_intr_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_slv_intr_0_0' (4#1) [c:/Users/labview/project_99/project_99.srcs/sources_1/bd/design_1/ip/design_1_slv_intr_0_0/synth/design_1_slv_intr_0_0.v:57]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design slv_intr_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 474.172 ; gain = 153.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 474.172 ; gain = 153.430
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 797.711 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 797.711 ; gain = 476.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 797.711 ; gain = 476.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 797.711 ; gain = 476.969
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "intr_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "intr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element intr_counter_reg was removed.  [c:/Users/labview/project_99/project_99.srcs/sources_1/bd/design_1/ipshared/b1b6/hdl/slv_intr_v1_0_S_AXI_INTR.v:452]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 797.711 ; gain = 476.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module slv_intr_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module slv_intr_v1_0_S_AXI_INTR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "inst/slv_intr_v1_0_S_AXI_INTR_inst/intr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element inst/slv_intr_v1_0_S_AXI_INTR_inst/intr_counter_reg was removed.  [c:/Users/labview/project_99/project_99.srcs/sources_1/bd/design_1/ipshared/b1b6/hdl/slv_intr_v1_0_S_AXI_INTR.v:452]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_awprot[2]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_awprot[1]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_awprot[0]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[31]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[30]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[29]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[28]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[27]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[26]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[25]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[24]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[23]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[22]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[21]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[20]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[19]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[18]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[17]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[16]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[15]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[14]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[13]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[12]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[11]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[10]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[9]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[8]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[7]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[6]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[5]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[4]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[3]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[2]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wdata[1]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wstrb[3]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wstrb[2]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wstrb[1]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_wstrb[0]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_arprot[2]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_arprot[1]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s_axi_intr_arprot[0]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_slv_intr_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/slv_intr_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/slv_intr_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/slv_intr_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/slv_intr_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rresp_reg[0]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[1]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[2]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[3]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[4]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[5]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[6]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[7]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[8]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[9]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[10]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[11]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[12]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[13]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[14]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[15]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[16]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[17]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[18]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[19]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[20]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[21]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[22]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[23]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[24]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[25]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[26]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[27]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[28]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[29]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[30]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_bresp_reg[0]' (FDRE) to 'inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/slv_intr_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_slv_intr_0_0.
INFO: [Synth 8-3332] Sequential element (inst/slv_intr_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_slv_intr_0_0.
INFO: [Synth 8-3332] Sequential element (inst/slv_intr_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_slv_intr_0_0.
INFO: [Synth 8-3332] Sequential element (inst/slv_intr_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_slv_intr_0_0.
INFO: [Synth 8-3332] Sequential element (inst/slv_intr_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_slv_intr_0_0.
INFO: [Synth 8-3332] Sequential element (inst/slv_intr_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_slv_intr_0_0.
INFO: [Synth 8-3332] Sequential element (inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_slv_intr_0_0.
INFO: [Synth 8-3332] Sequential element (inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_slv_intr_0_0.
INFO: [Synth 8-3332] Sequential element (inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_slv_intr_0_0.
INFO: [Synth 8-3332] Sequential element (inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_slv_intr_0_0.
INFO: [Synth 8-3332] Sequential element (inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_slv_intr_0_0.
INFO: [Synth 8-3332] Sequential element (inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rdata_reg[31]) is unused and will be removed from module design_1_slv_intr_0_0.
INFO: [Synth 8-3332] Sequential element (inst/slv_intr_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_slv_intr_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 797.711 ; gain = 476.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 803.688 ; gain = 482.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 803.984 ; gain = 483.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 824.867 ; gain = 504.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 824.867 ; gain = 504.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 824.867 ; gain = 504.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 824.867 ; gain = 504.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 824.867 ; gain = 504.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 824.867 ; gain = 504.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 824.867 ; gain = 504.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    11|
|2     |LUT1   |     3|
|3     |LUT2   |    57|
|4     |LUT3   |     3|
|5     |LUT4   |    34|
|6     |LUT5   |     8|
|7     |LUT6   |    45|
|8     |FDRE   |   224|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------+------+
|      |Instance                          |Module                   |Cells |
+------+----------------------------------+-------------------------+------+
|1     |top                               |                         |   387|
|2     |  inst                            |slv_intr_v1_0            |   387|
|3     |    slv_intr_v1_0_S00_AXI_inst    |slv_intr_v1_0_S00_AXI    |   231|
|4     |    slv_intr_v1_0_S_AXI_INTR_inst |slv_intr_v1_0_S_AXI_INTR |   156|
+------+----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 824.867 ; gain = 504.125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 824.867 ; gain = 180.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 824.867 ; gain = 504.125
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 824.867 ; gain = 515.594
INFO: [Common 17-1381] The checkpoint 'C:/Users/labview/project_99/project_99.runs/design_1_slv_intr_0_0_synth_1/design_1_slv_intr_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/labview/project_99/project_99.srcs/sources_1/bd/design_1/ip/design_1_slv_intr_0_0/design_1_slv_intr_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/labview/project_99/project_99.runs/design_1_slv_intr_0_0_synth_1/design_1_slv_intr_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_slv_intr_0_0_utilization_synth.rpt -pb design_1_slv_intr_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 824.867 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 31 12:55:49 2020...
