// Seed: 1664695972
module module_0;
  logic id_1, id_2 = id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd47
) (
    output logic id_0,
    input tri id_1,
    input uwire id_2,
    input supply1 id_3,
    output uwire id_4[-1 : id_5],
    input wand _id_5,
    input tri1 id_6,
    input wand id_7
);
  final id_0 = id_2;
  wire id_9, id_10, id_11;
  module_0 modCall_1 ();
endmodule
program module_2 (
    input supply0 id_0,
    input tri0 id_1
);
  wire [1 'd0 : -1] id_3;
  logic id_4;
  ;
  wire id_5;
  ;
  module_0 modCall_1 ();
endprogram
