$date
	Fri Aug 01 01:23:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_shifting_top $end
$var wire 16 ! shift_result [15:0] $end
$var reg 16 " in0 [15:0] $end
$var reg 4 # in1 [3:0] $end
$var reg 3 $ shift_type [2:0] $end
$scope module uut $end
$var wire 16 % in0 [15:0] $end
$var wire 4 & in1 [3:0] $end
$var wire 3 ' shift_type [2:0] $end
$var reg 16 ( shift_result [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10000
b10 !
b10 (
b1 #
b1 &
b1 "
b1 %
#20000
b0 !
b0 (
b1111 #
b1111 &
b1000000000000000 "
b1000000000000000 %
#30000
b1 $
b1 '
b1 "
b1 %
#40000
b111100000000 !
b111100000000 (
b100 #
b100 &
b1111000000000000 "
b1111000000000000 %
#50000
b1110000000000000 !
b1110000000000000 (
b10 $
b10 '
b1 #
b1 &
#60000
b1100000000000000 !
b1100000000000000 (
b11 $
b11 '
b1000000000000000 "
b1000000000000000 %
#70000
b11100000000000 !
b11100000000000 (
b111000000000000 "
b111000000000000 %
#80000
b10000000000000 !
b10000000000000 (
b100 $
b100 '
b1000000000000 "
b1000000000000 %
#90000
b11 !
b11 (
b1000000000000001 "
b1000000000000001 %
#100000
b1 !
b1 (
b101 $
b101 '
b10 "
b10 %
#110000
b1000000000000001 !
b1000000000000001 (
b11 "
b11 %
#120000
b0 !
b0 (
b110 $
b110 '
b1111000000000000 "
b1111000000000000 %
#130000
b111 $
b111 '
b1 "
b1 %
#140000
b1100000000000000 !
b1100000000000000 (
b11 $
b11 '
b1000000000000000 "
b1000000000000000 %
#150000
b11100000000000 !
b11100000000000 (
b111000000000000 "
b111000000000000 %
#160000
