// Seed: 3464534402
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3[1] + 1;
  wire id_4;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    output logic id_2,
    input logic id_3,
    output tri id_4,
    output logic id_5
);
  assign id_2 = 1;
  always begin
    id_5 <= #1 1;
    id_2 <= id_3;
  end
  always_ff #1 $display(1);
  wire id_7, id_8, id_9;
  module_0(
      id_8, id_9
  );
endmodule
