============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 21 2019  11:29:17 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

      Pin             Type       Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock clk)         launch                                    0 R 
stoch2bin_out
  out_reg[0]/CLK                                0             0 R 
  out_reg[0]/Q      DFFSR             1  1.5   10  +115     115 F 
  drc_bufs180/A                                      +0     115   
  drc_bufs180/Y     BUFX2             3 19.1   25   +50     165 F 
  inc_add_36_16_2/A[0] 
    g151/A                                           +0     165   
    g151/YC         HAX1              1  3.4   20   +55     220 F 
    g150/B                                           +0     220   
    g150/YC         HAX1              1  3.4   20   +50     271 F 
    g149/B                                           +0     271   
    g149/YC         HAX1              1  3.4   20   +50     321 F 
    g148/B                                           +0     321   
    g148/YC         HAX1              1  3.4   20   +50     371 F 
    g147/B                                           +0     371   
    g147/YC         HAX1              1  3.4   20   +50     421 F 
    g146/B                                           +0     421   
    g146/YC         HAX1              1  3.4   20   +50     472 F 
    g145/B                                           +0     472   
    g145/YC         HAX1              1  3.4   20   +50     522 F 
    g144/B                                           +0     522   
    g144/YC         HAX1              1  3.4   20   +50     572 F 
    g143/B                                           +0     572   
    g143/YC         HAX1              1  3.4   20   +50     622 F 
    g142/B                                           +0     622   
    g142/YC         HAX1              1  3.4   20   +50     672 F 
    g141/B                                           +0     672   
    g141/YC         HAX1              1  3.4   20   +50     722 F 
    g140/B                                           +0     722   
    g140/YC         HAX1              1  3.4   20   +50     773 F 
    g139/B                                           +0     773   
    g139/YC         HAX1              1  3.4   20   +50     823 F 
    g138/B                                           +0     823   
    g138/YC         HAX1              1  3.4   20   +50     873 F 
    g137/B                                           +0     873   
    g137/YC         HAX1              1  3.4   20   +50     923 F 
    g136/B                                           +0     923   
    g136/YC         HAX1              1  3.4   20   +50     974 F 
    g135/B                                           +0     974   
    g135/YC         HAX1              1  3.4   20   +50    1024 F 
    g134/B                                           +0    1024   
    g134/YC         HAX1              1  5.0   24   +54    1077 F 
    g133/A                                           +0    1077   
    g133/Y          XOR2X1            1  2.8   45   +36    1114 R 
  inc_add_36_16_2/Z[19] 
  g74/A                                              +0    1114   
  g74/Y             MUX2X1            1  1.5   60   +28    1142 F 
  g64/A                                              +0    1142   
  g64/Y             INVX1             1  2.0    0   +18    1160 R 
  out_reg[19]/D     DFFSR                            +0    1160   
  out_reg[19]/CLK   setup                       0   +70    1230 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                                5000 R 
                    uncertainty                     -50    4950 R 
------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3720ps 
Start-point  : stoch2bin_out/out_reg[0]/CLK
End-point    : stoch2bin_out/out_reg[19]/D

path   2:

      Pin             Type       Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock clk)         launch                                    0 R 
stoch2bin_out
  out_reg[0]/CLK                                0             0 R 
  out_reg[0]/Q      DFFSR             1  1.5   10  +115     115 F 
  drc_bufs180/A                                      +0     115   
  drc_bufs180/Y     BUFX2             3 19.1   25   +50     165 F 
  inc_add_36_16_2/A[0] 
    g151/A                                           +0     165   
    g151/YC         HAX1              1  3.4   20   +55     220 F 
    g150/B                                           +0     220   
    g150/YC         HAX1              1  3.4   20   +50     271 F 
    g149/B                                           +0     271   
    g149/YC         HAX1              1  3.4   20   +50     321 F 
    g148/B                                           +0     321   
    g148/YC         HAX1              1  3.4   20   +50     371 F 
    g147/B                                           +0     371   
    g147/YC         HAX1              1  3.4   20   +50     421 F 
    g146/B                                           +0     421   
    g146/YC         HAX1              1  3.4   20   +50     472 F 
    g145/B                                           +0     472   
    g145/YC         HAX1              1  3.4   20   +50     522 F 
    g144/B                                           +0     522   
    g144/YC         HAX1              1  3.4   20   +50     572 F 
    g143/B                                           +0     572   
    g143/YC         HAX1              1  3.4   20   +50     622 F 
    g142/B                                           +0     622   
    g142/YC         HAX1              1  3.4   20   +50     672 F 
    g141/B                                           +0     672   
    g141/YC         HAX1              1  3.4   20   +50     722 F 
    g140/B                                           +0     722   
    g140/YC         HAX1              1  3.4   20   +50     773 F 
    g139/B                                           +0     773   
    g139/YC         HAX1              1  3.4   20   +50     823 F 
    g138/B                                           +0     823   
    g138/YC         HAX1              1  3.4   20   +50     873 F 
    g137/B                                           +0     873   
    g137/YC         HAX1              1  3.4   20   +50     923 F 
    g136/B                                           +0     923   
    g136/YC         HAX1              1  3.4   20   +50     974 F 
    g135/B                                           +0     974   
    g135/YC         HAX1              1  3.4   20   +50    1024 F 
    g134/B                                           +0    1024   
    g134/YS         HAX1              1  2.8   18   +51    1075 R 
  inc_add_36_16_2/Z[18] 
  g73/A                                              +0    1075   
  g73/Y             MUX2X1            1  1.5   60   +22    1097 F 
  g63/A                                              +0    1097   
  g63/Y             INVX1             1  2.0    0   +18    1115 R 
  out_reg[18]/D     DFFSR                            +0    1115   
  out_reg[18]/CLK   setup                       0   +70    1185 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                                5000 R 
                    uncertainty                     -50    4950 R 
------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3765ps 
Start-point  : stoch2bin_out/out_reg[0]/CLK
End-point    : stoch2bin_out/out_reg[18]/D

path   3:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int)      launch                                    0 R 
prg_b
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs500/A                                     +0     109   
    drc_bufs500/Y    BUFX2             4 11.5   28   +47     156 R 
  ctr4/out[1] 
  comp10/b[1] 
    comp1/b 
      g28/A                                           +0     156   
      g28/Y          INVX1             1  3.4   14   +23     179 F 
      g27/B                                           +0     179   
      g27/YS         HAX1              1  2.7   18   +50     229 R 
    comp1/equal 
    g256/B                                            +0     229   
    g256/Y           AOI21X1           1  1.5   15   +25     254 F 
    drc_bufs264/A                                     +0     254   
    drc_bufs264/Y    BUFX2             1  1.5    2   +33     287 F 
    g255/A                                            +0     287   
    g255/Y           INVX1             1  2.7    0    -0     286 R 
    g254/B                                            +0     286   
    g254/Y           AOI21X1           1  1.5   16   +21     307 F 
    drc_bufs262/A                                     +0     307   
    drc_bufs262/Y    BUFX2             1  2.6    3   +34     341 F 
    g253/B                                            +0     341   
    g253/Y           OAI21X1           1  2.7   44   +40     381 R 
    g252/B                                            +0     381   
    g252/Y           AOI21X1           1  1.5   15   +31     412 F 
    drc_bufs263/A                                     +0     412   
    drc_bufs263/Y    BUFX2             1  2.6    3   +34     446 F 
    g251/B                                            +0     446   
    g251/Y           OAI21X1           1  2.7   44   +40     486 R 
    g250/B                                            +0     486   
    g250/Y           AOI21X1           1  1.5   15   +31     517 F 
    drc_bufs261/A                                     +0     517   
    drc_bufs261/Y    BUFX2             1  2.6    3   +34     551 F 
    g249/B                                            +0     551   
    g249/Y           OAI21X1           1  2.7   44   +40     591 R 
    g248/B                                            +0     591   
    g248/Y           AOI21X1           1  1.5   15   +31     622 F 
    drc_bufs/A                                        +0     622   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     656 F 
    g247/B                                            +0     656   
    g247/Y           OAI21X1           2  3.9   50   +44     700 R 
  comp10/a_gt_b 
prg_b/sn_out 
mul/b 
  g8/A                                                +0     700   
  g8/Y               AND2X1           20 83.3  416  +283     983 R 
mul/y 
stoch2bin_out/en 
  g95/S                                               +0     983   
  g95/Y              MUX2X1            1  1.5   60  +103    1086 F 
  g86/A                                               +0    1086   
  g86/Y              INVX1             1  2.0    0   +18    1104 R 
  out_reg[9]/D       DFFSR                            +0    1104   
  out_reg[9]/CLK     setup                       0   +70    1175 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3775ps 
Start-point  : prg_b/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[9]/D

path   4:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int)      launch                                    0 R 
prg_b
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs500/A                                     +0     109   
    drc_bufs500/Y    BUFX2             4 11.5   28   +47     156 R 
  ctr4/out[1] 
  comp10/b[1] 
    comp1/b 
      g28/A                                           +0     156   
      g28/Y          INVX1             1  3.4   14   +23     179 F 
      g27/B                                           +0     179   
      g27/YS         HAX1              1  2.7   18   +50     229 R 
    comp1/equal 
    g256/B                                            +0     229   
    g256/Y           AOI21X1           1  1.5   15   +25     254 F 
    drc_bufs264/A                                     +0     254   
    drc_bufs264/Y    BUFX2             1  1.5    2   +33     287 F 
    g255/A                                            +0     287   
    g255/Y           INVX1             1  2.7    0    -0     286 R 
    g254/B                                            +0     286   
    g254/Y           AOI21X1           1  1.5   16   +21     307 F 
    drc_bufs262/A                                     +0     307   
    drc_bufs262/Y    BUFX2             1  2.6    3   +34     341 F 
    g253/B                                            +0     341   
    g253/Y           OAI21X1           1  2.7   44   +40     381 R 
    g252/B                                            +0     381   
    g252/Y           AOI21X1           1  1.5   15   +31     412 F 
    drc_bufs263/A                                     +0     412   
    drc_bufs263/Y    BUFX2             1  2.6    3   +34     446 F 
    g251/B                                            +0     446   
    g251/Y           OAI21X1           1  2.7   44   +40     486 R 
    g250/B                                            +0     486   
    g250/Y           AOI21X1           1  1.5   15   +31     517 F 
    drc_bufs261/A                                     +0     517   
    drc_bufs261/Y    BUFX2             1  2.6    3   +34     551 F 
    g249/B                                            +0     551   
    g249/Y           OAI21X1           1  2.7   44   +40     591 R 
    g248/B                                            +0     591   
    g248/Y           AOI21X1           1  1.5   15   +31     622 F 
    drc_bufs/A                                        +0     622   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     656 F 
    g247/B                                            +0     656   
    g247/Y           OAI21X1           2  3.9   50   +44     700 R 
  comp10/a_gt_b 
prg_b/sn_out 
mul/b 
  g8/A                                                +0     700   
  g8/Y               AND2X1           20 83.3  416  +283     983 R 
mul/y 
stoch2bin_out/en 
  g96/S                                               +0     983   
  g96/Y              MUX2X1            1  1.5   60  +103    1086 F 
  g87/A                                               +0    1086   
  g87/Y              INVX1             1  2.0    0   +18    1104 R 
  out_reg[13]/D      DFFSR                            +0    1104   
  out_reg[13]/CLK    setup                       0   +70    1175 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3775ps 
Start-point  : prg_b/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[13]/D

path   5:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int)      launch                                    0 R 
prg_b
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs500/A                                     +0     109   
    drc_bufs500/Y    BUFX2             4 11.5   28   +47     156 R 
  ctr4/out[1] 
  comp10/b[1] 
    comp1/b 
      g28/A                                           +0     156   
      g28/Y          INVX1             1  3.4   14   +23     179 F 
      g27/B                                           +0     179   
      g27/YS         HAX1              1  2.7   18   +50     229 R 
    comp1/equal 
    g256/B                                            +0     229   
    g256/Y           AOI21X1           1  1.5   15   +25     254 F 
    drc_bufs264/A                                     +0     254   
    drc_bufs264/Y    BUFX2             1  1.5    2   +33     287 F 
    g255/A                                            +0     287   
    g255/Y           INVX1             1  2.7    0    -0     286 R 
    g254/B                                            +0     286   
    g254/Y           AOI21X1           1  1.5   16   +21     307 F 
    drc_bufs262/A                                     +0     307   
    drc_bufs262/Y    BUFX2             1  2.6    3   +34     341 F 
    g253/B                                            +0     341   
    g253/Y           OAI21X1           1  2.7   44   +40     381 R 
    g252/B                                            +0     381   
    g252/Y           AOI21X1           1  1.5   15   +31     412 F 
    drc_bufs263/A                                     +0     412   
    drc_bufs263/Y    BUFX2             1  2.6    3   +34     446 F 
    g251/B                                            +0     446   
    g251/Y           OAI21X1           1  2.7   44   +40     486 R 
    g250/B                                            +0     486   
    g250/Y           AOI21X1           1  1.5   15   +31     517 F 
    drc_bufs261/A                                     +0     517   
    drc_bufs261/Y    BUFX2             1  2.6    3   +34     551 F 
    g249/B                                            +0     551   
    g249/Y           OAI21X1           1  2.7   44   +40     591 R 
    g248/B                                            +0     591   
    g248/Y           AOI21X1           1  1.5   15   +31     622 F 
    drc_bufs/A                                        +0     622   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     656 F 
    g247/B                                            +0     656   
    g247/Y           OAI21X1           2  3.9   50   +44     700 R 
  comp10/a_gt_b 
prg_b/sn_out 
mul/b 
  g8/A                                                +0     700   
  g8/Y               AND2X1           20 83.3  416  +283     983 R 
mul/y 
stoch2bin_out/en 
  g94/S                                               +0     983   
  g94/Y              MUX2X1            1  1.5   60  +103    1086 F 
  g85/A                                               +0    1086   
  g85/Y              INVX1             1  2.0    0   +18    1104 R 
  out_reg[8]/D       DFFSR                            +0    1104   
  out_reg[8]/CLK     setup                       0   +70    1175 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3775ps 
Start-point  : prg_b/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[8]/D

path   6:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int)      launch                                    0 R 
prg_b
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs500/A                                     +0     109   
    drc_bufs500/Y    BUFX2             4 11.5   28   +47     156 R 
  ctr4/out[1] 
  comp10/b[1] 
    comp1/b 
      g28/A                                           +0     156   
      g28/Y          INVX1             1  3.4   14   +23     179 F 
      g27/B                                           +0     179   
      g27/YS         HAX1              1  2.7   18   +50     229 R 
    comp1/equal 
    g256/B                                            +0     229   
    g256/Y           AOI21X1           1  1.5   15   +25     254 F 
    drc_bufs264/A                                     +0     254   
    drc_bufs264/Y    BUFX2             1  1.5    2   +33     287 F 
    g255/A                                            +0     287   
    g255/Y           INVX1             1  2.7    0    -0     286 R 
    g254/B                                            +0     286   
    g254/Y           AOI21X1           1  1.5   16   +21     307 F 
    drc_bufs262/A                                     +0     307   
    drc_bufs262/Y    BUFX2             1  2.6    3   +34     341 F 
    g253/B                                            +0     341   
    g253/Y           OAI21X1           1  2.7   44   +40     381 R 
    g252/B                                            +0     381   
    g252/Y           AOI21X1           1  1.5   15   +31     412 F 
    drc_bufs263/A                                     +0     412   
    drc_bufs263/Y    BUFX2             1  2.6    3   +34     446 F 
    g251/B                                            +0     446   
    g251/Y           OAI21X1           1  2.7   44   +40     486 R 
    g250/B                                            +0     486   
    g250/Y           AOI21X1           1  1.5   15   +31     517 F 
    drc_bufs261/A                                     +0     517   
    drc_bufs261/Y    BUFX2             1  2.6    3   +34     551 F 
    g249/B                                            +0     551   
    g249/Y           OAI21X1           1  2.7   44   +40     591 R 
    g248/B                                            +0     591   
    g248/Y           AOI21X1           1  1.5   15   +31     622 F 
    drc_bufs/A                                        +0     622   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     656 F 
    g247/B                                            +0     656   
    g247/Y           OAI21X1           2  3.9   50   +44     700 R 
  comp10/a_gt_b 
prg_b/sn_out 
mul/b 
  g8/A                                                +0     700   
  g8/Y               AND2X1           20 83.3  416  +283     983 R 
mul/y 
stoch2bin_out/en 
  g93/S                                               +0     983   
  g93/Y              MUX2X1            1  1.5   60  +103    1086 F 
  g84/A                                               +0    1086   
  g84/Y              INVX1             1  2.0    0   +18    1104 R 
  out_reg[7]/D       DFFSR                            +0    1104   
  out_reg[7]/CLK     setup                       0   +70    1175 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3775ps 
Start-point  : prg_b/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[7]/D

path   7:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int)      launch                                    0 R 
prg_b
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs500/A                                     +0     109   
    drc_bufs500/Y    BUFX2             4 11.5   28   +47     156 R 
  ctr4/out[1] 
  comp10/b[1] 
    comp1/b 
      g28/A                                           +0     156   
      g28/Y          INVX1             1  3.4   14   +23     179 F 
      g27/B                                           +0     179   
      g27/YS         HAX1              1  2.7   18   +50     229 R 
    comp1/equal 
    g256/B                                            +0     229   
    g256/Y           AOI21X1           1  1.5   15   +25     254 F 
    drc_bufs264/A                                     +0     254   
    drc_bufs264/Y    BUFX2             1  1.5    2   +33     287 F 
    g255/A                                            +0     287   
    g255/Y           INVX1             1  2.7    0    -0     286 R 
    g254/B                                            +0     286   
    g254/Y           AOI21X1           1  1.5   16   +21     307 F 
    drc_bufs262/A                                     +0     307   
    drc_bufs262/Y    BUFX2             1  2.6    3   +34     341 F 
    g253/B                                            +0     341   
    g253/Y           OAI21X1           1  2.7   44   +40     381 R 
    g252/B                                            +0     381   
    g252/Y           AOI21X1           1  1.5   15   +31     412 F 
    drc_bufs263/A                                     +0     412   
    drc_bufs263/Y    BUFX2             1  2.6    3   +34     446 F 
    g251/B                                            +0     446   
    g251/Y           OAI21X1           1  2.7   44   +40     486 R 
    g250/B                                            +0     486   
    g250/Y           AOI21X1           1  1.5   15   +31     517 F 
    drc_bufs261/A                                     +0     517   
    drc_bufs261/Y    BUFX2             1  2.6    3   +34     551 F 
    g249/B                                            +0     551   
    g249/Y           OAI21X1           1  2.7   44   +40     591 R 
    g248/B                                            +0     591   
    g248/Y           AOI21X1           1  1.5   15   +31     622 F 
    drc_bufs/A                                        +0     622   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     656 F 
    g247/B                                            +0     656   
    g247/Y           OAI21X1           2  3.9   50   +44     700 R 
  comp10/a_gt_b 
prg_b/sn_out 
mul/b 
  g8/A                                                +0     700   
  g8/Y               AND2X1           20 83.3  416  +283     983 R 
mul/y 
stoch2bin_out/en 
  g92/S                                               +0     983   
  g92/Y              MUX2X1            1  1.5   60  +103    1086 F 
  g83/A                                               +0    1086   
  g83/Y              INVX1             1  2.0    0   +18    1104 R 
  out_reg[12]/D      DFFSR                            +0    1104   
  out_reg[12]/CLK    setup                       0   +70    1175 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3775ps 
Start-point  : prg_b/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[12]/D

path   8:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int)      launch                                    0 R 
prg_b
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs500/A                                     +0     109   
    drc_bufs500/Y    BUFX2             4 11.5   28   +47     156 R 
  ctr4/out[1] 
  comp10/b[1] 
    comp1/b 
      g28/A                                           +0     156   
      g28/Y          INVX1             1  3.4   14   +23     179 F 
      g27/B                                           +0     179   
      g27/YS         HAX1              1  2.7   18   +50     229 R 
    comp1/equal 
    g256/B                                            +0     229   
    g256/Y           AOI21X1           1  1.5   15   +25     254 F 
    drc_bufs264/A                                     +0     254   
    drc_bufs264/Y    BUFX2             1  1.5    2   +33     287 F 
    g255/A                                            +0     287   
    g255/Y           INVX1             1  2.7    0    -0     286 R 
    g254/B                                            +0     286   
    g254/Y           AOI21X1           1  1.5   16   +21     307 F 
    drc_bufs262/A                                     +0     307   
    drc_bufs262/Y    BUFX2             1  2.6    3   +34     341 F 
    g253/B                                            +0     341   
    g253/Y           OAI21X1           1  2.7   44   +40     381 R 
    g252/B                                            +0     381   
    g252/Y           AOI21X1           1  1.5   15   +31     412 F 
    drc_bufs263/A                                     +0     412   
    drc_bufs263/Y    BUFX2             1  2.6    3   +34     446 F 
    g251/B                                            +0     446   
    g251/Y           OAI21X1           1  2.7   44   +40     486 R 
    g250/B                                            +0     486   
    g250/Y           AOI21X1           1  1.5   15   +31     517 F 
    drc_bufs261/A                                     +0     517   
    drc_bufs261/Y    BUFX2             1  2.6    3   +34     551 F 
    g249/B                                            +0     551   
    g249/Y           OAI21X1           1  2.7   44   +40     591 R 
    g248/B                                            +0     591   
    g248/Y           AOI21X1           1  1.5   15   +31     622 F 
    drc_bufs/A                                        +0     622   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     656 F 
    g247/B                                            +0     656   
    g247/Y           OAI21X1           2  3.9   50   +44     700 R 
  comp10/a_gt_b 
prg_b/sn_out 
mul/b 
  g8/A                                                +0     700   
  g8/Y               AND2X1           20 83.3  416  +283     983 R 
mul/y 
stoch2bin_out/en 
  g90/S                                               +0     983   
  g90/Y              MUX2X1            1  1.5   60  +103    1086 F 
  g81/A                                               +0    1086   
  g81/Y              INVX1             1  2.0    0   +18    1104 R 
  out_reg[6]/D       DFFSR                            +0    1104   
  out_reg[6]/CLK     setup                       0   +70    1175 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3775ps 
Start-point  : prg_b/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[6]/D

path   9:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int)      launch                                    0 R 
prg_b
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs500/A                                     +0     109   
    drc_bufs500/Y    BUFX2             4 11.5   28   +47     156 R 
  ctr4/out[1] 
  comp10/b[1] 
    comp1/b 
      g28/A                                           +0     156   
      g28/Y          INVX1             1  3.4   14   +23     179 F 
      g27/B                                           +0     179   
      g27/YS         HAX1              1  2.7   18   +50     229 R 
    comp1/equal 
    g256/B                                            +0     229   
    g256/Y           AOI21X1           1  1.5   15   +25     254 F 
    drc_bufs264/A                                     +0     254   
    drc_bufs264/Y    BUFX2             1  1.5    2   +33     287 F 
    g255/A                                            +0     287   
    g255/Y           INVX1             1  2.7    0    -0     286 R 
    g254/B                                            +0     286   
    g254/Y           AOI21X1           1  1.5   16   +21     307 F 
    drc_bufs262/A                                     +0     307   
    drc_bufs262/Y    BUFX2             1  2.6    3   +34     341 F 
    g253/B                                            +0     341   
    g253/Y           OAI21X1           1  2.7   44   +40     381 R 
    g252/B                                            +0     381   
    g252/Y           AOI21X1           1  1.5   15   +31     412 F 
    drc_bufs263/A                                     +0     412   
    drc_bufs263/Y    BUFX2             1  2.6    3   +34     446 F 
    g251/B                                            +0     446   
    g251/Y           OAI21X1           1  2.7   44   +40     486 R 
    g250/B                                            +0     486   
    g250/Y           AOI21X1           1  1.5   15   +31     517 F 
    drc_bufs261/A                                     +0     517   
    drc_bufs261/Y    BUFX2             1  2.6    3   +34     551 F 
    g249/B                                            +0     551   
    g249/Y           OAI21X1           1  2.7   44   +40     591 R 
    g248/B                                            +0     591   
    g248/Y           AOI21X1           1  1.5   15   +31     622 F 
    drc_bufs/A                                        +0     622   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     656 F 
    g247/B                                            +0     656   
    g247/Y           OAI21X1           2  3.9   50   +44     700 R 
  comp10/a_gt_b 
prg_b/sn_out 
mul/b 
  g8/A                                                +0     700   
  g8/Y               AND2X1           20 83.3  416  +283     983 R 
mul/y 
stoch2bin_out/en 
  g89/S                                               +0     983   
  g89/Y              MUX2X1            1  1.5   60  +103    1086 F 
  g80/A                                               +0    1086   
  g80/Y              INVX1             1  2.0    0   +18    1104 R 
  out_reg[5]/D       DFFSR                            +0    1104   
  out_reg[5]/CLK     setup                       0   +70    1175 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3775ps 
Start-point  : prg_b/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[5]/D

path  10:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int)      launch                                    0 R 
prg_b
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs500/A                                     +0     109   
    drc_bufs500/Y    BUFX2             4 11.5   28   +47     156 R 
  ctr4/out[1] 
  comp10/b[1] 
    comp1/b 
      g28/A                                           +0     156   
      g28/Y          INVX1             1  3.4   14   +23     179 F 
      g27/B                                           +0     179   
      g27/YS         HAX1              1  2.7   18   +50     229 R 
    comp1/equal 
    g256/B                                            +0     229   
    g256/Y           AOI21X1           1  1.5   15   +25     254 F 
    drc_bufs264/A                                     +0     254   
    drc_bufs264/Y    BUFX2             1  1.5    2   +33     287 F 
    g255/A                                            +0     287   
    g255/Y           INVX1             1  2.7    0    -0     286 R 
    g254/B                                            +0     286   
    g254/Y           AOI21X1           1  1.5   16   +21     307 F 
    drc_bufs262/A                                     +0     307   
    drc_bufs262/Y    BUFX2             1  2.6    3   +34     341 F 
    g253/B                                            +0     341   
    g253/Y           OAI21X1           1  2.7   44   +40     381 R 
    g252/B                                            +0     381   
    g252/Y           AOI21X1           1  1.5   15   +31     412 F 
    drc_bufs263/A                                     +0     412   
    drc_bufs263/Y    BUFX2             1  2.6    3   +34     446 F 
    g251/B                                            +0     446   
    g251/Y           OAI21X1           1  2.7   44   +40     486 R 
    g250/B                                            +0     486   
    g250/Y           AOI21X1           1  1.5   15   +31     517 F 
    drc_bufs261/A                                     +0     517   
    drc_bufs261/Y    BUFX2             1  2.6    3   +34     551 F 
    g249/B                                            +0     551   
    g249/Y           OAI21X1           1  2.7   44   +40     591 R 
    g248/B                                            +0     591   
    g248/Y           AOI21X1           1  1.5   15   +31     622 F 
    drc_bufs/A                                        +0     622   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     656 F 
    g247/B                                            +0     656   
    g247/Y           OAI21X1           2  3.9   50   +44     700 R 
  comp10/a_gt_b 
prg_b/sn_out 
mul/b 
  g8/A                                                +0     700   
  g8/Y               AND2X1           20 83.3  416  +283     983 R 
mul/y 
stoch2bin_out/en 
  g78/S                                               +0     983   
  g78/Y              MUX2X1            1  1.5   60  +103    1086 F 
  g68/A                                               +0    1086   
  g68/Y              INVX1             1  2.0    0   +18    1104 R 
  out_reg[4]/D       DFFSR                            +0    1104   
  out_reg[4]/CLK     setup                       0   +70    1175 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3775ps 
Start-point  : prg_b/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[4]/D
