Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec  5 01:02:31 2022
| Host         : DESKTOP-M7K9HU2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sistema_maxsonar_control_sets_placed.rpt
| Design       : sistema_maxsonar
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      3 |            1 |
|      4 |            6 |
|      9 |            2 |
|     11 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |              64 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              25 |            7 |
| Yes          | No                    | Yes                    |              38 |           16 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------------------------------+-----------------------------------+------------------+----------------+
|         Clock Signal         |               Enable Signal               |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------------------+-------------------------------------------+-----------------------------------+------------------+----------------+
|  Inst_control_maxsonar/clk_2 | Inst_control_maxsonar/data_valid_i_1_n_0  | reset_IBUF                        |                1 |              1 |
|  Inst_control_maxsonar/clk_2 | Inst_control_maxsonar/trigger_i_1_n_0     | reset_IBUF                        |                1 |              1 |
|  Inst_control_maxsonar/clk_2 |                                           | reset_IBUF                        |                1 |              3 |
|  clk_IBUF_BUFG               |                                           |                                   |                1 |              4 |
|  clk_IBUF_BUFG               | Inst_bin2bcd/bcd4[7]_i_1_n_0              | reset_IBUF                        |                2 |              4 |
|  clk_IBUF_BUFG               | Inst_bin2bcd/bcd4[3]_i_1_n_0              | reset_IBUF                        |                2 |              4 |
|  clk_IBUF_BUFG               | Inst_bin2bcd/bcd4[11]_i_1_n_0             | reset_IBUF                        |                2 |              4 |
|  clk_IBUF_BUFG               | Inst_bin2bcd/b_in_reg0                    | Inst_bin2bcd/b_in_reg[12]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG               | Inst_bin2bcd/bcd4[15]_i_1_n_0             | reset_IBUF                        |                3 |              4 |
|  Inst_control_maxsonar/clk_2 | Inst_control_maxsonar/distance[8]_i_1_n_0 | reset_IBUF                        |                2 |              9 |
|  clk_IBUF_BUFG               | Inst_bin2bcd/b_in_reg0                    |                                   |                4 |              9 |
|  Inst_control_maxsonar/clk_2 | Inst_control_maxsonar/echo_2              | reset_IBUF                        |                3 |             11 |
|  clk_IBUF_BUFG               | Inst_bin2bcd/dec_1[3]_i_1_n_0             |                                   |                3 |             16 |
|  clk_IBUF_BUFG               |                                           | reset_IBUF                        |               18 |             61 |
+------------------------------+-------------------------------------------+-----------------------------------+------------------+----------------+


