(Multi-Cycle, Pipelined, Hazard-Free Processor)

# Multi-Cycle Pipelined Hazard-Free Processor â€“ SystemVerilog

## ğŸ“Œ Project Overview
This repository contains the implementation of a **Multi-Cycle, Pipelined Processor** designed using **SystemVerilog**.  
The processor follows a classical **multi-stage pipeline architecture** and incorporates **hazard handling mechanisms** to ensure correct execution without data or control conflicts.

This project builds upon single-cycle processor concepts and extends them to demonstrate **instruction-level parallelism**, **pipeline control**, and **hardware hazard resolution**, making it suitable for advanced studies in **computer architecture and RTL design**.

---

## ğŸ¯ Key Features
- Multi-cycle instruction execution
- 5-stage pipelined architecture
- Data hazard handling using forwarding
- Load-use hazard detection and stalling
- Control hazard handling via pipeline flushing
- Modular and synthesizable RTL design
- Fully verified using testbenches in Vivado

---

## ğŸ›  Tools & Technologies
- **Language:** SystemVerilog  
- **Simulation:** Vivado Simulator  
- **Synthesis:** Xilinx Vivado  
- **Design Style:** RTL, pipelined datapath  

---

## ğŸ“‚ Project Structure


Multi-Cycle-Pipelined-Processor/
â”‚
â”œâ”€â”€ rtl/
â”‚ â”œâ”€â”€ top.sv
â”‚ â”œâ”€â”€ pc.sv
â”‚ â”œâ”€â”€ if_id_reg.sv
â”‚ â”œâ”€â”€ id_ex_reg.sv
â”‚ â”œâ”€â”€ ex_mem_reg.sv
â”‚ â”œâ”€â”€ mem_wb_reg.sv
â”‚ â”œâ”€â”€ instruction_memory.sv
â”‚ â”œâ”€â”€ data_memory.sv
â”‚ â”œâ”€â”€ reg_file.sv
â”‚ â”œâ”€â”€ alu.sv
â”‚ â”œâ”€â”€ alu_control.sv
â”‚ â”œâ”€â”€ control_unit.sv
â”‚ â”œâ”€â”€ imm_gen.sv
â”‚ â”œâ”€â”€ forwarding_unit.sv
â”‚ â”œâ”€â”€ hazard_detection_unit.sv
â”‚ â”œâ”€â”€ branch_unit.sv
â”‚ â”œâ”€â”€ mux.sv
â”‚ â””â”€â”€ adder.sv
â”‚
â”œâ”€â”€ tb/
â”‚ â””â”€â”€ processor_tb.sv
â”‚
â”œâ”€â”€ docs/
â”‚ â””â”€â”€ project_report.pdf
â”‚
â””â”€â”€ README.md


---

## ğŸ§© Processor Architecture

### ğŸ”¹ Pipeline Stages
The processor implements a classical **5-stage pipeline**:

1. **IF â€“ Instruction Fetch**
2. **ID â€“ Instruction Decode / Register Fetch**
3. **EX â€“ Execute / Address Calculation**
4. **MEM â€“ Memory Access**
5. **WB â€“ Write Back**

Each stage operates in parallel on different instructions, improving throughput compared to single-cycle designs.

---

## ğŸ§© Module Description (Detailed)

### ğŸ”¹ Top Module (`top.sv`)
- Integrates all pipeline stages and control logic
- Coordinates pipeline registers, hazard units, and forwarding paths
- Acts as the main processor wrapper

---

### ğŸ”¹ Program Counter (`pc.sv`)
- Stores current instruction address
- Supports:
  - Sequential execution (`PC + 4`)
  - Branch target updates
  - Stall and flush control

---

### ğŸ”¹ Pipeline Registers
- **IF/ID (`if_id_reg.sv`)**
- **ID/EX (`id_ex_reg.sv`)**
- **EX/MEM (`ex_mem_reg.sv`)**
- **MEM/WB (`mem_wb_reg.sv`)**

Each pipeline register:
- Stores data and control signals between stages
- Supports stalling and flushing when hazards occur

---

### ğŸ”¹ Instruction Memory (`instruction_memory.sv`)
- Read-only memory
- Supplies instructions to IF stage

---

### ğŸ”¹ Control Unit (`control_unit.sv`)
- Decodes opcode and instruction fields
- Generates stage-specific control signals
- Works in coordination with hazard logic to suppress incorrect control flow

---

### ğŸ”¹ Register File (`reg_file.sv`)
- Two read ports, one write port
- Write-back occurs in WB stage
- Register zero remains constant (RISC-style)

---

### ğŸ”¹ Immediate Generator (`imm_gen.sv`)
- Extracts and sign-extends immediates
- Supports multiple instruction formats
- Feeds immediate values into EX stage

---

### ğŸ”¹ ALU (`alu.sv`)
- Performs arithmetic and logical operations
- Computes:
  - ALU results
  - Branch comparison results
  - Memory addresses

---

### ğŸ”¹ ALU Control (`alu_control.sv`)
- Decodes funct fields and ALUOp signals
- Selects correct ALU operation dynamically

---

### ğŸ”¹ Data Memory (`data_memory.sv`)
- Handles load and store instructions
- Accessed in MEM stage

---

### ğŸ”¹ Forwarding Unit (`forwarding_unit.sv`)
- Resolves **data hazards** by forwarding results from:
  - EX/MEM stage
  - MEM/WB stage
- Eliminates unnecessary stalls

---

### ğŸ”¹ Hazard Detection Unit (`hazard_detection_unit.sv`)
- Detects load-use hazards
- Inserts pipeline stalls when forwarding is insufficient
- Prevents incorrect operand usage

---

### ğŸ”¹ Branch Unit (`branch_unit.sv`)
- Evaluates branch conditions
- Controls pipeline flushing on taken branches
- Handles control hazards

---

### ğŸ”¹ Multiplexers & Adders
- Select between forwarded and original operands
- Compute PC updates and branch targets

---

## ğŸ§ª Testbench (`processor_tb.sv`)
- Verifies correct pipeline behavior
- Tests:
  - Data forwarding
  - Load-use stalls
  - Branch flushing
- Validated using waveform inspection

---

## ğŸ” Execution Flow (High-Level)
1. Instruction fetched into IF stage
2. Decoded in ID stage
3. Executed in EX stage
4. Memory accessed in MEM stage
5. Results written back in WB stage

â¡ï¸ Pipeline control logic ensures **hazard-free execution**.

---

## âš ï¸ Design Notes
- Fully synchronous pipeline
- No structural hazards assumed
- Emphasis on correctness and clarity
- Suitable foundation for superscalar or out-of-order extensions

---

## ğŸš€ Possible Extensions
- Branch prediction
- Instruction cache / data cache
- Superscalar execution
- Out-of-order pipeline
- Formal verification

---

## ğŸ‘¤ Author
**Malik Shazil**  
Focus Areas:
- Computer Architecture  
- RTL Design  
- SystemVerilog  

---

## ğŸ“œ License
Educational use only.
