Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 15 21:49:36 2021
| Host         : Kin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file flow_led_timing_summary_routed.rpt -pb flow_led_timing_summary_routed.pb -rpx flow_led_timing_summary_routed.rpx -warn_on_violation
| Design       : flow_led
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.022        0.000                      0                   32        0.224        0.000                      0                   32        9.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.022        0.000                      0                   32        0.224        0.000                      0                   32        9.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.022ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.787ns (44.948%)  route 2.189ns (55.052%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.439     4.641    clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.379     5.020 f  counter_reg[4]/Q
                         net (fo=2, routed)           0.666     5.686    counter_reg[4]
    SLICE_X63Y40         LUT4 (Prop_lut4_I0_O)        0.105     5.791 f  led[3]_i_7/O
                         net (fo=2, routed)           0.669     6.460    led[3]_i_7_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I0_O)        0.105     6.565 r  counter[0]_i_7/O
                         net (fo=23, routed)          0.705     7.270    counter[0]_i_7_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I1_O)        0.105     7.375 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.148     7.523    counter[0]_i_2_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.959 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    counter_reg[0]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.057 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    counter_reg[4]_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.155 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[8]_i_1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.253 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.253    counter_reg[12]_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.351 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.351    counter_reg[16]_i_1_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.616 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.616    counter_reg[20]_i_1_n_6
    SLICE_X62Y45         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.331    24.373    clk_IBUF_BUFG
    SLICE_X62Y45         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X62Y45         FDCE (Setup_fdce_C_D)        0.059    24.638    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                 16.022    

Slack (MET) :             16.027ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 1.782ns (44.878%)  route 2.189ns (55.122%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.439     4.641    clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.379     5.020 f  counter_reg[4]/Q
                         net (fo=2, routed)           0.666     5.686    counter_reg[4]
    SLICE_X63Y40         LUT4 (Prop_lut4_I0_O)        0.105     5.791 f  led[3]_i_7/O
                         net (fo=2, routed)           0.669     6.460    led[3]_i_7_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I0_O)        0.105     6.565 r  counter[0]_i_7/O
                         net (fo=23, routed)          0.705     7.270    counter[0]_i_7_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I1_O)        0.105     7.375 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.148     7.523    counter[0]_i_2_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.959 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    counter_reg[0]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.057 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    counter_reg[4]_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.155 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[8]_i_1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.253 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.253    counter_reg[12]_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.351 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.351    counter_reg[16]_i_1_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.611 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.611    counter_reg[20]_i_1_n_4
    SLICE_X62Y45         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.331    24.373    clk_IBUF_BUFG
    SLICE_X62Y45         FDCE                                         r  counter_reg[23]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X62Y45         FDCE (Setup_fdce_C_D)        0.059    24.638    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                 16.027    

Slack (MET) :             16.087ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 1.722ns (44.033%)  route 2.189ns (55.967%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.439     4.641    clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.379     5.020 f  counter_reg[4]/Q
                         net (fo=2, routed)           0.666     5.686    counter_reg[4]
    SLICE_X63Y40         LUT4 (Prop_lut4_I0_O)        0.105     5.791 f  led[3]_i_7/O
                         net (fo=2, routed)           0.669     6.460    led[3]_i_7_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I0_O)        0.105     6.565 r  counter[0]_i_7/O
                         net (fo=23, routed)          0.705     7.270    counter[0]_i_7_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I1_O)        0.105     7.375 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.148     7.523    counter[0]_i_2_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.959 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    counter_reg[0]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.057 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    counter_reg[4]_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.155 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[8]_i_1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.253 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.253    counter_reg[12]_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.351 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.351    counter_reg[16]_i_1_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.551 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.551    counter_reg[20]_i_1_n_5
    SLICE_X62Y45         FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.331    24.373    clk_IBUF_BUFG
    SLICE_X62Y45         FDCE                                         r  counter_reg[22]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X62Y45         FDCE (Setup_fdce_C_D)        0.059    24.638    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                 16.087    

Slack (MET) :             16.106ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 1.703ns (43.760%)  route 2.189ns (56.241%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.439     4.641    clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.379     5.020 f  counter_reg[4]/Q
                         net (fo=2, routed)           0.666     5.686    counter_reg[4]
    SLICE_X63Y40         LUT4 (Prop_lut4_I0_O)        0.105     5.791 f  led[3]_i_7/O
                         net (fo=2, routed)           0.669     6.460    led[3]_i_7_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I0_O)        0.105     6.565 r  counter[0]_i_7/O
                         net (fo=23, routed)          0.705     7.270    counter[0]_i_7_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I1_O)        0.105     7.375 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.148     7.523    counter[0]_i_2_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.959 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    counter_reg[0]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.057 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    counter_reg[4]_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.155 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[8]_i_1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.253 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.253    counter_reg[12]_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.351 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.351    counter_reg[16]_i_1_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.532 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.532    counter_reg[20]_i_1_n_7
    SLICE_X62Y45         FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.331    24.373    clk_IBUF_BUFG
    SLICE_X62Y45         FDCE                                         r  counter_reg[20]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X62Y45         FDCE (Setup_fdce_C_D)        0.059    24.638    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                 16.106    

Slack (MET) :             16.120ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 1.689ns (43.556%)  route 2.189ns (56.444%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.439     4.641    clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.379     5.020 f  counter_reg[4]/Q
                         net (fo=2, routed)           0.666     5.686    counter_reg[4]
    SLICE_X63Y40         LUT4 (Prop_lut4_I0_O)        0.105     5.791 f  led[3]_i_7/O
                         net (fo=2, routed)           0.669     6.460    led[3]_i_7_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I0_O)        0.105     6.565 r  counter[0]_i_7/O
                         net (fo=23, routed)          0.705     7.270    counter[0]_i_7_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I1_O)        0.105     7.375 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.148     7.523    counter[0]_i_2_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.959 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    counter_reg[0]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.057 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    counter_reg[4]_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.155 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[8]_i_1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.253 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.253    counter_reg[12]_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.518 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.518    counter_reg[16]_i_1_n_6
    SLICE_X62Y44         FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.331    24.373    clk_IBUF_BUFG
    SLICE_X62Y44         FDCE                                         r  counter_reg[17]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X62Y44         FDCE (Setup_fdce_C_D)        0.059    24.638    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.518    
  -------------------------------------------------------------------
                         slack                                 16.120    

Slack (MET) :             16.125ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 1.684ns (43.484%)  route 2.189ns (56.516%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.439     4.641    clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.379     5.020 f  counter_reg[4]/Q
                         net (fo=2, routed)           0.666     5.686    counter_reg[4]
    SLICE_X63Y40         LUT4 (Prop_lut4_I0_O)        0.105     5.791 f  led[3]_i_7/O
                         net (fo=2, routed)           0.669     6.460    led[3]_i_7_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I0_O)        0.105     6.565 r  counter[0]_i_7/O
                         net (fo=23, routed)          0.705     7.270    counter[0]_i_7_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I1_O)        0.105     7.375 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.148     7.523    counter[0]_i_2_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.959 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    counter_reg[0]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.057 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    counter_reg[4]_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.155 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[8]_i_1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.253 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.253    counter_reg[12]_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.513 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.513    counter_reg[16]_i_1_n_4
    SLICE_X62Y44         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.331    24.373    clk_IBUF_BUFG
    SLICE_X62Y44         FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X62Y44         FDCE (Setup_fdce_C_D)        0.059    24.638    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                 16.125    

Slack (MET) :             16.185ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.624ns (42.594%)  route 2.189ns (57.406%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.439     4.641    clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.379     5.020 f  counter_reg[4]/Q
                         net (fo=2, routed)           0.666     5.686    counter_reg[4]
    SLICE_X63Y40         LUT4 (Prop_lut4_I0_O)        0.105     5.791 f  led[3]_i_7/O
                         net (fo=2, routed)           0.669     6.460    led[3]_i_7_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I0_O)        0.105     6.565 r  counter[0]_i_7/O
                         net (fo=23, routed)          0.705     7.270    counter[0]_i_7_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I1_O)        0.105     7.375 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.148     7.523    counter[0]_i_2_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.959 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    counter_reg[0]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.057 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    counter_reg[4]_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.155 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[8]_i_1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.253 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.253    counter_reg[12]_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.453 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.453    counter_reg[16]_i_1_n_5
    SLICE_X62Y44         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.331    24.373    clk_IBUF_BUFG
    SLICE_X62Y44         FDCE                                         r  counter_reg[18]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X62Y44         FDCE (Setup_fdce_C_D)        0.059    24.638    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                 16.185    

Slack (MET) :             16.204ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.605ns (42.307%)  route 2.189ns (57.693%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.439     4.641    clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.379     5.020 f  counter_reg[4]/Q
                         net (fo=2, routed)           0.666     5.686    counter_reg[4]
    SLICE_X63Y40         LUT4 (Prop_lut4_I0_O)        0.105     5.791 f  led[3]_i_7/O
                         net (fo=2, routed)           0.669     6.460    led[3]_i_7_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I0_O)        0.105     6.565 r  counter[0]_i_7/O
                         net (fo=23, routed)          0.705     7.270    counter[0]_i_7_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I1_O)        0.105     7.375 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.148     7.523    counter[0]_i_2_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.959 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    counter_reg[0]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.057 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    counter_reg[4]_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.155 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[8]_i_1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.253 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.253    counter_reg[12]_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.434 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.434    counter_reg[16]_i_1_n_7
    SLICE_X62Y44         FDCE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.331    24.373    clk_IBUF_BUFG
    SLICE_X62Y44         FDCE                                         r  counter_reg[16]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X62Y44         FDCE (Setup_fdce_C_D)        0.059    24.638    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                 16.204    

Slack (MET) :             16.218ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 1.591ns (42.093%)  route 2.189ns (57.907%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.439     4.641    clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.379     5.020 f  counter_reg[4]/Q
                         net (fo=2, routed)           0.666     5.686    counter_reg[4]
    SLICE_X63Y40         LUT4 (Prop_lut4_I0_O)        0.105     5.791 f  led[3]_i_7/O
                         net (fo=2, routed)           0.669     6.460    led[3]_i_7_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I0_O)        0.105     6.565 r  counter[0]_i_7/O
                         net (fo=23, routed)          0.705     7.270    counter[0]_i_7_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I1_O)        0.105     7.375 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.148     7.523    counter[0]_i_2_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.959 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    counter_reg[0]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.057 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    counter_reg[4]_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.155 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[8]_i_1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.420 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.420    counter_reg[12]_i_1_n_6
    SLICE_X62Y43         FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.331    24.373    clk_IBUF_BUFG
    SLICE_X62Y43         FDCE                                         r  counter_reg[13]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X62Y43         FDCE (Setup_fdce_C_D)        0.059    24.638    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                 16.218    

Slack (MET) :             16.223ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.586ns (42.016%)  route 2.189ns (57.984%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.439     4.641    clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.379     5.020 f  counter_reg[4]/Q
                         net (fo=2, routed)           0.666     5.686    counter_reg[4]
    SLICE_X63Y40         LUT4 (Prop_lut4_I0_O)        0.105     5.791 f  led[3]_i_7/O
                         net (fo=2, routed)           0.669     6.460    led[3]_i_7_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I0_O)        0.105     6.565 r  counter[0]_i_7/O
                         net (fo=23, routed)          0.705     7.270    counter[0]_i_7_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I1_O)        0.105     7.375 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.148     7.523    counter[0]_i_2_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.959 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    counter_reg[0]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.057 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    counter_reg[4]_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.155 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[8]_i_1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.415 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.415    counter_reg[12]_i_1_n_4
    SLICE_X62Y43         FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.331    24.373    clk_IBUF_BUFG
    SLICE_X62Y43         FDCE                                         r  counter_reg[15]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X62Y43         FDCE (Setup_fdce_C_D)        0.059    24.638    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                 16.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.878%)  route 0.119ns (42.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.520    clk_IBUF_BUFG
    SLICE_X64Y43         FDCE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDCE (Prop_fdce_C_Q)         0.164     1.684 r  led_reg[3]/Q
                         net (fo=2, routed)           0.119     1.804    led_OBUF[3]
    SLICE_X64Y43         FDPE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.036    clk_IBUF_BUFG
    SLICE_X64Y43         FDPE                                         r  led_reg[0]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X64Y43         FDPE (Hold_fdpe_C_D)         0.059     1.579    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.234%)  route 0.176ns (51.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.520    clk_IBUF_BUFG
    SLICE_X64Y43         FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDCE (Prop_fdce_C_Q)         0.164     1.684 r  led_reg[1]/Q
                         net (fo=2, routed)           0.176     1.860    led_OBUF[1]
    SLICE_X64Y43         FDCE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.036    clk_IBUF_BUFG
    SLICE_X64Y43         FDCE                                         r  led_reg[2]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X64Y43         FDCE (Hold_fdce_C_D)         0.063     1.583    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.847%)  route 0.179ns (52.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.520    clk_IBUF_BUFG
    SLICE_X64Y43         FDPE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDPE (Prop_fdpe_C_Q)         0.164     1.684 r  led_reg[0]/Q
                         net (fo=2, routed)           0.179     1.863    led_OBUF[0]
    SLICE_X64Y43         FDCE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.036    clk_IBUF_BUFG
    SLICE_X64Y43         FDCE                                         r  led_reg[1]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X64Y43         FDCE (Hold_fdce_C_D)         0.052     1.572    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.249ns (59.340%)  route 0.171ns (40.660%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.519    clk_IBUF_BUFG
    SLICE_X62Y40         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDCE (Prop_fdce_C_Q)         0.141     1.660 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.171     1.831    counter_reg[3]
    SLICE_X62Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.876 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.876    counter[0]_i_3_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.939 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    counter_reg[0]_i_1_n_4
    SLICE_X62Y40         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.035    clk_IBUF_BUFG
    SLICE_X62Y40         FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X62Y40         FDCE (Hold_fdce_C_D)         0.105     1.624    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.249ns (56.715%)  route 0.190ns (43.285%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.520    clk_IBUF_BUFG
    SLICE_X62Y44         FDCE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.141     1.661 f  counter_reg[19]/Q
                         net (fo=5, routed)           0.190     1.851    counter_reg[19]
    SLICE_X62Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.896 r  counter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.896    counter[20]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.959 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.959    counter_reg[20]_i_1_n_4
    SLICE_X62Y45         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.036    clk_IBUF_BUFG
    SLICE_X62Y45         FDCE                                         r  counter_reg[23]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X62Y45         FDCE (Hold_fdce_C_D)         0.105     1.641    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.746%)  route 0.182ns (42.254%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.519    clk_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDCE (Prop_fdce_C_Q)         0.141     1.660 r  counter_reg[11]/Q
                         net (fo=3, routed)           0.182     1.842    counter_reg[11]
    SLICE_X62Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.887 r  counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.887    counter[8]_i_2_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.950 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.950    counter_reg[8]_i_1_n_4
    SLICE_X62Y42         FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.035    clk_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  counter_reg[11]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X62Y42         FDCE (Hold_fdce_C_D)         0.105     1.624    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.583%)  route 0.183ns (42.417%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.519    clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141     1.660 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.183     1.844    counter_reg[7]
    SLICE_X62Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.889 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.889    counter[4]_i_2_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.952 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.952    counter_reg[4]_i_1_n_4
    SLICE_X62Y41         FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.035    clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  counter_reg[7]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X62Y41         FDCE (Hold_fdce_C_D)         0.105     1.624    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (59.030%)  route 0.178ns (40.970%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.519    clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141     1.660 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.178     1.838    counter_reg[4]
    SLICE_X62Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.883 r  counter[4]_i_5/O
                         net (fo=1, routed)           0.000     1.883    counter[4]_i_5_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.953 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.953    counter_reg[4]_i_1_n_7
    SLICE_X62Y41         FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.035    clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  counter_reg[4]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X62Y41         FDCE (Hold_fdce_C_D)         0.105     1.624    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (59.018%)  route 0.178ns (40.982%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.520    clk_IBUF_BUFG
    SLICE_X62Y43         FDCE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  counter_reg[12]/Q
                         net (fo=3, routed)           0.178     1.839    counter_reg[12]
    SLICE_X62Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.884 r  counter[12]_i_5/O
                         net (fo=1, routed)           0.000     1.884    counter[12]_i_5_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.954 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    counter_reg[12]_i_1_n_7
    SLICE_X62Y43         FDCE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.036    clk_IBUF_BUFG
    SLICE_X62Y43         FDCE                                         r  counter_reg[12]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X62Y43         FDCE (Hold_fdce_C_D)         0.105     1.625    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.235%)  route 0.194ns (43.765%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.520    clk_IBUF_BUFG
    SLICE_X62Y43         FDCE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  counter_reg[15]/Q
                         net (fo=4, routed)           0.194     1.855    counter_reg[15]
    SLICE_X62Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.900 r  counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.900    counter[12]_i_2_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.963 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.963    counter_reg[12]_i_1_n_4
    SLICE_X62Y43         FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.036    clk_IBUF_BUFG
    SLICE_X62Y43         FDCE                                         r  counter_reg[15]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X62Y43         FDCE (Hold_fdce_C_D)         0.105     1.625    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y40   counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y42   counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y42   counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y43   counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y43   counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y43   counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y43   counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y44   counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y44   counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y40   counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y42   counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y42   counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y43   counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y43   counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y43   counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y43   counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y43   counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y43   counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y43   counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y40   counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y40   counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y42   counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y42   counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y42   counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y42   counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y43   counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y43   counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y43   counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y43   counter_reg[13]/C



