{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423822349847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423822349851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 05:12:29 2015 " "Processing started: Fri Feb 13 05:12:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423822349851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423822349851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_on_chip -c router_on_chip " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_on_chip -c router_on_chip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423822349851 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1423822350379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_on_chip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file router_on_chip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 router_on_chip-rtl " "Found design unit 1: router_on_chip-rtl" {  } { { "router_on_chip.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351235 ""} { "Info" "ISGN_ENTITY_NAME" "1 router_on_chip " "Found entity 1: router_on_chip" {  } { { "router_on_chip.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822351235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "destination_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file destination_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 destination_decoder-rtl " "Found design unit 1: destination_decoder-rtl" {  } { { "destination_decoder.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/destination_decoder.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351239 ""} { "Info" "ISGN_ENTITY_NAME" "1 destination_decoder " "Found entity 1: destination_decoder" {  } { { "destination_decoder.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/destination_decoder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822351239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_parameters.vhd 1 0 " "Found 1 design units, including 0 entities, in source file router_parameters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 router_parameters " "Found design unit 1: router_parameters" {  } { { "router_parameters.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_parameters.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822351247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "std_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file std_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STD_FIFO-Behavioral " "Found design unit 1: STD_FIFO-Behavioral" {  } { { "STD_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/STD_FIFO.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351251 ""} { "Info" "ISGN_ENTITY_NAME" "1 STD_FIFO " "Found entity 1: STD_FIFO" {  } { { "STD_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/STD_FIFO.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822351251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_std_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_std_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_STD_FIFO-behavior " "Found design unit 1: TB_STD_FIFO-behavior" {  } { { "TB_STD_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/TB_STD_FIFO.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351255 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_STD_FIFO " "Found entity 1: TB_STD_FIFO" {  } { { "TB_STD_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/TB_STD_FIFO.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822351255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_FIFO-rtl " "Found design unit 1: out_FIFO-rtl" {  } { { "out_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351259 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_FIFO " "Found entity 1: out_FIFO" {  } { { "out_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822351259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "reg.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/reg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351263 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/reg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822351263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_FIFO-rtl " "Found design unit 1: in_FIFO-rtl" {  } { { "in_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351267 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_FIFO " "Found entity 1: in_FIFO" {  } { { "in_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822351267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fifo_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fifo_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_FIFO_FSM-rtl " "Found design unit 1: in_FIFO_FSM-rtl" {  } { { "in_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO_FSM.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351271 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_FIFO_FSM " "Found entity 1: in_FIFO_FSM" {  } { { "in_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO_FSM.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822351271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fifo_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_fifo_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_FIFO_FSM-rtl " "Found design unit 1: out_FIFO_FSM-rtl" {  } { { "out_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO_FSM.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351279 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_FIFO_FSM " "Found entity 1: out_FIFO_FSM" {  } { { "out_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO_FSM.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822351279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 source_mux-rtl " "Found design unit 1: source_mux-rtl" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351283 ""} { "Info" "ISGN_ENTITY_NAME" "1 source_mux " "Found entity 1: source_mux" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423822351283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423822351283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "out_FIFO_FSM " "Elaborating entity \"out_FIFO_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1423822351535 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "out_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO_FSM.vhd" 32 -1 0 } } { "out_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO_FSM.vhd" 33 -1 0 } } { "out_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO_FSM.vhd" 34 -1 0 } } { "out_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO_FSM.vhd" 35 -1 0 } } { "out_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO_FSM.vhd" 36 -1 0 } } { "out_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO_FSM.vhd" 64 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1423822352811 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1423822352811 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1423822353163 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1423822353723 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423822353723 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1423822353927 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1423822353927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1423822353927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1423822353927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423822353963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 13 05:12:33 2015 " "Processing ended: Fri Feb 13 05:12:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423822353963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423822353963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423822353963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423822353963 ""}
