</br>

<div align="center">


  
![-------](Images/rainbowline.png)

![logo](Images/logo1.png)

![-------](Images/rainbowline.png)





</br>

## Capture The Bug - A Design Verification Hackathon

![](Images/ctb1.png)

![](Images/ctb.png)

</div>

 




## :file_folder: README.md File of Each Design is found in its Respective Directory 


:open_file_folder: [Multiplexer](/level1_design1/README.md)


:open_file_folder: [Sequence Detector](/level1_design2/README.md)


:open_file_folder: [Bit Manipulation Co-processor](/level2_design/README.md)


:open_file_folder: [RSA Algorithm](/level3_design/README.md)

---

#  :bookmark: Author

 ğŸ–Šï¸ Nalinkumar S, Final year student, B.E. ECE, Madras Institute of Technology, Anna University, Chennai, India

# :clipboard: Acknowledments

- ğŸ“ Lavanya J, CEO/Founder, Vyoma Systems - lavanya@vyomasystems.com
- ğŸ“ Kunal Ghosh, Co-founder, VLSI System Design (VSD) Corp. Pvt. Ltd. - kunalpghosh@gmail.com
